#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa289c06da0 .scope module, "tb_mips" "tb_mips" 2 6;
 .timescale 0 0;
v0x7fa289c82400_0 .var "clk", 0 0;
L_0x7fa289f73008 .functor BUFT 1, C4<1010101111001101>, C4<0>, C4<0>, C4<0>;
v0x7fa289c82490_0 .net "leds", 15 0, L_0x7fa289f73008;  1 drivers
v0x7fa289c82520_0 .var "port_en", 0 0;
v0x7fa289c825b0_0 .var "port_sel", 0 0;
v0x7fa289c82640_0 .var "rst", 0 0;
v0x7fa289c82710_0 .var "user_input", 31 0;
S_0x7fa289c06f10 .scope module, "i_mips_top" "mips_top" 2 17, 3 6 0, S_0x7fa289c06da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "port_sel";
    .port_info 3 /INPUT 1 "port_en";
    .port_info 4 /INPUT 32 "user_input";
    .port_info 5 /OUTPUT 16 "leds";
v0x7fa289c81110_0 .net "ALUOp", 5 0, v0x7fa289c17480_0;  1 drivers
v0x7fa289c811a0_0 .net "ALUSrcA", 0 0, v0x7fa289c728f0_0;  1 drivers
v0x7fa289c81240_0 .net "ALUSrcB", 1 0, v0x7fa289c72990_0;  1 drivers
v0x7fa289c812d0_0 .net "IRWrite", 0 0, v0x7fa289c72a30_0;  1 drivers
v0x7fa289c81360_0 .net "IorD", 0 0, v0x7fa289c72ad0_0;  1 drivers
v0x7fa289c81430_0 .net "JumpAndLink", 0 0, v0x7fa289c72bb0_0;  1 drivers
v0x7fa289c814c0_0 .net "MemRead", 0 0, v0x7fa289c72c50_0;  1 drivers
v0x7fa289c815d0_0 .net "MemToReg", 0 0, v0x7fa289c72cf0_0;  1 drivers
v0x7fa289c81660_0 .net "MemWrite", 0 0, v0x7fa289c72d90_0;  1 drivers
v0x7fa289c817f0_0 .net "PCSource", 1 0, v0x7fa289c72ea0_0;  1 drivers
v0x7fa289c81880_0 .net "PCWrite", 0 0, v0x7fa289c72f40_0;  1 drivers
v0x7fa289c81910_0 .net "PCWriteCond", 0 0, v0x7fa289c72fe0_0;  1 drivers
v0x7fa289c819a0_0 .net "RegDst", 0 0, v0x7fa289c73080_0;  1 drivers
v0x7fa289c81a70_0 .net "RegWrite", 0 0, v0x7fa289c73120_0;  1 drivers
v0x7fa289c81b00_0 .net "clk", 0 0, v0x7fa289c82400_0;  1 drivers
o0x7fa289f43bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa289c81b90_0 .net "in_en", 0 0, o0x7fa289f43bf8;  0 drivers
o0x7fa289f43c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa289c81c20_0 .net "in_sel", 0 0, o0x7fa289f43c28;  0 drivers
v0x7fa289c81df0_0 .net "isSigned", 0 0, v0x7fa289c73260_0;  1 drivers
v0x7fa289c81e80_0 .net "leds", 15 0, L_0x7fa289f73008;  alias, 1 drivers
v0x7fa289c81f10_0 .net "opcode", 31 0, L_0x7fa289c83f60;  1 drivers
v0x7fa289c81fa0_0 .net "outport", 31 0, v0x7fa289c78f10_0;  1 drivers
v0x7fa289c82030_0 .net "port_en", 0 0, v0x7fa289c82520_0;  1 drivers
o0x7fa289f43088 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa289c820c0_0 .net "port_rst", 0 0, o0x7fa289f43088;  0 drivers
v0x7fa289c821d0_0 .net "port_sel", 0 0, v0x7fa289c825b0_0;  1 drivers
v0x7fa289c82260_0 .net "rst", 0 0, v0x7fa289c82640_0;  1 drivers
v0x7fa289c822f0_0 .net "user_input", 31 0, v0x7fa289c82710_0;  1 drivers
S_0x7fa289c61f70 .scope module, "i_mips_controller" "mips_controller" 3 39, 4 6 0, S_0x7fa289c06f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "opcode";
    .port_info 3 /OUTPUT 1 "PCWriteCond";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "IorD";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "MemToReg";
    .port_info 9 /OUTPUT 1 "IRWrite";
    .port_info 10 /OUTPUT 1 "isSigned";
    .port_info 11 /OUTPUT 2 "PCSource";
    .port_info 12 /OUTPUT 6 "ALUOp";
    .port_info 13 /OUTPUT 1 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 1 "RegWrite";
    .port_info 16 /OUTPUT 1 "RegDst";
    .port_info 17 /OUTPUT 1 "JumpAndLink";
P_0x7fa28a00f000 .param/l "BRANCH_0" 1 4 53, C4<11010>;
P_0x7fa28a00f040 .param/l "BRANCH_1" 1 4 54, C4<11011>;
P_0x7fa28a00f080 .param/l "BRANCH_2" 1 4 55, C4<11100>;
P_0x7fa28a00f0c0 .param/l "DUMMY_0" 1 4 56, C4<11101>;
P_0x7fa28a00f100 .param/l "DUMMY_1" 1 4 57, C4<11110>;
P_0x7fa28a00f140 .param/l "DUMMY_2" 1 4 58, C4<11111>;
P_0x7fa28a00f180 .param/l "IMMEDIATE_0" 1 4 38, C4<01011>;
P_0x7fa28a00f1c0 .param/l "IMMEDIATE_1" 1 4 39, C4<01100>;
P_0x7fa28a00f200 .param/l "IMMEDIATE_2" 1 4 40, C4<01101>;
P_0x7fa28a00f240 .param/l "IMMEDIATE_3" 1 4 41, C4<01110>;
P_0x7fa28a00f280 .param/l "INIT" 1 4 27, C4<00000>;
P_0x7fa28a00f2c0 .param/l "INSTRUCTION_DECODE" 1 4 29, C4<00010>;
P_0x7fa28a00f300 .param/l "INSTRUCTION_FETCH" 1 4 28, C4<00001>;
P_0x7fa28a00f340 .param/l "JR_STATE" 1 4 32, C4<00101>;
P_0x7fa28a00f380 .param/l "JUMP_LINK_STATE_0" 1 4 33, C4<00110>;
P_0x7fa28a00f3c0 .param/l "JUMP_LINK_STATE_1" 1 4 34, C4<00111>;
P_0x7fa28a00f400 .param/l "JUMP_STATE_0" 1 4 30, C4<00011>;
P_0x7fa28a00f440 .param/l "JUMP_STATE_1" 1 4 31, C4<00100>;
P_0x7fa28a00f480 .param/l "LOAD_0" 1 4 42, C4<01111>;
P_0x7fa28a00f4c0 .param/l "LOAD_1" 1 4 43, C4<10000>;
P_0x7fa28a00f500 .param/l "LOAD_2" 1 4 44, C4<10001>;
P_0x7fa28a00f540 .param/l "LOAD_3" 1 4 45, C4<10010>;
P_0x7fa28a00f580 .param/l "LOAD_4" 1 4 46, C4<10011>;
P_0x7fa28a00f5c0 .param/l "LOAD_PORT_0" 1 4 47, C4<10100>;
P_0x7fa28a00f600 .param/l "LOAD_PORT_1" 1 4 48, C4<10101>;
P_0x7fa28a00f640 .param/l "R_TYPE_0" 1 4 35, C4<01000>;
P_0x7fa28a00f680 .param/l "R_TYPE_1" 1 4 36, C4<01001>;
P_0x7fa28a00f6c0 .param/l "R_TYPE_2" 1 4 37, C4<01010>;
P_0x7fa28a00f700 .param/l "STORE_0" 1 4 49, C4<10110>;
P_0x7fa28a00f740 .param/l "STORE_1" 1 4 50, C4<10111>;
P_0x7fa28a00f780 .param/l "STORE_2" 1 4 51, C4<11000>;
P_0x7fa28a00f7c0 .param/l "WAIT" 1 4 52, C4<11001>;
v0x7fa289c17480_0 .var "ALUOp", 5 0;
v0x7fa289c728f0_0 .var "ALUSrcA", 0 0;
v0x7fa289c72990_0 .var "ALUSrcB", 1 0;
v0x7fa289c72a30_0 .var "IRWrite", 0 0;
v0x7fa289c72ad0_0 .var "IorD", 0 0;
v0x7fa289c72bb0_0 .var "JumpAndLink", 0 0;
v0x7fa289c72c50_0 .var "MemRead", 0 0;
v0x7fa289c72cf0_0 .var "MemToReg", 0 0;
v0x7fa289c72d90_0 .var "MemWrite", 0 0;
v0x7fa289c72ea0_0 .var "PCSource", 1 0;
v0x7fa289c72f40_0 .var "PCWrite", 0 0;
v0x7fa289c72fe0_0 .var "PCWriteCond", 0 0;
v0x7fa289c73080_0 .var "RegDst", 0 0;
v0x7fa289c73120_0 .var "RegWrite", 0 0;
v0x7fa289c731c0_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c73260_0 .var "isSigned", 0 0;
v0x7fa289c73300_0 .net "opcode", 31 0, L_0x7fa289c83f60;  alias, 1 drivers
v0x7fa289c73490_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
v0x7fa289c73520_0 .var "state", 4 0;
E_0x7fa289c67420 .event posedge, v0x7fa289c731c0_0;
S_0x7fa289c73770 .scope module, "i_mips_datapath" "mips_datapath" 3 58, 5 6 0, S_0x7fa289c06f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "port_rst";
    .port_info 3 /INPUT 1 "PCWriteCond";
    .port_info 4 /INPUT 1 "PCWrite";
    .port_info 5 /INPUT 1 "IorD";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 1 "MemToReg";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "JumpAndLink";
    .port_info 11 /INPUT 1 "isSigned";
    .port_info 12 /INPUT 2 "PCSrc";
    .port_info 13 /INPUT 6 "ALUOp";
    .port_info 14 /INPUT 1 "ALUSrcA";
    .port_info 15 /INPUT 2 "ALUSrcB";
    .port_info 16 /INPUT 1 "RegWrite";
    .port_info 17 /INPUT 1 "RegDst";
    .port_info 18 /INPUT 1 "in_sel";
    .port_info 19 /INPUT 1 "in_en";
    .port_info 20 /INPUT 32 "in0_1";
    .port_info 21 /OUTPUT 32 "outport";
    .port_info 22 /OUTPUT 32 "opcode";
L_0x7fa289c827e0 .functor AND 1, v0x7fa289c72fe0_0, v0x7fa289c74600_0, C4<1>, C4<1>;
L_0x7fa289c82890 .functor OR 1, v0x7fa289c72f40_0, L_0x7fa289c827e0, C4<0>, C4<0>;
L_0x7fa289c83f60 .functor BUFZ 32, v0x7fa289c7bca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa289c7d860_0 .net "ALUOp", 5 0, v0x7fa289c17480_0;  alias, 1 drivers
v0x7fa289c7d950_0 .net "ALUSrcA", 0 0, v0x7fa289c728f0_0;  alias, 1 drivers
v0x7fa289c7d9e0_0 .net "ALUSrcB", 1 0, v0x7fa289c72990_0;  alias, 1 drivers
v0x7fa289c7da70_0 .net "IRWrite", 0 0, v0x7fa289c72a30_0;  alias, 1 drivers
v0x7fa289c7db40_0 .net "IorD", 0 0, v0x7fa289c72ad0_0;  alias, 1 drivers
v0x7fa289c7dc10_0 .net "JumpAndLink", 0 0, v0x7fa289c72bb0_0;  alias, 1 drivers
v0x7fa289c7dce0_0 .net "MemRead", 0 0, v0x7fa289c72c50_0;  alias, 1 drivers
v0x7fa289c7dd70_0 .net "MemToReg", 0 0, v0x7fa289c72cf0_0;  alias, 1 drivers
v0x7fa289c7de00_0 .net "MemWrite", 0 0, v0x7fa289c72d90_0;  alias, 1 drivers
v0x7fa289c7df10_0 .net "PCSrc", 1 0, v0x7fa289c72ea0_0;  alias, 1 drivers
v0x7fa289c7dfa0_0 .net "PCWrite", 0 0, v0x7fa289c72f40_0;  alias, 1 drivers
v0x7fa289c7e030_0 .net "PCWriteCond", 0 0, v0x7fa289c72fe0_0;  alias, 1 drivers
v0x7fa289c7e0c0_0 .net "RegA_mux_wire", 31 0, L_0x7fa289c84c20;  1 drivers
v0x7fa289c7e170_0 .net "RegA_wire", 31 0, v0x7fa289c7d2b0_0;  1 drivers
v0x7fa289c7e220_0 .net "RegB_mux_wire", 31 0, L_0x7fa289c852d0;  1 drivers
v0x7fa289c7e2d0_0 .net "RegB_wire", 31 0, v0x7fa289c7d360_0;  1 drivers
v0x7fa289c7e3e0_0 .net "RegDst", 0 0, v0x7fa289c73080_0;  alias, 1 drivers
v0x7fa289c7e570_0 .net "RegWrite", 0 0, v0x7fa289c73120_0;  alias, 1 drivers
v0x7fa289c7e600_0 .net *"_ivl_1", 0 0, L_0x7fa289c827e0;  1 drivers
v0x7fa289c7e690_0 .net *"_ivl_13", 4 0, L_0x7fa289c84010;  1 drivers
v0x7fa289c7e720_0 .net *"_ivl_15", 4 0, L_0x7fa289c840b0;  1 drivers
L_0x7fa289f73320 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7e7b0_0 .net/2u *"_ivl_22", 15 0, L_0x7fa289f73320;  1 drivers
v0x7fa289c7e840_0 .net *"_ivl_25", 15 0, L_0x7fa289c844a0;  1 drivers
v0x7fa289c7e8d0_0 .net *"_ivl_26", 31 0, L_0x7fa289c84540;  1 drivers
L_0x7fa289f73368 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7e960_0 .net/2u *"_ivl_28", 15 0, L_0x7fa289f73368;  1 drivers
v0x7fa289c7e9f0_0 .net *"_ivl_31", 15 0, L_0x7fa289c846b0;  1 drivers
v0x7fa289c7ea90_0 .net *"_ivl_32", 31 0, L_0x7fa289c84850;  1 drivers
v0x7fa289c7eb40_0 .net *"_ivl_37", 29 0, L_0x7fa289c849f0;  1 drivers
L_0x7fa289f733b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7ebf0_0 .net/2u *"_ivl_38", 1 0, L_0x7fa289f733b0;  1 drivers
v0x7fa289c7eca0_0 .net *"_ivl_45", 0 0, L_0x7fa289c84e00;  1 drivers
v0x7fa289c7ed50_0 .net *"_ivl_47", 0 0, L_0x7fa289c84ea0;  1 drivers
v0x7fa289c7ee00_0 .net *"_ivl_48", 31 0, L_0x7fa289c85050;  1 drivers
v0x7fa289c7eeb0_0 .net *"_ivl_51", 0 0, L_0x7fa289c850f0;  1 drivers
L_0x7fa289f733f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7e490_0 .net/2u *"_ivl_52", 31 0, L_0x7fa289f733f8;  1 drivers
v0x7fa289c7f140_0 .net *"_ivl_54", 31 0, L_0x7fa289c85230;  1 drivers
v0x7fa289c7f1d0_0 .net *"_ivl_65", 0 0, L_0x7fa289c85370;  1 drivers
v0x7fa289c7f270_0 .net *"_ivl_67", 0 0, L_0x7fa289c857f0;  1 drivers
L_0x7fa289f73488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7f320_0 .net/2u *"_ivl_68", 31 0, L_0x7fa289f73488;  1 drivers
v0x7fa289c7f3d0_0 .net *"_ivl_70", 31 0, L_0x7fa289c85730;  1 drivers
v0x7fa289c7f480_0 .net *"_ivl_73", 0 0, L_0x7fa289c85aa0;  1 drivers
v0x7fa289c7f530_0 .net *"_ivl_74", 31 0, L_0x7fa289c85ca0;  1 drivers
v0x7fa289c7f5e0_0 .net *"_ivl_79", 0 0, L_0x7fa289c85ed0;  1 drivers
v0x7fa289c7f690_0 .net *"_ivl_81", 0 0, L_0x7fa289c85f70;  1 drivers
L_0x7fa289f734d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7f740_0 .net/2u *"_ivl_82", 31 0, L_0x7fa289f734d0;  1 drivers
v0x7fa289c7f7f0_0 .net *"_ivl_85", 3 0, L_0x7fa289c85de0;  1 drivers
v0x7fa289c7f8a0_0 .net *"_ivl_87", 25 0, L_0x7fa289c86190;  1 drivers
L_0x7fa289f73518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7f950_0 .net/2u *"_ivl_88", 1 0, L_0x7fa289f73518;  1 drivers
v0x7fa289c7fa00_0 .net *"_ivl_90", 31 0, L_0x7fa289c86090;  1 drivers
v0x7fa289c7fab0_0 .net *"_ivl_92", 31 0, L_0x7fa289c86340;  1 drivers
v0x7fa289c7fb60_0 .net *"_ivl_95", 0 0, L_0x7fa289c86500;  1 drivers
v0x7fa289c7fc10_0 .net *"_ivl_96", 31 0, L_0x7fa289c865a0;  1 drivers
v0x7fa289c7fcc0_0 .net "alu_hi_reg_wire", 31 0, v0x7fa289c76310_0;  1 drivers
v0x7fa289c7fd60_0 .net "alu_lo_reg_wire", 31 0, v0x7fa289c76960_0;  1 drivers
v0x7fa289c7fe10_0 .net "alu_mux_sel", 1 0, v0x7fa289c759d0_0;  1 drivers
v0x7fa289c7fec0_0 .net "alu_mux_wire", 31 0, L_0x7fa289c85d40;  1 drivers
v0x7fa289c7ff60_0 .net "alu_out_hi", 31 0, L_0x7fa289c85580;  1 drivers
v0x7fa289c80040_0 .net "alu_out_lo", 31 0, v0x7fa289c749b0_0;  1 drivers
v0x7fa289c800e0_0 .net "alu_reg_out", 31 0, v0x7fa289c76fc0_0;  1 drivers
v0x7fa289c80180_0 .net "bt", 0 0, v0x7fa289c74600_0;  1 drivers
v0x7fa289c80230_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c802c0_0 .net "hi_en", 0 0, v0x7fa289c75a90_0;  1 drivers
v0x7fa289c80390_0 .net "in0_1", 31 0, v0x7fa289c82710_0;  alias, 1 drivers
v0x7fa289c80420_0 .net "in_en", 0 0, o0x7fa289f43bf8;  alias, 0 drivers
v0x7fa289c804b0_0 .net "in_sel", 0 0, o0x7fa289f43c28;  alias, 0 drivers
v0x7fa289c80560_0 .net "instruction_mux_wire", 4 0, L_0x7fa289c841d0;  1 drivers
v0x7fa289c7ef60_0 .net "instruction_wire", 31 0, v0x7fa289c7bca0_0;  1 drivers
v0x7fa289c7f010_0 .net "isSigned", 0 0, v0x7fa289c73260_0;  alias, 1 drivers
v0x7fa289c805f0_0 .net "lo_en", 0 0, v0x7fa289c75bd0_0;  1 drivers
v0x7fa289c80680_0 .net "memory_out_wire", 31 0, L_0x7fa289c83cc0;  1 drivers
v0x7fa289c80710_0 .net "memory_reg_mux_wire", 31 0, L_0x7fa289c83e80;  1 drivers
v0x7fa289c807a0_0 .net "memory_reg_out_wire", 31 0, v0x7fa289c7c2c0_0;  1 drivers
v0x7fa289c80830_0 .net "op_sel", 4 0, v0x7fa289c75d50_0;  1 drivers
v0x7fa289c80900_0 .net "opcode", 31 0, L_0x7fa289c83f60;  alias, 1 drivers
v0x7fa289c80990_0 .net "outport", 31 0, v0x7fa289c78f10_0;  alias, 1 drivers
v0x7fa289c80a60_0 .net "port_rst", 0 0, o0x7fa289f43088;  alias, 0 drivers
v0x7fa289c80af0_0 .net "program_counter_reg_in", 31 0, L_0x7fa289c86460;  1 drivers
v0x7fa289c80b80_0 .net "program_counter_reg_out", 31 0, v0x7fa289c7c910_0;  1 drivers
v0x7fa289c80c50_0 .net "program_counter_wire", 31 0, L_0x7fa289c82960;  1 drivers
v0x7fa289c80d20_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
v0x7fa289c80db0_0 .net "shifted_wire", 31 0, L_0x7fa289c84b40;  1 drivers
v0x7fa289c80e40_0 .net "sign_extended_wire", 31 0, L_0x7fa289c84950;  1 drivers
L_0x7fa289c82960 .functor MUXZ 32, v0x7fa289c7c910_0, v0x7fa289c76fc0_0, v0x7fa289c72ad0_0, C4<>;
L_0x7fa289c83e80 .functor MUXZ 32, L_0x7fa289c85d40, v0x7fa289c7c2c0_0, v0x7fa289c72cf0_0, C4<>;
L_0x7fa289c84010 .part v0x7fa289c7bca0_0, 11, 5;
L_0x7fa289c840b0 .part v0x7fa289c7bca0_0, 16, 5;
L_0x7fa289c841d0 .functor MUXZ 5, L_0x7fa289c840b0, L_0x7fa289c84010, v0x7fa289c73080_0, C4<>;
L_0x7fa289c84320 .part v0x7fa289c7bca0_0, 21, 5;
L_0x7fa289c843c0 .part v0x7fa289c7bca0_0, 16, 5;
L_0x7fa289c844a0 .part v0x7fa289c7bca0_0, 0, 16;
L_0x7fa289c84540 .concat [ 16 16 0 0], L_0x7fa289c844a0, L_0x7fa289f73320;
L_0x7fa289c846b0 .part v0x7fa289c7bca0_0, 0, 16;
L_0x7fa289c84850 .concat [ 16 16 0 0], L_0x7fa289c846b0, L_0x7fa289f73368;
L_0x7fa289c84950 .functor MUXZ 32, L_0x7fa289c84850, L_0x7fa289c84540, v0x7fa289c73260_0, C4<>;
L_0x7fa289c849f0 .part L_0x7fa289c84950, 0, 30;
L_0x7fa289c84b40 .concat [ 2 30 0 0], L_0x7fa289f733b0, L_0x7fa289c849f0;
L_0x7fa289c84c20 .functor MUXZ 32, v0x7fa289c7c910_0, v0x7fa289c7d2b0_0, v0x7fa289c728f0_0, C4<>;
L_0x7fa289c84e00 .part v0x7fa289c72990_0, 1, 1;
L_0x7fa289c84ea0 .part v0x7fa289c72990_0, 0, 1;
L_0x7fa289c85050 .functor MUXZ 32, L_0x7fa289c84950, L_0x7fa289c84b40, L_0x7fa289c84ea0, C4<>;
L_0x7fa289c850f0 .part v0x7fa289c72990_0, 0, 1;
L_0x7fa289c85230 .functor MUXZ 32, v0x7fa289c7d360_0, L_0x7fa289f733f8, L_0x7fa289c850f0, C4<>;
L_0x7fa289c852d0 .functor MUXZ 32, L_0x7fa289c85230, L_0x7fa289c85050, L_0x7fa289c84e00, C4<>;
L_0x7fa289c855f0 .part v0x7fa289c7bca0_0, 6, 5;
L_0x7fa289c85690 .part v0x7fa289c7bca0_0, 0, 6;
L_0x7fa289c85370 .part v0x7fa289c759d0_0, 1, 1;
L_0x7fa289c857f0 .part v0x7fa289c759d0_0, 0, 1;
L_0x7fa289c85730 .functor MUXZ 32, v0x7fa289c76310_0, L_0x7fa289f73488, L_0x7fa289c857f0, C4<>;
L_0x7fa289c85aa0 .part v0x7fa289c759d0_0, 0, 1;
L_0x7fa289c85ca0 .functor MUXZ 32, v0x7fa289c76fc0_0, v0x7fa289c76960_0, L_0x7fa289c85aa0, C4<>;
L_0x7fa289c85d40 .functor MUXZ 32, L_0x7fa289c85ca0, L_0x7fa289c85730, L_0x7fa289c85370, C4<>;
L_0x7fa289c85ed0 .part v0x7fa289c72ea0_0, 1, 1;
L_0x7fa289c85f70 .part v0x7fa289c72ea0_0, 0, 1;
L_0x7fa289c85de0 .part v0x7fa289c7c910_0, 28, 4;
L_0x7fa289c86190 .part v0x7fa289c7bca0_0, 0, 26;
L_0x7fa289c86090 .concat [ 2 26 4 0], L_0x7fa289f73518, L_0x7fa289c86190, L_0x7fa289c85de0;
L_0x7fa289c86340 .functor MUXZ 32, L_0x7fa289c86090, L_0x7fa289f734d0, L_0x7fa289c85f70, C4<>;
L_0x7fa289c86500 .part v0x7fa289c72ea0_0, 0, 1;
L_0x7fa289c865a0 .functor MUXZ 32, v0x7fa289c749b0_0, v0x7fa289c76fc0_0, L_0x7fa289c86500, C4<>;
L_0x7fa289c86460 .functor MUXZ 32, L_0x7fa289c865a0, L_0x7fa289c86340, L_0x7fa289c85ed0, C4<>;
S_0x7fa289c73bd0 .scope module, "i_alu" "alu" 5 131, 6 6 0, S_0x7fa289c73770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 5 "shift";
    .port_info 3 /INPUT 5 "op";
    .port_info 4 /OUTPUT 1 "bt_out";
    .port_info 5 /OUTPUT 32 "result_out";
    .port_info 6 /OUTPUT 32 "result_out_high";
P_0x7fa28a00f800 .param/l "ADD" 1 6 16, C4<00000>;
P_0x7fa28a00f840 .param/l "AND" 1 6 20, C4<00100>;
P_0x7fa28a00f880 .param/l "BEQ" 1 6 28, C4<01100>;
P_0x7fa28a00f8c0 .param/l "BGT" 1 6 24, C4<01000>;
P_0x7fa28a00f900 .param/l "BGTE" 1 6 31, C4<01111>;
P_0x7fa28a00f940 .param/l "BLT" 1 6 30, C4<01110>;
P_0x7fa28a00f980 .param/l "BLTE" 1 6 25, C4<01001>;
P_0x7fa28a00f9c0 .param/l "BNE" 1 6 29, C4<01101>;
P_0x7fa28a00fa00 .param/l "JA" 1 6 33, C4<10001>;
P_0x7fa28a00fa40 .param/l "JAL" 1 6 34, C4<10010>;
P_0x7fa28a00fa80 .param/l "JR" 1 6 35, C4<10011>;
P_0x7fa28a00fac0 .param/l "LW" 1 6 40, C4<11000>;
P_0x7fa28a00fb00 .param/l "MFHI" 1 6 36, C4<10100>;
P_0x7fa28a00fb40 .param/l "MFLO" 1 6 37, C4<10101>;
P_0x7fa28a00fb80 .param/l "MULTS" 1 6 18, C4<00010>;
P_0x7fa28a00fbc0 .param/l "MULTU" 1 6 19, C4<00011>;
P_0x7fa28a00fc00 .param/l "OR" 1 6 26, C4<01010>;
P_0x7fa28a00fc40 .param/l "SLL" 1 6 32, C4<10000>;
P_0x7fa28a00fc80 .param/l "SLT" 1 6 23, C4<00111>;
P_0x7fa28a00fcc0 .param/l "SLTU" 1 6 38, C4<10110>;
P_0x7fa28a00fd00 .param/l "SRA" 1 6 22, C4<00110>;
P_0x7fa28a00fd40 .param/l "SRL" 1 6 21, C4<00101>;
P_0x7fa28a00fd80 .param/l "SUB" 1 6 17, C4<00001>;
P_0x7fa28a00fdc0 .param/l "SW" 1 6 39, C4<10111>;
P_0x7fa28a00fe00 .param/l "XOR" 1 6 27, C4<01011>;
L_0x7fa289c85580 .functor BUFZ 32, v0x7fa289c74a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa289c74600_0 .var "bt", 0 0;
v0x7fa289c746b0_0 .net "bt_out", 0 0, v0x7fa289c74600_0;  alias, 1 drivers
v0x7fa289c74750_0 .net "in0", 31 0, L_0x7fa289c84c20;  alias, 1 drivers
v0x7fa289c74810_0 .net "in1", 31 0, L_0x7fa289c852d0;  alias, 1 drivers
v0x7fa289c748c0_0 .net "op", 4 0, v0x7fa289c75d50_0;  alias, 1 drivers
v0x7fa289c749b0_0 .var "result", 31 0;
v0x7fa289c74a60_0 .var "result_high", 31 0;
v0x7fa289c74b10_0 .net "result_out", 31 0, v0x7fa289c749b0_0;  alias, 1 drivers
v0x7fa289c74bc0_0 .net "result_out_high", 31 0, L_0x7fa289c85580;  alias, 1 drivers
v0x7fa289c74cd0_0 .net "shift", 4 0, L_0x7fa289c855f0;  1 drivers
v0x7fa289c74d80_0 .var/s "tmp_signed", 63 0;
v0x7fa289c74e30_0 .var "tmp_unsigned", 63 0;
E_0x7fa289c745c0 .event edge, v0x7fa289c748c0_0, v0x7fa289c74cd0_0, v0x7fa289c74810_0, v0x7fa289c74750_0;
S_0x7fa289c74f50 .scope module, "i_alu_controller" "alu_controller" 5 140, 7 6 0, S_0x7fa289c73770;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "ir";
    .port_info 1 /INPUT 6 "op";
    .port_info 2 /OUTPUT 5 "op_sel";
    .port_info 3 /OUTPUT 1 "hi_en";
    .port_info 4 /OUTPUT 1 "lo_en";
    .port_info 5 /OUTPUT 2 "alu_lo_hi";
P_0x7fa28a010000 .param/l "ADD" 1 7 15, C4<00000>;
P_0x7fa28a010040 .param/l "AND" 1 7 19, C4<00100>;
P_0x7fa28a010080 .param/l "BEQ" 1 7 27, C4<01100>;
P_0x7fa28a0100c0 .param/l "BGT" 1 7 23, C4<01000>;
P_0x7fa28a010100 .param/l "BGTE" 1 7 30, C4<01111>;
P_0x7fa28a010140 .param/l "BLT" 1 7 29, C4<01110>;
P_0x7fa28a010180 .param/l "BLTE" 1 7 24, C4<01001>;
P_0x7fa28a0101c0 .param/l "BNE" 1 7 28, C4<01101>;
P_0x7fa28a010200 .param/l "JA" 1 7 32, C4<10001>;
P_0x7fa28a010240 .param/l "JAL" 1 7 33, C4<10010>;
P_0x7fa28a010280 .param/l "JR" 1 7 34, C4<10011>;
P_0x7fa28a0102c0 .param/l "LW" 1 7 39, C4<11000>;
P_0x7fa28a010300 .param/l "MFHI" 1 7 35, C4<10100>;
P_0x7fa28a010340 .param/l "MFLO" 1 7 36, C4<10101>;
P_0x7fa28a010380 .param/l "MULTS" 1 7 17, C4<00010>;
P_0x7fa28a0103c0 .param/l "MULTU" 1 7 18, C4<00011>;
P_0x7fa28a010400 .param/l "OR" 1 7 25, C4<01010>;
P_0x7fa28a010440 .param/l "SLL" 1 7 31, C4<10000>;
P_0x7fa28a010480 .param/l "SLT" 1 7 22, C4<00111>;
P_0x7fa28a0104c0 .param/l "SLTU" 1 7 37, C4<10110>;
P_0x7fa28a010500 .param/l "SRA" 1 7 21, C4<00110>;
P_0x7fa28a010540 .param/l "SRL" 1 7 20, C4<00101>;
P_0x7fa28a010580 .param/l "SUB" 1 7 16, C4<00001>;
P_0x7fa28a0105c0 .param/l "SW" 1 7 38, C4<10111>;
P_0x7fa28a010600 .param/l "XOR" 1 7 26, C4<01011>;
v0x7fa289c759d0_0 .var "alu_lo_hi", 1 0;
v0x7fa289c75a90_0 .var "hi_en", 0 0;
v0x7fa289c75b30_0 .net "ir", 5 0, L_0x7fa289c85690;  1 drivers
v0x7fa289c75bd0_0 .var "lo_en", 0 0;
v0x7fa289c75c70_0 .net "op", 5 0, v0x7fa289c17480_0;  alias, 1 drivers
v0x7fa289c75d50_0 .var "op_sel", 4 0;
E_0x7fa289c75980 .event edge, v0x7fa289c17480_0, v0x7fa289c75b30_0;
S_0x7fa289c75e80 .scope module, "i_alu_hi_reg" "register" 5 162, 8 6 0, S_0x7fa289c73770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7fa289c760e0_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c76190_0 .net "en", 0 0, v0x7fa289c75a90_0;  alias, 1 drivers
v0x7fa289c76240_0 .net "in", 31 0, L_0x7fa289c85580;  alias, 1 drivers
v0x7fa289c76310_0 .var "out", 31 0;
v0x7fa289c763a0_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
S_0x7fa289c764d0 .scope module, "i_alu_lo_reg" "register" 5 155, 8 6 0, S_0x7fa289c73770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7fa289c76710_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c767f0_0 .net "en", 0 0, v0x7fa289c75bd0_0;  alias, 1 drivers
v0x7fa289c76890_0 .net "in", 31 0, v0x7fa289c749b0_0;  alias, 1 drivers
v0x7fa289c76960_0 .var "out", 31 0;
v0x7fa289c769f0_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
S_0x7fa289c76b50 .scope module, "i_alu_out_reg" "register" 5 148, 8 6 0, S_0x7fa289c73770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7fa289c76dd0_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
L_0x7fa289f73440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa289c76e60_0 .net "en", 0 0, L_0x7fa289f73440;  1 drivers
v0x7fa289c76ef0_0 .net "in", 31 0, v0x7fa289c749b0_0;  alias, 1 drivers
v0x7fa289c76fc0_0 .var "out", 31 0;
v0x7fa289c77070_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
S_0x7fa289c771a0 .scope module, "i_inst_data_memory" "memory" 5 69, 9 6 0, S_0x7fa289c73770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "port_rst";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "inport_sel";
    .port_info 7 /INPUT 1 "inport_en";
    .port_info 8 /INPUT 32 "WrData";
    .port_info 9 /INPUT 32 "in0_1";
    .port_info 10 /OUTPUT 32 "outport";
    .port_info 11 /OUTPUT 32 "data";
L_0x7fa289f73050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa289c82a40 .functor XNOR 1, o0x7fa289f43c28, L_0x7fa289f73050, C4<0>, C4<0>;
L_0x7fa289f73098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fa289c82b30 .functor XNOR 1, o0x7fa289f43bf8, L_0x7fa289f73098, C4<0>, C4<0>;
L_0x7fa289c82c20 .functor AND 1, L_0x7fa289c82a40, L_0x7fa289c82b30, C4<1>, C4<1>;
L_0x7fa289f73170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fa289c83010 .functor XNOR 1, o0x7fa289f43c28, L_0x7fa289f73170, C4<0>, C4<0>;
L_0x7fa289f731b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fa289c83100 .functor XNOR 1, o0x7fa289f43bf8, L_0x7fa289f731b8, C4<0>, C4<0>;
L_0x7fa289c83220 .functor AND 1, L_0x7fa289c83010, L_0x7fa289c83100, C4<1>, C4<1>;
v0x7fa289c798d0_0 .net "MemRead", 0 0, v0x7fa289c72c50_0;  alias, 1 drivers
v0x7fa289c799b0_0 .net "MemWrite", 0 0, v0x7fa289c72d90_0;  alias, 1 drivers
v0x7fa289c79a80_0 .net "WrData", 31 0, v0x7fa289c7d360_0;  alias, 1 drivers
v0x7fa289c79b50_0 .net/2u *"_ivl_0", 0 0, L_0x7fa289f73050;  1 drivers
L_0x7fa289f730e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa289c79be0_0 .net/2s *"_ivl_10", 1 0, L_0x7fa289f730e0;  1 drivers
L_0x7fa289f73128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa289c79cb0_0 .net/2s *"_ivl_12", 1 0, L_0x7fa289f73128;  1 drivers
v0x7fa289c79d40_0 .net *"_ivl_14", 1 0, L_0x7fa289c82d90;  1 drivers
v0x7fa289c79de0_0 .net/2u *"_ivl_18", 0 0, L_0x7fa289f73170;  1 drivers
v0x7fa289c79e90_0 .net *"_ivl_2", 0 0, L_0x7fa289c82a40;  1 drivers
v0x7fa289c79fa0_0 .net *"_ivl_20", 0 0, L_0x7fa289c83010;  1 drivers
v0x7fa289c7a030_0 .net/2u *"_ivl_22", 0 0, L_0x7fa289f731b8;  1 drivers
v0x7fa289c7a0e0_0 .net *"_ivl_24", 0 0, L_0x7fa289c83100;  1 drivers
v0x7fa289c7a180_0 .net *"_ivl_27", 0 0, L_0x7fa289c83220;  1 drivers
L_0x7fa289f73200 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7a220_0 .net/2s *"_ivl_28", 1 0, L_0x7fa289f73200;  1 drivers
L_0x7fa289f73248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7a2d0_0 .net/2s *"_ivl_30", 1 0, L_0x7fa289f73248;  1 drivers
v0x7fa289c7a380_0 .net *"_ivl_32", 1 0, L_0x7fa289c83390;  1 drivers
v0x7fa289c7a430_0 .net *"_ivl_39", 0 0, L_0x7fa289c837e0;  1 drivers
v0x7fa289c7a5c0_0 .net/2u *"_ivl_4", 0 0, L_0x7fa289f73098;  1 drivers
v0x7fa289c7a650_0 .net *"_ivl_41", 0 0, L_0x7fa289c83880;  1 drivers
L_0x7fa289f73290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7a700_0 .net/2u *"_ivl_42", 31 0, L_0x7fa289f73290;  1 drivers
v0x7fa289c7a7b0_0 .net *"_ivl_44", 31 0, L_0x7fa289c83950;  1 drivers
v0x7fa289c7a860_0 .net *"_ivl_47", 0 0, L_0x7fa289c83ab0;  1 drivers
v0x7fa289c7a910_0 .net *"_ivl_48", 31 0, L_0x7fa289c83c20;  1 drivers
v0x7fa289c7a9c0_0 .net *"_ivl_6", 0 0, L_0x7fa289c82b30;  1 drivers
v0x7fa289c7aa60_0 .net *"_ivl_9", 0 0, L_0x7fa289c82c20;  1 drivers
v0x7fa289c7ab00_0 .net "addr", 31 0, L_0x7fa289c82960;  alias, 1 drivers
v0x7fa289c7abc0_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c7ad50_0 .net "data", 31 0, L_0x7fa289c83cc0;  alias, 1 drivers
v0x7fa289c7ade0_0 .net "in0_1", 31 0, v0x7fa289c82710_0;  alias, 1 drivers
v0x7fa289c7ae70_0 .net "in0_en", 0 0, L_0x7fa289c82ef0;  1 drivers
v0x7fa289c7af00_0 .net "in1_en", 0 0, L_0x7fa289c834f0;  1 drivers
v0x7fa289c7af90_0 .net "inport0", 31 0, v0x7fa289c77960_0;  1 drivers
v0x7fa289c7b020_0 .net "inport1", 31 0, v0x7fa289c77f90_0;  1 drivers
v0x7fa289c7a4c0_0 .net "inport_en", 0 0, o0x7fa289f43bf8;  alias, 0 drivers
v0x7fa289c7b2b0_0 .net "inport_sel", 0 0, o0x7fa289f43c28;  alias, 0 drivers
v0x7fa289c7b340_0 .net "mux_sel", 1 0, v0x7fa289c78870_0;  1 drivers
v0x7fa289c7b3d0_0 .net "out_en", 0 0, v0x7fa289c78900_0;  1 drivers
v0x7fa289c7b460_0 .net "outport", 31 0, v0x7fa289c78f10_0;  alias, 1 drivers
v0x7fa289c7b4f0_0 .net "port_rst", 0 0, o0x7fa289f43088;  alias, 0 drivers
v0x7fa289c7b5c0_0 .net "ram_data", 31 0, v0x7fa289c79720_0;  1 drivers
v0x7fa289c7b650_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
v0x7fa289c7b6e0_0 .net "wr_en", 0 0, v0x7fa289c789d0_0;  1 drivers
L_0x7fa289c82d90 .functor MUXZ 2, L_0x7fa289f73128, L_0x7fa289f730e0, L_0x7fa289c82c20, C4<>;
L_0x7fa289c82ef0 .part L_0x7fa289c82d90, 0, 1;
L_0x7fa289c83390 .functor MUXZ 2, L_0x7fa289f73248, L_0x7fa289f73200, L_0x7fa289c83220, C4<>;
L_0x7fa289c834f0 .part L_0x7fa289c83390, 0, 1;
L_0x7fa289c836c0 .part L_0x7fa289c82960, 2, 8;
L_0x7fa289c837e0 .part v0x7fa289c78870_0, 1, 1;
L_0x7fa289c83880 .part v0x7fa289c78870_0, 0, 1;
L_0x7fa289c83950 .functor MUXZ 32, v0x7fa289c77f90_0, L_0x7fa289f73290, L_0x7fa289c83880, C4<>;
L_0x7fa289c83ab0 .part v0x7fa289c78870_0, 0, 1;
L_0x7fa289c83c20 .functor MUXZ 32, v0x7fa289c79720_0, v0x7fa289c77960_0, L_0x7fa289c83ab0, C4<>;
L_0x7fa289c83cc0 .functor MUXZ 32, L_0x7fa289c83c20, L_0x7fa289c83950, L_0x7fa289c837e0, C4<>;
S_0x7fa289c774e0 .scope module, "i_inport0_register" "register" 9 49, 8 6 0, S_0x7fa289c771a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7fa289c77720_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c77830_0 .net "en", 0 0, L_0x7fa289c82ef0;  alias, 1 drivers
v0x7fa289c778d0_0 .net "in", 31 0, v0x7fa289c82710_0;  alias, 1 drivers
v0x7fa289c77960_0 .var "out", 31 0;
v0x7fa289c77a00_0 .net "rst", 0 0, o0x7fa289f43088;  alias, 0 drivers
S_0x7fa289c77b60 .scope module, "i_inport1_register" "register" 9 56, 8 6 0, S_0x7fa289c771a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7fa289c77da0_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c77e30_0 .net "en", 0 0, L_0x7fa289c834f0;  alias, 1 drivers
v0x7fa289c77ec0_0 .net "in", 31 0, v0x7fa289c82710_0;  alias, 1 drivers
v0x7fa289c77f90_0 .var "out", 31 0;
v0x7fa289c78030_0 .net "rst", 0 0, o0x7fa289f43088;  alias, 0 drivers
S_0x7fa289c78170 .scope module, "i_memory_controller" "memory_controller" 9 41, 10 6 0, S_0x7fa289c771a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "out_en";
    .port_info 5 /OUTPUT 2 "mux_sel";
P_0x7fa289c78350 .param/l "USER_PORT_0" 1 10 15, C4<00000000000000001111111111111000>;
P_0x7fa289c78390 .param/l "USER_PORT_1" 1 10 16, C4<00000000000000001111111111111100>;
P_0x7fa289c783d0 .param/l "USER_PORT_2" 1 10 17, C4<00000000000000001111111111111100>;
v0x7fa289c786a0_0 .net "MemRead", 0 0, v0x7fa289c72c50_0;  alias, 1 drivers
v0x7fa289c78750_0 .net "MemWrite", 0 0, v0x7fa289c72d90_0;  alias, 1 drivers
v0x7fa289c787e0_0 .net "addr", 31 0, L_0x7fa289c82960;  alias, 1 drivers
v0x7fa289c78870_0 .var "mux_sel", 1 0;
v0x7fa289c78900_0 .var "out_en", 0 0;
v0x7fa289c789d0_0 .var "wr_en", 0 0;
E_0x7fa289c78650 .event edge, v0x7fa289c72c50_0, v0x7fa289c787e0_0, v0x7fa289c72d90_0;
S_0x7fa289c78ae0 .scope module, "i_outport_register" "register" 9 63, 8 6 0, S_0x7fa289c771a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7fa289c78d20_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c78db0_0 .net "en", 0 0, v0x7fa289c78900_0;  alias, 1 drivers
v0x7fa289c78e60_0 .net "in", 31 0, v0x7fa289c7d360_0;  alias, 1 drivers
v0x7fa289c78f10_0 .var "out", 31 0;
v0x7fa289c78fb0_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
S_0x7fa289c79160 .scope module, "inst_data_ram" "ram" 9 34, 11 6 0, S_0x7fa289c771a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /OUTPUT 32 "q";
v0x7fa289c793a0_0 .net "addr", 7 0, L_0x7fa289c836c0;  1 drivers
v0x7fa289c79460_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c79500_0 .net "data", 31 0, v0x7fa289c7d360_0;  alias, 1 drivers
v0x7fa289c795b0 .array "mem", 255 0, 31 0;
v0x7fa289c79640_0 .net "q", 31 0, v0x7fa289c79720_0;  alias, 1 drivers
v0x7fa289c79720_0 .var "tmp", 31 0;
v0x7fa289c797d0_0 .net "wr_en", 0 0, v0x7fa289c789d0_0;  alias, 1 drivers
S_0x7fa289c7b880 .scope module, "i_instruction_register" "register" 5 93, 8 6 0, S_0x7fa289c73770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7fa289c7baf0_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c7bb80_0 .net "en", 0 0, v0x7fa289c72a30_0;  alias, 1 drivers
v0x7fa289c7bc10_0 .net "in", 31 0, L_0x7fa289c83cc0;  alias, 1 drivers
v0x7fa289c7bca0_0 .var "out", 31 0;
v0x7fa289c7bd30_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
S_0x7fa289c7be70 .scope module, "i_mem_data_reg" "register" 5 83, 8 6 0, S_0x7fa289c73770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7fa289c7c0b0_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
L_0x7fa289f732d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa289c7c140_0 .net "en", 0 0, L_0x7fa289f732d8;  1 drivers
v0x7fa289c7c1d0_0 .net "in", 31 0, L_0x7fa289c83cc0;  alias, 1 drivers
v0x7fa289c7c2c0_0 .var "out", 31 0;
v0x7fa289c7c370_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
S_0x7fa289c7c4a0 .scope module, "i_program_counter" "register" 5 59, 8 6 0, S_0x7fa289c73770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7fa289c7c760_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c7c7f0_0 .net "en", 0 0, L_0x7fa289c82890;  1 drivers
v0x7fa289c7c880_0 .net "in", 31 0, L_0x7fa289c86460;  alias, 1 drivers
v0x7fa289c7c910_0 .var "out", 31 0;
v0x7fa289c7c9b0_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
S_0x7fa289c7cbe0 .scope module, "i_register_file" "register_file" 5 106, 12 38 0, S_0x7fa289c73770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "JumpAndLink";
    .port_info 4 /INPUT 32 "jal_addr";
    .port_info 5 /INPUT 5 "wr_addr";
    .port_info 6 /INPUT 32 "wr_data";
    .port_info 7 /INPUT 5 "rd_addr0";
    .port_info 8 /INPUT 5 "rd_addr1";
    .port_info 9 /OUTPUT 32 "rd_data0";
    .port_info 10 /OUTPUT 32 "rd_data1";
v0x7fa289c7cec0_0 .net "JumpAndLink", 0 0, v0x7fa289c72bb0_0;  alias, 1 drivers
v0x7fa289c7cf50_0 .net "clk", 0 0, v0x7fa289c82400_0;  alias, 1 drivers
v0x7fa289c7cfe0_0 .var/i "i", 31 0;
v0x7fa289c7d070_0 .net "jal_addr", 31 0, v0x7fa289c7c910_0;  alias, 1 drivers
v0x7fa289c7d120_0 .net "rd_addr0", 4 0, L_0x7fa289c84320;  1 drivers
v0x7fa289c7d200_0 .net "rd_addr1", 4 0, L_0x7fa289c843c0;  1 drivers
v0x7fa289c7d2b0_0 .var "rd_data0", 31 0;
v0x7fa289c7d360_0 .var "rd_data1", 31 0;
v0x7fa289c7d400 .array "registers", 31 0, 31 0;
v0x7fa289c7d510_0 .net "rst", 0 0, v0x7fa289c82640_0;  alias, 1 drivers
v0x7fa289c7d5a0_0 .net "wr_addr", 4 0, L_0x7fa289c841d0;  alias, 1 drivers
v0x7fa289c7d640_0 .net "wr_data", 31 0, L_0x7fa289c83e80;  alias, 1 drivers
v0x7fa289c7d6f0_0 .net "wr_en", 0 0, v0x7fa289c73120_0;  alias, 1 drivers
    .scope S_0x7fa289c61f70;
T_0 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c73490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c72ea0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73080_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c72ea0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73080_0, 0, 1;
    %load/vec4 v0x7fa289c73520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %jmp T_0.34;
T_0.2 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %jmp T_0.34;
T_0.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %jmp T_0.34;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.35 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.36 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.37 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.38 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.39 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.40 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.41 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.42 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.43 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.44 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.45 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.46 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.47 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.48 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.50;
T_0.50 ;
    %pop/vec4 1;
    %jmp T_0.34;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72f40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c72ea0_0, 0, 2;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72f40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c72ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72f40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c72ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72bb0_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72f40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c72ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72cf0_0, 0, 1;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c73080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c73080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 6, 0, 2;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.51, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72f40_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
T_0.51 ;
    %jmp T_0.34;
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72ad0_0, 0, 1;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 16, 0, 2;
    %cmpi/e 65528, 0, 16;
    %jmp/0xz  T_0.53, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.54;
T_0.53 ;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 16, 0, 2;
    %cmpi/e 65532, 0, 16;
    %jmp/0xz  T_0.55, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.56;
T_0.55 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
T_0.56 ;
T_0.54 ;
    %jmp T_0.34;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c73120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.22 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72ad0_0, 0, 1;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.27 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c72fe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa289c72ea0_0, 0, 2;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72fe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa289c72ea0_0, 0, 2;
    %load/vec4 v0x7fa289c73300_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fa289c17480_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c728f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c72990_0, 0, 2;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c72a30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c73520_0, 0, 5;
    %jmp T_0.34;
T_0.31 ;
    %jmp T_0.34;
T_0.32 ;
    %jmp T_0.34;
T_0.33 ;
    %jmp T_0.34;
T_0.34 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa289c7c4a0;
T_1 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c7c9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c7c910_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa289c7c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fa289c7c880_0;
    %store/vec4 v0x7fa289c7c910_0, 0, 32;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa289c79160;
T_2 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c797d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fa289c79500_0;
    %load/vec4 v0x7fa289c793a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa289c795b0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa289c793a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fa289c795b0, 4;
    %assign/vec4 v0x7fa289c79720_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa289c79160;
T_3 ;
    %vpi_call 11 28 "$readmemb", "/Users/stevenpaek/Desktop/git/mips/rtl/program.txt", v0x7fa289c795b0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fa289c78170;
T_4 ;
    %wait E_0x7fa289c78650;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c789d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c78900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c78870_0, 0, 2;
    %load/vec4 v0x7fa289c786a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fa289c787e0_0;
    %cmpi/e 65528, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa289c78870_0, 0, 2;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fa289c787e0_0;
    %cmpi/e 65532, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c78870_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c78870_0, 0, 2;
T_4.5 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fa289c78750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x7fa289c787e0_0;
    %cmpi/e 65532, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c78900_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c789d0_0, 0, 1;
T_4.9 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa289c774e0;
T_5 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c77a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c77960_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fa289c77830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fa289c778d0_0;
    %store/vec4 v0x7fa289c77960_0, 0, 32;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa289c77b60;
T_6 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c78030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c77f90_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fa289c77e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fa289c77ec0_0;
    %store/vec4 v0x7fa289c77f90_0, 0, 32;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa289c78ae0;
T_7 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c78fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c78f10_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fa289c78db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fa289c78e60_0;
    %store/vec4 v0x7fa289c78f10_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fa289c7be70;
T_8 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c7c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c7c2c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fa289c7c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fa289c7c1d0_0;
    %store/vec4 v0x7fa289c7c2c0_0, 0, 32;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa289c7b880;
T_9 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c7bd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c7bca0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fa289c7bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fa289c7bc10_0;
    %store/vec4 v0x7fa289c7bca0_0, 0, 32;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fa289c7cbe0;
T_10 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c7d510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c7cfe0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x7fa289c7cfe0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fa289c7cfe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa289c7d400, 0, 4;
    %load/vec4 v0x7fa289c7cfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa289c7cfe0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fa289c7cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7fa289c7d070_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa289c7d400, 0, 4;
T_10.4 ;
    %load/vec4 v0x7fa289c7d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x7fa289c7d5a0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa289c7d400, 0, 4;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x7fa289c7d640_0;
    %load/vec4 v0x7fa289c7d5a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa289c7d400, 0, 4;
T_10.9 ;
T_10.6 ;
    %load/vec4 v0x7fa289c7d120_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa289c7d2b0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x7fa289c7d120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa289c7d400, 4;
    %assign/vec4 v0x7fa289c7d2b0_0, 0;
T_10.11 ;
    %load/vec4 v0x7fa289c7d200_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa289c7d360_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x7fa289c7d200_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa289c7d400, 4;
    %assign/vec4 v0x7fa289c7d360_0, 0;
T_10.13 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa289c73bd0;
T_11 ;
    %wait E_0x7fa289c745c0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fa289c74e30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fa289c74d80_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c74600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c74a60_0, 0, 32;
    %load/vec4 v0x7fa289c748c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %jmp T_11.19;
T_11.0 ;
    %load/vec4 v0x7fa289c74750_0;
    %load/vec4 v0x7fa289c74810_0;
    %add;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %jmp T_11.19;
T_11.1 ;
    %load/vec4 v0x7fa289c74750_0;
    %load/vec4 v0x7fa289c74810_0;
    %sub;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %jmp T_11.19;
T_11.2 ;
    %load/vec4 v0x7fa289c74750_0;
    %pad/s 64;
    %load/vec4 v0x7fa289c74810_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fa289c74d80_0, 0, 64;
    %load/vec4 v0x7fa289c74d80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %load/vec4 v0x7fa289c74d80_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7fa289c74a60_0, 0, 32;
    %jmp T_11.19;
T_11.3 ;
    %load/vec4 v0x7fa289c74750_0;
    %pad/u 64;
    %load/vec4 v0x7fa289c74810_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7fa289c74e30_0, 0, 64;
    %load/vec4 v0x7fa289c74e30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %load/vec4 v0x7fa289c74e30_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7fa289c74a60_0, 0, 32;
    %jmp T_11.19;
T_11.4 ;
    %load/vec4 v0x7fa289c74750_0;
    %load/vec4 v0x7fa289c74810_0;
    %and;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %jmp T_11.19;
T_11.5 ;
    %load/vec4 v0x7fa289c74810_0;
    %ix/getv 4, v0x7fa289c74cd0_0;
    %shiftr 4;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %jmp T_11.19;
T_11.6 ;
    %load/vec4 v0x7fa289c74810_0;
    %ix/getv 4, v0x7fa289c74cd0_0;
    %shiftr 4;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %jmp T_11.19;
T_11.7 ;
    %load/vec4 v0x7fa289c74750_0;
    %load/vec4 v0x7fa289c74810_0;
    %cmp/s;
    %jmp/0xz  T_11.20, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
T_11.20 ;
    %jmp T_11.19;
T_11.8 ;
    %load/vec4 v0x7fa289c74750_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.22, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c74600_0, 0, 1;
T_11.22 ;
    %jmp T_11.19;
T_11.9 ;
    %load/vec4 v0x7fa289c74750_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_11.24, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c74600_0, 0, 1;
T_11.24 ;
    %jmp T_11.19;
T_11.10 ;
    %load/vec4 v0x7fa289c74750_0;
    %load/vec4 v0x7fa289c74810_0;
    %or;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %jmp T_11.19;
T_11.11 ;
    %load/vec4 v0x7fa289c74750_0;
    %load/vec4 v0x7fa289c74810_0;
    %xor;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %jmp T_11.19;
T_11.12 ;
    %load/vec4 v0x7fa289c74750_0;
    %load/vec4 v0x7fa289c74810_0;
    %cmp/e;
    %jmp/0xz  T_11.26, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c74600_0, 0, 1;
T_11.26 ;
    %jmp T_11.19;
T_11.13 ;
    %load/vec4 v0x7fa289c74750_0;
    %load/vec4 v0x7fa289c74810_0;
    %cmp/ne;
    %jmp/0xz  T_11.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c74600_0, 0, 1;
T_11.28 ;
    %jmp T_11.19;
T_11.14 ;
    %load/vec4 v0x7fa289c74750_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_11.30, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c74600_0, 0, 1;
T_11.30 ;
    %jmp T_11.19;
T_11.15 ;
    %load/vec4 v0x7fa289c74750_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.32, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c74600_0, 0, 1;
T_11.32 ;
    %jmp T_11.19;
T_11.16 ;
    %load/vec4 v0x7fa289c74810_0;
    %ix/getv 4, v0x7fa289c74cd0_0;
    %shiftl 4;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %jmp T_11.19;
T_11.17 ;
    %load/vec4 v0x7fa289c74750_0;
    %load/vec4 v0x7fa289c74810_0;
    %add;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x7fa289c74750_0;
    %load/vec4 v0x7fa289c74810_0;
    %add;
    %store/vec4 v0x7fa289c749b0_0, 0, 32;
    %jmp T_11.19;
T_11.19 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa289c74f50;
T_12 ;
    %wait E_0x7fa289c75980;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %load/vec4 v0x7fa289c75c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %jmp T_12.13;
T_12.0 ;
    %load/vec4 v0x7fa289c75b30_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %jmp T_12.29;
T_12.14 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.16 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.17 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.18 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.19 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.20 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.21 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.22 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.23 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.24 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.25 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.26 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.27 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.28 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.29;
T_12.29 ;
    %pop/vec4 1;
    %jmp T_12.13;
T_12.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.2 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.3 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.4 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.5 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.8 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.9 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.11 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7fa289c75d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c75bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa289c759d0_0, 0, 2;
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa289c76b50;
T_13 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c77070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c76fc0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fa289c76e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fa289c76ef0_0;
    %store/vec4 v0x7fa289c76fc0_0, 0, 32;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fa289c764d0;
T_14 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c769f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c76960_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fa289c767f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7fa289c76890_0;
    %store/vec4 v0x7fa289c76960_0, 0, 32;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fa289c75e80;
T_15 ;
    %wait E_0x7fa289c67420;
    %load/vec4 v0x7fa289c763a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa289c76310_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fa289c76190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fa289c76240_0;
    %store/vec4 v0x7fa289c76310_0, 0, 32;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fa289c06da0;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x7fa289c82400_0;
    %inv;
    %store/vec4 v0x7fa289c82400_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fa289c06da0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c82400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa289c82640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c825b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c82520_0, 0, 1;
    %pushi/vec4 51966, 0, 32;
    %store/vec4 v0x7fa289c82710_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa289c82640_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7fa289c06da0;
T_18 ;
    %delay 1000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fa289c06da0;
T_19 ;
    %vpi_call 2 46 "$dumpfile", "mips_wave.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa289c06da0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/tb_mips.v";
    "rtl/mips_top.v";
    "rtl/mips_controller.v";
    "rtl/mips_datapath.v";
    "rtl/alu.v";
    "rtl/alu_controller.v";
    "rtl/register.v";
    "rtl/memory.v";
    "rtl/memory_controller.v";
    "rtl/ram.v";
    "rtl/register_file.v";
