
QuectelBg95Stm32C0Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005894  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000079c  08005954  08005954  00006954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060f0  080060f0  00008068  2**0
                  CONTENTS
  4 .ARM          00000000  080060f0  080060f0  00008068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080060f0  080060f0  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060f0  080060f0  000070f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080060f4  080060f4  000070f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080060f8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000068  08006160  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  08006160  00008294  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d3cf  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022ec  00000000  00000000  0001545f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  00017750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000082f  00000000  00000000  000181f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001446c  00000000  00000000  00018a27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ddd0  00000000  00000000  0002ce93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000795bf  00000000  00000000  0003ac63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4222  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003024  00000000  00000000  000b4268  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  000b728c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800593c 	.word	0x0800593c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	0800593c 	.word	0x0800593c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b082      	sub	sp, #8
 8000248:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800024a:	f000 fe30 	bl	8000eae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024e:	f000 f82f 	bl	80002b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000252:	f000 f94b 	bl	80004ec <MX_GPIO_Init>
  MX_RTC_Init();
 8000256:	f000 f871 	bl	800033c <MX_RTC_Init>
  MX_USART2_UART_Init();
 800025a:	f000 f913 	bl	8000484 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //configurando rtc apos reset
  	__HAL_RCC_PWR_CLK_ENABLE();
 800025e:	4b13      	ldr	r3, [pc, #76]	@ (80002ac <main+0x68>)
 8000260:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000262:	4b12      	ldr	r3, [pc, #72]	@ (80002ac <main+0x68>)
 8000264:	2180      	movs	r1, #128	@ 0x80
 8000266:	0549      	lsls	r1, r1, #21
 8000268:	430a      	orrs	r2, r1
 800026a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800026c:	4b0f      	ldr	r3, [pc, #60]	@ (80002ac <main+0x68>)
 800026e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000270:	2380      	movs	r3, #128	@ 0x80
 8000272:	055b      	lsls	r3, r3, #21
 8000274:	4013      	ands	r3, r2
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	687b      	ldr	r3, [r7, #4]
  	__HAL_RCC_RTC_ENABLE();
 800027a:	4b0c      	ldr	r3, [pc, #48]	@ (80002ac <main+0x68>)
 800027c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800027e:	4b0b      	ldr	r3, [pc, #44]	@ (80002ac <main+0x68>)
 8000280:	2180      	movs	r1, #128	@ 0x80
 8000282:	0209      	lsls	r1, r1, #8
 8000284:	430a      	orrs	r2, r1
 8000286:	65da      	str	r2, [r3, #92]	@ 0x5c
  	InitFlags();
 8000288:	f000 fc22 	bl	8000ad0 <InitFlags>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		InitialConfigBg95();
 800028c:	f000 f966 	bl	800055c <InitialConfigBg95>
		ConfigPdpContext();
 8000290:	f000 fae4 	bl	800085c <ConfigPdpContext>
		ActivePdp();
 8000294:	f000 fb50 	bl	8000938 <ActivePdp>
		ConfigMqttContext();
 8000298:	f000 fb2a 	bl	80008f0 <ConfigMqttContext>
		MqttConfigBeforeConnection();
 800029c:	f000 fb7c 	bl	8000998 <MqttConfigBeforeConnection>
		MqttConnectAndSubscribe();
 80002a0:	f000 fb62 	bl	8000968 <MqttConnectAndSubscribe>
		EnterSleepMode();
 80002a4:	f000 fb96 	bl	80009d4 <EnterSleepMode>
		InitialConfigBg95();
 80002a8:	46c0      	nop			@ (mov r8, r8)
 80002aa:	e7ef      	b.n	800028c <main+0x48>
 80002ac:	40021000 	.word	0x40021000

080002b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b0:	b590      	push	{r4, r7, lr}
 80002b2:	b08d      	sub	sp, #52	@ 0x34
 80002b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b6:	2414      	movs	r4, #20
 80002b8:	193b      	adds	r3, r7, r4
 80002ba:	0018      	movs	r0, r3
 80002bc:	231c      	movs	r3, #28
 80002be:	001a      	movs	r2, r3
 80002c0:	2100      	movs	r1, #0
 80002c2:	f003 ff29 	bl	8004118 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c6:	003b      	movs	r3, r7
 80002c8:	0018      	movs	r0, r3
 80002ca:	2314      	movs	r3, #20
 80002cc:	001a      	movs	r2, r3
 80002ce:	2100      	movs	r1, #0
 80002d0:	f003 ff22 	bl	8004118 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80002d4:	193b      	adds	r3, r7, r4
 80002d6:	220a      	movs	r2, #10
 80002d8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002da:	193b      	adds	r3, r7, r4
 80002dc:	2280      	movs	r2, #128	@ 0x80
 80002de:	0052      	lsls	r2, r2, #1
 80002e0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002e2:	193b      	adds	r3, r7, r4
 80002e4:	2200      	movs	r2, #0
 80002e6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e8:	193b      	adds	r3, r7, r4
 80002ea:	2240      	movs	r2, #64	@ 0x40
 80002ec:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002ee:	193b      	adds	r3, r7, r4
 80002f0:	2201      	movs	r2, #1
 80002f2:	619a      	str	r2, [r3, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f4:	193b      	adds	r3, r7, r4
 80002f6:	0018      	movs	r0, r3
 80002f8:	f001 f9ec 	bl	80016d4 <HAL_RCC_OscConfig>
 80002fc:	1e03      	subs	r3, r0, #0
 80002fe:	d001      	beq.n	8000304 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000300:	f000 fc02 	bl	8000b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000304:	003b      	movs	r3, r7
 8000306:	2207      	movs	r2, #7
 8000308:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800030a:	003b      	movs	r3, r7
 800030c:	2200      	movs	r2, #0
 800030e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000310:	003b      	movs	r3, r7
 8000312:	2200      	movs	r2, #0
 8000314:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000316:	003b      	movs	r3, r7
 8000318:	2200      	movs	r2, #0
 800031a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800031c:	003b      	movs	r3, r7
 800031e:	2200      	movs	r2, #0
 8000320:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000322:	003b      	movs	r3, r7
 8000324:	2101      	movs	r1, #1
 8000326:	0018      	movs	r0, r3
 8000328:	f001 fbb8 	bl	8001a9c <HAL_RCC_ClockConfig>
 800032c:	1e03      	subs	r3, r0, #0
 800032e:	d001      	beq.n	8000334 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000330:	f000 fbea 	bl	8000b08 <Error_Handler>
  }
}
 8000334:	46c0      	nop			@ (mov r8, r8)
 8000336:	46bd      	mov	sp, r7
 8000338:	b00d      	add	sp, #52	@ 0x34
 800033a:	bd90      	pop	{r4, r7, pc}

0800033c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b090      	sub	sp, #64	@ 0x40
 8000340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000342:	232c      	movs	r3, #44	@ 0x2c
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	0018      	movs	r0, r3
 8000348:	2314      	movs	r3, #20
 800034a:	001a      	movs	r2, r3
 800034c:	2100      	movs	r1, #0
 800034e:	f003 fee3 	bl	8004118 <memset>
  RTC_DateTypeDef sDate = {0};
 8000352:	2328      	movs	r3, #40	@ 0x28
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800035a:	003b      	movs	r3, r7
 800035c:	0018      	movs	r0, r3
 800035e:	2328      	movs	r3, #40	@ 0x28
 8000360:	001a      	movs	r2, r3
 8000362:	2100      	movs	r1, #0
 8000364:	f003 fed8 	bl	8004118 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000368:	4b44      	ldr	r3, [pc, #272]	@ (800047c <MX_RTC_Init+0x140>)
 800036a:	4a45      	ldr	r2, [pc, #276]	@ (8000480 <MX_RTC_Init+0x144>)
 800036c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800036e:	4b43      	ldr	r3, [pc, #268]	@ (800047c <MX_RTC_Init+0x140>)
 8000370:	2200      	movs	r2, #0
 8000372:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000374:	4b41      	ldr	r3, [pc, #260]	@ (800047c <MX_RTC_Init+0x140>)
 8000376:	227f      	movs	r2, #127	@ 0x7f
 8000378:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800037a:	4b40      	ldr	r3, [pc, #256]	@ (800047c <MX_RTC_Init+0x140>)
 800037c:	22ff      	movs	r2, #255	@ 0xff
 800037e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000380:	4b3e      	ldr	r3, [pc, #248]	@ (800047c <MX_RTC_Init+0x140>)
 8000382:	2200      	movs	r2, #0
 8000384:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000386:	4b3d      	ldr	r3, [pc, #244]	@ (800047c <MX_RTC_Init+0x140>)
 8000388:	2200      	movs	r2, #0
 800038a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800038c:	4b3b      	ldr	r3, [pc, #236]	@ (800047c <MX_RTC_Init+0x140>)
 800038e:	2200      	movs	r2, #0
 8000390:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000392:	4b3a      	ldr	r3, [pc, #232]	@ (800047c <MX_RTC_Init+0x140>)
 8000394:	2280      	movs	r2, #128	@ 0x80
 8000396:	05d2      	lsls	r2, r2, #23
 8000398:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800039a:	4b38      	ldr	r3, [pc, #224]	@ (800047c <MX_RTC_Init+0x140>)
 800039c:	2200      	movs	r2, #0
 800039e:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80003a0:	4b36      	ldr	r3, [pc, #216]	@ (800047c <MX_RTC_Init+0x140>)
 80003a2:	0018      	movs	r0, r3
 80003a4:	f001 fdf6 	bl	8001f94 <HAL_RTC_Init>
 80003a8:	1e03      	subs	r3, r0, #0
 80003aa:	d001      	beq.n	80003b0 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80003ac:	f000 fbac 	bl	8000b08 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80003b0:	212c      	movs	r1, #44	@ 0x2c
 80003b2:	187b      	adds	r3, r7, r1
 80003b4:	2200      	movs	r2, #0
 80003b6:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2200      	movs	r2, #0
 80003bc:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80003be:	187b      	adds	r3, r7, r1
 80003c0:	2200      	movs	r2, #0
 80003c2:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80003c4:	187b      	adds	r3, r7, r1
 80003c6:	2200      	movs	r2, #0
 80003c8:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80003ca:	187b      	adds	r3, r7, r1
 80003cc:	2200      	movs	r2, #0
 80003ce:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80003d0:	187b      	adds	r3, r7, r1
 80003d2:	2200      	movs	r2, #0
 80003d4:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80003d6:	1879      	adds	r1, r7, r1
 80003d8:	4b28      	ldr	r3, [pc, #160]	@ (800047c <MX_RTC_Init+0x140>)
 80003da:	2201      	movs	r2, #1
 80003dc:	0018      	movs	r0, r3
 80003de:	f001 fe67 	bl	80020b0 <HAL_RTC_SetTime>
 80003e2:	1e03      	subs	r3, r0, #0
 80003e4:	d001      	beq.n	80003ea <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80003e6:	f000 fb8f 	bl	8000b08 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80003ea:	2128      	movs	r1, #40	@ 0x28
 80003ec:	187b      	adds	r3, r7, r1
 80003ee:	2201      	movs	r2, #1
 80003f0:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80003f2:	187b      	adds	r3, r7, r1
 80003f4:	2201      	movs	r2, #1
 80003f6:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80003f8:	187b      	adds	r3, r7, r1
 80003fa:	2201      	movs	r2, #1
 80003fc:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80003fe:	187b      	adds	r3, r7, r1
 8000400:	2200      	movs	r2, #0
 8000402:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000404:	1879      	adds	r1, r7, r1
 8000406:	4b1d      	ldr	r3, [pc, #116]	@ (800047c <MX_RTC_Init+0x140>)
 8000408:	2201      	movs	r2, #1
 800040a:	0018      	movs	r0, r3
 800040c:	f001 ff54 	bl	80022b8 <HAL_RTC_SetDate>
 8000410:	1e03      	subs	r3, r0, #0
 8000412:	d001      	beq.n	8000418 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8000414:	f000 fb78 	bl	8000b08 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000418:	003b      	movs	r3, r7
 800041a:	2200      	movs	r2, #0
 800041c:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800041e:	003b      	movs	r3, r7
 8000420:	2200      	movs	r2, #0
 8000422:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000424:	003b      	movs	r3, r7
 8000426:	2200      	movs	r2, #0
 8000428:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800042a:	003b      	movs	r3, r7
 800042c:	2200      	movs	r2, #0
 800042e:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000430:	003b      	movs	r3, r7
 8000432:	2200      	movs	r2, #0
 8000434:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000436:	003b      	movs	r3, r7
 8000438:	2200      	movs	r2, #0
 800043a:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800043c:	003b      	movs	r3, r7
 800043e:	2200      	movs	r2, #0
 8000440:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000442:	003b      	movs	r3, r7
 8000444:	2200      	movs	r2, #0
 8000446:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000448:	003b      	movs	r3, r7
 800044a:	2200      	movs	r2, #0
 800044c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800044e:	003b      	movs	r3, r7
 8000450:	2220      	movs	r2, #32
 8000452:	2101      	movs	r1, #1
 8000454:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000456:	003b      	movs	r3, r7
 8000458:	2280      	movs	r2, #128	@ 0x80
 800045a:	0052      	lsls	r2, r2, #1
 800045c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800045e:	0039      	movs	r1, r7
 8000460:	4b06      	ldr	r3, [pc, #24]	@ (800047c <MX_RTC_Init+0x140>)
 8000462:	2201      	movs	r2, #1
 8000464:	0018      	movs	r0, r3
 8000466:	f002 f807 	bl	8002478 <HAL_RTC_SetAlarm_IT>
 800046a:	1e03      	subs	r3, r0, #0
 800046c:	d001      	beq.n	8000472 <MX_RTC_Init+0x136>
  {
    Error_Handler();
 800046e:	f000 fb4b 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000472:	46c0      	nop			@ (mov r8, r8)
 8000474:	46bd      	mov	sp, r7
 8000476:	b010      	add	sp, #64	@ 0x40
 8000478:	bd80      	pop	{r7, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)
 800047c:	20000084 	.word	0x20000084
 8000480:	40002800 	.word	0x40002800

08000484 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000488:	4b16      	ldr	r3, [pc, #88]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 800048a:	4a17      	ldr	r2, [pc, #92]	@ (80004e8 <MX_USART2_UART_Init+0x64>)
 800048c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800048e:	4b15      	ldr	r3, [pc, #84]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 8000490:	22e1      	movs	r2, #225	@ 0xe1
 8000492:	0252      	lsls	r2, r2, #9
 8000494:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000496:	4b13      	ldr	r3, [pc, #76]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 8000498:	2200      	movs	r2, #0
 800049a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800049c:	4b11      	ldr	r3, [pc, #68]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 800049e:	2200      	movs	r2, #0
 80004a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004a2:	4b10      	ldr	r3, [pc, #64]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004a8:	4b0e      	ldr	r3, [pc, #56]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 80004aa:	220c      	movs	r2, #12
 80004ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004ae:	4b0d      	ldr	r3, [pc, #52]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004b4:	4b0b      	ldr	r3, [pc, #44]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004ba:	4b0a      	ldr	r3, [pc, #40]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 80004bc:	2200      	movs	r2, #0
 80004be:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80004c0:	4b08      	ldr	r3, [pc, #32]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004c6:	4b07      	ldr	r3, [pc, #28]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004cc:	4b05      	ldr	r3, [pc, #20]	@ (80004e4 <MX_USART2_UART_Init+0x60>)
 80004ce:	0018      	movs	r0, r3
 80004d0:	f002 fa54 	bl	800297c <HAL_UART_Init>
 80004d4:	1e03      	subs	r3, r0, #0
 80004d6:	d001      	beq.n	80004dc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80004d8:	f000 fb16 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004dc:	46c0      	nop			@ (mov r8, r8)
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	200000ac 	.word	0x200000ac
 80004e8:	40004400 	.word	0x40004400

080004ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004f2:	4b0e      	ldr	r3, [pc, #56]	@ (800052c <MX_GPIO_Init+0x40>)
 80004f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80004f6:	4b0d      	ldr	r3, [pc, #52]	@ (800052c <MX_GPIO_Init+0x40>)
 80004f8:	2104      	movs	r1, #4
 80004fa:	430a      	orrs	r2, r1
 80004fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80004fe:	4b0b      	ldr	r3, [pc, #44]	@ (800052c <MX_GPIO_Init+0x40>)
 8000500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000502:	2204      	movs	r2, #4
 8000504:	4013      	ands	r3, r2
 8000506:	607b      	str	r3, [r7, #4]
 8000508:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800050a:	4b08      	ldr	r3, [pc, #32]	@ (800052c <MX_GPIO_Init+0x40>)
 800050c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800050e:	4b07      	ldr	r3, [pc, #28]	@ (800052c <MX_GPIO_Init+0x40>)
 8000510:	2101      	movs	r1, #1
 8000512:	430a      	orrs	r2, r1
 8000514:	635a      	str	r2, [r3, #52]	@ 0x34
 8000516:	4b05      	ldr	r3, [pc, #20]	@ (800052c <MX_GPIO_Init+0x40>)
 8000518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800051a:	2201      	movs	r2, #1
 800051c:	4013      	ands	r3, r2
 800051e:	603b      	str	r3, [r7, #0]
 8000520:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000522:	46c0      	nop			@ (mov r8, r8)
 8000524:	46bd      	mov	sp, r7
 8000526:	b002      	add	sp, #8
 8000528:	bd80      	pop	{r7, pc}
 800052a:	46c0      	nop			@ (mov r8, r8)
 800052c:	40021000 	.word	0x40021000

08000530 <sendATCommand>:

/* USER CODE BEGIN 4 */
void sendATCommand(char* command) {
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)command, strlen(command), HAL_MAX_DELAY);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	0018      	movs	r0, r3
 800053c:	f7ff fde4 	bl	8000108 <strlen>
 8000540:	0003      	movs	r3, r0
 8000542:	b29a      	uxth	r2, r3
 8000544:	2301      	movs	r3, #1
 8000546:	425b      	negs	r3, r3
 8000548:	6879      	ldr	r1, [r7, #4]
 800054a:	4803      	ldr	r0, [pc, #12]	@ (8000558 <sendATCommand+0x28>)
 800054c:	f002 fa6c 	bl	8002a28 <HAL_UART_Transmit>
}
 8000550:	46c0      	nop			@ (mov r8, r8)
 8000552:	46bd      	mov	sp, r7
 8000554:	b002      	add	sp, #8
 8000556:	bd80      	pop	{r7, pc}
 8000558:	200000ac 	.word	0x200000ac

0800055c <InitialConfigBg95>:
void receiveResponse(char* buffer, uint16_t bufferSize) {
    HAL_UART_Receive(&huart2, (uint8_t*)buffer, bufferSize, HAL_MAX_DELAY);
}

void InitialConfigBg95() {
 800055c:	b5b0      	push	{r4, r5, r7, lr}
 800055e:	b0c4      	sub	sp, #272	@ 0x110
 8000560:	af00      	add	r7, sp, #0
    char command[128];    // Buffer para os comandos AT

    // Transmitir os comandos AT pela UART2

    // Comando AT+CCID
    sendATCommand("AT+CCID\r\n");
 8000562:	4b9a      	ldr	r3, [pc, #616]	@ (80007cc <InitialConfigBg95+0x270>)
 8000564:	0018      	movs	r0, r3
 8000566:	f7ff ffe3 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 800056a:	2301      	movs	r3, #1
 800056c:	425b      	negs	r3, r3
 800056e:	2490      	movs	r4, #144	@ 0x90
 8000570:	1939      	adds	r1, r7, r4
 8000572:	4897      	ldr	r0, [pc, #604]	@ (80007d0 <InitialConfigBg95+0x274>)
 8000574:	2280      	movs	r2, #128	@ 0x80
 8000576:	f002 fafb 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+CCID: %s\n", response);
 800057a:	193a      	adds	r2, r7, r4
 800057c:	4b95      	ldr	r3, [pc, #596]	@ (80007d4 <InitialConfigBg95+0x278>)
 800057e:	0011      	movs	r1, r2
 8000580:	0018      	movs	r0, r3
 8000582:	f003 fc0f 	bl	8003da4 <iprintf>

    // Comando AT+CIMI
    sendATCommand("AT+CIMI\r\n");
 8000586:	4b94      	ldr	r3, [pc, #592]	@ (80007d8 <InitialConfigBg95+0x27c>)
 8000588:	0018      	movs	r0, r3
 800058a:	f7ff ffd1 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 800058e:	2301      	movs	r3, #1
 8000590:	425b      	negs	r3, r3
 8000592:	1939      	adds	r1, r7, r4
 8000594:	488e      	ldr	r0, [pc, #568]	@ (80007d0 <InitialConfigBg95+0x274>)
 8000596:	2280      	movs	r2, #128	@ 0x80
 8000598:	f002 faea 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+CIMI: %s\n", response);
 800059c:	193a      	adds	r2, r7, r4
 800059e:	4b8f      	ldr	r3, [pc, #572]	@ (80007dc <InitialConfigBg95+0x280>)
 80005a0:	0011      	movs	r1, r2
 80005a2:	0018      	movs	r0, r3
 80005a4:	f003 fbfe 	bl	8003da4 <iprintf>

    // Comando AT+CFUN=0
    sendATCommand("AT+CFUN=0\r\n");
 80005a8:	4b8d      	ldr	r3, [pc, #564]	@ (80007e0 <InitialConfigBg95+0x284>)
 80005aa:	0018      	movs	r0, r3
 80005ac:	f7ff ffc0 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 80005b0:	2301      	movs	r3, #1
 80005b2:	425b      	negs	r3, r3
 80005b4:	1939      	adds	r1, r7, r4
 80005b6:	4886      	ldr	r0, [pc, #536]	@ (80007d0 <InitialConfigBg95+0x274>)
 80005b8:	2280      	movs	r2, #128	@ 0x80
 80005ba:	f002 fad9 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+CFUN=0: %s\n", response);
 80005be:	193a      	adds	r2, r7, r4
 80005c0:	4b88      	ldr	r3, [pc, #544]	@ (80007e4 <InitialConfigBg95+0x288>)
 80005c2:	0011      	movs	r1, r2
 80005c4:	0018      	movs	r0, r3
 80005c6:	f003 fbed 	bl	8003da4 <iprintf>

    // Comando AT+QCFG="nwscanmode",0,1
    sendATCommand("AT+QCFG=\"nwscanmode\",0,1\r\n");
 80005ca:	4b87      	ldr	r3, [pc, #540]	@ (80007e8 <InitialConfigBg95+0x28c>)
 80005cc:	0018      	movs	r0, r3
 80005ce:	f7ff ffaf 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 80005d2:	2301      	movs	r3, #1
 80005d4:	425b      	negs	r3, r3
 80005d6:	1939      	adds	r1, r7, r4
 80005d8:	487d      	ldr	r0, [pc, #500]	@ (80007d0 <InitialConfigBg95+0x274>)
 80005da:	2280      	movs	r2, #128	@ 0x80
 80005dc:	f002 fac8 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+QCFG=\"nwscanmode\": %s\n", response);
 80005e0:	193a      	adds	r2, r7, r4
 80005e2:	4b82      	ldr	r3, [pc, #520]	@ (80007ec <InitialConfigBg95+0x290>)
 80005e4:	0011      	movs	r1, r2
 80005e6:	0018      	movs	r0, r3
 80005e8:	f003 fbdc 	bl	8003da4 <iprintf>

    // Comando AT+QCFG="nwscanseq",020103,1
    sendATCommand("AT+QCFG=\"nwscanseq\",020103,1\r\n");
 80005ec:	4b80      	ldr	r3, [pc, #512]	@ (80007f0 <InitialConfigBg95+0x294>)
 80005ee:	0018      	movs	r0, r3
 80005f0:	f7ff ff9e 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 80005f4:	2301      	movs	r3, #1
 80005f6:	425b      	negs	r3, r3
 80005f8:	1939      	adds	r1, r7, r4
 80005fa:	4875      	ldr	r0, [pc, #468]	@ (80007d0 <InitialConfigBg95+0x274>)
 80005fc:	2280      	movs	r2, #128	@ 0x80
 80005fe:	f002 fab7 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+QCFG=\"nwscanseq\": %s\n", response);
 8000602:	193a      	adds	r2, r7, r4
 8000604:	4b7b      	ldr	r3, [pc, #492]	@ (80007f4 <InitialConfigBg95+0x298>)
 8000606:	0011      	movs	r1, r2
 8000608:	0018      	movs	r0, r3
 800060a:	f003 fbcb 	bl	8003da4 <iprintf>

    // Comando AT+QCFG="band",0,0
    sendATCommand("AT+QCFG=\"band\",0,0\r\n");
 800060e:	4b7a      	ldr	r3, [pc, #488]	@ (80007f8 <InitialConfigBg95+0x29c>)
 8000610:	0018      	movs	r0, r3
 8000612:	f7ff ff8d 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 8000616:	2301      	movs	r3, #1
 8000618:	425b      	negs	r3, r3
 800061a:	1939      	adds	r1, r7, r4
 800061c:	486c      	ldr	r0, [pc, #432]	@ (80007d0 <InitialConfigBg95+0x274>)
 800061e:	2280      	movs	r2, #128	@ 0x80
 8000620:	f002 faa6 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+QCFG=\"band\": %s\n", response);
 8000624:	193a      	adds	r2, r7, r4
 8000626:	4b75      	ldr	r3, [pc, #468]	@ (80007fc <InitialConfigBg95+0x2a0>)
 8000628:	0011      	movs	r1, r2
 800062a:	0018      	movs	r0, r3
 800062c:	f003 fbba 	bl	8003da4 <iprintf>

    // Comando AT+COPS=0
    sendATCommand("AT+COPS=0\r\n");
 8000630:	4b73      	ldr	r3, [pc, #460]	@ (8000800 <InitialConfigBg95+0x2a4>)
 8000632:	0018      	movs	r0, r3
 8000634:	f7ff ff7c 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 8000638:	2301      	movs	r3, #1
 800063a:	425b      	negs	r3, r3
 800063c:	1939      	adds	r1, r7, r4
 800063e:	4864      	ldr	r0, [pc, #400]	@ (80007d0 <InitialConfigBg95+0x274>)
 8000640:	2280      	movs	r2, #128	@ 0x80
 8000642:	f002 fa95 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+COPS=0: %s\n", response);
 8000646:	193a      	adds	r2, r7, r4
 8000648:	4b6e      	ldr	r3, [pc, #440]	@ (8000804 <InitialConfigBg95+0x2a8>)
 800064a:	0011      	movs	r1, r2
 800064c:	0018      	movs	r0, r3
 800064e:	f003 fba9 	bl	8003da4 <iprintf>

    // Configurar o APN, username e password para a Vivo
    sendATCommand("AT+CGDCONT=1,\"IP\",\"inlog.vivo.com.br\",\"datatem\",\"datatem\"\r\n");
 8000652:	4b6d      	ldr	r3, [pc, #436]	@ (8000808 <InitialConfigBg95+0x2ac>)
 8000654:	0018      	movs	r0, r3
 8000656:	f7ff ff6b 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 800065a:	2301      	movs	r3, #1
 800065c:	425b      	negs	r3, r3
 800065e:	1939      	adds	r1, r7, r4
 8000660:	485b      	ldr	r0, [pc, #364]	@ (80007d0 <InitialConfigBg95+0x274>)
 8000662:	2280      	movs	r2, #128	@ 0x80
 8000664:	f002 fa84 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+CGDCONT: %s\n", response);
 8000668:	193a      	adds	r2, r7, r4
 800066a:	4b68      	ldr	r3, [pc, #416]	@ (800080c <InitialConfigBg95+0x2b0>)
 800066c:	0011      	movs	r1, r2
 800066e:	0018      	movs	r0, r3
 8000670:	f003 fb98 	bl	8003da4 <iprintf>

    // Comando AT+CFUN=1
    sendATCommand("AT+CFUN=1\r\n");
 8000674:	4b66      	ldr	r3, [pc, #408]	@ (8000810 <InitialConfigBg95+0x2b4>)
 8000676:	0018      	movs	r0, r3
 8000678:	f7ff ff5a 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 800067c:	2301      	movs	r3, #1
 800067e:	425b      	negs	r3, r3
 8000680:	1939      	adds	r1, r7, r4
 8000682:	4853      	ldr	r0, [pc, #332]	@ (80007d0 <InitialConfigBg95+0x274>)
 8000684:	2280      	movs	r2, #128	@ 0x80
 8000686:	f002 fa73 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+CFUN=1: %s\n", response);
 800068a:	193a      	adds	r2, r7, r4
 800068c:	4b61      	ldr	r3, [pc, #388]	@ (8000814 <InitialConfigBg95+0x2b8>)
 800068e:	0011      	movs	r1, r2
 8000690:	0018      	movs	r0, r3
 8000692:	f003 fb87 	bl	8003da4 <iprintf>

    // Comando AT+CREG=1;+CGREG=1;+CEREG=1
    sendATCommand("AT+CREG=1;+CGREG=1;+CEREG=1\r\n");
 8000696:	4b60      	ldr	r3, [pc, #384]	@ (8000818 <InitialConfigBg95+0x2bc>)
 8000698:	0018      	movs	r0, r3
 800069a:	f7ff ff49 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 800069e:	2301      	movs	r3, #1
 80006a0:	425b      	negs	r3, r3
 80006a2:	1939      	adds	r1, r7, r4
 80006a4:	484a      	ldr	r0, [pc, #296]	@ (80007d0 <InitialConfigBg95+0x274>)
 80006a6:	2280      	movs	r2, #128	@ 0x80
 80006a8:	f002 fa62 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+CREG=1;+CGREG=1;+CEREG=1: %s\n", response);
 80006ac:	193a      	adds	r2, r7, r4
 80006ae:	4b5b      	ldr	r3, [pc, #364]	@ (800081c <InitialConfigBg95+0x2c0>)
 80006b0:	0011      	movs	r1, r2
 80006b2:	0018      	movs	r0, r3
 80006b4:	f003 fb76 	bl	8003da4 <iprintf>

    // Comando AT+COPS?
    sendATCommand("AT+COPS?\r\n");
 80006b8:	4b59      	ldr	r3, [pc, #356]	@ (8000820 <InitialConfigBg95+0x2c4>)
 80006ba:	0018      	movs	r0, r3
 80006bc:	f7ff ff38 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 80006c0:	2301      	movs	r3, #1
 80006c2:	425b      	negs	r3, r3
 80006c4:	1939      	adds	r1, r7, r4
 80006c6:	4842      	ldr	r0, [pc, #264]	@ (80007d0 <InitialConfigBg95+0x274>)
 80006c8:	2280      	movs	r2, #128	@ 0x80
 80006ca:	f002 fa51 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+COPS?: %s\n", response);
 80006ce:	193a      	adds	r2, r7, r4
 80006d0:	4b54      	ldr	r3, [pc, #336]	@ (8000824 <InitialConfigBg95+0x2c8>)
 80006d2:	0011      	movs	r1, r2
 80006d4:	0018      	movs	r0, r3
 80006d6:	f003 fb65 	bl	8003da4 <iprintf>

    // Comando AT+QCSQ
    sendATCommand("AT+QCSQ\r\n");
 80006da:	4b53      	ldr	r3, [pc, #332]	@ (8000828 <InitialConfigBg95+0x2cc>)
 80006dc:	0018      	movs	r0, r3
 80006de:	f7ff ff27 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 80006e2:	2301      	movs	r3, #1
 80006e4:	425b      	negs	r3, r3
 80006e6:	1939      	adds	r1, r7, r4
 80006e8:	4839      	ldr	r0, [pc, #228]	@ (80007d0 <InitialConfigBg95+0x274>)
 80006ea:	2280      	movs	r2, #128	@ 0x80
 80006ec:	f002 fa40 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+QCSQ: %s\n", response);
 80006f0:	193a      	adds	r2, r7, r4
 80006f2:	4b4e      	ldr	r3, [pc, #312]	@ (800082c <InitialConfigBg95+0x2d0>)
 80006f4:	0011      	movs	r1, r2
 80006f6:	0018      	movs	r0, r3
 80006f8:	f003 fb54 	bl	8003da4 <iprintf>

    // Comando AT+CREG?;+CEREG?;+CGREG?
    sendATCommand("AT+CREG?;+CEREG?;+CGREG?\r\n");
 80006fc:	4b4c      	ldr	r3, [pc, #304]	@ (8000830 <InitialConfigBg95+0x2d4>)
 80006fe:	0018      	movs	r0, r3
 8000700:	f7ff ff16 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 8000704:	2301      	movs	r3, #1
 8000706:	425b      	negs	r3, r3
 8000708:	1939      	adds	r1, r7, r4
 800070a:	4831      	ldr	r0, [pc, #196]	@ (80007d0 <InitialConfigBg95+0x274>)
 800070c:	2280      	movs	r2, #128	@ 0x80
 800070e:	f002 fa2f 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+CREG?;+CEREG?;+CGREG?: %s\n", response);
 8000712:	193a      	adds	r2, r7, r4
 8000714:	4b47      	ldr	r3, [pc, #284]	@ (8000834 <InitialConfigBg95+0x2d8>)
 8000716:	0011      	movs	r1, r2
 8000718:	0018      	movs	r0, r3
 800071a:	f003 fb43 	bl	8003da4 <iprintf>

    // Comando AT+CGATT=1 (Conectar à rede)
    sendATCommand("AT+CGATT=1\r\n");
 800071e:	4b46      	ldr	r3, [pc, #280]	@ (8000838 <InitialConfigBg95+0x2dc>)
 8000720:	0018      	movs	r0, r3
 8000722:	f7ff ff05 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 8000726:	2301      	movs	r3, #1
 8000728:	425b      	negs	r3, r3
 800072a:	1939      	adds	r1, r7, r4
 800072c:	4828      	ldr	r0, [pc, #160]	@ (80007d0 <InitialConfigBg95+0x274>)
 800072e:	2280      	movs	r2, #128	@ 0x80
 8000730:	f002 fa1e 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+CGATT=1: %s\n", response);
 8000734:	193a      	adds	r2, r7, r4
 8000736:	4b41      	ldr	r3, [pc, #260]	@ (800083c <InitialConfigBg95+0x2e0>)
 8000738:	0011      	movs	r1, r2
 800073a:	0018      	movs	r0, r3
 800073c:	f003 fb32 	bl	8003da4 <iprintf>

    // Verificar o endereço IP alocado
    sendATCommand("AT+CGPADDR\r\n");
 8000740:	4b3f      	ldr	r3, [pc, #252]	@ (8000840 <InitialConfigBg95+0x2e4>)
 8000742:	0018      	movs	r0, r3
 8000744:	f7ff fef4 	bl	8000530 <sendATCommand>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 8000748:	2301      	movs	r3, #1
 800074a:	425b      	negs	r3, r3
 800074c:	1939      	adds	r1, r7, r4
 800074e:	4820      	ldr	r0, [pc, #128]	@ (80007d0 <InitialConfigBg95+0x274>)
 8000750:	2280      	movs	r2, #128	@ 0x80
 8000752:	f002 fa0d 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+CGPADDR: %s\n", response);
 8000756:	193a      	adds	r2, r7, r4
 8000758:	4b3a      	ldr	r3, [pc, #232]	@ (8000844 <InitialConfigBg95+0x2e8>)
 800075a:	0011      	movs	r1, r2
 800075c:	0018      	movs	r0, r3
 800075e:	f003 fb21 	bl	8003da4 <iprintf>

    // Extrair o endereço IP da resposta
    if (sscanf(response, "+CGPADDR: 1,\"%15[^\"]", ip) == 1) {
 8000762:	2580      	movs	r5, #128	@ 0x80
 8000764:	197a      	adds	r2, r7, r5
 8000766:	4938      	ldr	r1, [pc, #224]	@ (8000848 <InitialConfigBg95+0x2ec>)
 8000768:	193b      	adds	r3, r7, r4
 800076a:	0018      	movs	r0, r3
 800076c:	f003 fbbe 	bl	8003eec <siscanf>
 8000770:	0003      	movs	r3, r0
 8000772:	2b01      	cmp	r3, #1
 8000774:	d106      	bne.n	8000784 <InitialConfigBg95+0x228>
        printf("Endereço IP alocado: %s\n", ip); // Exibir o IP
 8000776:	197a      	adds	r2, r7, r5
 8000778:	4b34      	ldr	r3, [pc, #208]	@ (800084c <InitialConfigBg95+0x2f0>)
 800077a:	0011      	movs	r1, r2
 800077c:	0018      	movs	r0, r3
 800077e:	f003 fb11 	bl	8003da4 <iprintf>
 8000782:	e003      	b.n	800078c <InitialConfigBg95+0x230>
    } else {
        printf("Falha ao obter o endereço IP.\n");
 8000784:	4b32      	ldr	r3, [pc, #200]	@ (8000850 <InitialConfigBg95+0x2f4>)
 8000786:	0018      	movs	r0, r3
 8000788:	f003 fb72 	bl	8003e70 <puts>
    }

    // Realizar um teste de ping com o IP obtido
    snprintf(command, sizeof(command), "AT+QPING=1,\"%s\"\r\n", ip);
 800078c:	2380      	movs	r3, #128	@ 0x80
 800078e:	18fb      	adds	r3, r7, r3
 8000790:	4a30      	ldr	r2, [pc, #192]	@ (8000854 <InitialConfigBg95+0x2f8>)
 8000792:	0038      	movs	r0, r7
 8000794:	2180      	movs	r1, #128	@ 0x80
 8000796:	f003 fb75 	bl	8003e84 <sniprintf>
    sendATCommand(command);
 800079a:	003b      	movs	r3, r7
 800079c:	0018      	movs	r0, r3
 800079e:	f7ff fec7 	bl	8000530 <sendATCommand>
    HAL_Delay(10);
 80007a2:	200a      	movs	r0, #10
 80007a4:	f000 fc00 	bl	8000fa8 <HAL_Delay>
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 80007a8:	2301      	movs	r3, #1
 80007aa:	425b      	negs	r3, r3
 80007ac:	2490      	movs	r4, #144	@ 0x90
 80007ae:	1939      	adds	r1, r7, r4
 80007b0:	4807      	ldr	r0, [pc, #28]	@ (80007d0 <InitialConfigBg95+0x274>)
 80007b2:	2280      	movs	r2, #128	@ 0x80
 80007b4:	f002 f9dc 	bl	8002b70 <HAL_UART_Receive>
    printf("Resposta AT+QPING: %s\n", response);
 80007b8:	193a      	adds	r2, r7, r4
 80007ba:	4b27      	ldr	r3, [pc, #156]	@ (8000858 <InitialConfigBg95+0x2fc>)
 80007bc:	0011      	movs	r1, r2
 80007be:	0018      	movs	r0, r3
 80007c0:	f003 faf0 	bl	8003da4 <iprintf>
}
 80007c4:	46c0      	nop			@ (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b044      	add	sp, #272	@ 0x110
 80007ca:	bdb0      	pop	{r4, r5, r7, pc}
 80007cc:	08005954 	.word	0x08005954
 80007d0:	200000ac 	.word	0x200000ac
 80007d4:	08005960 	.word	0x08005960
 80007d8:	08005978 	.word	0x08005978
 80007dc:	08005984 	.word	0x08005984
 80007e0:	0800599c 	.word	0x0800599c
 80007e4:	080059a8 	.word	0x080059a8
 80007e8:	080059c0 	.word	0x080059c0
 80007ec:	080059dc 	.word	0x080059dc
 80007f0:	08005a00 	.word	0x08005a00
 80007f4:	08005a20 	.word	0x08005a20
 80007f8:	08005a44 	.word	0x08005a44
 80007fc:	08005a5c 	.word	0x08005a5c
 8000800:	08005a7c 	.word	0x08005a7c
 8000804:	08005a88 	.word	0x08005a88
 8000808:	08005aa0 	.word	0x08005aa0
 800080c:	08005adc 	.word	0x08005adc
 8000810:	08005af8 	.word	0x08005af8
 8000814:	08005b04 	.word	0x08005b04
 8000818:	08005b1c 	.word	0x08005b1c
 800081c:	08005b3c 	.word	0x08005b3c
 8000820:	08005b68 	.word	0x08005b68
 8000824:	08005b74 	.word	0x08005b74
 8000828:	08005b8c 	.word	0x08005b8c
 800082c:	08005b98 	.word	0x08005b98
 8000830:	08005bb0 	.word	0x08005bb0
 8000834:	08005bcc 	.word	0x08005bcc
 8000838:	08005bf4 	.word	0x08005bf4
 800083c:	08005c04 	.word	0x08005c04
 8000840:	08005c20 	.word	0x08005c20
 8000844:	08005c30 	.word	0x08005c30
 8000848:	08005c4c 	.word	0x08005c4c
 800084c:	08005c64 	.word	0x08005c64
 8000850:	08005c80 	.word	0x08005c80
 8000854:	08005ca0 	.word	0x08005ca0
 8000858:	08005cb4 	.word	0x08005cb4

0800085c <ConfigPdpContext>:


void ConfigPdpContext() {
 800085c:	b580      	push	{r7, lr}
 800085e:	b0e0      	sub	sp, #384	@ 0x180
 8000860:	af00      	add	r7, sp, #0
    char command[128];
    char response[256];

    // Configurar APN com o contexto CID 1, com login e senha
    snprintf(command, sizeof(command), "AT+CGDCONT=1,\"IP\",\"inlog.vivo.com.br\",\"\",0,0\r\n");
 8000862:	4a1c      	ldr	r2, [pc, #112]	@ (80008d4 <ConfigPdpContext+0x78>)
 8000864:	1c7b      	adds	r3, r7, #1
 8000866:	33ff      	adds	r3, #255	@ 0xff
 8000868:	2180      	movs	r1, #128	@ 0x80
 800086a:	0018      	movs	r0, r3
 800086c:	f003 fb0a 	bl	8003e84 <sniprintf>
    sendATCommand(command);
 8000870:	1c7b      	adds	r3, r7, #1
 8000872:	33ff      	adds	r3, #255	@ 0xff
 8000874:	0018      	movs	r0, r3
 8000876:	f7ff fe5b 	bl	8000530 <sendATCommand>

    // Ativar o contexto PDP
    sendATCommand("AT+CGACT=1,1\r\n");
 800087a:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <ConfigPdpContext+0x7c>)
 800087c:	0018      	movs	r0, r3
 800087e:	f7ff fe57 	bl	8000530 <sendATCommand>

    // Verificar se o contexto PDP está ativo
    sendATCommand("AT+CGPADDR=1\r\n");
 8000882:	4b16      	ldr	r3, [pc, #88]	@ (80008dc <ConfigPdpContext+0x80>)
 8000884:	0018      	movs	r0, r3
 8000886:	f7ff fe53 	bl	8000530 <sendATCommand>

    // Receber a resposta e verificar se contém o IP
    HAL_UART_Receive(&huart2, (uint8_t*)response, sizeof(response), HAL_MAX_DELAY);
 800088a:	2301      	movs	r3, #1
 800088c:	425b      	negs	r3, r3
 800088e:	2280      	movs	r2, #128	@ 0x80
 8000890:	0052      	lsls	r2, r2, #1
 8000892:	0039      	movs	r1, r7
 8000894:	4812      	ldr	r0, [pc, #72]	@ (80008e0 <ConfigPdpContext+0x84>)
 8000896:	f002 f96b 	bl	8002b70 <HAL_UART_Receive>
    if (strstr(response, "0.0.0.0") == NULL) {
 800089a:	4a12      	ldr	r2, [pc, #72]	@ (80008e4 <ConfigPdpContext+0x88>)
 800089c:	003b      	movs	r3, r7
 800089e:	0011      	movs	r1, r2
 80008a0:	0018      	movs	r0, r3
 80008a2:	f003 fc41 	bl	8004128 <strstr>
 80008a6:	1e03      	subs	r3, r0, #0
 80008a8:	d10c      	bne.n	80008c4 <ConfigPdpContext+0x68>
        // Contexto PDP ativado com sucesso, IP foi alocado corretamente
        snprintf(command, sizeof(command), "PDP context ativado com sucesso. APN: inlog.vivo.com.br, IP: %s\r\n", response);
 80008aa:	003b      	movs	r3, r7
 80008ac:	4a0e      	ldr	r2, [pc, #56]	@ (80008e8 <ConfigPdpContext+0x8c>)
 80008ae:	1c78      	adds	r0, r7, #1
 80008b0:	30ff      	adds	r0, #255	@ 0xff
 80008b2:	2180      	movs	r1, #128	@ 0x80
 80008b4:	f003 fae6 	bl	8003e84 <sniprintf>
        sendATCommand(command); // Transmitir a mensagem de sucesso pela UART
 80008b8:	1c7b      	adds	r3, r7, #1
 80008ba:	33ff      	adds	r3, #255	@ 0xff
 80008bc:	0018      	movs	r0, r3
 80008be:	f7ff fe37 	bl	8000530 <sendATCommand>
    } else {
        // Erro ao ativar o contexto PDP
        sendATCommand("Erro ao ativar o contexto PDP\r\n");
    }
}
 80008c2:	e003      	b.n	80008cc <ConfigPdpContext+0x70>
        sendATCommand("Erro ao ativar o contexto PDP\r\n");
 80008c4:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <ConfigPdpContext+0x90>)
 80008c6:	0018      	movs	r0, r3
 80008c8:	f7ff fe32 	bl	8000530 <sendATCommand>
}
 80008cc:	46c0      	nop			@ (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	b060      	add	sp, #384	@ 0x180
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	08005ccc 	.word	0x08005ccc
 80008d8:	08005cfc 	.word	0x08005cfc
 80008dc:	08005d0c 	.word	0x08005d0c
 80008e0:	200000ac 	.word	0x200000ac
 80008e4:	08005d1c 	.word	0x08005d1c
 80008e8:	08005d24 	.word	0x08005d24
 80008ec:	08005d68 	.word	0x08005d68

080008f0 <ConfigMqttContext>:


void ConfigMqttContext() {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
    // Configurar a versão MQTT como 3.1.1
    sendATCommand("AT+QMTCFG=\"version\",0,4\r\n");
 80008f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000924 <ConfigMqttContext+0x34>)
 80008f6:	0018      	movs	r0, r3
 80008f8:	f7ff fe1a 	bl	8000530 <sendATCommand>
    // Associar o contexto PDP ao cliente MQTT
    sendATCommand("AT+QMTCFG=\"pdpcid\",0,1\r\n");
 80008fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <ConfigMqttContext+0x38>)
 80008fe:	0018      	movs	r0, r3
 8000900:	f7ff fe16 	bl	8000530 <sendATCommand>
    // Habilitar SSL para o cliente MQTT
    sendATCommand("AT+QMTCFG=\"ssl\",0,1,0\r\n");
 8000904:	4b09      	ldr	r3, [pc, #36]	@ (800092c <ConfigMqttContext+0x3c>)
 8000906:	0018      	movs	r0, r3
 8000908:	f7ff fe12 	bl	8000530 <sendATCommand>
    // Configurar keepalive para 3600 segundos
    sendATCommand("AT+QMTCFG=\"keepalive\",0,3600\r\n");
 800090c:	4b08      	ldr	r3, [pc, #32]	@ (8000930 <ConfigMqttContext+0x40>)
 800090e:	0018      	movs	r0, r3
 8000910:	f7ff fe0e 	bl	8000530 <sendATCommand>
    // Configurar o "Will Message" do MQTT
    sendATCommand("AT+QMTCFG=\"will\",0,1,0,1,\"/test/will\",\"Client disconnected unexpectedly\"\r\n");
 8000914:	4b07      	ldr	r3, [pc, #28]	@ (8000934 <ConfigMqttContext+0x44>)
 8000916:	0018      	movs	r0, r3
 8000918:	f7ff fe0a 	bl	8000530 <sendATCommand>
}
 800091c:	46c0      	nop			@ (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	08005d88 	.word	0x08005d88
 8000928:	08005da4 	.word	0x08005da4
 800092c:	08005dc0 	.word	0x08005dc0
 8000930:	08005dd8 	.word	0x08005dd8
 8000934:	08005df8 	.word	0x08005df8

08000938 <ActivePdp>:

void ActivePdp() {
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
    // Verificar se o APN está configurado corretamente
    sendATCommand("AT+CGDCONT?\r\n");
 800093c:	4b07      	ldr	r3, [pc, #28]	@ (800095c <ActivePdp+0x24>)
 800093e:	0018      	movs	r0, r3
 8000940:	f7ff fdf6 	bl	8000530 <sendATCommand>
    // Ativar o contexto PDP
    sendATCommand("AT+CGACT=1,1\r\n");
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <ActivePdp+0x28>)
 8000946:	0018      	movs	r0, r3
 8000948:	f7ff fdf2 	bl	8000530 <sendATCommand>
    // Verificar se um endereço IP foi atribuído
    sendATCommand("AT+CGPADDR=1\r\n");
 800094c:	4b05      	ldr	r3, [pc, #20]	@ (8000964 <ActivePdp+0x2c>)
 800094e:	0018      	movs	r0, r3
 8000950:	f7ff fdee 	bl	8000530 <sendATCommand>
}
 8000954:	46c0      	nop			@ (mov r8, r8)
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	46c0      	nop			@ (mov r8, r8)
 800095c:	08005e44 	.word	0x08005e44
 8000960:	08005cfc 	.word	0x08005cfc
 8000964:	08005d0c 	.word	0x08005d0c

08000968 <MqttConnectAndSubscribe>:
void MqttConnectAndSubscribe() {
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
    // Conectar ao broker MQTT
    sendATCommand("AT+QMTOPEN=0,\"broker.mqttdashboard.com\",1883\r\n");
 800096c:	4b07      	ldr	r3, [pc, #28]	@ (800098c <MqttConnectAndSubscribe+0x24>)
 800096e:	0018      	movs	r0, r3
 8000970:	f7ff fdde 	bl	8000530 <sendATCommand>
    // Conectar ao broker MQTT com ID e credenciais
    sendATCommand("AT+QMTCONN=0,\"clienteID\",\"usuario\",\"senha\"\r\n");
 8000974:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <MqttConnectAndSubscribe+0x28>)
 8000976:	0018      	movs	r0, r3
 8000978:	f7ff fdda 	bl	8000530 <sendATCommand>
    // Inscrever-se no tópico desejado
    sendATCommand("AT+QMTSUB=0,\"topico/assinar\",1\r\n");
 800097c:	4b05      	ldr	r3, [pc, #20]	@ (8000994 <MqttConnectAndSubscribe+0x2c>)
 800097e:	0018      	movs	r0, r3
 8000980:	f7ff fdd6 	bl	8000530 <sendATCommand>
}
 8000984:	46c0      	nop			@ (mov r8, r8)
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			@ (mov r8, r8)
 800098c:	08005e54 	.word	0x08005e54
 8000990:	08005e84 	.word	0x08005e84
 8000994:	08005eb4 	.word	0x08005eb4

08000998 <MqttConfigBeforeConnection>:

void MqttConfigBeforeConnection() {
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0

    // Verificar se o dispositivo está registrado na rede
    sendATCommand("AT+CREG?\r\n");
 800099c:	4b09      	ldr	r3, [pc, #36]	@ (80009c4 <MqttConfigBeforeConnection+0x2c>)
 800099e:	0018      	movs	r0, r3
 80009a0:	f7ff fdc6 	bl	8000530 <sendATCommand>
    // Verificar o status do contexto PDP
    sendATCommand("AT+CGACT?\r\n");
 80009a4:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <MqttConfigBeforeConnection+0x30>)
 80009a6:	0018      	movs	r0, r3
 80009a8:	f7ff fdc2 	bl	8000530 <sendATCommand>
    // Verificar a qualidade do sinal
    sendATCommand("AT+CSQ\r\n");
 80009ac:	4b07      	ldr	r3, [pc, #28]	@ (80009cc <MqttConfigBeforeConnection+0x34>)
 80009ae:	0018      	movs	r0, r3
 80009b0:	f7ff fdbe 	bl	8000530 <sendATCommand>
    // Configurar o cntexto PDP para o canal MQTT
    sendATCommand("AT+QMTCFG=\"pdpcid\",0,1\r\n");
 80009b4:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <MqttConfigBeforeConnection+0x38>)
 80009b6:	0018      	movs	r0, r3
 80009b8:	f7ff fdba 	bl	8000530 <sendATCommand>
}
 80009bc:	46c0      	nop			@ (mov r8, r8)
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	46c0      	nop			@ (mov r8, r8)
 80009c4:	08005ed8 	.word	0x08005ed8
 80009c8:	08005ee4 	.word	0x08005ee4
 80009cc:	08005ef0 	.word	0x08005ef0
 80009d0:	08005da4 	.word	0x08005da4

080009d4 <EnterSleepMode>:

void EnterSleepMode() {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
	SetNextAlarm();
 80009d8:	f000 f808 	bl	80009ec <SetNextAlarm>
	 HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80009dc:	2001      	movs	r0, #1
 80009de:	f000 fe2b 	bl	8001638 <HAL_PWR_EnableWakeUpPin>
	HAL_PWREx_EnterSHUTDOWNMode();
 80009e2:	f000 fe5d 	bl	80016a0 <HAL_PWREx_EnterSHUTDOWNMode>

}
 80009e6:	46c0      	nop			@ (mov r8, r8)
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <SetNextAlarm>:

void SetNextAlarm() {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b094      	sub	sp, #80	@ 0x50
 80009f0:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef time;
	RTC_DateTypeDef date;
	RTC_AlarmTypeDef sAlarm;

// Obter o tempo e data atuais
	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 80009f2:	232c      	movs	r3, #44	@ 0x2c
 80009f4:	18f9      	adds	r1, r7, r3
 80009f6:	4b34      	ldr	r3, [pc, #208]	@ (8000ac8 <SetNextAlarm+0xdc>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	0018      	movs	r0, r3
 80009fc:	f001 fc00 	bl	8002200 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8000a00:	2328      	movs	r3, #40	@ 0x28
 8000a02:	18f9      	adds	r1, r7, r3
 8000a04:	4b30      	ldr	r3, [pc, #192]	@ (8000ac8 <SetNextAlarm+0xdc>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f001 fce7 	bl	80023dc <HAL_RTC_GetDate>

// Configurar o tempo para o próximo alarme
	uint32_t totalSeconds = ALARM_PERIOD_IN_SECONDS; // Definir o período em segundos
 8000a0e:	2378      	movs	r3, #120	@ 0x78
 8000a10:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t hours = totalSeconds / 3600;
 8000a12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a14:	22e1      	movs	r2, #225	@ 0xe1
 8000a16:	0111      	lsls	r1, r2, #4
 8000a18:	0018      	movs	r0, r3
 8000a1a:	f7ff fb87 	bl	800012c <__udivsi3>
 8000a1e:	0003      	movs	r3, r0
 8000a20:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t minutes = (totalSeconds % 3600) / 60;
 8000a22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a24:	22e1      	movs	r2, #225	@ 0xe1
 8000a26:	0111      	lsls	r1, r2, #4
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f7ff fc05 	bl	8000238 <__aeabi_uidivmod>
 8000a2e:	000b      	movs	r3, r1
 8000a30:	213c      	movs	r1, #60	@ 0x3c
 8000a32:	0018      	movs	r0, r3
 8000a34:	f7ff fb7a 	bl	800012c <__udivsi3>
 8000a38:	0003      	movs	r3, r0
 8000a3a:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t seconds = totalSeconds % 60;
 8000a3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a3e:	213c      	movs	r1, #60	@ 0x3c
 8000a40:	0018      	movs	r0, r3
 8000a42:	f7ff fbf9 	bl	8000238 <__aeabi_uidivmod>
 8000a46:	000b      	movs	r3, r1
 8000a48:	643b      	str	r3, [r7, #64]	@ 0x40

// Configurar os valores no alarme
	sAlarm.Alarm = RTC_ALARM_A;
 8000a4a:	003b      	movs	r3, r7
 8000a4c:	2280      	movs	r2, #128	@ 0x80
 8000a4e:	0052      	lsls	r2, r2, #1
 8000a50:	625a      	str	r2, [r3, #36]	@ 0x24
	sAlarm.AlarmTime.Hours = hours;
 8000a52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000a54:	b2da      	uxtb	r2, r3
 8000a56:	003b      	movs	r3, r7
 8000a58:	701a      	strb	r2, [r3, #0]
	sAlarm.AlarmTime.Minutes = minutes;
 8000a5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a5c:	b2da      	uxtb	r2, r3
 8000a5e:	003b      	movs	r3, r7
 8000a60:	705a      	strb	r2, [r3, #1]
	sAlarm.AlarmTime.Seconds = seconds;
 8000a62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a64:	b2da      	uxtb	r2, r3
 8000a66:	003b      	movs	r3, r7
 8000a68:	709a      	strb	r2, [r3, #2]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	60da      	str	r2, [r3, #12]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a70:	003b      	movs	r3, r7
 8000a72:	2200      	movs	r2, #0
 8000a74:	611a      	str	r2, [r3, #16]

	sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY; // Ignorar a data, repetir alarme diariamente
 8000a76:	003b      	movs	r3, r7
 8000a78:	2280      	movs	r2, #128	@ 0x80
 8000a7a:	0612      	lsls	r2, r2, #24
 8000a7c:	615a      	str	r2, [r3, #20]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000a7e:	003b      	movs	r3, r7
 8000a80:	22f0      	movs	r2, #240	@ 0xf0
 8000a82:	0512      	lsls	r2, r2, #20
 8000a84:	619a      	str	r2, [r3, #24]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000a86:	003b      	movs	r3, r7
 8000a88:	2200      	movs	r2, #0
 8000a8a:	61da      	str	r2, [r3, #28]
	sAlarm.AlarmDateWeekDay = 1;  // Não utilizado devido à máscara
 8000a8c:	003b      	movs	r3, r7
 8000a8e:	2220      	movs	r2, #32
 8000a90:	2101      	movs	r1, #1
 8000a92:	5499      	strb	r1, [r3, r2]

// Desativar alarme anterior antes de configurar o novo
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000a94:	2380      	movs	r3, #128	@ 0x80
 8000a96:	005a      	lsls	r2, r3, #1
 8000a98:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac8 <SetNextAlarm+0xdc>)
 8000a9a:	0011      	movs	r1, r2
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f001 fdd7 	bl	8002650 <HAL_RTC_DeactivateAlarm>

// Configurar novo alarme com interrupção
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK) {
 8000aa2:	0039      	movs	r1, r7
 8000aa4:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <SetNextAlarm+0xdc>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	f001 fce5 	bl	8002478 <HAL_RTC_SetAlarm_IT>
 8000aae:	1e03      	subs	r3, r0, #0
 8000ab0:	d005      	beq.n	8000abe <SetNextAlarm+0xd2>
		printf("Erro ao configurar o alarme RTC\n");
 8000ab2:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <SetNextAlarm+0xe0>)
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	f003 f9db 	bl	8003e70 <puts>
		while (1)
 8000aba:	46c0      	nop			@ (mov r8, r8)
 8000abc:	e7fd      	b.n	8000aba <SetNextAlarm+0xce>
			; // Travar em caso de erro crítico
	}


}
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b014      	add	sp, #80	@ 0x50
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	46c0      	nop			@ (mov r8, r8)
 8000ac8:	20000084 	.word	0x20000084
 8000acc:	08005efc 	.word	0x08005efc

08000ad0 <InitFlags>:

void InitFlags() {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET) {
 8000ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b00 <InitFlags+0x30>)
 8000ad6:	691a      	ldr	r2, [r3, #16]
 8000ad8:	2380      	movs	r3, #128	@ 0x80
 8000ada:	005b      	lsls	r3, r3, #1
 8000adc:	401a      	ands	r2, r3
 8000ade:	2380      	movs	r3, #128	@ 0x80
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d106      	bne.n	8000af4 <InitFlags+0x24>
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8000ae6:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <InitFlags+0x30>)
 8000ae8:	4a06      	ldr	r2, [pc, #24]	@ (8000b04 <InitFlags+0x34>)
 8000aea:	619a      	str	r2, [r3, #24]
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8000aec:	2001      	movs	r0, #1
 8000aee:	f000 fdc3 	bl	8001678 <HAL_PWR_DisableWakeUpPin>
	} else {
		MX_RTC_Init();
	}

}
 8000af2:	e001      	b.n	8000af8 <InitFlags+0x28>
		MX_RTC_Init();
 8000af4:	f7ff fc22 	bl	800033c <MX_RTC_Init>
}
 8000af8:	46c0      	nop			@ (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	46c0      	nop			@ (mov r8, r8)
 8000b00:	40007000 	.word	0x40007000
 8000b04:	00010100 	.word	0x00010100

08000b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b0c:	b672      	cpsid	i
}
 8000b0e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	e7fd      	b.n	8000b10 <Error_Handler+0x8>

08000b14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b1a:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <HAL_MspInit+0x54>)
 8000b1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b1e:	4b12      	ldr	r3, [pc, #72]	@ (8000b68 <HAL_MspInit+0x54>)
 8000b20:	2101      	movs	r1, #1
 8000b22:	430a      	orrs	r2, r1
 8000b24:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b26:	4b10      	ldr	r3, [pc, #64]	@ (8000b68 <HAL_MspInit+0x54>)
 8000b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b32:	4b0d      	ldr	r3, [pc, #52]	@ (8000b68 <HAL_MspInit+0x54>)
 8000b34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b36:	4b0c      	ldr	r3, [pc, #48]	@ (8000b68 <HAL_MspInit+0x54>)
 8000b38:	2180      	movs	r1, #128	@ 0x80
 8000b3a:	0549      	lsls	r1, r1, #21
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b40:	4b09      	ldr	r3, [pc, #36]	@ (8000b68 <HAL_MspInit+0x54>)
 8000b42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b44:	2380      	movs	r3, #128	@ 0x80
 8000b46:	055b      	lsls	r3, r3, #21
 8000b48:	4013      	ands	r3, r2
 8000b4a:	603b      	str	r3, [r7, #0]
 8000b4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2100      	movs	r1, #0
 8000b52:	2004      	movs	r0, #4
 8000b54:	f000 faf8 	bl	8001148 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000b58:	2004      	movs	r0, #4
 8000b5a:	f000 fb0a 	bl	8001172 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b5e:	46c0      	nop			@ (mov r8, r8)
 8000b60:	46bd      	mov	sp, r7
 8000b62:	b002      	add	sp, #8
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	46c0      	nop			@ (mov r8, r8)
 8000b68:	40021000 	.word	0x40021000

08000b6c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b6c:	b590      	push	{r4, r7, lr}
 8000b6e:	b08b      	sub	sp, #44	@ 0x2c
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b74:	240c      	movs	r4, #12
 8000b76:	193b      	adds	r3, r7, r4
 8000b78:	0018      	movs	r0, r3
 8000b7a:	231c      	movs	r3, #28
 8000b7c:	001a      	movs	r2, r3
 8000b7e:	2100      	movs	r1, #0
 8000b80:	f003 faca 	bl	8004118 <memset>
  if(hrtc->Instance==RTC)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a19      	ldr	r2, [pc, #100]	@ (8000bf0 <HAL_RTC_MspInit+0x84>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d12b      	bne.n	8000be6 <HAL_RTC_MspInit+0x7a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b8e:	193b      	adds	r3, r7, r4
 8000b90:	2240      	movs	r2, #64	@ 0x40
 8000b92:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	2280      	movs	r2, #128	@ 0x80
 8000b98:	0092      	lsls	r2, r2, #2
 8000b9a:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b9c:	193b      	adds	r3, r7, r4
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f001 f90c 	bl	8001dbc <HAL_RCCEx_PeriphCLKConfig>
 8000ba4:	1e03      	subs	r3, r0, #0
 8000ba6:	d001      	beq.n	8000bac <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8000ba8:	f7ff ffae 	bl	8000b08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000bac:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <HAL_RTC_MspInit+0x88>)
 8000bae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000bb0:	4b10      	ldr	r3, [pc, #64]	@ (8000bf4 <HAL_RTC_MspInit+0x88>)
 8000bb2:	2180      	movs	r1, #128	@ 0x80
 8000bb4:	0209      	lsls	r1, r1, #8
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000bba:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <HAL_RTC_MspInit+0x88>)
 8000bbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf4 <HAL_RTC_MspInit+0x88>)
 8000bc0:	2180      	movs	r1, #128	@ 0x80
 8000bc2:	00c9      	lsls	r1, r1, #3
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <HAL_RTC_MspInit+0x88>)
 8000bca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bcc:	2380      	movs	r3, #128	@ 0x80
 8000bce:	00db      	lsls	r3, r3, #3
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2002      	movs	r0, #2
 8000bdc:	f000 fab4 	bl	8001148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000be0:	2002      	movs	r0, #2
 8000be2:	f000 fac6 	bl	8001172 <HAL_NVIC_EnableIRQ>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8000be6:	46c0      	nop			@ (mov r8, r8)
 8000be8:	46bd      	mov	sp, r7
 8000bea:	b00b      	add	sp, #44	@ 0x2c
 8000bec:	bd90      	pop	{r4, r7, pc}
 8000bee:	46c0      	nop			@ (mov r8, r8)
 8000bf0:	40002800 	.word	0x40002800
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b08b      	sub	sp, #44	@ 0x2c
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	2414      	movs	r4, #20
 8000c02:	193b      	adds	r3, r7, r4
 8000c04:	0018      	movs	r0, r3
 8000c06:	2314      	movs	r3, #20
 8000c08:	001a      	movs	r2, r3
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	f003 fa84 	bl	8004118 <memset>
  if(huart->Instance==USART2)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a1f      	ldr	r2, [pc, #124]	@ (8000c94 <HAL_UART_MspInit+0x9c>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d138      	bne.n	8000c8c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c98 <HAL_UART_MspInit+0xa0>)
 8000c1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000c98 <HAL_UART_MspInit+0xa0>)
 8000c20:	2180      	movs	r1, #128	@ 0x80
 8000c22:	0289      	lsls	r1, r1, #10
 8000c24:	430a      	orrs	r2, r1
 8000c26:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c28:	4b1b      	ldr	r3, [pc, #108]	@ (8000c98 <HAL_UART_MspInit+0xa0>)
 8000c2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c2c:	2380      	movs	r3, #128	@ 0x80
 8000c2e:	029b      	lsls	r3, r3, #10
 8000c30:	4013      	ands	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
 8000c34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c36:	4b18      	ldr	r3, [pc, #96]	@ (8000c98 <HAL_UART_MspInit+0xa0>)
 8000c38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c3a:	4b17      	ldr	r3, [pc, #92]	@ (8000c98 <HAL_UART_MspInit+0xa0>)
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	430a      	orrs	r2, r1
 8000c40:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c42:	4b15      	ldr	r3, [pc, #84]	@ (8000c98 <HAL_UART_MspInit+0xa0>)
 8000c44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c46:	2201      	movs	r2, #1
 8000c48:	4013      	ands	r3, r2
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c4e:	0021      	movs	r1, r4
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	220c      	movs	r2, #12
 8000c54:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	187b      	adds	r3, r7, r1
 8000c58:	2202      	movs	r2, #2
 8000c5a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	2200      	movs	r2, #0
 8000c60:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	2200      	movs	r2, #0
 8000c66:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6e:	187a      	adds	r2, r7, r1
 8000c70:	23a0      	movs	r3, #160	@ 0xa0
 8000c72:	05db      	lsls	r3, r3, #23
 8000c74:	0011      	movs	r1, r2
 8000c76:	0018      	movs	r0, r3
 8000c78:	f000 fb74 	bl	8001364 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2100      	movs	r1, #0
 8000c80:	201c      	movs	r0, #28
 8000c82:	f000 fa61 	bl	8001148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c86:	201c      	movs	r0, #28
 8000c88:	f000 fa73 	bl	8001172 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c8c:	46c0      	nop			@ (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	b00b      	add	sp, #44	@ 0x2c
 8000c92:	bd90      	pop	{r4, r7, pc}
 8000c94:	40004400 	.word	0x40004400
 8000c98:	40021000 	.word	0x40021000

08000c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	e7fd      	b.n	8000ca0 <NMI_Handler+0x4>

08000ca4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca8:	46c0      	nop			@ (mov r8, r8)
 8000caa:	e7fd      	b.n	8000ca8 <HardFault_Handler+0x4>

08000cac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cb0:	46c0      	nop			@ (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cc4:	f000 f954 	bl	8000f70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cc8:	46c0      	nop			@ (mov r8, r8)
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC interrupts through EXTI lines 19 and 21.
  */
void RTC_IRQHandler(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000cd4:	4b03      	ldr	r3, [pc, #12]	@ (8000ce4 <RTC_IRQHandler+0x14>)
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	f001 fd22 	bl	8002720 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000cdc:	46c0      	nop			@ (mov r8, r8)
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	20000084 	.word	0x20000084

08000ce8 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000cec:	46c0      	nop			@ (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
	...

08000cf4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 interrupt.
  */
void USART2_IRQHandler(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cf8:	4b03      	ldr	r3, [pc, #12]	@ (8000d08 <USART2_IRQHandler+0x14>)
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f002 f81e 	bl	8002d3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d00:	46c0      	nop			@ (mov r8, r8)
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	46c0      	nop			@ (mov r8, r8)
 8000d08:	200000ac 	.word	0x200000ac

08000d0c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b086      	sub	sp, #24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]
 8000d1c:	e00a      	b.n	8000d34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d1e:	e000      	b.n	8000d22 <_read+0x16>
 8000d20:	bf00      	nop
 8000d22:	0001      	movs	r1, r0
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	1c5a      	adds	r2, r3, #1
 8000d28:	60ba      	str	r2, [r7, #8]
 8000d2a:	b2ca      	uxtb	r2, r1
 8000d2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	3301      	adds	r3, #1
 8000d32:	617b      	str	r3, [r7, #20]
 8000d34:	697a      	ldr	r2, [r7, #20]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	dbf0      	blt.n	8000d1e <_read+0x12>
  }

  return len;
 8000d3c:	687b      	ldr	r3, [r7, #4]
}
 8000d3e:	0018      	movs	r0, r3
 8000d40:	46bd      	mov	sp, r7
 8000d42:	b006      	add	sp, #24
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b086      	sub	sp, #24
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	60f8      	str	r0, [r7, #12]
 8000d4e:	60b9      	str	r1, [r7, #8]
 8000d50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]
 8000d56:	e009      	b.n	8000d6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	1c5a      	adds	r2, r3, #1
 8000d5c:	60ba      	str	r2, [r7, #8]
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	0018      	movs	r0, r3
 8000d62:	e000      	b.n	8000d66 <_write+0x20>
 8000d64:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	697a      	ldr	r2, [r7, #20]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	dbf1      	blt.n	8000d58 <_write+0x12>
  }
  return len;
 8000d74:	687b      	ldr	r3, [r7, #4]
}
 8000d76:	0018      	movs	r0, r3
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	b006      	add	sp, #24
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <_close>:

int _close(int file)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d86:	2301      	movs	r3, #1
 8000d88:	425b      	negs	r3, r3
}
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	b002      	add	sp, #8
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b082      	sub	sp, #8
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
 8000d9a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	2280      	movs	r2, #128	@ 0x80
 8000da0:	0192      	lsls	r2, r2, #6
 8000da2:	605a      	str	r2, [r3, #4]
  return 0;
 8000da4:	2300      	movs	r3, #0
}
 8000da6:	0018      	movs	r0, r3
 8000da8:	46bd      	mov	sp, r7
 8000daa:	b002      	add	sp, #8
 8000dac:	bd80      	pop	{r7, pc}

08000dae <_isatty>:

int _isatty(int file)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b082      	sub	sp, #8
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000db6:	2301      	movs	r3, #1
}
 8000db8:	0018      	movs	r0, r3
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	b002      	add	sp, #8
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	0018      	movs	r0, r3
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	b004      	add	sp, #16
 8000dd4:	bd80      	pop	{r7, pc}
	...

08000dd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000de0:	4a14      	ldr	r2, [pc, #80]	@ (8000e34 <_sbrk+0x5c>)
 8000de2:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <_sbrk+0x60>)
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dec:	4b13      	ldr	r3, [pc, #76]	@ (8000e3c <_sbrk+0x64>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d102      	bne.n	8000dfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000df4:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <_sbrk+0x64>)
 8000df6:	4a12      	ldr	r2, [pc, #72]	@ (8000e40 <_sbrk+0x68>)
 8000df8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dfa:	4b10      	ldr	r3, [pc, #64]	@ (8000e3c <_sbrk+0x64>)
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	18d3      	adds	r3, r2, r3
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d207      	bcs.n	8000e18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e08:	f003 f9f2 	bl	80041f0 <__errno>
 8000e0c:	0003      	movs	r3, r0
 8000e0e:	220c      	movs	r2, #12
 8000e10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e12:	2301      	movs	r3, #1
 8000e14:	425b      	negs	r3, r3
 8000e16:	e009      	b.n	8000e2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e18:	4b08      	ldr	r3, [pc, #32]	@ (8000e3c <_sbrk+0x64>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e1e:	4b07      	ldr	r3, [pc, #28]	@ (8000e3c <_sbrk+0x64>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	18d2      	adds	r2, r2, r3
 8000e26:	4b05      	ldr	r3, [pc, #20]	@ (8000e3c <_sbrk+0x64>)
 8000e28:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e2a:	68fb      	ldr	r3, [r7, #12]
}
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	b006      	add	sp, #24
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	20001800 	.word	0x20001800
 8000e38:	00000400 	.word	0x00000400
 8000e3c:	20000140 	.word	0x20000140
 8000e40:	20000298 	.word	0x20000298

08000e44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e48:	4b03      	ldr	r3, [pc, #12]	@ (8000e58 <SystemInit+0x14>)
 8000e4a:	2280      	movs	r2, #128	@ 0x80
 8000e4c:	0512      	lsls	r2, r2, #20
 8000e4e:	609a      	str	r2, [r3, #8]
#endif
}
 8000e50:	46c0      	nop			@ (mov r8, r8)
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e5c:	480d      	ldr	r0, [pc, #52]	@ (8000e94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e5e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e60:	f7ff fff0 	bl	8000e44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000e64:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000e66:	e003      	b.n	8000e70 <LoopCopyDataInit>

08000e68 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000e68:	4b0b      	ldr	r3, [pc, #44]	@ (8000e98 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000e6a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000e6c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000e6e:	3104      	adds	r1, #4

08000e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000e70:	480a      	ldr	r0, [pc, #40]	@ (8000e9c <LoopForever+0xa>)
  ldr r3, =_edata
 8000e72:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea0 <LoopForever+0xe>)
  adds r2, r0, r1
 8000e74:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000e76:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000e78:	d3f6      	bcc.n	8000e68 <CopyDataInit>
  ldr r2, =_sbss
 8000e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea4 <LoopForever+0x12>)
  b LoopFillZerobss
 8000e7c:	e002      	b.n	8000e84 <LoopFillZerobss>

08000e7e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  str  r3, [r2]
 8000e80:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e82:	3204      	adds	r2, #4

08000e84 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000e84:	4b08      	ldr	r3, [pc, #32]	@ (8000ea8 <LoopForever+0x16>)
  cmp r2, r3
 8000e86:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000e88:	d3f9      	bcc.n	8000e7e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000e8a:	f003 f9b7 	bl	80041fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e8e:	f7ff f9d9 	bl	8000244 <main>

08000e92 <LoopForever>:

LoopForever:
    b LoopForever
 8000e92:	e7fe      	b.n	8000e92 <LoopForever>
  ldr   r0, =_estack
 8000e94:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000e98:	080060f8 	.word	0x080060f8
  ldr r0, =_sdata
 8000e9c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ea0:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8000ea4:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8000ea8:	20000294 	.word	0x20000294

08000eac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000eac:	e7fe      	b.n	8000eac <ADC1_IRQHandler>

08000eae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b082      	sub	sp, #8
 8000eb2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb4:	1dfb      	adds	r3, r7, #7
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eba:	2003      	movs	r0, #3
 8000ebc:	f000 f80e 	bl	8000edc <HAL_InitTick>
 8000ec0:	1e03      	subs	r3, r0, #0
 8000ec2:	d003      	beq.n	8000ecc <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000ec4:	1dfb      	adds	r3, r7, #7
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	701a      	strb	r2, [r3, #0]
 8000eca:	e001      	b.n	8000ed0 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ecc:	f7ff fe22 	bl	8000b14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ed0:	1dfb      	adds	r3, r7, #7
 8000ed2:	781b      	ldrb	r3, [r3, #0]
}
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	b002      	add	sp, #8
 8000eda:	bd80      	pop	{r7, pc}

08000edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000edc:	b590      	push	{r4, r7, lr}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ee4:	230f      	movs	r3, #15
 8000ee6:	18fb      	adds	r3, r7, r3
 8000ee8:	2200      	movs	r2, #0
 8000eea:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000eec:	4b1d      	ldr	r3, [pc, #116]	@ (8000f64 <HAL_InitTick+0x88>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d02b      	beq.n	8000f4c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f68 <HAL_InitTick+0x8c>)
 8000ef6:	681c      	ldr	r4, [r3, #0]
 8000ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8000f64 <HAL_InitTick+0x88>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	0019      	movs	r1, r3
 8000efe:	23fa      	movs	r3, #250	@ 0xfa
 8000f00:	0098      	lsls	r0, r3, #2
 8000f02:	f7ff f913 	bl	800012c <__udivsi3>
 8000f06:	0003      	movs	r3, r0
 8000f08:	0019      	movs	r1, r3
 8000f0a:	0020      	movs	r0, r4
 8000f0c:	f7ff f90e 	bl	800012c <__udivsi3>
 8000f10:	0003      	movs	r3, r0
 8000f12:	0018      	movs	r0, r3
 8000f14:	f000 f93d 	bl	8001192 <HAL_SYSTICK_Config>
 8000f18:	1e03      	subs	r3, r0, #0
 8000f1a:	d112      	bne.n	8000f42 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2b03      	cmp	r3, #3
 8000f20:	d80a      	bhi.n	8000f38 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f22:	6879      	ldr	r1, [r7, #4]
 8000f24:	2301      	movs	r3, #1
 8000f26:	425b      	negs	r3, r3
 8000f28:	2200      	movs	r2, #0
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f000 f90c 	bl	8001148 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f30:	4b0e      	ldr	r3, [pc, #56]	@ (8000f6c <HAL_InitTick+0x90>)
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	e00d      	b.n	8000f54 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f38:	230f      	movs	r3, #15
 8000f3a:	18fb      	adds	r3, r7, r3
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	701a      	strb	r2, [r3, #0]
 8000f40:	e008      	b.n	8000f54 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f42:	230f      	movs	r3, #15
 8000f44:	18fb      	adds	r3, r7, r3
 8000f46:	2201      	movs	r2, #1
 8000f48:	701a      	strb	r2, [r3, #0]
 8000f4a:	e003      	b.n	8000f54 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f4c:	230f      	movs	r3, #15
 8000f4e:	18fb      	adds	r3, r7, r3
 8000f50:	2201      	movs	r2, #1
 8000f52:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f54:	230f      	movs	r3, #15
 8000f56:	18fb      	adds	r3, r7, r3
 8000f58:	781b      	ldrb	r3, [r3, #0]
}
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	b005      	add	sp, #20
 8000f60:	bd90      	pop	{r4, r7, pc}
 8000f62:	46c0      	nop			@ (mov r8, r8)
 8000f64:	20000008 	.word	0x20000008
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	20000004 	.word	0x20000004

08000f70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f74:	4b05      	ldr	r3, [pc, #20]	@ (8000f8c <HAL_IncTick+0x1c>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	001a      	movs	r2, r3
 8000f7a:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <HAL_IncTick+0x20>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	18d2      	adds	r2, r2, r3
 8000f80:	4b03      	ldr	r3, [pc, #12]	@ (8000f90 <HAL_IncTick+0x20>)
 8000f82:	601a      	str	r2, [r3, #0]
}
 8000f84:	46c0      	nop			@ (mov r8, r8)
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	46c0      	nop			@ (mov r8, r8)
 8000f8c:	20000008 	.word	0x20000008
 8000f90:	20000144 	.word	0x20000144

08000f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  return uwTick;
 8000f98:	4b02      	ldr	r3, [pc, #8]	@ (8000fa4 <HAL_GetTick+0x10>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
}
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	46c0      	nop			@ (mov r8, r8)
 8000fa4:	20000144 	.word	0x20000144

08000fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fb0:	f7ff fff0 	bl	8000f94 <HAL_GetTick>
 8000fb4:	0003      	movs	r3, r0
 8000fb6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	d005      	beq.n	8000fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <HAL_Delay+0x44>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	001a      	movs	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	189b      	adds	r3, r3, r2
 8000fcc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	f7ff ffe0 	bl	8000f94 <HAL_GetTick>
 8000fd4:	0002      	movs	r2, r0
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d8f7      	bhi.n	8000fd0 <HAL_Delay+0x28>
  {
  }
}
 8000fe0:	46c0      	nop			@ (mov r8, r8)
 8000fe2:	46c0      	nop			@ (mov r8, r8)
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	b004      	add	sp, #16
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	46c0      	nop			@ (mov r8, r8)
 8000fec:	20000008 	.word	0x20000008

08000ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	0002      	movs	r2, r0
 8000ff8:	1dfb      	adds	r3, r7, #7
 8000ffa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ffc:	1dfb      	adds	r3, r7, #7
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b7f      	cmp	r3, #127	@ 0x7f
 8001002:	d809      	bhi.n	8001018 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001004:	1dfb      	adds	r3, r7, #7
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	001a      	movs	r2, r3
 800100a:	231f      	movs	r3, #31
 800100c:	401a      	ands	r2, r3
 800100e:	4b04      	ldr	r3, [pc, #16]	@ (8001020 <__NVIC_EnableIRQ+0x30>)
 8001010:	2101      	movs	r1, #1
 8001012:	4091      	lsls	r1, r2
 8001014:	000a      	movs	r2, r1
 8001016:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001018:	46c0      	nop			@ (mov r8, r8)
 800101a:	46bd      	mov	sp, r7
 800101c:	b002      	add	sp, #8
 800101e:	bd80      	pop	{r7, pc}
 8001020:	e000e100 	.word	0xe000e100

08001024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001024:	b590      	push	{r4, r7, lr}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	0002      	movs	r2, r0
 800102c:	6039      	str	r1, [r7, #0]
 800102e:	1dfb      	adds	r3, r7, #7
 8001030:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001032:	1dfb      	adds	r3, r7, #7
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b7f      	cmp	r3, #127	@ 0x7f
 8001038:	d828      	bhi.n	800108c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800103a:	4a2f      	ldr	r2, [pc, #188]	@ (80010f8 <__NVIC_SetPriority+0xd4>)
 800103c:	1dfb      	adds	r3, r7, #7
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	b25b      	sxtb	r3, r3
 8001042:	089b      	lsrs	r3, r3, #2
 8001044:	33c0      	adds	r3, #192	@ 0xc0
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	589b      	ldr	r3, [r3, r2]
 800104a:	1dfa      	adds	r2, r7, #7
 800104c:	7812      	ldrb	r2, [r2, #0]
 800104e:	0011      	movs	r1, r2
 8001050:	2203      	movs	r2, #3
 8001052:	400a      	ands	r2, r1
 8001054:	00d2      	lsls	r2, r2, #3
 8001056:	21ff      	movs	r1, #255	@ 0xff
 8001058:	4091      	lsls	r1, r2
 800105a:	000a      	movs	r2, r1
 800105c:	43d2      	mvns	r2, r2
 800105e:	401a      	ands	r2, r3
 8001060:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	019b      	lsls	r3, r3, #6
 8001066:	22ff      	movs	r2, #255	@ 0xff
 8001068:	401a      	ands	r2, r3
 800106a:	1dfb      	adds	r3, r7, #7
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	0018      	movs	r0, r3
 8001070:	2303      	movs	r3, #3
 8001072:	4003      	ands	r3, r0
 8001074:	00db      	lsls	r3, r3, #3
 8001076:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001078:	481f      	ldr	r0, [pc, #124]	@ (80010f8 <__NVIC_SetPriority+0xd4>)
 800107a:	1dfb      	adds	r3, r7, #7
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	b25b      	sxtb	r3, r3
 8001080:	089b      	lsrs	r3, r3, #2
 8001082:	430a      	orrs	r2, r1
 8001084:	33c0      	adds	r3, #192	@ 0xc0
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800108a:	e031      	b.n	80010f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800108c:	4a1b      	ldr	r2, [pc, #108]	@ (80010fc <__NVIC_SetPriority+0xd8>)
 800108e:	1dfb      	adds	r3, r7, #7
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	0019      	movs	r1, r3
 8001094:	230f      	movs	r3, #15
 8001096:	400b      	ands	r3, r1
 8001098:	3b08      	subs	r3, #8
 800109a:	089b      	lsrs	r3, r3, #2
 800109c:	3306      	adds	r3, #6
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	18d3      	adds	r3, r2, r3
 80010a2:	3304      	adds	r3, #4
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	1dfa      	adds	r2, r7, #7
 80010a8:	7812      	ldrb	r2, [r2, #0]
 80010aa:	0011      	movs	r1, r2
 80010ac:	2203      	movs	r2, #3
 80010ae:	400a      	ands	r2, r1
 80010b0:	00d2      	lsls	r2, r2, #3
 80010b2:	21ff      	movs	r1, #255	@ 0xff
 80010b4:	4091      	lsls	r1, r2
 80010b6:	000a      	movs	r2, r1
 80010b8:	43d2      	mvns	r2, r2
 80010ba:	401a      	ands	r2, r3
 80010bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	019b      	lsls	r3, r3, #6
 80010c2:	22ff      	movs	r2, #255	@ 0xff
 80010c4:	401a      	ands	r2, r3
 80010c6:	1dfb      	adds	r3, r7, #7
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	0018      	movs	r0, r3
 80010cc:	2303      	movs	r3, #3
 80010ce:	4003      	ands	r3, r0
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010d4:	4809      	ldr	r0, [pc, #36]	@ (80010fc <__NVIC_SetPriority+0xd8>)
 80010d6:	1dfb      	adds	r3, r7, #7
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	001c      	movs	r4, r3
 80010dc:	230f      	movs	r3, #15
 80010de:	4023      	ands	r3, r4
 80010e0:	3b08      	subs	r3, #8
 80010e2:	089b      	lsrs	r3, r3, #2
 80010e4:	430a      	orrs	r2, r1
 80010e6:	3306      	adds	r3, #6
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	18c3      	adds	r3, r0, r3
 80010ec:	3304      	adds	r3, #4
 80010ee:	601a      	str	r2, [r3, #0]
}
 80010f0:	46c0      	nop			@ (mov r8, r8)
 80010f2:	46bd      	mov	sp, r7
 80010f4:	b003      	add	sp, #12
 80010f6:	bd90      	pop	{r4, r7, pc}
 80010f8:	e000e100 	.word	0xe000e100
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	1e5a      	subs	r2, r3, #1
 800110c:	2380      	movs	r3, #128	@ 0x80
 800110e:	045b      	lsls	r3, r3, #17
 8001110:	429a      	cmp	r2, r3
 8001112:	d301      	bcc.n	8001118 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001114:	2301      	movs	r3, #1
 8001116:	e010      	b.n	800113a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001118:	4b0a      	ldr	r3, [pc, #40]	@ (8001144 <SysTick_Config+0x44>)
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	3a01      	subs	r2, #1
 800111e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001120:	2301      	movs	r3, #1
 8001122:	425b      	negs	r3, r3
 8001124:	2103      	movs	r1, #3
 8001126:	0018      	movs	r0, r3
 8001128:	f7ff ff7c 	bl	8001024 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800112c:	4b05      	ldr	r3, [pc, #20]	@ (8001144 <SysTick_Config+0x44>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001132:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <SysTick_Config+0x44>)
 8001134:	2207      	movs	r2, #7
 8001136:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001138:	2300      	movs	r3, #0
}
 800113a:	0018      	movs	r0, r3
 800113c:	46bd      	mov	sp, r7
 800113e:	b002      	add	sp, #8
 8001140:	bd80      	pop	{r7, pc}
 8001142:	46c0      	nop			@ (mov r8, r8)
 8001144:	e000e010 	.word	0xe000e010

08001148 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	60b9      	str	r1, [r7, #8]
 8001150:	607a      	str	r2, [r7, #4]
 8001152:	210f      	movs	r1, #15
 8001154:	187b      	adds	r3, r7, r1
 8001156:	1c02      	adds	r2, r0, #0
 8001158:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	187b      	adds	r3, r7, r1
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	b25b      	sxtb	r3, r3
 8001162:	0011      	movs	r1, r2
 8001164:	0018      	movs	r0, r3
 8001166:	f7ff ff5d 	bl	8001024 <__NVIC_SetPriority>
}
 800116a:	46c0      	nop			@ (mov r8, r8)
 800116c:	46bd      	mov	sp, r7
 800116e:	b004      	add	sp, #16
 8001170:	bd80      	pop	{r7, pc}

08001172 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	0002      	movs	r2, r0
 800117a:	1dfb      	adds	r3, r7, #7
 800117c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800117e:	1dfb      	adds	r3, r7, #7
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	b25b      	sxtb	r3, r3
 8001184:	0018      	movs	r0, r3
 8001186:	f7ff ff33 	bl	8000ff0 <__NVIC_EnableIRQ>
}
 800118a:	46c0      	nop			@ (mov r8, r8)
 800118c:	46bd      	mov	sp, r7
 800118e:	b002      	add	sp, #8
 8001190:	bd80      	pop	{r7, pc}

08001192 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	0018      	movs	r0, r3
 800119e:	f7ff ffaf 	bl	8001100 <SysTick_Config>
 80011a2:	0003      	movs	r3, r0
}
 80011a4:	0018      	movs	r0, r3
 80011a6:	46bd      	mov	sp, r7
 80011a8:	b002      	add	sp, #8
 80011aa:	bd80      	pop	{r7, pc}

080011ac <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d101      	bne.n	80011be <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e050      	b.n	8001260 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2225      	movs	r2, #37	@ 0x25
 80011c2:	5c9b      	ldrb	r3, [r3, r2]
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2b02      	cmp	r3, #2
 80011c8:	d008      	beq.n	80011dc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2204      	movs	r2, #4
 80011ce:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2224      	movs	r2, #36	@ 0x24
 80011d4:	2100      	movs	r1, #0
 80011d6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e041      	b.n	8001260 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	210e      	movs	r1, #14
 80011e8:	438a      	bics	r2, r1
 80011ea:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f6:	491c      	ldr	r1, [pc, #112]	@ (8001268 <HAL_DMA_Abort+0xbc>)
 80011f8:	400a      	ands	r2, r1
 80011fa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2101      	movs	r1, #1
 8001208:	438a      	bics	r2, r1
 800120a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1cU)));
 800120c:	4b17      	ldr	r3, [pc, #92]	@ (800126c <HAL_DMA_Abort+0xc0>)
 800120e:	6859      	ldr	r1, [r3, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001214:	221c      	movs	r2, #28
 8001216:	4013      	ands	r3, r2
 8001218:	2201      	movs	r2, #1
 800121a:	409a      	lsls	r2, r3
 800121c:	4b13      	ldr	r3, [pc, #76]	@ (800126c <HAL_DMA_Abort+0xc0>)
 800121e:	430a      	orrs	r2, r1
 8001220:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800122a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001230:	2b00      	cmp	r3, #0
 8001232:	d00c      	beq.n	800124e <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800123e:	490a      	ldr	r1, [pc, #40]	@ (8001268 <HAL_DMA_Abort+0xbc>)
 8001240:	400a      	ands	r2, r1
 8001242:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800124c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2225      	movs	r2, #37	@ 0x25
 8001252:	2101      	movs	r1, #1
 8001254:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2224      	movs	r2, #36	@ 0x24
 800125a:	2100      	movs	r1, #0
 800125c:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800125e:	2300      	movs	r3, #0
}
 8001260:	0018      	movs	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	b002      	add	sp, #8
 8001266:	bd80      	pop	{r7, pc}
 8001268:	fffffeff 	.word	0xfffffeff
 800126c:	40020000 	.word	0x40020000

08001270 <HAL_DMA_Abort_IT>:
  * @param  hdma    pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001278:	230f      	movs	r3, #15
 800127a:	18fb      	adds	r3, r7, r3
 800127c:	2200      	movs	r2, #0
 800127e:	701a      	strb	r2, [r3, #0]

  /* Process Unlocked/locked */
  __HAL_UNLOCK(hdma);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2224      	movs	r2, #36	@ 0x24
 8001284:	2100      	movs	r1, #0
 8001286:	5499      	strb	r1, [r3, r2]
  __HAL_LOCK(hdma);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2224      	movs	r2, #36	@ 0x24
 800128c:	5c9b      	ldrb	r3, [r3, r2]
 800128e:	2b01      	cmp	r3, #1
 8001290:	d101      	bne.n	8001296 <HAL_DMA_Abort_IT+0x26>
 8001292:	2302      	movs	r3, #2
 8001294:	e05e      	b.n	8001354 <HAL_DMA_Abort_IT+0xe4>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2224      	movs	r2, #36	@ 0x24
 800129a:	2101      	movs	r1, #1
 800129c:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2225      	movs	r2, #37	@ 0x25
 80012a2:	5c9b      	ldrb	r3, [r3, r2]
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	d007      	beq.n	80012ba <HAL_DMA_Abort_IT+0x4a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2204      	movs	r2, #4
 80012ae:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80012b0:	230f      	movs	r3, #15
 80012b2:	18fb      	adds	r3, r7, r3
 80012b4:	2201      	movs	r2, #1
 80012b6:	701a      	strb	r2, [r3, #0]
 80012b8:	e049      	b.n	800134e <HAL_DMA_Abort_IT+0xde>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	210e      	movs	r1, #14
 80012c6:	438a      	bics	r2, r1
 80012c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2101      	movs	r1, #1
 80012d6:	438a      	bics	r2, r1
 80012d8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012e4:	491d      	ldr	r1, [pc, #116]	@ (800135c <HAL_DMA_Abort_IT+0xec>)
 80012e6:	400a      	ands	r2, r1
 80012e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1cU)));
 80012ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001360 <HAL_DMA_Abort_IT+0xf0>)
 80012ec:	6859      	ldr	r1, [r3, #4]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f2:	221c      	movs	r2, #28
 80012f4:	4013      	ands	r3, r2
 80012f6:	2201      	movs	r2, #1
 80012f8:	409a      	lsls	r2, r3
 80012fa:	4b19      	ldr	r3, [pc, #100]	@ (8001360 <HAL_DMA_Abort_IT+0xf0>)
 80012fc:	430a      	orrs	r2, r1
 80012fe:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001308:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800130e:	2b00      	cmp	r3, #0
 8001310:	d00c      	beq.n	800132c <HAL_DMA_Abort_IT+0xbc>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800131c:	490f      	ldr	r1, [pc, #60]	@ (800135c <HAL_DMA_Abort_IT+0xec>)
 800131e:	400a      	ands	r2, r1
 8001320:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800132a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2225      	movs	r2, #37	@ 0x25
 8001330:	2101      	movs	r1, #1
 8001332:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2224      	movs	r2, #36	@ 0x24
 8001338:	2100      	movs	r1, #0
 800133a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001340:	2b00      	cmp	r3, #0
 8001342:	d004      	beq.n	800134e <HAL_DMA_Abort_IT+0xde>
    {
      hdma->XferAbortCallback(hdma);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	0010      	movs	r0, r2
 800134c:	4798      	blx	r3
    }
  }
  return status;
 800134e:	230f      	movs	r3, #15
 8001350:	18fb      	adds	r3, r7, r3
 8001352:	781b      	ldrb	r3, [r3, #0]
}
 8001354:	0018      	movs	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	b004      	add	sp, #16
 800135a:	bd80      	pop	{r7, pc}
 800135c:	fffffeff 	.word	0xfffffeff
 8001360:	40020000 	.word	0x40020000

08001364 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001372:	e14d      	b.n	8001610 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2101      	movs	r1, #1
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4091      	lsls	r1, r2
 800137e:	000a      	movs	r2, r1
 8001380:	4013      	ands	r3, r2
 8001382:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d100      	bne.n	800138c <HAL_GPIO_Init+0x28>
 800138a:	e13e      	b.n	800160a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2b02      	cmp	r3, #2
 8001392:	d003      	beq.n	800139c <HAL_GPIO_Init+0x38>
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	2b12      	cmp	r3, #18
 800139a:	d125      	bne.n	80013e8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	08da      	lsrs	r2, r3, #3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3208      	adds	r2, #8
 80013a4:	0092      	lsls	r2, r2, #2
 80013a6:	58d3      	ldr	r3, [r2, r3]
 80013a8:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	2207      	movs	r2, #7
 80013ae:	4013      	ands	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	220f      	movs	r2, #15
 80013b4:	409a      	lsls	r2, r3
 80013b6:	0013      	movs	r3, r2
 80013b8:	43da      	mvns	r2, r3
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	4013      	ands	r3, r2
 80013be:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	691b      	ldr	r3, [r3, #16]
 80013c4:	220f      	movs	r2, #15
 80013c6:	401a      	ands	r2, r3
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	2107      	movs	r1, #7
 80013cc:	400b      	ands	r3, r1
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	409a      	lsls	r2, r3
 80013d2:	0013      	movs	r3, r2
 80013d4:	697a      	ldr	r2, [r7, #20]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	08da      	lsrs	r2, r3, #3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	3208      	adds	r2, #8
 80013e2:	0092      	lsls	r2, r2, #2
 80013e4:	6979      	ldr	r1, [r7, #20]
 80013e6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	2203      	movs	r2, #3
 80013f4:	409a      	lsls	r2, r3
 80013f6:	0013      	movs	r3, r2
 80013f8:	43da      	mvns	r2, r3
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	4013      	ands	r3, r2
 80013fe:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	2203      	movs	r2, #3
 8001406:	401a      	ands	r2, r3
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	409a      	lsls	r2, r3
 800140e:	0013      	movs	r3, r2
 8001410:	697a      	ldr	r2, [r7, #20]
 8001412:	4313      	orrs	r3, r2
 8001414:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	697a      	ldr	r2, [r7, #20]
 800141a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d00b      	beq.n	800143c <HAL_GPIO_Init+0xd8>
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	2b02      	cmp	r3, #2
 800142a:	d007      	beq.n	800143c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001430:	2b11      	cmp	r3, #17
 8001432:	d003      	beq.n	800143c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	2b12      	cmp	r3, #18
 800143a:	d130      	bne.n	800149e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	2203      	movs	r2, #3
 8001448:	409a      	lsls	r2, r3
 800144a:	0013      	movs	r3, r2
 800144c:	43da      	mvns	r2, r3
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	4013      	ands	r3, r2
 8001452:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	68da      	ldr	r2, [r3, #12]
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	409a      	lsls	r2, r3
 800145e:	0013      	movs	r3, r2
 8001460:	697a      	ldr	r2, [r7, #20]
 8001462:	4313      	orrs	r3, r2
 8001464:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	697a      	ldr	r2, [r7, #20]
 800146a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001472:	2201      	movs	r2, #1
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	409a      	lsls	r2, r3
 8001478:	0013      	movs	r3, r2
 800147a:	43da      	mvns	r2, r3
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	4013      	ands	r3, r2
 8001480:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	091b      	lsrs	r3, r3, #4
 8001488:	2201      	movs	r2, #1
 800148a:	401a      	ands	r2, r3
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	409a      	lsls	r2, r3
 8001490:	0013      	movs	r3, r2
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	4313      	orrs	r3, r2
 8001496:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	697a      	ldr	r2, [r7, #20]
 800149c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b03      	cmp	r3, #3
 80014a4:	d017      	beq.n	80014d6 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	2203      	movs	r2, #3
 80014b2:	409a      	lsls	r2, r3
 80014b4:	0013      	movs	r3, r2
 80014b6:	43da      	mvns	r2, r3
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	4013      	ands	r3, r2
 80014bc:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	689a      	ldr	r2, [r3, #8]
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	409a      	lsls	r2, r3
 80014c8:	0013      	movs	r3, r2
 80014ca:	697a      	ldr	r2, [r7, #20]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	697a      	ldr	r2, [r7, #20]
 80014d4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	2380      	movs	r3, #128	@ 0x80
 80014dc:	055b      	lsls	r3, r3, #21
 80014de:	4013      	ands	r3, r2
 80014e0:	d100      	bne.n	80014e4 <HAL_GPIO_Init+0x180>
 80014e2:	e092      	b.n	800160a <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80014e4:	4a50      	ldr	r2, [pc, #320]	@ (8001628 <HAL_GPIO_Init+0x2c4>)
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	089b      	lsrs	r3, r3, #2
 80014ea:	3318      	adds	r3, #24
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	589b      	ldr	r3, [r3, r2]
 80014f0:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	2203      	movs	r2, #3
 80014f6:	4013      	ands	r3, r2
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	220f      	movs	r2, #15
 80014fc:	409a      	lsls	r2, r3
 80014fe:	0013      	movs	r3, r2
 8001500:	43da      	mvns	r2, r3
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	4013      	ands	r3, r2
 8001506:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	23a0      	movs	r3, #160	@ 0xa0
 800150c:	05db      	lsls	r3, r3, #23
 800150e:	429a      	cmp	r2, r3
 8001510:	d013      	beq.n	800153a <HAL_GPIO_Init+0x1d6>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a45      	ldr	r2, [pc, #276]	@ (800162c <HAL_GPIO_Init+0x2c8>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d00d      	beq.n	8001536 <HAL_GPIO_Init+0x1d2>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a44      	ldr	r2, [pc, #272]	@ (8001630 <HAL_GPIO_Init+0x2cc>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d007      	beq.n	8001532 <HAL_GPIO_Init+0x1ce>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a43      	ldr	r2, [pc, #268]	@ (8001634 <HAL_GPIO_Init+0x2d0>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d101      	bne.n	800152e <HAL_GPIO_Init+0x1ca>
 800152a:	2305      	movs	r3, #5
 800152c:	e006      	b.n	800153c <HAL_GPIO_Init+0x1d8>
 800152e:	2306      	movs	r3, #6
 8001530:	e004      	b.n	800153c <HAL_GPIO_Init+0x1d8>
 8001532:	2302      	movs	r3, #2
 8001534:	e002      	b.n	800153c <HAL_GPIO_Init+0x1d8>
 8001536:	2301      	movs	r3, #1
 8001538:	e000      	b.n	800153c <HAL_GPIO_Init+0x1d8>
 800153a:	2300      	movs	r3, #0
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	2103      	movs	r1, #3
 8001540:	400a      	ands	r2, r1
 8001542:	00d2      	lsls	r2, r2, #3
 8001544:	4093      	lsls	r3, r2
 8001546:	697a      	ldr	r2, [r7, #20]
 8001548:	4313      	orrs	r3, r2
 800154a:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800154c:	4936      	ldr	r1, [pc, #216]	@ (8001628 <HAL_GPIO_Init+0x2c4>)
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	089b      	lsrs	r3, r3, #2
 8001552:	3318      	adds	r3, #24
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 800155a:	4a33      	ldr	r2, [pc, #204]	@ (8001628 <HAL_GPIO_Init+0x2c4>)
 800155c:	2380      	movs	r3, #128	@ 0x80
 800155e:	58d3      	ldr	r3, [r2, r3]
 8001560:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	43da      	mvns	r2, r3
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	4013      	ands	r3, r2
 800156a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	2380      	movs	r3, #128	@ 0x80
 8001572:	025b      	lsls	r3, r3, #9
 8001574:	4013      	ands	r3, r2
 8001576:	d003      	beq.n	8001580 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	4313      	orrs	r3, r2
 800157e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001580:	4929      	ldr	r1, [pc, #164]	@ (8001628 <HAL_GPIO_Init+0x2c4>)
 8001582:	2280      	movs	r2, #128	@ 0x80
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001588:	4a27      	ldr	r2, [pc, #156]	@ (8001628 <HAL_GPIO_Init+0x2c4>)
 800158a:	2384      	movs	r3, #132	@ 0x84
 800158c:	58d3      	ldr	r3, [r2, r3]
 800158e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	43da      	mvns	r2, r3
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	4013      	ands	r3, r2
 8001598:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685a      	ldr	r2, [r3, #4]
 800159e:	2380      	movs	r3, #128	@ 0x80
 80015a0:	029b      	lsls	r3, r3, #10
 80015a2:	4013      	ands	r3, r2
 80015a4:	d003      	beq.n	80015ae <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 80015a6:	697a      	ldr	r2, [r7, #20]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80015ae:	491e      	ldr	r1, [pc, #120]	@ (8001628 <HAL_GPIO_Init+0x2c4>)
 80015b0:	2284      	movs	r2, #132	@ 0x84
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80015b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001628 <HAL_GPIO_Init+0x2c4>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	43da      	mvns	r2, r3
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	4013      	ands	r3, r2
 80015c4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685a      	ldr	r2, [r3, #4]
 80015ca:	2380      	movs	r3, #128	@ 0x80
 80015cc:	035b      	lsls	r3, r3, #13
 80015ce:	4013      	ands	r3, r2
 80015d0:	d003      	beq.n	80015da <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 80015d2:	697a      	ldr	r2, [r7, #20]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80015da:	4b13      	ldr	r3, [pc, #76]	@ (8001628 <HAL_GPIO_Init+0x2c4>)
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 80015e0:	4b11      	ldr	r3, [pc, #68]	@ (8001628 <HAL_GPIO_Init+0x2c4>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	43da      	mvns	r2, r3
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	4013      	ands	r3, r2
 80015ee:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685a      	ldr	r2, [r3, #4]
 80015f4:	2380      	movs	r3, #128	@ 0x80
 80015f6:	039b      	lsls	r3, r3, #14
 80015f8:	4013      	ands	r3, r2
 80015fa:	d003      	beq.n	8001604 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	4313      	orrs	r3, r2
 8001602:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001604:	4b08      	ldr	r3, [pc, #32]	@ (8001628 <HAL_GPIO_Init+0x2c4>)
 8001606:	697a      	ldr	r2, [r7, #20]
 8001608:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	3301      	adds	r3, #1
 800160e:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	40da      	lsrs	r2, r3
 8001618:	1e13      	subs	r3, r2, #0
 800161a:	d000      	beq.n	800161e <HAL_GPIO_Init+0x2ba>
 800161c:	e6aa      	b.n	8001374 <HAL_GPIO_Init+0x10>
  }
}
 800161e:	46c0      	nop			@ (mov r8, r8)
 8001620:	46c0      	nop			@ (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	b006      	add	sp, #24
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40021800 	.word	0x40021800
 800162c:	50000400 	.word	0x50000400
 8001630:	50000800 	.word	0x50000800
 8001634:	50001400 	.word	0x50001400

08001638 <HAL_PWR_EnableWakeUpPin>:
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @note  (*) Availability depends on devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR4_WP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8001640:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	212f      	movs	r1, #47	@ 0x2f
 8001648:	400a      	ands	r2, r1
 800164a:	43d2      	mvns	r2, r2
 800164c:	401a      	ands	r2, r3
 800164e:	0011      	movs	r1, r2
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	0a1a      	lsrs	r2, r3, #8
 8001654:	4b07      	ldr	r3, [pc, #28]	@ (8001674 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8001656:	430a      	orrs	r2, r1
 8001658:	60da      	str	r2, [r3, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 800165a:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <HAL_PWR_EnableWakeUpPin+0x3c>)
 800165c:	6899      	ldr	r1, [r3, #8]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	222f      	movs	r2, #47	@ 0x2f
 8001662:	401a      	ands	r2, r3
 8001664:	4b03      	ldr	r3, [pc, #12]	@ (8001674 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8001666:	430a      	orrs	r2, r1
 8001668:	609a      	str	r2, [r3, #8]
}
 800166a:	46c0      	nop			@ (mov r8, r8)
 800166c:	46bd      	mov	sp, r7
 800166e:	b002      	add	sp, #8
 8001670:	bd80      	pop	{r7, pc}
 8001672:	46c0      	nop			@ (mov r8, r8)
 8001674:	40007000 	.word	0x40007000

08001678 <HAL_PWR_DisableWakeUpPin>:
  *                PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5 (*), PWR_WAKEUP_PIN6
  * @note   (*) Availability depends on devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <HAL_PWR_DisableWakeUpPin+0x24>)
 8001682:	689a      	ldr	r2, [r3, #8]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	212f      	movs	r1, #47	@ 0x2f
 8001688:	400b      	ands	r3, r1
 800168a:	43d9      	mvns	r1, r3
 800168c:	4b03      	ldr	r3, [pc, #12]	@ (800169c <HAL_PWR_DisableWakeUpPin+0x24>)
 800168e:	400a      	ands	r2, r1
 8001690:	609a      	str	r2, [r3, #8]
}
 8001692:	46c0      	nop			@ (mov r8, r8)
 8001694:	46bd      	mov	sp, r7
 8001696:	b002      	add	sp, #8
 8001698:	bd80      	pop	{r7, pc}
 800169a:	46c0      	nop			@ (mov r8, r8)
 800169c:	40007000 	.word	0x40007000

080016a0 <HAL_PWREx_EnterSHUTDOWNMode>:
  * @retval None

  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_SHUTDOWN);
 80016a4:	4b09      	ldr	r3, [pc, #36]	@ (80016cc <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2207      	movs	r2, #7
 80016aa:	4393      	bics	r3, r2
 80016ac:	001a      	movs	r2, r3
 80016ae:	4b07      	ldr	r3, [pc, #28]	@ (80016cc <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 80016b0:	2104      	movs	r1, #4
 80016b2:	430a      	orrs	r2, r1
 80016b4:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80016b6:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 80016b8:	691a      	ldr	r2, [r3, #16]
 80016ba:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 80016bc:	2104      	movs	r1, #4
 80016be:	430a      	orrs	r2, r1
 80016c0:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 80016c2:	bf30      	wfi
}
 80016c4:	46c0      	nop			@ (mov r8, r8)
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	46c0      	nop			@ (mov r8, r8)
 80016cc:	40007000 	.word	0x40007000
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e1d0      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2201      	movs	r2, #1
 80016ec:	4013      	ands	r3, r2
 80016ee:	d100      	bne.n	80016f2 <HAL_RCC_OscConfig+0x1e>
 80016f0:	e069      	b.n	80017c6 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016f2:	4bc8      	ldr	r3, [pc, #800]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	2238      	movs	r2, #56	@ 0x38
 80016f8:	4013      	ands	r3, r2
 80016fa:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	2b08      	cmp	r3, #8
 8001700:	d105      	bne.n	800170e <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d15d      	bne.n	80017c6 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e1bc      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685a      	ldr	r2, [r3, #4]
 8001712:	2380      	movs	r3, #128	@ 0x80
 8001714:	025b      	lsls	r3, r3, #9
 8001716:	429a      	cmp	r2, r3
 8001718:	d107      	bne.n	800172a <HAL_RCC_OscConfig+0x56>
 800171a:	4bbe      	ldr	r3, [pc, #760]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	4bbd      	ldr	r3, [pc, #756]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001720:	2180      	movs	r1, #128	@ 0x80
 8001722:	0249      	lsls	r1, r1, #9
 8001724:	430a      	orrs	r2, r1
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	e020      	b.n	800176c <HAL_RCC_OscConfig+0x98>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	23a0      	movs	r3, #160	@ 0xa0
 8001730:	02db      	lsls	r3, r3, #11
 8001732:	429a      	cmp	r2, r3
 8001734:	d10e      	bne.n	8001754 <HAL_RCC_OscConfig+0x80>
 8001736:	4bb7      	ldr	r3, [pc, #732]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	4bb6      	ldr	r3, [pc, #728]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 800173c:	2180      	movs	r1, #128	@ 0x80
 800173e:	02c9      	lsls	r1, r1, #11
 8001740:	430a      	orrs	r2, r1
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	4bb3      	ldr	r3, [pc, #716]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4bb2      	ldr	r3, [pc, #712]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 800174a:	2180      	movs	r1, #128	@ 0x80
 800174c:	0249      	lsls	r1, r1, #9
 800174e:	430a      	orrs	r2, r1
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	e00b      	b.n	800176c <HAL_RCC_OscConfig+0x98>
 8001754:	4baf      	ldr	r3, [pc, #700]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	4bae      	ldr	r3, [pc, #696]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 800175a:	49af      	ldr	r1, [pc, #700]	@ (8001a18 <HAL_RCC_OscConfig+0x344>)
 800175c:	400a      	ands	r2, r1
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	4bac      	ldr	r3, [pc, #688]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4bab      	ldr	r3, [pc, #684]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001766:	49ad      	ldr	r1, [pc, #692]	@ (8001a1c <HAL_RCC_OscConfig+0x348>)
 8001768:	400a      	ands	r2, r1
 800176a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d014      	beq.n	800179e <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001774:	f7ff fc0e 	bl	8000f94 <HAL_GetTick>
 8001778:	0003      	movs	r3, r0
 800177a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800177c:	e008      	b.n	8001790 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800177e:	f7ff fc09 	bl	8000f94 <HAL_GetTick>
 8001782:	0002      	movs	r2, r0
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b64      	cmp	r3, #100	@ 0x64
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e17b      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001790:	4ba0      	ldr	r3, [pc, #640]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	2380      	movs	r3, #128	@ 0x80
 8001796:	029b      	lsls	r3, r3, #10
 8001798:	4013      	ands	r3, r2
 800179a:	d0f0      	beq.n	800177e <HAL_RCC_OscConfig+0xaa>
 800179c:	e013      	b.n	80017c6 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800179e:	f7ff fbf9 	bl	8000f94 <HAL_GetTick>
 80017a2:	0003      	movs	r3, r0
 80017a4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80017a8:	f7ff fbf4 	bl	8000f94 <HAL_GetTick>
 80017ac:	0002      	movs	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b64      	cmp	r3, #100	@ 0x64
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e166      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017ba:	4b96      	ldr	r3, [pc, #600]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	2380      	movs	r3, #128	@ 0x80
 80017c0:	029b      	lsls	r3, r3, #10
 80017c2:	4013      	ands	r3, r2
 80017c4:	d1f0      	bne.n	80017a8 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2202      	movs	r2, #2
 80017cc:	4013      	ands	r3, r2
 80017ce:	d100      	bne.n	80017d2 <HAL_RCC_OscConfig+0xfe>
 80017d0:	e086      	b.n	80018e0 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017d2:	4b90      	ldr	r3, [pc, #576]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	2238      	movs	r2, #56	@ 0x38
 80017d8:	4013      	ands	r3, r2
 80017da:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d12f      	bne.n	8001842 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d101      	bne.n	80017ee <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e14c      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ee:	4b89      	ldr	r3, [pc, #548]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	4a8b      	ldr	r2, [pc, #556]	@ (8001a20 <HAL_RCC_OscConfig+0x34c>)
 80017f4:	4013      	ands	r3, r2
 80017f6:	0019      	movs	r1, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	021a      	lsls	r2, r3, #8
 80017fe:	4b85      	ldr	r3, [pc, #532]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001800:	430a      	orrs	r2, r1
 8001802:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d112      	bne.n	8001830 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800180a:	4b82      	ldr	r3, [pc, #520]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a85      	ldr	r2, [pc, #532]	@ (8001a24 <HAL_RCC_OscConfig+0x350>)
 8001810:	4013      	ands	r3, r2
 8001812:	0019      	movs	r1, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	691a      	ldr	r2, [r3, #16]
 8001818:	4b7e      	ldr	r3, [pc, #504]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 800181a:	430a      	orrs	r2, r1
 800181c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800181e:	4b7d      	ldr	r3, [pc, #500]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	0adb      	lsrs	r3, r3, #11
 8001824:	2207      	movs	r2, #7
 8001826:	4013      	ands	r3, r2
 8001828:	4a7f      	ldr	r2, [pc, #508]	@ (8001a28 <HAL_RCC_OscConfig+0x354>)
 800182a:	40da      	lsrs	r2, r3
 800182c:	4b7f      	ldr	r3, [pc, #508]	@ (8001a2c <HAL_RCC_OscConfig+0x358>)
 800182e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001830:	4b7f      	ldr	r3, [pc, #508]	@ (8001a30 <HAL_RCC_OscConfig+0x35c>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	0018      	movs	r0, r3
 8001836:	f7ff fb51 	bl	8000edc <HAL_InitTick>
 800183a:	1e03      	subs	r3, r0, #0
 800183c:	d050      	beq.n	80018e0 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e122      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d030      	beq.n	80018ac <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800184a:	4b72      	ldr	r3, [pc, #456]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a75      	ldr	r2, [pc, #468]	@ (8001a24 <HAL_RCC_OscConfig+0x350>)
 8001850:	4013      	ands	r3, r2
 8001852:	0019      	movs	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	691a      	ldr	r2, [r3, #16]
 8001858:	4b6e      	ldr	r3, [pc, #440]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 800185a:	430a      	orrs	r2, r1
 800185c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 800185e:	4b6d      	ldr	r3, [pc, #436]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	4b6c      	ldr	r3, [pc, #432]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001864:	2180      	movs	r1, #128	@ 0x80
 8001866:	0049      	lsls	r1, r1, #1
 8001868:	430a      	orrs	r2, r1
 800186a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186c:	f7ff fb92 	bl	8000f94 <HAL_GetTick>
 8001870:	0003      	movs	r3, r0
 8001872:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001874:	e008      	b.n	8001888 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001876:	f7ff fb8d 	bl	8000f94 <HAL_GetTick>
 800187a:	0002      	movs	r2, r0
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	2b02      	cmp	r3, #2
 8001882:	d901      	bls.n	8001888 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001884:	2303      	movs	r3, #3
 8001886:	e0ff      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001888:	4b62      	ldr	r3, [pc, #392]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	2380      	movs	r3, #128	@ 0x80
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	4013      	ands	r3, r2
 8001892:	d0f0      	beq.n	8001876 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001894:	4b5f      	ldr	r3, [pc, #380]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	4a61      	ldr	r2, [pc, #388]	@ (8001a20 <HAL_RCC_OscConfig+0x34c>)
 800189a:	4013      	ands	r3, r2
 800189c:	0019      	movs	r1, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	021a      	lsls	r2, r3, #8
 80018a4:	4b5b      	ldr	r3, [pc, #364]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80018a6:	430a      	orrs	r2, r1
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	e019      	b.n	80018e0 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80018ac:	4b59      	ldr	r3, [pc, #356]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4b58      	ldr	r3, [pc, #352]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80018b2:	4960      	ldr	r1, [pc, #384]	@ (8001a34 <HAL_RCC_OscConfig+0x360>)
 80018b4:	400a      	ands	r2, r1
 80018b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b8:	f7ff fb6c 	bl	8000f94 <HAL_GetTick>
 80018bc:	0003      	movs	r3, r0
 80018be:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80018c2:	f7ff fb67 	bl	8000f94 <HAL_GetTick>
 80018c6:	0002      	movs	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e0d9      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018d4:	4b4f      	ldr	r3, [pc, #316]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	2380      	movs	r3, #128	@ 0x80
 80018da:	00db      	lsls	r3, r3, #3
 80018dc:	4013      	ands	r3, r2
 80018de:	d1f0      	bne.n	80018c2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2208      	movs	r2, #8
 80018e6:	4013      	ands	r3, r2
 80018e8:	d042      	beq.n	8001970 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80018ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	2238      	movs	r2, #56	@ 0x38
 80018f0:	4013      	ands	r3, r2
 80018f2:	2b18      	cmp	r3, #24
 80018f4:	d105      	bne.n	8001902 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d138      	bne.n	8001970 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e0c2      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d019      	beq.n	800193e <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800190a:	4b42      	ldr	r3, [pc, #264]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 800190c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800190e:	4b41      	ldr	r3, [pc, #260]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001910:	2101      	movs	r1, #1
 8001912:	430a      	orrs	r2, r1
 8001914:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001916:	f7ff fb3d 	bl	8000f94 <HAL_GetTick>
 800191a:	0003      	movs	r3, r0
 800191c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001920:	f7ff fb38 	bl	8000f94 <HAL_GetTick>
 8001924:	0002      	movs	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e0aa      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001932:	4b38      	ldr	r3, [pc, #224]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001936:	2202      	movs	r2, #2
 8001938:	4013      	ands	r3, r2
 800193a:	d0f1      	beq.n	8001920 <HAL_RCC_OscConfig+0x24c>
 800193c:	e018      	b.n	8001970 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800193e:	4b35      	ldr	r3, [pc, #212]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001940:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001942:	4b34      	ldr	r3, [pc, #208]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001944:	2101      	movs	r1, #1
 8001946:	438a      	bics	r2, r1
 8001948:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800194a:	f7ff fb23 	bl	8000f94 <HAL_GetTick>
 800194e:	0003      	movs	r3, r0
 8001950:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001954:	f7ff fb1e 	bl	8000f94 <HAL_GetTick>
 8001958:	0002      	movs	r2, r0
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e090      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001966:	4b2b      	ldr	r3, [pc, #172]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800196a:	2202      	movs	r2, #2
 800196c:	4013      	ands	r3, r2
 800196e:	d1f1      	bne.n	8001954 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2204      	movs	r2, #4
 8001976:	4013      	ands	r3, r2
 8001978:	d100      	bne.n	800197c <HAL_RCC_OscConfig+0x2a8>
 800197a:	e084      	b.n	8001a86 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 800197c:	230f      	movs	r3, #15
 800197e:	18fb      	adds	r3, r7, r3
 8001980:	2200      	movs	r2, #0
 8001982:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001984:	4b23      	ldr	r3, [pc, #140]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	2238      	movs	r2, #56	@ 0x38
 800198a:	4013      	ands	r3, r2
 800198c:	2b20      	cmp	r3, #32
 800198e:	d106      	bne.n	800199e <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d000      	beq.n	800199a <HAL_RCC_OscConfig+0x2c6>
 8001998:	e075      	b.n	8001a86 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e074      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d106      	bne.n	80019b4 <HAL_RCC_OscConfig+0x2e0>
 80019a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80019a8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80019ac:	2101      	movs	r1, #1
 80019ae:	430a      	orrs	r2, r1
 80019b0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019b2:	e01c      	b.n	80019ee <HAL_RCC_OscConfig+0x31a>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	2b05      	cmp	r3, #5
 80019ba:	d10c      	bne.n	80019d6 <HAL_RCC_OscConfig+0x302>
 80019bc:	4b15      	ldr	r3, [pc, #84]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80019be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019c0:	4b14      	ldr	r3, [pc, #80]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80019c2:	2104      	movs	r1, #4
 80019c4:	430a      	orrs	r2, r1
 80019c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019c8:	4b12      	ldr	r3, [pc, #72]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80019ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019cc:	4b11      	ldr	r3, [pc, #68]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80019ce:	2101      	movs	r1, #1
 80019d0:	430a      	orrs	r2, r1
 80019d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019d4:	e00b      	b.n	80019ee <HAL_RCC_OscConfig+0x31a>
 80019d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80019d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019da:	4b0e      	ldr	r3, [pc, #56]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80019dc:	2101      	movs	r1, #1
 80019de:	438a      	bics	r2, r1
 80019e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80019e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001a14 <HAL_RCC_OscConfig+0x340>)
 80019e8:	2104      	movs	r1, #4
 80019ea:	438a      	bics	r2, r1
 80019ec:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d028      	beq.n	8001a48 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f6:	f7ff facd 	bl	8000f94 <HAL_GetTick>
 80019fa:	0003      	movs	r3, r0
 80019fc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80019fe:	e01d      	b.n	8001a3c <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a00:	f7ff fac8 	bl	8000f94 <HAL_GetTick>
 8001a04:	0002      	movs	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a38 <HAL_RCC_OscConfig+0x364>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d915      	bls.n	8001a3c <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e039      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
 8001a14:	40021000 	.word	0x40021000
 8001a18:	fffeffff 	.word	0xfffeffff
 8001a1c:	fffbffff 	.word	0xfffbffff
 8001a20:	ffff80ff 	.word	0xffff80ff
 8001a24:	ffffc7ff 	.word	0xffffc7ff
 8001a28:	02dc6c00 	.word	0x02dc6c00
 8001a2c:	20000000 	.word	0x20000000
 8001a30:	20000004 	.word	0x20000004
 8001a34:	fffffeff 	.word	0xfffffeff
 8001a38:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001a3c:	4b14      	ldr	r3, [pc, #80]	@ (8001a90 <HAL_RCC_OscConfig+0x3bc>)
 8001a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a40:	2202      	movs	r2, #2
 8001a42:	4013      	ands	r3, r2
 8001a44:	d0dc      	beq.n	8001a00 <HAL_RCC_OscConfig+0x32c>
 8001a46:	e013      	b.n	8001a70 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a48:	f7ff faa4 	bl	8000f94 <HAL_GetTick>
 8001a4c:	0003      	movs	r3, r0
 8001a4e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001a50:	e009      	b.n	8001a66 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a52:	f7ff fa9f 	bl	8000f94 <HAL_GetTick>
 8001a56:	0002      	movs	r2, r0
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a94 <HAL_RCC_OscConfig+0x3c0>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e010      	b.n	8001a88 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001a66:	4b0a      	ldr	r3, [pc, #40]	@ (8001a90 <HAL_RCC_OscConfig+0x3bc>)
 8001a68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d1f0      	bne.n	8001a52 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001a70:	230f      	movs	r3, #15
 8001a72:	18fb      	adds	r3, r7, r3
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d105      	bne.n	8001a86 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001a7a:	4b05      	ldr	r3, [pc, #20]	@ (8001a90 <HAL_RCC_OscConfig+0x3bc>)
 8001a7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a7e:	4b04      	ldr	r3, [pc, #16]	@ (8001a90 <HAL_RCC_OscConfig+0x3bc>)
 8001a80:	4905      	ldr	r1, [pc, #20]	@ (8001a98 <HAL_RCC_OscConfig+0x3c4>)
 8001a82:	400a      	ands	r2, r1
 8001a84:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	0018      	movs	r0, r3
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	b006      	add	sp, #24
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40021000 	.word	0x40021000
 8001a94:	00001388 	.word	0x00001388
 8001a98:	efffffff 	.word	0xefffffff

08001a9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d101      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e0e9      	b.n	8001c84 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ab0:	4b76      	ldr	r3, [pc, #472]	@ (8001c8c <HAL_RCC_ClockConfig+0x1f0>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2207      	movs	r2, #7
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d91e      	bls.n	8001afc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001abe:	4b73      	ldr	r3, [pc, #460]	@ (8001c8c <HAL_RCC_ClockConfig+0x1f0>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2207      	movs	r2, #7
 8001ac4:	4393      	bics	r3, r2
 8001ac6:	0019      	movs	r1, r3
 8001ac8:	4b70      	ldr	r3, [pc, #448]	@ (8001c8c <HAL_RCC_ClockConfig+0x1f0>)
 8001aca:	683a      	ldr	r2, [r7, #0]
 8001acc:	430a      	orrs	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ad0:	f7ff fa60 	bl	8000f94 <HAL_GetTick>
 8001ad4:	0003      	movs	r3, r0
 8001ad6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ad8:	e009      	b.n	8001aee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001ada:	f7ff fa5b 	bl	8000f94 <HAL_GetTick>
 8001ade:	0002      	movs	r2, r0
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	4a6a      	ldr	r2, [pc, #424]	@ (8001c90 <HAL_RCC_ClockConfig+0x1f4>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e0ca      	b.n	8001c84 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001aee:	4b67      	ldr	r3, [pc, #412]	@ (8001c8c <HAL_RCC_ClockConfig+0x1f0>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2207      	movs	r2, #7
 8001af4:	4013      	ands	r3, r2
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d1ee      	bne.n	8001ada <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2202      	movs	r2, #2
 8001b02:	4013      	ands	r3, r2
 8001b04:	d017      	beq.n	8001b36 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2204      	movs	r2, #4
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	d008      	beq.n	8001b22 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b10:	4b60      	ldr	r3, [pc, #384]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	4a60      	ldr	r2, [pc, #384]	@ (8001c98 <HAL_RCC_ClockConfig+0x1fc>)
 8001b16:	401a      	ands	r2, r3
 8001b18:	4b5e      	ldr	r3, [pc, #376]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b1a:	21b0      	movs	r1, #176	@ 0xb0
 8001b1c:	0109      	lsls	r1, r1, #4
 8001b1e:	430a      	orrs	r2, r1
 8001b20:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b22:	4b5c      	ldr	r3, [pc, #368]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	4a5d      	ldr	r2, [pc, #372]	@ (8001c9c <HAL_RCC_ClockConfig+0x200>)
 8001b28:	4013      	ands	r3, r2
 8001b2a:	0019      	movs	r1, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68da      	ldr	r2, [r3, #12]
 8001b30:	4b58      	ldr	r3, [pc, #352]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b32:	430a      	orrs	r2, r1
 8001b34:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	d055      	beq.n	8001bec <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8001b40:	4b54      	ldr	r3, [pc, #336]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	221c      	movs	r2, #28
 8001b46:	4393      	bics	r3, r2
 8001b48:	0019      	movs	r1, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	689a      	ldr	r2, [r3, #8]
 8001b4e:	4b51      	ldr	r3, [pc, #324]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b50:	430a      	orrs	r2, r1
 8001b52:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d107      	bne.n	8001b6c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b5c:	4b4d      	ldr	r3, [pc, #308]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	2380      	movs	r3, #128	@ 0x80
 8001b62:	029b      	lsls	r3, r3, #10
 8001b64:	4013      	ands	r3, r2
 8001b66:	d11f      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e08b      	b.n	8001c84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d107      	bne.n	8001b84 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b74:	4b47      	ldr	r3, [pc, #284]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	2380      	movs	r3, #128	@ 0x80
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	d113      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e07f      	b.n	8001c84 <HAL_RCC_ClockConfig+0x1e8>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b03      	cmp	r3, #3
 8001b8a:	d106      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001b8c:	4b41      	ldr	r3, [pc, #260]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b90:	2202      	movs	r2, #2
 8001b92:	4013      	ands	r3, r2
 8001b94:	d108      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e074      	b.n	8001c84 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001b9a:	4b3e      	ldr	r3, [pc, #248]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001b9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d101      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e06d      	b.n	8001c84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ba8:	4b3a      	ldr	r3, [pc, #232]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	2207      	movs	r2, #7
 8001bae:	4393      	bics	r3, r2
 8001bb0:	0019      	movs	r1, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685a      	ldr	r2, [r3, #4]
 8001bb6:	4b37      	ldr	r3, [pc, #220]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bbc:	f7ff f9ea 	bl	8000f94 <HAL_GetTick>
 8001bc0:	0003      	movs	r3, r0
 8001bc2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bc4:	e009      	b.n	8001bda <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc6:	f7ff f9e5 	bl	8000f94 <HAL_GetTick>
 8001bca:	0002      	movs	r2, r0
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	1ad3      	subs	r3, r2, r3
 8001bd0:	4a2f      	ldr	r2, [pc, #188]	@ (8001c90 <HAL_RCC_ClockConfig+0x1f4>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e054      	b.n	8001c84 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bda:	4b2e      	ldr	r3, [pc, #184]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	2238      	movs	r2, #56	@ 0x38
 8001be0:	401a      	ands	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	00db      	lsls	r3, r3, #3
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d1ec      	bne.n	8001bc6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bec:	4b27      	ldr	r3, [pc, #156]	@ (8001c8c <HAL_RCC_ClockConfig+0x1f0>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2207      	movs	r2, #7
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	683a      	ldr	r2, [r7, #0]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d21e      	bcs.n	8001c38 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bfa:	4b24      	ldr	r3, [pc, #144]	@ (8001c8c <HAL_RCC_ClockConfig+0x1f0>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2207      	movs	r2, #7
 8001c00:	4393      	bics	r3, r2
 8001c02:	0019      	movs	r1, r3
 8001c04:	4b21      	ldr	r3, [pc, #132]	@ (8001c8c <HAL_RCC_ClockConfig+0x1f0>)
 8001c06:	683a      	ldr	r2, [r7, #0]
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c0c:	f7ff f9c2 	bl	8000f94 <HAL_GetTick>
 8001c10:	0003      	movs	r3, r0
 8001c12:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c14:	e009      	b.n	8001c2a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001c16:	f7ff f9bd 	bl	8000f94 <HAL_GetTick>
 8001c1a:	0002      	movs	r2, r0
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	4a1b      	ldr	r2, [pc, #108]	@ (8001c90 <HAL_RCC_ClockConfig+0x1f4>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e02c      	b.n	8001c84 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c2a:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <HAL_RCC_ClockConfig+0x1f0>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2207      	movs	r2, #7
 8001c30:	4013      	ands	r3, r2
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d1ee      	bne.n	8001c16 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2204      	movs	r2, #4
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d009      	beq.n	8001c56 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001c42:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	4a16      	ldr	r2, [pc, #88]	@ (8001ca0 <HAL_RCC_ClockConfig+0x204>)
 8001c48:	4013      	ands	r3, r2
 8001c4a:	0019      	movs	r1, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	691a      	ldr	r2, [r3, #16]
 8001c50:	4b10      	ldr	r3, [pc, #64]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001c52:	430a      	orrs	r2, r1
 8001c54:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c56:	f000 f82b 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 8001c5a:	0001      	movs	r1, r0
 8001c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f8>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001c60:	0a1b      	lsrs	r3, r3, #8
 8001c62:	220f      	movs	r2, #15
 8001c64:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c66:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca4 <HAL_RCC_ClockConfig+0x208>)
 8001c68:	0092      	lsls	r2, r2, #2
 8001c6a:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001c6c:	221f      	movs	r2, #31
 8001c6e:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c70:	000a      	movs	r2, r1
 8001c72:	40da      	lsrs	r2, r3
 8001c74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca8 <HAL_RCC_ClockConfig+0x20c>)
 8001c76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001c78:	4b0c      	ldr	r3, [pc, #48]	@ (8001cac <HAL_RCC_ClockConfig+0x210>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	f7ff f92d 	bl	8000edc <HAL_InitTick>
 8001c82:	0003      	movs	r3, r0
}
 8001c84:	0018      	movs	r0, r3
 8001c86:	46bd      	mov	sp, r7
 8001c88:	b004      	add	sp, #16
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40022000 	.word	0x40022000
 8001c90:	00001388 	.word	0x00001388
 8001c94:	40021000 	.word	0x40021000
 8001c98:	ffff84ff 	.word	0xffff84ff
 8001c9c:	fffff0ff 	.word	0xfffff0ff
 8001ca0:	ffff8fff 	.word	0xffff8fff
 8001ca4:	08005f28 	.word	0x08005f28
 8001ca8:	20000000 	.word	0x20000000
 8001cac:	20000004 	.word	0x20000004

08001cb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8001cb6:	4b23      	ldr	r3, [pc, #140]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	089b      	lsrs	r3, r3, #2
 8001cbc:	2207      	movs	r2, #7
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	2238      	movs	r2, #56	@ 0x38
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d10f      	bne.n	8001cee <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001cce:	4b1d      	ldr	r3, [pc, #116]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	0adb      	lsrs	r3, r3, #11
 8001cd4:	2207      	movs	r2, #7
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	2201      	movs	r2, #1
 8001cda:	409a      	lsls	r2, r3
 8001cdc:	0013      	movs	r3, r2
 8001cde:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001ce0:	6879      	ldr	r1, [r7, #4]
 8001ce2:	4819      	ldr	r0, [pc, #100]	@ (8001d48 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ce4:	f7fe fa22 	bl	800012c <__udivsi3>
 8001ce8:	0003      	movs	r3, r0
 8001cea:	60fb      	str	r3, [r7, #12]
 8001cec:	e01e      	b.n	8001d2c <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001cee:	4b15      	ldr	r3, [pc, #84]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	2238      	movs	r2, #56	@ 0x38
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	2b08      	cmp	r3, #8
 8001cf8:	d102      	bne.n	8001d00 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001cfa:	4b14      	ldr	r3, [pc, #80]	@ (8001d4c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	e015      	b.n	8001d2c <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001d00:	4b10      	ldr	r3, [pc, #64]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	2238      	movs	r2, #56	@ 0x38
 8001d06:	4013      	ands	r3, r2
 8001d08:	2b20      	cmp	r3, #32
 8001d0a:	d103      	bne.n	8001d14 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001d0c:	2380      	movs	r3, #128	@ 0x80
 8001d0e:	021b      	lsls	r3, r3, #8
 8001d10:	60fb      	str	r3, [r7, #12]
 8001d12:	e00b      	b.n	8001d2c <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001d14:	4b0b      	ldr	r3, [pc, #44]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	2238      	movs	r2, #56	@ 0x38
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	2b18      	cmp	r3, #24
 8001d1e:	d103      	bne.n	8001d28 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001d20:	23fa      	movs	r3, #250	@ 0xfa
 8001d22:	01db      	lsls	r3, r3, #7
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	e001      	b.n	8001d2c <HAL_RCC_GetSysClockFreq+0x7c>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 8001d2c:	68b9      	ldr	r1, [r7, #8]
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	f7fe f9fc 	bl	800012c <__udivsi3>
 8001d34:	0003      	movs	r3, r0
 8001d36:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8001d38:	68fb      	ldr	r3, [r7, #12]
}
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	b004      	add	sp, #16
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	46c0      	nop			@ (mov r8, r8)
 8001d44:	40021000 	.word	0x40021000
 8001d48:	02dc6c00 	.word	0x02dc6c00
 8001d4c:	007a1200 	.word	0x007a1200

08001d50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001d54:	f7ff ffac 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 8001d58:	0001      	movs	r1, r0
 8001d5a:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <HAL_RCC_GetHCLKFreq+0x30>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001d5e:	0a1b      	lsrs	r3, r3, #8
 8001d60:	220f      	movs	r2, #15
 8001d62:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001d64:	4b07      	ldr	r3, [pc, #28]	@ (8001d84 <HAL_RCC_GetHCLKFreq+0x34>)
 8001d66:	0092      	lsls	r2, r2, #2
 8001d68:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001d6a:	221f      	movs	r2, #31
 8001d6c:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001d6e:	000a      	movs	r2, r1
 8001d70:	40da      	lsrs	r2, r3
 8001d72:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <HAL_RCC_GetHCLKFreq+0x38>)
 8001d74:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8001d76:	4b04      	ldr	r3, [pc, #16]	@ (8001d88 <HAL_RCC_GetHCLKFreq+0x38>)
 8001d78:	681b      	ldr	r3, [r3, #0]
}
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40021000 	.word	0x40021000
 8001d84:	08005f28 	.word	0x08005f28
 8001d88:	20000000 	.word	0x20000000

08001d8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8001d90:	f7ff ffde 	bl	8001d50 <HAL_RCC_GetHCLKFreq>
 8001d94:	0001      	movs	r1, r0
 8001d96:	4b07      	ldr	r3, [pc, #28]	@ (8001db4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	0b1b      	lsrs	r3, r3, #12
 8001d9c:	2207      	movs	r2, #7
 8001d9e:	401a      	ands	r2, r3
 8001da0:	4b05      	ldr	r3, [pc, #20]	@ (8001db8 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001da2:	0092      	lsls	r2, r2, #2
 8001da4:	58d3      	ldr	r3, [r2, r3]
 8001da6:	221f      	movs	r2, #31
 8001da8:	4013      	ands	r3, r2
 8001daa:	40d9      	lsrs	r1, r3
 8001dac:	000b      	movs	r3, r1
}
 8001dae:	0018      	movs	r0, r3
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40021000 	.word	0x40021000
 8001db8:	08005f68 	.word	0x08005f68

08001dbc <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001dc4:	2313      	movs	r3, #19
 8001dc6:	18fb      	adds	r3, r7, r3
 8001dc8:	2200      	movs	r2, #0
 8001dca:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001dcc:	2312      	movs	r3, #18
 8001dce:	18fb      	adds	r3, r7, r3
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2240      	movs	r2, #64	@ 0x40
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d100      	bne.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8001dde:	e079      	b.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001de0:	2011      	movs	r0, #17
 8001de2:	183b      	adds	r3, r7, r0
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001de8:	4b63      	ldr	r3, [pc, #396]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001dea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001dec:	2380      	movs	r3, #128	@ 0x80
 8001dee:	055b      	lsls	r3, r3, #21
 8001df0:	4013      	ands	r3, r2
 8001df2:	d110      	bne.n	8001e16 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001df4:	4b60      	ldr	r3, [pc, #384]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001df6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001df8:	4b5f      	ldr	r3, [pc, #380]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001dfa:	2180      	movs	r1, #128	@ 0x80
 8001dfc:	0549      	lsls	r1, r1, #21
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e02:	4b5d      	ldr	r3, [pc, #372]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e06:	2380      	movs	r3, #128	@ 0x80
 8001e08:	055b      	lsls	r3, r3, #21
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	60bb      	str	r3, [r7, #8]
 8001e0e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e10:	183b      	adds	r3, r7, r0
 8001e12:	2201      	movs	r2, #1
 8001e14:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8001e16:	4b58      	ldr	r3, [pc, #352]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e18:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e1a:	23c0      	movs	r3, #192	@ 0xc0
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	4013      	ands	r3, r2
 8001e20:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d019      	beq.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d014      	beq.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8001e32:	4b51      	ldr	r3, [pc, #324]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e36:	4a51      	ldr	r2, [pc, #324]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e38:	4013      	ands	r3, r2
 8001e3a:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e3c:	4b4e      	ldr	r3, [pc, #312]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e3e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e40:	4b4d      	ldr	r3, [pc, #308]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e42:	2180      	movs	r1, #128	@ 0x80
 8001e44:	0249      	lsls	r1, r1, #9
 8001e46:	430a      	orrs	r2, r1
 8001e48:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e4a:	4b4b      	ldr	r3, [pc, #300]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e4c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e4e:	4b4a      	ldr	r3, [pc, #296]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e50:	494b      	ldr	r1, [pc, #300]	@ (8001f80 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001e52:	400a      	ands	r2, r1
 8001e54:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8001e56:	4b48      	ldr	r3, [pc, #288]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	4013      	ands	r3, r2
 8001e62:	d016      	beq.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e64:	f7ff f896 	bl	8000f94 <HAL_GetTick>
 8001e68:	0003      	movs	r3, r0
 8001e6a:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001e6c:	e00c      	b.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e6e:	f7ff f891 	bl	8000f94 <HAL_GetTick>
 8001e72:	0002      	movs	r2, r0
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	4a42      	ldr	r2, [pc, #264]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d904      	bls.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8001e7e:	2313      	movs	r3, #19
 8001e80:	18fb      	adds	r3, r7, r3
 8001e82:	2203      	movs	r2, #3
 8001e84:	701a      	strb	r2, [r3, #0]
          break;
 8001e86:	e004      	b.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001e88:	4b3b      	ldr	r3, [pc, #236]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e8c:	2202      	movs	r2, #2
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d0ed      	beq.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8001e92:	2313      	movs	r3, #19
 8001e94:	18fb      	adds	r3, r7, r3
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d10a      	bne.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e9c:	4b36      	ldr	r3, [pc, #216]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea0:	4a36      	ldr	r2, [pc, #216]	@ (8001f7c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	0019      	movs	r1, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	699a      	ldr	r2, [r3, #24]
 8001eaa:	4b33      	ldr	r3, [pc, #204]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001eac:	430a      	orrs	r2, r1
 8001eae:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001eb0:	e005      	b.n	8001ebe <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001eb2:	2312      	movs	r3, #18
 8001eb4:	18fb      	adds	r3, r7, r3
 8001eb6:	2213      	movs	r2, #19
 8001eb8:	18ba      	adds	r2, r7, r2
 8001eba:	7812      	ldrb	r2, [r2, #0]
 8001ebc:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ebe:	2311      	movs	r3, #17
 8001ec0:	18fb      	adds	r3, r7, r3
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d105      	bne.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ec8:	4b2b      	ldr	r3, [pc, #172]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001eca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ecc:	4b2a      	ldr	r3, [pc, #168]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001ece:	492e      	ldr	r1, [pc, #184]	@ (8001f88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001ed0:	400a      	ands	r2, r1
 8001ed2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	4013      	ands	r3, r2
 8001edc:	d009      	beq.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001ede:	4b26      	ldr	r3, [pc, #152]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee2:	2203      	movs	r2, #3
 8001ee4:	4393      	bics	r3, r2
 8001ee6:	0019      	movs	r1, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	4b22      	ldr	r3, [pc, #136]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d009      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001efc:	4b1e      	ldr	r3, [pc, #120]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f00:	4a22      	ldr	r2, [pc, #136]	@ (8001f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f02:	4013      	ands	r3, r2
 8001f04:	0019      	movs	r1, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68da      	ldr	r2, [r3, #12]
 8001f0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2220      	movs	r2, #32
 8001f16:	4013      	ands	r3, r2
 8001f18:	d008      	beq.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001f1a:	4b17      	ldr	r3, [pc, #92]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	0899      	lsrs	r1, r3, #2
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	695a      	ldr	r2, [r3, #20]
 8001f26:	4b14      	ldr	r3, [pc, #80]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);

  }
#endif /* USB_DRD_FS */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2204      	movs	r2, #4
 8001f32:	4013      	ands	r3, r2
 8001f34:	d009      	beq.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001f36:	4b10      	ldr	r3, [pc, #64]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f3a:	4a15      	ldr	r2, [pc, #84]	@ (8001f90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	0019      	movs	r1, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	691a      	ldr	r2, [r3, #16]
 8001f44:	4b0c      	ldr	r3, [pc, #48]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f46:	430a      	orrs	r2, r1
 8001f48:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2280      	movs	r2, #128	@ 0x80
 8001f50:	4013      	ands	r3, r2
 8001f52:	d009      	beq.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8001f54:	4b08      	ldr	r3, [pc, #32]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	22e0      	movs	r2, #224	@ 0xe0
 8001f5a:	4393      	bics	r3, r2
 8001f5c:	0019      	movs	r1, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	4b05      	ldr	r3, [pc, #20]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f64:	430a      	orrs	r2, r1
 8001f66:	601a      	str	r2, [r3, #0]
  }
  return status;
 8001f68:	2312      	movs	r3, #18
 8001f6a:	18fb      	adds	r3, r7, r3
 8001f6c:	781b      	ldrb	r3, [r3, #0]
}
 8001f6e:	0018      	movs	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	b006      	add	sp, #24
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	46c0      	nop			@ (mov r8, r8)
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	fffffcff 	.word	0xfffffcff
 8001f80:	fffeffff 	.word	0xfffeffff
 8001f84:	00001388 	.word	0x00001388
 8001f88:	efffffff 	.word	0xefffffff
 8001f8c:	ffffcfff 	.word	0xffffcfff
 8001f90:	ffff3fff 	.word	0xffff3fff

08001f94 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001f94:	b5b0      	push	{r4, r5, r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001f9c:	230f      	movs	r3, #15
 8001f9e:	18fb      	adds	r3, r7, r3
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d100      	bne.n	8001fac <HAL_RTC_Init+0x18>
 8001faa:	e075      	b.n	8002098 <HAL_RTC_Init+0x104>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if (hrtc->State == HAL_RTC_STATE_RESET)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2225      	movs	r2, #37	@ 0x25
 8001fb0:	5c9b      	ldrb	r3, [r3, r2]
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d107      	bne.n	8001fc8 <HAL_RTC_Init+0x34>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2224      	movs	r2, #36	@ 0x24
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	5499      	strb	r1, [r3, r2]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	f7fe fdd2 	bl	8000b6c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2225      	movs	r2, #37	@ 0x25
 8001fcc:	2102      	movs	r1, #2
 8001fce:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	2210      	movs	r2, #16
 8001fd8:	4013      	ands	r3, r2
 8001fda:	2b10      	cmp	r3, #16
 8001fdc:	d04f      	beq.n	800207e <HAL_RTC_Init+0xea>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	22ca      	movs	r2, #202	@ 0xca
 8001fe4:	625a      	str	r2, [r3, #36]	@ 0x24
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2253      	movs	r2, #83	@ 0x53
 8001fec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8001fee:	250f      	movs	r5, #15
 8001ff0:	197c      	adds	r4, r7, r5
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	0018      	movs	r0, r3
 8001ff6:	f000 fbef 	bl	80027d8 <RTC_EnterInitMode>
 8001ffa:	0003      	movs	r3, r0
 8001ffc:	7023      	strb	r3, [r4, #0]
      if (status == HAL_OK)
 8001ffe:	0028      	movs	r0, r5
 8002000:	183b      	adds	r3, r7, r0
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d121      	bne.n	800204c <HAL_RTC_Init+0xb8>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL));
 8002008:	4b27      	ldr	r3, [pc, #156]	@ (80020a8 <HAL_RTC_Init+0x114>)
 800200a:	699a      	ldr	r2, [r3, #24]
 800200c:	4b26      	ldr	r3, [pc, #152]	@ (80020a8 <HAL_RTC_Init+0x114>)
 800200e:	4927      	ldr	r1, [pc, #156]	@ (80020ac <HAL_RTC_Init+0x118>)
 8002010:	400a      	ands	r2, r1
 8002012:	619a      	str	r2, [r3, #24]

        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8002014:	4b24      	ldr	r3, [pc, #144]	@ (80020a8 <HAL_RTC_Init+0x114>)
 8002016:	6999      	ldr	r1, [r3, #24]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	691b      	ldr	r3, [r3, #16]
 8002020:	431a      	orrs	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	431a      	orrs	r2, r3
 8002028:	4b1f      	ldr	r3, [pc, #124]	@ (80020a8 <HAL_RTC_Init+0x114>)
 800202a:	430a      	orrs	r2, r1
 800202c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	68d9      	ldr	r1, [r3, #12]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	041a      	lsls	r2, r3, #16
 8002038:	4b1b      	ldr	r3, [pc, #108]	@ (80020a8 <HAL_RTC_Init+0x114>)
 800203a:	430a      	orrs	r2, r1
 800203c:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800203e:	183c      	adds	r4, r7, r0
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	0018      	movs	r0, r3
 8002044:	f000 fc10 	bl	8002868 <RTC_ExitInitMode>
 8002048:	0003      	movs	r3, r0
 800204a:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800204c:	230f      	movs	r3, #15
 800204e:	18fb      	adds	r3, r7, r3
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10e      	bne.n	8002074 <HAL_RTC_Init+0xe0>
      {
        MODIFY_REG(RTC->CR, \
 8002056:	4b14      	ldr	r3, [pc, #80]	@ (80020a8 <HAL_RTC_Init+0x114>)
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	08d9      	lsrs	r1, r3, #3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a1a      	ldr	r2, [r3, #32]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	431a      	orrs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	431a      	orrs	r2, r3
 800206e:	4b0e      	ldr	r3, [pc, #56]	@ (80020a8 <HAL_RTC_Init+0x114>)
 8002070:	430a      	orrs	r2, r1
 8002072:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	22ff      	movs	r2, #255	@ 0xff
 800207a:	625a      	str	r2, [r3, #36]	@ 0x24
 800207c:	e003      	b.n	8002086 <HAL_RTC_Init+0xf2>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800207e:	230f      	movs	r3, #15
 8002080:	18fb      	adds	r3, r7, r3
 8002082:	2200      	movs	r2, #0
 8002084:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8002086:	230f      	movs	r3, #15
 8002088:	18fb      	adds	r3, r7, r3
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d103      	bne.n	8002098 <HAL_RTC_Init+0x104>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2225      	movs	r2, #37	@ 0x25
 8002094:	2101      	movs	r1, #1
 8002096:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8002098:	230f      	movs	r3, #15
 800209a:	18fb      	adds	r3, r7, r3
 800209c:	781b      	ldrb	r3, [r3, #0]
}
 800209e:	0018      	movs	r0, r3
 80020a0:	46bd      	mov	sp, r7
 80020a2:	b004      	add	sp, #16
 80020a4:	bdb0      	pop	{r4, r5, r7, pc}
 80020a6:	46c0      	nop			@ (mov r8, r8)
 80020a8:	40002800 	.word	0x40002800
 80020ac:	ff8fffbf 	.word	0xff8fffbf

080020b0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80020b0:	b5b0      	push	{r4, r5, r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2224      	movs	r2, #36	@ 0x24
 80020c0:	5c9b      	ldrb	r3, [r3, r2]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d101      	bne.n	80020ca <HAL_RTC_SetTime+0x1a>
 80020c6:	2302      	movs	r3, #2
 80020c8:	e092      	b.n	80021f0 <HAL_RTC_SetTime+0x140>
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2224      	movs	r2, #36	@ 0x24
 80020ce:	2101      	movs	r1, #1
 80020d0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2225      	movs	r2, #37	@ 0x25
 80020d6:	2102      	movs	r1, #2
 80020d8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	22ca      	movs	r2, #202	@ 0xca
 80020e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2253      	movs	r2, #83	@ 0x53
 80020e8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80020ea:	2513      	movs	r5, #19
 80020ec:	197c      	adds	r4, r7, r5
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	0018      	movs	r0, r3
 80020f2:	f000 fb71 	bl	80027d8 <RTC_EnterInitMode>
 80020f6:	0003      	movs	r3, r0
 80020f8:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80020fa:	197b      	adds	r3, r7, r5
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d162      	bne.n	80021c8 <HAL_RTC_SetTime+0x118>
  {
    if (Format == RTC_FORMAT_BIN)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d125      	bne.n	8002154 <HAL_RTC_SetTime+0xa4>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	2240      	movs	r2, #64	@ 0x40
 8002110:	4013      	ands	r3, r2
 8002112:	d102      	bne.n	800211a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	2200      	movs	r2, #0
 8002118:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	0018      	movs	r0, r3
 8002120:	f000 fbe6 	bl	80028f0 <RTC_ByteToBcd2>
 8002124:	0003      	movs	r3, r0
 8002126:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	785b      	ldrb	r3, [r3, #1]
 800212c:	0018      	movs	r0, r3
 800212e:	f000 fbdf 	bl	80028f0 <RTC_ByteToBcd2>
 8002132:	0003      	movs	r3, r0
 8002134:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002136:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	789b      	ldrb	r3, [r3, #2]
 800213c:	0018      	movs	r0, r3
 800213e:	f000 fbd7 	bl	80028f0 <RTC_ByteToBcd2>
 8002142:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002144:	0022      	movs	r2, r4
 8002146:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	78db      	ldrb	r3, [r3, #3]
 800214c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800214e:	4313      	orrs	r3, r2
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	e017      	b.n	8002184 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	2240      	movs	r2, #64	@ 0x40
 800215c:	4013      	ands	r3, r2
 800215e:	d102      	bne.n	8002166 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	2200      	movs	r2, #0
 8002164:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	785b      	ldrb	r3, [r3, #1]
 8002170:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002172:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002174:	68ba      	ldr	r2, [r7, #8]
 8002176:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002178:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	78db      	ldrb	r3, [r3, #3]
 800217e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002180:	4313      	orrs	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	697a      	ldr	r2, [r7, #20]
 800218a:	491b      	ldr	r1, [pc, #108]	@ (80021f8 <HAL_RTC_SetTime+0x148>)
 800218c:	400a      	ands	r2, r1
 800218e:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	699a      	ldr	r2, [r3, #24]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4918      	ldr	r1, [pc, #96]	@ (80021fc <HAL_RTC_SetTime+0x14c>)
 800219c:	400a      	ands	r2, r1
 800219e:	619a      	str	r2, [r3, #24]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6999      	ldr	r1, [r3, #24]
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	68da      	ldr	r2, [r3, #12]
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	431a      	orrs	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80021b8:	2313      	movs	r3, #19
 80021ba:	18fc      	adds	r4, r7, r3
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	0018      	movs	r0, r3
 80021c0:	f000 fb52 	bl	8002868 <RTC_ExitInitMode>
 80021c4:	0003      	movs	r3, r0
 80021c6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	22ff      	movs	r2, #255	@ 0xff
 80021ce:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80021d0:	2313      	movs	r3, #19
 80021d2:	18fb      	adds	r3, r7, r3
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d103      	bne.n	80021e2 <HAL_RTC_SetTime+0x132>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2225      	movs	r2, #37	@ 0x25
 80021de:	2101      	movs	r1, #1
 80021e0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2224      	movs	r2, #36	@ 0x24
 80021e6:	2100      	movs	r1, #0
 80021e8:	5499      	strb	r1, [r3, r2]

  return status;
 80021ea:	2313      	movs	r3, #19
 80021ec:	18fb      	adds	r3, r7, r3
 80021ee:	781b      	ldrb	r3, [r3, #0]
}
 80021f0:	0018      	movs	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b006      	add	sp, #24
 80021f6:	bdb0      	pop	{r4, r5, r7, pc}
 80021f8:	007f7f7f 	.word	0x007f7f7f
 80021fc:	fffbffff 	.word	0xfffbffff

08002200 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689a      	ldr	r2, [r3, #8]
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	045b      	lsls	r3, r3, #17
 800221e:	0c5a      	lsrs	r2, r3, #17
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a22      	ldr	r2, [pc, #136]	@ (80022b4 <HAL_RTC_GetTime+0xb4>)
 800222c:	4013      	ands	r3, r2
 800222e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	0c1b      	lsrs	r3, r3, #16
 8002234:	b2db      	uxtb	r3, r3
 8002236:	223f      	movs	r2, #63	@ 0x3f
 8002238:	4013      	ands	r3, r2
 800223a:	b2da      	uxtb	r2, r3
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	0a1b      	lsrs	r3, r3, #8
 8002244:	b2db      	uxtb	r3, r3
 8002246:	227f      	movs	r2, #127	@ 0x7f
 8002248:	4013      	ands	r3, r2
 800224a:	b2da      	uxtb	r2, r3
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	b2db      	uxtb	r3, r3
 8002254:	227f      	movs	r2, #127	@ 0x7f
 8002256:	4013      	ands	r3, r2
 8002258:	b2da      	uxtb	r2, r3
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	0d9b      	lsrs	r3, r3, #22
 8002262:	b2db      	uxtb	r3, r3
 8002264:	2201      	movs	r2, #1
 8002266:	4013      	ands	r3, r2
 8002268:	b2da      	uxtb	r2, r3
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d11a      	bne.n	80022aa <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	0018      	movs	r0, r3
 800227a:	f000 fb61 	bl	8002940 <RTC_Bcd2ToByte>
 800227e:	0003      	movs	r3, r0
 8002280:	001a      	movs	r2, r3
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	785b      	ldrb	r3, [r3, #1]
 800228a:	0018      	movs	r0, r3
 800228c:	f000 fb58 	bl	8002940 <RTC_Bcd2ToByte>
 8002290:	0003      	movs	r3, r0
 8002292:	001a      	movs	r2, r3
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	789b      	ldrb	r3, [r3, #2]
 800229c:	0018      	movs	r0, r3
 800229e:	f000 fb4f 	bl	8002940 <RTC_Bcd2ToByte>
 80022a2:	0003      	movs	r3, r0
 80022a4:	001a      	movs	r2, r3
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	0018      	movs	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	b006      	add	sp, #24
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	007f7f7f 	.word	0x007f7f7f

080022b8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80022b8:	b5b0      	push	{r4, r5, r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2224      	movs	r2, #36	@ 0x24
 80022c8:	5c9b      	ldrb	r3, [r3, r2]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d101      	bne.n	80022d2 <HAL_RTC_SetDate+0x1a>
 80022ce:	2302      	movs	r3, #2
 80022d0:	e07e      	b.n	80023d0 <HAL_RTC_SetDate+0x118>
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2224      	movs	r2, #36	@ 0x24
 80022d6:	2101      	movs	r1, #1
 80022d8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2225      	movs	r2, #37	@ 0x25
 80022de:	2102      	movs	r1, #2
 80022e0:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10e      	bne.n	8002306 <HAL_RTC_SetDate+0x4e>
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	785b      	ldrb	r3, [r3, #1]
 80022ec:	001a      	movs	r2, r3
 80022ee:	2310      	movs	r3, #16
 80022f0:	4013      	ands	r3, r2
 80022f2:	d008      	beq.n	8002306 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	785b      	ldrb	r3, [r3, #1]
 80022f8:	2210      	movs	r2, #16
 80022fa:	4393      	bics	r3, r2
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	330a      	adds	r3, #10
 8002300:	b2da      	uxtb	r2, r3
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d11c      	bne.n	8002346 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	78db      	ldrb	r3, [r3, #3]
 8002310:	0018      	movs	r0, r3
 8002312:	f000 faed 	bl	80028f0 <RTC_ByteToBcd2>
 8002316:	0003      	movs	r3, r0
 8002318:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	785b      	ldrb	r3, [r3, #1]
 800231e:	0018      	movs	r0, r3
 8002320:	f000 fae6 	bl	80028f0 <RTC_ByteToBcd2>
 8002324:	0003      	movs	r3, r0
 8002326:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002328:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	789b      	ldrb	r3, [r3, #2]
 800232e:	0018      	movs	r0, r3
 8002330:	f000 fade 	bl	80028f0 <RTC_ByteToBcd2>
 8002334:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002336:	0022      	movs	r2, r4
 8002338:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002340:	4313      	orrs	r3, r2
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	e00e      	b.n	8002364 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	78db      	ldrb	r3, [r3, #3]
 800234a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	785b      	ldrb	r3, [r3, #1]
 8002350:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002352:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8002354:	68ba      	ldr	r2, [r7, #8]
 8002356:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002358:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002360:	4313      	orrs	r3, r2
 8002362:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	22ca      	movs	r2, #202	@ 0xca
 800236a:	625a      	str	r2, [r3, #36]	@ 0x24
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2253      	movs	r2, #83	@ 0x53
 8002372:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002374:	2513      	movs	r5, #19
 8002376:	197c      	adds	r4, r7, r5
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	0018      	movs	r0, r3
 800237c:	f000 fa2c 	bl	80027d8 <RTC_EnterInitMode>
 8002380:	0003      	movs	r3, r0
 8002382:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8002384:	0028      	movs	r0, r5
 8002386:	183b      	adds	r3, r7, r0
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10c      	bne.n	80023a8 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	4910      	ldr	r1, [pc, #64]	@ (80023d8 <HAL_RTC_SetDate+0x120>)
 8002396:	400a      	ands	r2, r1
 8002398:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800239a:	183c      	adds	r4, r7, r0
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	0018      	movs	r0, r3
 80023a0:	f000 fa62 	bl	8002868 <RTC_ExitInitMode>
 80023a4:	0003      	movs	r3, r0
 80023a6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	22ff      	movs	r2, #255	@ 0xff
 80023ae:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80023b0:	2313      	movs	r3, #19
 80023b2:	18fb      	adds	r3, r7, r3
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d103      	bne.n	80023c2 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2225      	movs	r2, #37	@ 0x25
 80023be:	2101      	movs	r1, #1
 80023c0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2224      	movs	r2, #36	@ 0x24
 80023c6:	2100      	movs	r1, #0
 80023c8:	5499      	strb	r1, [r3, r2]

  return status;
 80023ca:	2313      	movs	r3, #19
 80023cc:	18fb      	adds	r3, r7, r3
 80023ce:	781b      	ldrb	r3, [r3, #0]
}
 80023d0:	0018      	movs	r0, r3
 80023d2:	46bd      	mov	sp, r7
 80023d4:	b006      	add	sp, #24
 80023d6:	bdb0      	pop	{r4, r5, r7, pc}
 80023d8:	00ffff3f 	.word	0x00ffff3f

080023dc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	4a21      	ldr	r2, [pc, #132]	@ (8002474 <HAL_RTC_GetDate+0x98>)
 80023f0:	4013      	ands	r3, r2
 80023f2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	0c1b      	lsrs	r3, r3, #16
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	0a1b      	lsrs	r3, r3, #8
 8002402:	b2db      	uxtb	r3, r3
 8002404:	221f      	movs	r2, #31
 8002406:	4013      	ands	r3, r2
 8002408:	b2da      	uxtb	r2, r3
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	b2db      	uxtb	r3, r3
 8002412:	223f      	movs	r2, #63	@ 0x3f
 8002414:	4013      	ands	r3, r2
 8002416:	b2da      	uxtb	r2, r3
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	0b5b      	lsrs	r3, r3, #13
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2207      	movs	r2, #7
 8002424:	4013      	ands	r3, r2
 8002426:	b2da      	uxtb	r2, r3
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d11a      	bne.n	8002468 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	78db      	ldrb	r3, [r3, #3]
 8002436:	0018      	movs	r0, r3
 8002438:	f000 fa82 	bl	8002940 <RTC_Bcd2ToByte>
 800243c:	0003      	movs	r3, r0
 800243e:	001a      	movs	r2, r3
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	785b      	ldrb	r3, [r3, #1]
 8002448:	0018      	movs	r0, r3
 800244a:	f000 fa79 	bl	8002940 <RTC_Bcd2ToByte>
 800244e:	0003      	movs	r3, r0
 8002450:	001a      	movs	r2, r3
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	789b      	ldrb	r3, [r3, #2]
 800245a:	0018      	movs	r0, r3
 800245c:	f000 fa70 	bl	8002940 <RTC_Bcd2ToByte>
 8002460:	0003      	movs	r3, r0
 8002462:	001a      	movs	r2, r3
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	0018      	movs	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	b006      	add	sp, #24
 8002470:	bd80      	pop	{r7, pc}
 8002472:	46c0      	nop			@ (mov r8, r8)
 8002474:	00ffff3f 	.word	0x00ffff3f

08002478 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002478:	b590      	push	{r4, r7, lr}
 800247a:	b089      	sub	sp, #36	@ 0x24
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2224      	movs	r2, #36	@ 0x24
 8002488:	5c9b      	ldrb	r3, [r3, r2]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d101      	bne.n	8002492 <HAL_RTC_SetAlarm_IT+0x1a>
 800248e:	2302      	movs	r3, #2
 8002490:	e0d6      	b.n	8002640 <HAL_RTC_SetAlarm_IT+0x1c8>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2224      	movs	r2, #36	@ 0x24
 8002496:	2101      	movs	r1, #1
 8002498:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2225      	movs	r2, #37	@ 0x25
 800249e:	2102      	movs	r1, #2
 80024a0:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d136      	bne.n	8002516 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	2240      	movs	r2, #64	@ 0x40
 80024b0:	4013      	ands	r3, r2
 80024b2:	d102      	bne.n	80024ba <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	2200      	movs	r2, #0
 80024b8:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	0018      	movs	r0, r3
 80024c0:	f000 fa16 	bl	80028f0 <RTC_ByteToBcd2>
 80024c4:	0003      	movs	r3, r0
 80024c6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	785b      	ldrb	r3, [r3, #1]
 80024cc:	0018      	movs	r0, r3
 80024ce:	f000 fa0f 	bl	80028f0 <RTC_ByteToBcd2>
 80024d2:	0003      	movs	r3, r0
 80024d4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80024d6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	789b      	ldrb	r3, [r3, #2]
 80024dc:	0018      	movs	r0, r3
 80024de:	f000 fa07 	bl	80028f0 <RTC_ByteToBcd2>
 80024e2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80024e4:	0022      	movs	r2, r4
 80024e6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	78db      	ldrb	r3, [r3, #3]
 80024ec:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80024ee:	431a      	orrs	r2, r3
 80024f0:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	2220      	movs	r2, #32
 80024f6:	5c9b      	ldrb	r3, [r3, r2]
 80024f8:	0018      	movs	r0, r3
 80024fa:	f000 f9f9 	bl	80028f0 <RTC_ByteToBcd2>
 80024fe:	0003      	movs	r3, r0
 8002500:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002502:	0022      	movs	r2, r4
 8002504:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800250a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002510:	4313      	orrs	r3, r2
 8002512:	61fb      	str	r3, [r7, #28]
 8002514:	e022      	b.n	800255c <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	2240      	movs	r2, #64	@ 0x40
 800251e:	4013      	ands	r3, r2
 8002520:	d102      	bne.n	8002528 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2200      	movs	r2, #0
 8002526:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	785b      	ldrb	r3, [r3, #1]
 8002532:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002534:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800253a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	78db      	ldrb	r3, [r3, #3]
 8002540:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8002542:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	2120      	movs	r1, #32
 8002548:	5c5b      	ldrb	r3, [r3, r1]
 800254a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800254c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8002552:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002558:	4313      	orrs	r3, r2
 800255a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	4313      	orrs	r3, r2
 8002566:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	22ca      	movs	r2, #202	@ 0xca
 800256e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2253      	movs	r2, #83	@ 0x53
 8002576:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800257c:	2380      	movs	r3, #128	@ 0x80
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	429a      	cmp	r2, r3
 8002582:	d147      	bne.n	8002614 <HAL_RTC_SetAlarm_IT+0x19c>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	699a      	ldr	r2, [r3, #24]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	492e      	ldr	r1, [pc, #184]	@ (8002648 <HAL_RTC_SetAlarm_IT+0x1d0>)
 8002590:	400a      	ands	r2, r1
 8002592:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2201      	movs	r2, #1
 800259a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800259c:	f7fe fcfa 	bl	8000f94 <HAL_GetTick>
 80025a0:	0003      	movs	r3, r0
 80025a2:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80025a4:	e016      	b.n	80025d4 <HAL_RTC_SetAlarm_IT+0x15c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80025a6:	f7fe fcf5 	bl	8000f94 <HAL_GetTick>
 80025aa:	0002      	movs	r2, r0
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	1ad2      	subs	r2, r2, r3
 80025b0:	23fa      	movs	r3, #250	@ 0xfa
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d90d      	bls.n	80025d4 <HAL_RTC_SetAlarm_IT+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	22ff      	movs	r2, #255	@ 0xff
 80025be:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2225      	movs	r2, #37	@ 0x25
 80025c4:	2103      	movs	r1, #3
 80025c6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2224      	movs	r2, #36	@ 0x24
 80025cc:	2100      	movs	r1, #0
 80025ce:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80025d0:	2303      	movs	r3, #3
 80025d2:	e035      	b.n	8002640 <HAL_RTC_SetAlarm_IT+0x1c8>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	2201      	movs	r2, #1
 80025dc:	4013      	ands	r3, r2
 80025de:	d0e2      	beq.n	80025a6 <HAL_RTC_SetAlarm_IT+0x12e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	69fa      	ldr	r2, [r7, #28]
 80025e6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	699a      	ldr	r2, [r3, #24]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2180      	movs	r1, #128	@ 0x80
 80025fc:	0049      	lsls	r1, r1, #1
 80025fe:	430a      	orrs	r2, r1
 8002600:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	699a      	ldr	r2, [r3, #24]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2180      	movs	r1, #128	@ 0x80
 800260e:	0149      	lsls	r1, r1, #5
 8002610:	430a      	orrs	r2, r1
 8002612:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002614:	4a0d      	ldr	r2, [pc, #52]	@ (800264c <HAL_RTC_SetAlarm_IT+0x1d4>)
 8002616:	2380      	movs	r3, #128	@ 0x80
 8002618:	58d3      	ldr	r3, [r2, r3]
 800261a:	490c      	ldr	r1, [pc, #48]	@ (800264c <HAL_RTC_SetAlarm_IT+0x1d4>)
 800261c:	2280      	movs	r2, #128	@ 0x80
 800261e:	0312      	lsls	r2, r2, #12
 8002620:	4313      	orrs	r3, r2
 8002622:	2280      	movs	r2, #128	@ 0x80
 8002624:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	22ff      	movs	r2, #255	@ 0xff
 800262c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2225      	movs	r2, #37	@ 0x25
 8002632:	2101      	movs	r1, #1
 8002634:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2224      	movs	r2, #36	@ 0x24
 800263a:	2100      	movs	r1, #0
 800263c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800263e:	2300      	movs	r3, #0
}
 8002640:	0018      	movs	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	b009      	add	sp, #36	@ 0x24
 8002646:	bd90      	pop	{r4, r7, pc}
 8002648:	fffffeff 	.word	0xfffffeff
 800264c:	40021800 	.word	0x40021800

08002650 <HAL_RTC_DeactivateAlarm>:
  *          This parameter can be one of the following values:
  *            @arg RTC_ALARM_A:  AlarmA
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2224      	movs	r2, #36	@ 0x24
 800265e:	5c9b      	ldrb	r3, [r3, r2]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d101      	bne.n	8002668 <HAL_RTC_DeactivateAlarm+0x18>
 8002664:	2302      	movs	r3, #2
 8002666:	e053      	b.n	8002710 <HAL_RTC_DeactivateAlarm+0xc0>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2224      	movs	r2, #36	@ 0x24
 800266c:	2101      	movs	r1, #1
 800266e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2225      	movs	r2, #37	@ 0x25
 8002674:	2102      	movs	r1, #2
 8002676:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	22ca      	movs	r2, #202	@ 0xca
 800267e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2253      	movs	r2, #83	@ 0x53
 8002686:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	2380      	movs	r3, #128	@ 0x80
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	429a      	cmp	r2, r3
 8002690:	d131      	bne.n	80026f6 <HAL_RTC_DeactivateAlarm+0xa6>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	699a      	ldr	r2, [r3, #24]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	491e      	ldr	r1, [pc, #120]	@ (8002718 <HAL_RTC_DeactivateAlarm+0xc8>)
 800269e:	400a      	ands	r2, r1
 80026a0:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	699a      	ldr	r2, [r3, #24]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	491b      	ldr	r1, [pc, #108]	@ (800271c <HAL_RTC_DeactivateAlarm+0xcc>)
 80026ae:	400a      	ands	r2, r1
 80026b0:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 80026b2:	f7fe fc6f 	bl	8000f94 <HAL_GetTick>
 80026b6:	0003      	movs	r3, r0
 80026b8:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80026ba:	e016      	b.n	80026ea <HAL_RTC_DeactivateAlarm+0x9a>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80026bc:	f7fe fc6a 	bl	8000f94 <HAL_GetTick>
 80026c0:	0002      	movs	r2, r0
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	1ad2      	subs	r2, r2, r3
 80026c6:	23fa      	movs	r3, #250	@ 0xfa
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d90d      	bls.n	80026ea <HAL_RTC_DeactivateAlarm+0x9a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	22ff      	movs	r2, #255	@ 0xff
 80026d4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2225      	movs	r2, #37	@ 0x25
 80026da:	2103      	movs	r1, #3
 80026dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2224      	movs	r2, #36	@ 0x24
 80026e2:	2100      	movs	r1, #0
 80026e4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e012      	b.n	8002710 <HAL_RTC_DeactivateAlarm+0xc0>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	2201      	movs	r2, #1
 80026f2:	4013      	ands	r3, r2
 80026f4:	d0e2      	beq.n	80026bc <HAL_RTC_DeactivateAlarm+0x6c>
      }
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	22ff      	movs	r2, #255	@ 0xff
 80026fc:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2225      	movs	r2, #37	@ 0x25
 8002702:	2101      	movs	r1, #1
 8002704:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2224      	movs	r2, #36	@ 0x24
 800270a:	2100      	movs	r1, #0
 800270c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800270e:	2300      	movs	r3, #0
}
 8002710:	0018      	movs	r0, r3
 8002712:	46bd      	mov	sp, r7
 8002714:	b004      	add	sp, #16
 8002716:	bd80      	pop	{r7, pc}
 8002718:	fffffeff 	.word	0xfffffeff
 800271c:	ffffefff 	.word	0xffffefff

08002720 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	699a      	ldr	r2, [r3, #24]
 800272e:	2380      	movs	r3, #128	@ 0x80
 8002730:	015b      	lsls	r3, r3, #5
 8002732:	4013      	ands	r3, r2
 8002734:	d00d      	beq.n	8002752 <HAL_RTC_AlarmIRQHandler+0x32>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800273c:	2201      	movs	r2, #1
 800273e:	4013      	ands	r3, r2
 8002740:	d007      	beq.n	8002752 <HAL_RTC_AlarmIRQHandler+0x32>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2201      	movs	r2, #1
 8002748:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	0018      	movs	r0, r3
 800274e:	f000 f808 	bl	8002762 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2225      	movs	r2, #37	@ 0x25
 8002756:	2101      	movs	r1, #1
 8002758:	5499      	strb	r1, [r3, r2]
}
 800275a:	46c0      	nop			@ (mov r8, r8)
 800275c:	46bd      	mov	sp, r7
 800275e:	b002      	add	sp, #8
 8002760:	bd80      	pop	{r7, pc}

08002762 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b082      	sub	sp, #8
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 800276a:	46c0      	nop			@ (mov r8, r8)
 800276c:	46bd      	mov	sp, r7
 800276e:	b002      	add	sp, #8
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800277c:	4b15      	ldr	r3, [pc, #84]	@ (80027d4 <HAL_RTC_WaitForSynchro+0x60>)
 800277e:	68da      	ldr	r2, [r3, #12]
 8002780:	4b14      	ldr	r3, [pc, #80]	@ (80027d4 <HAL_RTC_WaitForSynchro+0x60>)
 8002782:	2120      	movs	r1, #32
 8002784:	438a      	bics	r2, r1
 8002786:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002788:	f7fe fc04 	bl	8000f94 <HAL_GetTick>
 800278c:	0003      	movs	r3, r0
 800278e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8002790:	e013      	b.n	80027ba <HAL_RTC_WaitForSynchro+0x46>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002792:	f7fe fbff 	bl	8000f94 <HAL_GetTick>
 8002796:	0002      	movs	r2, r0
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	1ad2      	subs	r2, r2, r3
 800279c:	23fa      	movs	r3, #250	@ 0xfa
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d90a      	bls.n	80027ba <HAL_RTC_WaitForSynchro+0x46>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80027a4:	4b0b      	ldr	r3, [pc, #44]	@ (80027d4 <HAL_RTC_WaitForSynchro+0x60>)
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	2220      	movs	r2, #32
 80027aa:	4013      	ands	r3, r2
 80027ac:	d10b      	bne.n	80027c6 <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2225      	movs	r2, #37	@ 0x25
 80027b2:	2103      	movs	r1, #3
 80027b4:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e007      	b.n	80027ca <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80027ba:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <HAL_RTC_WaitForSynchro+0x60>)
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	2220      	movs	r2, #32
 80027c0:	4013      	ands	r3, r2
 80027c2:	d0e6      	beq.n	8002792 <HAL_RTC_WaitForSynchro+0x1e>
 80027c4:	e000      	b.n	80027c8 <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 80027c6:	46c0      	nop			@ (mov r8, r8)
      }
    }
  }

  return HAL_OK;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	0018      	movs	r0, r3
 80027cc:	46bd      	mov	sp, r7
 80027ce:	b004      	add	sp, #16
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	46c0      	nop			@ (mov r8, r8)
 80027d4:	40002800 	.word	0x40002800

080027d8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80027e0:	230f      	movs	r3, #15
 80027e2:	18fb      	adds	r3, r7, r3
 80027e4:	2200      	movs	r2, #0
 80027e6:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80027e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002864 <RTC_EnterInitMode+0x8c>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	2240      	movs	r2, #64	@ 0x40
 80027ee:	4013      	ands	r3, r2
 80027f0:	d130      	bne.n	8002854 <RTC_EnterInitMode+0x7c>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80027f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002864 <RTC_EnterInitMode+0x8c>)
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002864 <RTC_EnterInitMode+0x8c>)
 80027f8:	2180      	movs	r1, #128	@ 0x80
 80027fa:	430a      	orrs	r2, r1
 80027fc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80027fe:	f7fe fbc9 	bl	8000f94 <HAL_GetTick>
 8002802:	0003      	movs	r3, r0
 8002804:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002806:	e019      	b.n	800283c <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002808:	f7fe fbc4 	bl	8000f94 <HAL_GetTick>
 800280c:	0002      	movs	r2, r0
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	1ad2      	subs	r2, r2, r3
 8002812:	200f      	movs	r0, #15
 8002814:	183b      	adds	r3, r7, r0
 8002816:	1839      	adds	r1, r7, r0
 8002818:	7809      	ldrb	r1, [r1, #0]
 800281a:	7019      	strb	r1, [r3, #0]
 800281c:	23fa      	movs	r3, #250	@ 0xfa
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	429a      	cmp	r2, r3
 8002822:	d90b      	bls.n	800283c <RTC_EnterInitMode+0x64>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8002824:	4b0f      	ldr	r3, [pc, #60]	@ (8002864 <RTC_EnterInitMode+0x8c>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	2240      	movs	r2, #64	@ 0x40
 800282a:	4013      	ands	r3, r2
 800282c:	d111      	bne.n	8002852 <RTC_EnterInitMode+0x7a>
        {
          status = HAL_TIMEOUT;
 800282e:	183b      	adds	r3, r7, r0
 8002830:	2203      	movs	r2, #3
 8002832:	701a      	strb	r2, [r3, #0]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2225      	movs	r2, #37	@ 0x25
 8002838:	2103      	movs	r1, #3
 800283a:	5499      	strb	r1, [r3, r2]
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800283c:	4b09      	ldr	r3, [pc, #36]	@ (8002864 <RTC_EnterInitMode+0x8c>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	2240      	movs	r2, #64	@ 0x40
 8002842:	4013      	ands	r3, r2
 8002844:	d106      	bne.n	8002854 <RTC_EnterInitMode+0x7c>
 8002846:	230f      	movs	r3, #15
 8002848:	18fb      	adds	r3, r7, r3
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b03      	cmp	r3, #3
 800284e:	d1db      	bne.n	8002808 <RTC_EnterInitMode+0x30>
 8002850:	e000      	b.n	8002854 <RTC_EnterInitMode+0x7c>
        }
        else
        {
          break;
 8002852:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return status;
 8002854:	230f      	movs	r3, #15
 8002856:	18fb      	adds	r3, r7, r3
 8002858:	781b      	ldrb	r3, [r3, #0]
}
 800285a:	0018      	movs	r0, r3
 800285c:	46bd      	mov	sp, r7
 800285e:	b004      	add	sp, #16
 8002860:	bd80      	pop	{r7, pc}
 8002862:	46c0      	nop			@ (mov r8, r8)
 8002864:	40002800 	.word	0x40002800

08002868 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002868:	b590      	push	{r4, r7, lr}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002870:	240f      	movs	r4, #15
 8002872:	193b      	adds	r3, r7, r4
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8002878:	4b1c      	ldr	r3, [pc, #112]	@ (80028ec <RTC_ExitInitMode+0x84>)
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	4b1b      	ldr	r3, [pc, #108]	@ (80028ec <RTC_ExitInitMode+0x84>)
 800287e:	2180      	movs	r1, #128	@ 0x80
 8002880:	438a      	bics	r2, r1
 8002882:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002884:	4b19      	ldr	r3, [pc, #100]	@ (80028ec <RTC_ExitInitMode+0x84>)
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	2220      	movs	r2, #32
 800288a:	4013      	ands	r3, r2
 800288c:	d10d      	bne.n	80028aa <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	0018      	movs	r0, r3
 8002892:	f7ff ff6f 	bl	8002774 <HAL_RTC_WaitForSynchro>
 8002896:	1e03      	subs	r3, r0, #0
 8002898:	d021      	beq.n	80028de <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2225      	movs	r2, #37	@ 0x25
 800289e:	2103      	movs	r1, #3
 80028a0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80028a2:	193b      	adds	r3, r7, r4
 80028a4:	2203      	movs	r2, #3
 80028a6:	701a      	strb	r2, [r3, #0]
 80028a8:	e019      	b.n	80028de <RTC_ExitInitMode+0x76>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80028aa:	4b10      	ldr	r3, [pc, #64]	@ (80028ec <RTC_ExitInitMode+0x84>)
 80028ac:	699a      	ldr	r2, [r3, #24]
 80028ae:	4b0f      	ldr	r3, [pc, #60]	@ (80028ec <RTC_ExitInitMode+0x84>)
 80028b0:	2120      	movs	r1, #32
 80028b2:	438a      	bics	r2, r1
 80028b4:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	0018      	movs	r0, r3
 80028ba:	f7ff ff5b 	bl	8002774 <HAL_RTC_WaitForSynchro>
 80028be:	1e03      	subs	r3, r0, #0
 80028c0:	d007      	beq.n	80028d2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2225      	movs	r2, #37	@ 0x25
 80028c6:	2103      	movs	r1, #3
 80028c8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80028ca:	230f      	movs	r3, #15
 80028cc:	18fb      	adds	r3, r7, r3
 80028ce:	2203      	movs	r2, #3
 80028d0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80028d2:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <RTC_ExitInitMode+0x84>)
 80028d4:	699a      	ldr	r2, [r3, #24]
 80028d6:	4b05      	ldr	r3, [pc, #20]	@ (80028ec <RTC_ExitInitMode+0x84>)
 80028d8:	2120      	movs	r1, #32
 80028da:	430a      	orrs	r2, r1
 80028dc:	619a      	str	r2, [r3, #24]
  }

  return status;
 80028de:	230f      	movs	r3, #15
 80028e0:	18fb      	adds	r3, r7, r3
 80028e2:	781b      	ldrb	r3, [r3, #0]
}
 80028e4:	0018      	movs	r0, r3
 80028e6:	46bd      	mov	sp, r7
 80028e8:	b005      	add	sp, #20
 80028ea:	bd90      	pop	{r4, r7, pc}
 80028ec:	40002800 	.word	0x40002800

080028f0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	0002      	movs	r2, r0
 80028f8:	1dfb      	adds	r3, r7, #7
 80028fa:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80028fc:	2300      	movs	r3, #0
 80028fe:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8002900:	230b      	movs	r3, #11
 8002902:	18fb      	adds	r3, r7, r3
 8002904:	1dfa      	adds	r2, r7, #7
 8002906:	7812      	ldrb	r2, [r2, #0]
 8002908:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 800290a:	e008      	b.n	800291e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	3301      	adds	r3, #1
 8002910:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8002912:	220b      	movs	r2, #11
 8002914:	18bb      	adds	r3, r7, r2
 8002916:	18ba      	adds	r2, r7, r2
 8002918:	7812      	ldrb	r2, [r2, #0]
 800291a:	3a0a      	subs	r2, #10
 800291c:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 800291e:	210b      	movs	r1, #11
 8002920:	187b      	adds	r3, r7, r1
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	2b09      	cmp	r3, #9
 8002926:	d8f1      	bhi.n	800290c <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	b2db      	uxtb	r3, r3
 800292c:	011b      	lsls	r3, r3, #4
 800292e:	b2da      	uxtb	r2, r3
 8002930:	187b      	adds	r3, r7, r1
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	4313      	orrs	r3, r2
 8002936:	b2db      	uxtb	r3, r3
}
 8002938:	0018      	movs	r0, r3
 800293a:	46bd      	mov	sp, r7
 800293c:	b004      	add	sp, #16
 800293e:	bd80      	pop	{r7, pc}

08002940 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	0002      	movs	r2, r0
 8002948:	1dfb      	adds	r3, r7, #7
 800294a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800294c:	1dfb      	adds	r3, r7, #7
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	b2db      	uxtb	r3, r3
 8002954:	001a      	movs	r2, r3
 8002956:	0013      	movs	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	189b      	adds	r3, r3, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	b2da      	uxtb	r2, r3
 8002964:	1dfb      	adds	r3, r7, #7
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	210f      	movs	r1, #15
 800296a:	400b      	ands	r3, r1
 800296c:	b2db      	uxtb	r3, r3
 800296e:	18d3      	adds	r3, r2, r3
 8002970:	b2db      	uxtb	r3, r3
}
 8002972:	0018      	movs	r0, r3
 8002974:	46bd      	mov	sp, r7
 8002976:	b004      	add	sp, #16
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e046      	b.n	8002a1c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2288      	movs	r2, #136	@ 0x88
 8002992:	589b      	ldr	r3, [r3, r2]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d107      	bne.n	80029a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2284      	movs	r2, #132	@ 0x84
 800299c:	2100      	movs	r1, #0
 800299e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	0018      	movs	r0, r3
 80029a4:	f7fe f928 	bl	8000bf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2288      	movs	r2, #136	@ 0x88
 80029ac:	2124      	movs	r1, #36	@ 0x24
 80029ae:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2101      	movs	r1, #1
 80029bc:	438a      	bics	r2, r1
 80029be:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d003      	beq.n	80029d0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	0018      	movs	r0, r3
 80029cc:	f000 fe96 	bl	80036fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	0018      	movs	r0, r3
 80029d4:	f000 fd14 	bl	8003400 <UART_SetConfig>
 80029d8:	0003      	movs	r3, r0
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d101      	bne.n	80029e2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e01c      	b.n	8002a1c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	490d      	ldr	r1, [pc, #52]	@ (8002a24 <HAL_UART_Init+0xa8>)
 80029ee:	400a      	ands	r2, r1
 80029f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	212a      	movs	r1, #42	@ 0x2a
 80029fe:	438a      	bics	r2, r1
 8002a00:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2101      	movs	r1, #1
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	0018      	movs	r0, r3
 8002a16:	f000 ff25 	bl	8003864 <UART_CheckIdleState>
 8002a1a:	0003      	movs	r3, r0
}
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b002      	add	sp, #8
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	ffffb7ff 	.word	0xffffb7ff

08002a28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08a      	sub	sp, #40	@ 0x28
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	603b      	str	r3, [r7, #0]
 8002a34:	1dbb      	adds	r3, r7, #6
 8002a36:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2288      	movs	r2, #136	@ 0x88
 8002a3c:	589b      	ldr	r3, [r3, r2]
 8002a3e:	2b20      	cmp	r3, #32
 8002a40:	d000      	beq.n	8002a44 <HAL_UART_Transmit+0x1c>
 8002a42:	e090      	b.n	8002b66 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_UART_Transmit+0x2a>
 8002a4a:	1dbb      	adds	r3, r7, #6
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e088      	b.n	8002b68 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	2380      	movs	r3, #128	@ 0x80
 8002a5c:	015b      	lsls	r3, r3, #5
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d109      	bne.n	8002a76 <HAL_UART_Transmit+0x4e>
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d105      	bne.n	8002a76 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	4013      	ands	r3, r2
 8002a70:	d001      	beq.n	8002a76 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e078      	b.n	8002b68 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2290      	movs	r2, #144	@ 0x90
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2288      	movs	r2, #136	@ 0x88
 8002a82:	2121      	movs	r1, #33	@ 0x21
 8002a84:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a86:	f7fe fa85 	bl	8000f94 <HAL_GetTick>
 8002a8a:	0003      	movs	r3, r0
 8002a8c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	1dba      	adds	r2, r7, #6
 8002a92:	2154      	movs	r1, #84	@ 0x54
 8002a94:	8812      	ldrh	r2, [r2, #0]
 8002a96:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	1dba      	adds	r2, r7, #6
 8002a9c:	2156      	movs	r1, #86	@ 0x56
 8002a9e:	8812      	ldrh	r2, [r2, #0]
 8002aa0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	689a      	ldr	r2, [r3, #8]
 8002aa6:	2380      	movs	r3, #128	@ 0x80
 8002aa8:	015b      	lsls	r3, r3, #5
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d108      	bne.n	8002ac0 <HAL_UART_Transmit+0x98>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d104      	bne.n	8002ac0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	61bb      	str	r3, [r7, #24]
 8002abe:	e003      	b.n	8002ac8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ac8:	e030      	b.n	8002b2c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	0013      	movs	r3, r2
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	2180      	movs	r1, #128	@ 0x80
 8002ad8:	f000 ff6e 	bl	80039b8 <UART_WaitOnFlagUntilTimeout>
 8002adc:	1e03      	subs	r3, r0, #0
 8002ade:	d005      	beq.n	8002aec <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2288      	movs	r2, #136	@ 0x88
 8002ae4:	2120      	movs	r1, #32
 8002ae6:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e03d      	b.n	8002b68 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d10b      	bne.n	8002b0a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	881b      	ldrh	r3, [r3, #0]
 8002af6:	001a      	movs	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	05d2      	lsls	r2, r2, #23
 8002afe:	0dd2      	lsrs	r2, r2, #23
 8002b00:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	3302      	adds	r3, #2
 8002b06:	61bb      	str	r3, [r7, #24]
 8002b08:	e007      	b.n	8002b1a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	781a      	ldrb	r2, [r3, #0]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	3301      	adds	r3, #1
 8002b18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2256      	movs	r2, #86	@ 0x56
 8002b1e:	5a9b      	ldrh	r3, [r3, r2]
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	3b01      	subs	r3, #1
 8002b24:	b299      	uxth	r1, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2256      	movs	r2, #86	@ 0x56
 8002b2a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2256      	movs	r2, #86	@ 0x56
 8002b30:	5a9b      	ldrh	r3, [r3, r2]
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d1c8      	bne.n	8002aca <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	0013      	movs	r3, r2
 8002b42:	2200      	movs	r2, #0
 8002b44:	2140      	movs	r1, #64	@ 0x40
 8002b46:	f000 ff37 	bl	80039b8 <UART_WaitOnFlagUntilTimeout>
 8002b4a:	1e03      	subs	r3, r0, #0
 8002b4c:	d005      	beq.n	8002b5a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2288      	movs	r2, #136	@ 0x88
 8002b52:	2120      	movs	r1, #32
 8002b54:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e006      	b.n	8002b68 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2288      	movs	r2, #136	@ 0x88
 8002b5e:	2120      	movs	r1, #32
 8002b60:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002b62:	2300      	movs	r3, #0
 8002b64:	e000      	b.n	8002b68 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002b66:	2302      	movs	r3, #2
  }
}
 8002b68:	0018      	movs	r0, r3
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	b008      	add	sp, #32
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b08a      	sub	sp, #40	@ 0x28
 8002b74:	af02      	add	r7, sp, #8
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	603b      	str	r3, [r7, #0]
 8002b7c:	1dbb      	adds	r3, r7, #6
 8002b7e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	228c      	movs	r2, #140	@ 0x8c
 8002b84:	589b      	ldr	r3, [r3, r2]
 8002b86:	2b20      	cmp	r3, #32
 8002b88:	d000      	beq.n	8002b8c <HAL_UART_Receive+0x1c>
 8002b8a:	e0d0      	b.n	8002d2e <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d003      	beq.n	8002b9a <HAL_UART_Receive+0x2a>
 8002b92:	1dbb      	adds	r3, r7, #6
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e0c8      	b.n	8002d30 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	689a      	ldr	r2, [r3, #8]
 8002ba2:	2380      	movs	r3, #128	@ 0x80
 8002ba4:	015b      	lsls	r3, r3, #5
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d109      	bne.n	8002bbe <HAL_UART_Receive+0x4e>
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d105      	bne.n	8002bbe <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d001      	beq.n	8002bbe <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e0b8      	b.n	8002d30 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2290      	movs	r2, #144	@ 0x90
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	228c      	movs	r2, #140	@ 0x8c
 8002bca:	2122      	movs	r1, #34	@ 0x22
 8002bcc:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bd4:	f7fe f9de 	bl	8000f94 <HAL_GetTick>
 8002bd8:	0003      	movs	r3, r0
 8002bda:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	1dba      	adds	r2, r7, #6
 8002be0:	215c      	movs	r1, #92	@ 0x5c
 8002be2:	8812      	ldrh	r2, [r2, #0]
 8002be4:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	1dba      	adds	r2, r7, #6
 8002bea:	215e      	movs	r1, #94	@ 0x5e
 8002bec:	8812      	ldrh	r2, [r2, #0]
 8002bee:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	2380      	movs	r3, #128	@ 0x80
 8002bf6:	015b      	lsls	r3, r3, #5
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d10d      	bne.n	8002c18 <HAL_UART_Receive+0xa8>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d104      	bne.n	8002c0e <HAL_UART_Receive+0x9e>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2260      	movs	r2, #96	@ 0x60
 8002c08:	494b      	ldr	r1, [pc, #300]	@ (8002d38 <HAL_UART_Receive+0x1c8>)
 8002c0a:	5299      	strh	r1, [r3, r2]
 8002c0c:	e02e      	b.n	8002c6c <HAL_UART_Receive+0xfc>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2260      	movs	r2, #96	@ 0x60
 8002c12:	21ff      	movs	r1, #255	@ 0xff
 8002c14:	5299      	strh	r1, [r3, r2]
 8002c16:	e029      	b.n	8002c6c <HAL_UART_Receive+0xfc>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10d      	bne.n	8002c3c <HAL_UART_Receive+0xcc>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d104      	bne.n	8002c32 <HAL_UART_Receive+0xc2>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2260      	movs	r2, #96	@ 0x60
 8002c2c:	21ff      	movs	r1, #255	@ 0xff
 8002c2e:	5299      	strh	r1, [r3, r2]
 8002c30:	e01c      	b.n	8002c6c <HAL_UART_Receive+0xfc>
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2260      	movs	r2, #96	@ 0x60
 8002c36:	217f      	movs	r1, #127	@ 0x7f
 8002c38:	5299      	strh	r1, [r3, r2]
 8002c3a:	e017      	b.n	8002c6c <HAL_UART_Receive+0xfc>
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	2380      	movs	r3, #128	@ 0x80
 8002c42:	055b      	lsls	r3, r3, #21
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d10d      	bne.n	8002c64 <HAL_UART_Receive+0xf4>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d104      	bne.n	8002c5a <HAL_UART_Receive+0xea>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2260      	movs	r2, #96	@ 0x60
 8002c54:	217f      	movs	r1, #127	@ 0x7f
 8002c56:	5299      	strh	r1, [r3, r2]
 8002c58:	e008      	b.n	8002c6c <HAL_UART_Receive+0xfc>
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2260      	movs	r2, #96	@ 0x60
 8002c5e:	213f      	movs	r1, #63	@ 0x3f
 8002c60:	5299      	strh	r1, [r3, r2]
 8002c62:	e003      	b.n	8002c6c <HAL_UART_Receive+0xfc>
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2260      	movs	r2, #96	@ 0x60
 8002c68:	2100      	movs	r1, #0
 8002c6a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002c6c:	2312      	movs	r3, #18
 8002c6e:	18fb      	adds	r3, r7, r3
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	2160      	movs	r1, #96	@ 0x60
 8002c74:	5a52      	ldrh	r2, [r2, r1]
 8002c76:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	2380      	movs	r3, #128	@ 0x80
 8002c7e:	015b      	lsls	r3, r3, #5
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d108      	bne.n	8002c96 <HAL_UART_Receive+0x126>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d104      	bne.n	8002c96 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	61bb      	str	r3, [r7, #24]
 8002c94:	e003      	b.n	8002c9e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002c9e:	e03a      	b.n	8002d16 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	9300      	str	r3, [sp, #0]
 8002ca8:	0013      	movs	r3, r2
 8002caa:	2200      	movs	r2, #0
 8002cac:	2120      	movs	r1, #32
 8002cae:	f000 fe83 	bl	80039b8 <UART_WaitOnFlagUntilTimeout>
 8002cb2:	1e03      	subs	r3, r0, #0
 8002cb4:	d005      	beq.n	8002cc2 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	228c      	movs	r2, #140	@ 0x8c
 8002cba:	2120      	movs	r1, #32
 8002cbc:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e036      	b.n	8002d30 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10e      	bne.n	8002ce6 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	2212      	movs	r2, #18
 8002cd2:	18ba      	adds	r2, r7, r2
 8002cd4:	8812      	ldrh	r2, [r2, #0]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	3302      	adds	r3, #2
 8002ce2:	61bb      	str	r3, [r7, #24]
 8002ce4:	e00e      	b.n	8002d04 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2212      	movs	r2, #18
 8002cf0:	18ba      	adds	r2, r7, r2
 8002cf2:	8812      	ldrh	r2, [r2, #0]
 8002cf4:	b2d2      	uxtb	r2, r2
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	b2da      	uxtb	r2, r3
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	3301      	adds	r3, #1
 8002d02:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	225e      	movs	r2, #94	@ 0x5e
 8002d08:	5a9b      	ldrh	r3, [r3, r2]
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b299      	uxth	r1, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	225e      	movs	r2, #94	@ 0x5e
 8002d14:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	225e      	movs	r2, #94	@ 0x5e
 8002d1a:	5a9b      	ldrh	r3, [r3, r2]
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1be      	bne.n	8002ca0 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	228c      	movs	r2, #140	@ 0x8c
 8002d26:	2120      	movs	r1, #32
 8002d28:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	e000      	b.n	8002d30 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8002d2e:	2302      	movs	r3, #2
  }
}
 8002d30:	0018      	movs	r0, r3
 8002d32:	46bd      	mov	sp, r7
 8002d34:	b008      	add	sp, #32
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	000001ff 	.word	0x000001ff

08002d3c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002d3c:	b5b0      	push	{r4, r5, r7, lr}
 8002d3e:	b0aa      	sub	sp, #168	@ 0xa8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	22a4      	movs	r2, #164	@ 0xa4
 8002d4c:	18b9      	adds	r1, r7, r2
 8002d4e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	20a0      	movs	r0, #160	@ 0xa0
 8002d58:	1839      	adds	r1, r7, r0
 8002d5a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	249c      	movs	r4, #156	@ 0x9c
 8002d64:	1939      	adds	r1, r7, r4
 8002d66:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002d68:	0011      	movs	r1, r2
 8002d6a:	18bb      	adds	r3, r7, r2
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4aa2      	ldr	r2, [pc, #648]	@ (8002ff8 <HAL_UART_IRQHandler+0x2bc>)
 8002d70:	4013      	ands	r3, r2
 8002d72:	2298      	movs	r2, #152	@ 0x98
 8002d74:	18bd      	adds	r5, r7, r2
 8002d76:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002d78:	18bb      	adds	r3, r7, r2
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d11a      	bne.n	8002db6 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002d80:	187b      	adds	r3, r7, r1
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2220      	movs	r2, #32
 8002d86:	4013      	ands	r3, r2
 8002d88:	d015      	beq.n	8002db6 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002d8a:	183b      	adds	r3, r7, r0
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	4013      	ands	r3, r2
 8002d92:	d105      	bne.n	8002da0 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002d94:	193b      	adds	r3, r7, r4
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	2380      	movs	r3, #128	@ 0x80
 8002d9a:	055b      	lsls	r3, r3, #21
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	d00a      	beq.n	8002db6 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d100      	bne.n	8002daa <HAL_UART_IRQHandler+0x6e>
 8002da8:	e2fb      	b.n	80033a2 <HAL_UART_IRQHandler+0x666>
      {
        huart->RxISR(huart);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	0010      	movs	r0, r2
 8002db2:	4798      	blx	r3
      }
      return;
 8002db4:	e2f5      	b.n	80033a2 <HAL_UART_IRQHandler+0x666>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002db6:	2398      	movs	r3, #152	@ 0x98
 8002db8:	18fb      	adds	r3, r7, r3
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d100      	bne.n	8002dc2 <HAL_UART_IRQHandler+0x86>
 8002dc0:	e122      	b.n	8003008 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002dc2:	239c      	movs	r3, #156	@ 0x9c
 8002dc4:	18fb      	adds	r3, r7, r3
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a8c      	ldr	r2, [pc, #560]	@ (8002ffc <HAL_UART_IRQHandler+0x2c0>)
 8002dca:	4013      	ands	r3, r2
 8002dcc:	d106      	bne.n	8002ddc <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002dce:	23a0      	movs	r3, #160	@ 0xa0
 8002dd0:	18fb      	adds	r3, r7, r3
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a8a      	ldr	r2, [pc, #552]	@ (8003000 <HAL_UART_IRQHandler+0x2c4>)
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	d100      	bne.n	8002ddc <HAL_UART_IRQHandler+0xa0>
 8002dda:	e115      	b.n	8003008 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002ddc:	23a4      	movs	r3, #164	@ 0xa4
 8002dde:	18fb      	adds	r3, r7, r3
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2201      	movs	r2, #1
 8002de4:	4013      	ands	r3, r2
 8002de6:	d012      	beq.n	8002e0e <HAL_UART_IRQHandler+0xd2>
 8002de8:	23a0      	movs	r3, #160	@ 0xa0
 8002dea:	18fb      	adds	r3, r7, r3
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	2380      	movs	r3, #128	@ 0x80
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	4013      	ands	r3, r2
 8002df4:	d00b      	beq.n	8002e0e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2290      	movs	r2, #144	@ 0x90
 8002e02:	589b      	ldr	r3, [r3, r2]
 8002e04:	2201      	movs	r2, #1
 8002e06:	431a      	orrs	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2190      	movs	r1, #144	@ 0x90
 8002e0c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002e0e:	23a4      	movs	r3, #164	@ 0xa4
 8002e10:	18fb      	adds	r3, r7, r3
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2202      	movs	r2, #2
 8002e16:	4013      	ands	r3, r2
 8002e18:	d011      	beq.n	8002e3e <HAL_UART_IRQHandler+0x102>
 8002e1a:	239c      	movs	r3, #156	@ 0x9c
 8002e1c:	18fb      	adds	r3, r7, r3
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2201      	movs	r2, #1
 8002e22:	4013      	ands	r3, r2
 8002e24:	d00b      	beq.n	8002e3e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2202      	movs	r2, #2
 8002e2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2290      	movs	r2, #144	@ 0x90
 8002e32:	589b      	ldr	r3, [r3, r2]
 8002e34:	2204      	movs	r2, #4
 8002e36:	431a      	orrs	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2190      	movs	r1, #144	@ 0x90
 8002e3c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002e3e:	23a4      	movs	r3, #164	@ 0xa4
 8002e40:	18fb      	adds	r3, r7, r3
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2204      	movs	r2, #4
 8002e46:	4013      	ands	r3, r2
 8002e48:	d011      	beq.n	8002e6e <HAL_UART_IRQHandler+0x132>
 8002e4a:	239c      	movs	r3, #156	@ 0x9c
 8002e4c:	18fb      	adds	r3, r7, r3
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2201      	movs	r2, #1
 8002e52:	4013      	ands	r3, r2
 8002e54:	d00b      	beq.n	8002e6e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2204      	movs	r2, #4
 8002e5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2290      	movs	r2, #144	@ 0x90
 8002e62:	589b      	ldr	r3, [r3, r2]
 8002e64:	2202      	movs	r2, #2
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2190      	movs	r1, #144	@ 0x90
 8002e6c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002e6e:	23a4      	movs	r3, #164	@ 0xa4
 8002e70:	18fb      	adds	r3, r7, r3
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2208      	movs	r2, #8
 8002e76:	4013      	ands	r3, r2
 8002e78:	d017      	beq.n	8002eaa <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002e7a:	23a0      	movs	r3, #160	@ 0xa0
 8002e7c:	18fb      	adds	r3, r7, r3
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2220      	movs	r2, #32
 8002e82:	4013      	ands	r3, r2
 8002e84:	d105      	bne.n	8002e92 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002e86:	239c      	movs	r3, #156	@ 0x9c
 8002e88:	18fb      	adds	r3, r7, r3
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a5b      	ldr	r2, [pc, #364]	@ (8002ffc <HAL_UART_IRQHandler+0x2c0>)
 8002e8e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002e90:	d00b      	beq.n	8002eaa <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2208      	movs	r2, #8
 8002e98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2290      	movs	r2, #144	@ 0x90
 8002e9e:	589b      	ldr	r3, [r3, r2]
 8002ea0:	2208      	movs	r2, #8
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2190      	movs	r1, #144	@ 0x90
 8002ea8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002eaa:	23a4      	movs	r3, #164	@ 0xa4
 8002eac:	18fb      	adds	r3, r7, r3
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	2380      	movs	r3, #128	@ 0x80
 8002eb2:	011b      	lsls	r3, r3, #4
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	d013      	beq.n	8002ee0 <HAL_UART_IRQHandler+0x1a4>
 8002eb8:	23a0      	movs	r3, #160	@ 0xa0
 8002eba:	18fb      	adds	r3, r7, r3
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	2380      	movs	r3, #128	@ 0x80
 8002ec0:	04db      	lsls	r3, r3, #19
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d00c      	beq.n	8002ee0 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2280      	movs	r2, #128	@ 0x80
 8002ecc:	0112      	lsls	r2, r2, #4
 8002ece:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2290      	movs	r2, #144	@ 0x90
 8002ed4:	589b      	ldr	r3, [r3, r2]
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2190      	movs	r1, #144	@ 0x90
 8002ede:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2290      	movs	r2, #144	@ 0x90
 8002ee4:	589b      	ldr	r3, [r3, r2]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d100      	bne.n	8002eec <HAL_UART_IRQHandler+0x1b0>
 8002eea:	e25c      	b.n	80033a6 <HAL_UART_IRQHandler+0x66a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002eec:	23a4      	movs	r3, #164	@ 0xa4
 8002eee:	18fb      	adds	r3, r7, r3
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d015      	beq.n	8002f24 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002ef8:	23a0      	movs	r3, #160	@ 0xa0
 8002efa:	18fb      	adds	r3, r7, r3
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2220      	movs	r2, #32
 8002f00:	4013      	ands	r3, r2
 8002f02:	d106      	bne.n	8002f12 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002f04:	239c      	movs	r3, #156	@ 0x9c
 8002f06:	18fb      	adds	r3, r7, r3
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	2380      	movs	r3, #128	@ 0x80
 8002f0c:	055b      	lsls	r3, r3, #21
 8002f0e:	4013      	ands	r3, r2
 8002f10:	d008      	beq.n	8002f24 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d004      	beq.n	8002f24 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	0010      	movs	r0, r2
 8002f22:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2290      	movs	r2, #144	@ 0x90
 8002f28:	589b      	ldr	r3, [r3, r2]
 8002f2a:	2194      	movs	r1, #148	@ 0x94
 8002f2c:	187a      	adds	r2, r7, r1
 8002f2e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	2240      	movs	r2, #64	@ 0x40
 8002f38:	4013      	ands	r3, r2
 8002f3a:	2b40      	cmp	r3, #64	@ 0x40
 8002f3c:	d004      	beq.n	8002f48 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002f3e:	187b      	adds	r3, r7, r1
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2228      	movs	r2, #40	@ 0x28
 8002f44:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002f46:	d04c      	beq.n	8002fe2 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	f000 fda4 	bl	8003a98 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	2240      	movs	r2, #64	@ 0x40
 8002f58:	4013      	ands	r3, r2
 8002f5a:	2b40      	cmp	r3, #64	@ 0x40
 8002f5c:	d13c      	bne.n	8002fd8 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002f5e:	f3ef 8310 	mrs	r3, PRIMASK
 8002f62:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002f64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f66:	2090      	movs	r0, #144	@ 0x90
 8002f68:	183a      	adds	r2, r7, r0
 8002f6a:	6013      	str	r3, [r2, #0]
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f72:	f383 8810 	msr	PRIMASK, r3
}
 8002f76:	46c0      	nop			@ (mov r8, r8)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	689a      	ldr	r2, [r3, #8]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2140      	movs	r1, #64	@ 0x40
 8002f84:	438a      	bics	r2, r1
 8002f86:	609a      	str	r2, [r3, #8]
 8002f88:	183b      	adds	r3, r7, r0
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f90:	f383 8810 	msr	PRIMASK, r3
}
 8002f94:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2280      	movs	r2, #128	@ 0x80
 8002f9a:	589b      	ldr	r3, [r3, r2]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d016      	beq.n	8002fce <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2280      	movs	r2, #128	@ 0x80
 8002fa4:	589b      	ldr	r3, [r3, r2]
 8002fa6:	4a17      	ldr	r2, [pc, #92]	@ (8003004 <HAL_UART_IRQHandler+0x2c8>)
 8002fa8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2280      	movs	r2, #128	@ 0x80
 8002fae:	589b      	ldr	r3, [r3, r2]
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f7fe f95d 	bl	8001270 <HAL_DMA_Abort_IT>
 8002fb6:	1e03      	subs	r3, r0, #0
 8002fb8:	d01c      	beq.n	8002ff4 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2280      	movs	r2, #128	@ 0x80
 8002fbe:	589b      	ldr	r3, [r3, r2]
 8002fc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	2180      	movs	r1, #128	@ 0x80
 8002fc6:	5852      	ldr	r2, [r2, r1]
 8002fc8:	0010      	movs	r0, r2
 8002fca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fcc:	e012      	b.n	8002ff4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	f000 fa01 	bl	80033d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fd6:	e00d      	b.n	8002ff4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f000 f9fc 	bl	80033d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fe0:	e008      	b.n	8002ff4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	f000 f9f7 	bl	80033d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2290      	movs	r2, #144	@ 0x90
 8002fee:	2100      	movs	r1, #0
 8002ff0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002ff2:	e1d8      	b.n	80033a6 <HAL_UART_IRQHandler+0x66a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ff4:	46c0      	nop			@ (mov r8, r8)
    return;
 8002ff6:	e1d6      	b.n	80033a6 <HAL_UART_IRQHandler+0x66a>
 8002ff8:	0000080f 	.word	0x0000080f
 8002ffc:	10000001 	.word	0x10000001
 8003000:	04000120 	.word	0x04000120
 8003004:	08003b65 	.word	0x08003b65

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800300c:	2b01      	cmp	r3, #1
 800300e:	d000      	beq.n	8003012 <HAL_UART_IRQHandler+0x2d6>
 8003010:	e15d      	b.n	80032ce <HAL_UART_IRQHandler+0x592>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003012:	23a4      	movs	r3, #164	@ 0xa4
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2210      	movs	r2, #16
 800301a:	4013      	ands	r3, r2
 800301c:	d100      	bne.n	8003020 <HAL_UART_IRQHandler+0x2e4>
 800301e:	e156      	b.n	80032ce <HAL_UART_IRQHandler+0x592>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003020:	23a0      	movs	r3, #160	@ 0xa0
 8003022:	18fb      	adds	r3, r7, r3
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2210      	movs	r2, #16
 8003028:	4013      	ands	r3, r2
 800302a:	d100      	bne.n	800302e <HAL_UART_IRQHandler+0x2f2>
 800302c:	e14f      	b.n	80032ce <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2210      	movs	r2, #16
 8003034:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	2240      	movs	r2, #64	@ 0x40
 800303e:	4013      	ands	r3, r2
 8003040:	2b40      	cmp	r3, #64	@ 0x40
 8003042:	d000      	beq.n	8003046 <HAL_UART_IRQHandler+0x30a>
 8003044:	e0c3      	b.n	80031ce <HAL_UART_IRQHandler+0x492>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2280      	movs	r2, #128	@ 0x80
 800304a:	589b      	ldr	r3, [r3, r2]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	217e      	movs	r1, #126	@ 0x7e
 8003052:	187b      	adds	r3, r7, r1
 8003054:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003056:	187b      	adds	r3, r7, r1
 8003058:	881b      	ldrh	r3, [r3, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d100      	bne.n	8003060 <HAL_UART_IRQHandler+0x324>
 800305e:	e097      	b.n	8003190 <HAL_UART_IRQHandler+0x454>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	225c      	movs	r2, #92	@ 0x5c
 8003064:	5a9b      	ldrh	r3, [r3, r2]
 8003066:	187a      	adds	r2, r7, r1
 8003068:	8812      	ldrh	r2, [r2, #0]
 800306a:	429a      	cmp	r2, r3
 800306c:	d300      	bcc.n	8003070 <HAL_UART_IRQHandler+0x334>
 800306e:	e08f      	b.n	8003190 <HAL_UART_IRQHandler+0x454>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	187a      	adds	r2, r7, r1
 8003074:	215e      	movs	r1, #94	@ 0x5e
 8003076:	8812      	ldrh	r2, [r2, #0]
 8003078:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2280      	movs	r2, #128	@ 0x80
 800307e:	589b      	ldr	r3, [r3, r2]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2220      	movs	r2, #32
 8003086:	4013      	ands	r3, r2
 8003088:	d170      	bne.n	800316c <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800308a:	f3ef 8310 	mrs	r3, PRIMASK
 800308e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003092:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003094:	2301      	movs	r3, #1
 8003096:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800309a:	f383 8810 	msr	PRIMASK, r3
}
 800309e:	46c0      	nop			@ (mov r8, r8)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	49c4      	ldr	r1, [pc, #784]	@ (80033bc <HAL_UART_IRQHandler+0x680>)
 80030ac:	400a      	ands	r2, r1
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030b6:	f383 8810 	msr	PRIMASK, r3
}
 80030ba:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80030bc:	f3ef 8310 	mrs	r3, PRIMASK
 80030c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80030c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030c4:	677b      	str	r3, [r7, #116]	@ 0x74
 80030c6:	2301      	movs	r3, #1
 80030c8:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030cc:	f383 8810 	msr	PRIMASK, r3
}
 80030d0:	46c0      	nop			@ (mov r8, r8)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2101      	movs	r1, #1
 80030de:	438a      	bics	r2, r1
 80030e0:	609a      	str	r2, [r3, #8]
 80030e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030e4:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030e8:	f383 8810 	msr	PRIMASK, r3
}
 80030ec:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80030ee:	f3ef 8310 	mrs	r3, PRIMASK
 80030f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80030f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80030f8:	2301      	movs	r3, #1
 80030fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030fe:	f383 8810 	msr	PRIMASK, r3
}
 8003102:	46c0      	nop			@ (mov r8, r8)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	689a      	ldr	r2, [r3, #8]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2140      	movs	r1, #64	@ 0x40
 8003110:	438a      	bics	r2, r1
 8003112:	609a      	str	r2, [r3, #8]
 8003114:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003116:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800311a:	f383 8810 	msr	PRIMASK, r3
}
 800311e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	228c      	movs	r2, #140	@ 0x8c
 8003124:	2120      	movs	r1, #32
 8003126:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800312e:	f3ef 8310 	mrs	r3, PRIMASK
 8003132:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8003134:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003136:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003138:	2301      	movs	r3, #1
 800313a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800313c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800313e:	f383 8810 	msr	PRIMASK, r3
}
 8003142:	46c0      	nop			@ (mov r8, r8)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2110      	movs	r1, #16
 8003150:	438a      	bics	r2, r1
 8003152:	601a      	str	r2, [r3, #0]
 8003154:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003156:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003158:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800315a:	f383 8810 	msr	PRIMASK, r3
}
 800315e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2280      	movs	r2, #128	@ 0x80
 8003164:	589b      	ldr	r3, [r3, r2]
 8003166:	0018      	movs	r0, r3
 8003168:	f7fe f820 	bl	80011ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2202      	movs	r2, #2
 8003170:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	225c      	movs	r2, #92	@ 0x5c
 8003176:	5a9a      	ldrh	r2, [r3, r2]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	215e      	movs	r1, #94	@ 0x5e
 800317c:	5a5b      	ldrh	r3, [r3, r1]
 800317e:	b29b      	uxth	r3, r3
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	b29a      	uxth	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	0011      	movs	r1, r2
 8003188:	0018      	movs	r0, r3
 800318a:	f000 f92d 	bl	80033e8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800318e:	e10c      	b.n	80033aa <HAL_UART_IRQHandler+0x66e>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	225c      	movs	r2, #92	@ 0x5c
 8003194:	5a9b      	ldrh	r3, [r3, r2]
 8003196:	227e      	movs	r2, #126	@ 0x7e
 8003198:	18ba      	adds	r2, r7, r2
 800319a:	8812      	ldrh	r2, [r2, #0]
 800319c:	429a      	cmp	r2, r3
 800319e:	d000      	beq.n	80031a2 <HAL_UART_IRQHandler+0x466>
 80031a0:	e103      	b.n	80033aa <HAL_UART_IRQHandler+0x66e>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2280      	movs	r2, #128	@ 0x80
 80031a6:	589b      	ldr	r3, [r3, r2]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2220      	movs	r2, #32
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b20      	cmp	r3, #32
 80031b2:	d000      	beq.n	80031b6 <HAL_UART_IRQHandler+0x47a>
 80031b4:	e0f9      	b.n	80033aa <HAL_UART_IRQHandler+0x66e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2202      	movs	r2, #2
 80031ba:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	225c      	movs	r2, #92	@ 0x5c
 80031c0:	5a9a      	ldrh	r2, [r3, r2]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	0011      	movs	r1, r2
 80031c6:	0018      	movs	r0, r3
 80031c8:	f000 f90e 	bl	80033e8 <HAL_UARTEx_RxEventCallback>
      return;
 80031cc:	e0ed      	b.n	80033aa <HAL_UART_IRQHandler+0x66e>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	225c      	movs	r2, #92	@ 0x5c
 80031d2:	5a99      	ldrh	r1, [r3, r2]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	225e      	movs	r2, #94	@ 0x5e
 80031d8:	5a9b      	ldrh	r3, [r3, r2]
 80031da:	b29a      	uxth	r2, r3
 80031dc:	208e      	movs	r0, #142	@ 0x8e
 80031de:	183b      	adds	r3, r7, r0
 80031e0:	1a8a      	subs	r2, r1, r2
 80031e2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	225e      	movs	r2, #94	@ 0x5e
 80031e8:	5a9b      	ldrh	r3, [r3, r2]
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d100      	bne.n	80031f2 <HAL_UART_IRQHandler+0x4b6>
 80031f0:	e0dd      	b.n	80033ae <HAL_UART_IRQHandler+0x672>
          && (nb_rx_data > 0U))
 80031f2:	183b      	adds	r3, r7, r0
 80031f4:	881b      	ldrh	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d100      	bne.n	80031fc <HAL_UART_IRQHandler+0x4c0>
 80031fa:	e0d8      	b.n	80033ae <HAL_UART_IRQHandler+0x672>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80031fc:	f3ef 8310 	mrs	r3, PRIMASK
 8003200:	60fb      	str	r3, [r7, #12]
  return(result);
 8003202:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003204:	2488      	movs	r4, #136	@ 0x88
 8003206:	193a      	adds	r2, r7, r4
 8003208:	6013      	str	r3, [r2, #0]
 800320a:	2301      	movs	r3, #1
 800320c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	f383 8810 	msr	PRIMASK, r3
}
 8003214:	46c0      	nop			@ (mov r8, r8)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4967      	ldr	r1, [pc, #412]	@ (80033c0 <HAL_UART_IRQHandler+0x684>)
 8003222:	400a      	ands	r2, r1
 8003224:	601a      	str	r2, [r3, #0]
 8003226:	193b      	adds	r3, r7, r4
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	f383 8810 	msr	PRIMASK, r3
}
 8003232:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003234:	f3ef 8310 	mrs	r3, PRIMASK
 8003238:	61bb      	str	r3, [r7, #24]
  return(result);
 800323a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800323c:	2484      	movs	r4, #132	@ 0x84
 800323e:	193a      	adds	r2, r7, r4
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	2301      	movs	r3, #1
 8003244:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	f383 8810 	msr	PRIMASK, r3
}
 800324c:	46c0      	nop			@ (mov r8, r8)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	495a      	ldr	r1, [pc, #360]	@ (80033c4 <HAL_UART_IRQHandler+0x688>)
 800325a:	400a      	ands	r2, r1
 800325c:	609a      	str	r2, [r3, #8]
 800325e:	193b      	adds	r3, r7, r4
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003264:	6a3b      	ldr	r3, [r7, #32]
 8003266:	f383 8810 	msr	PRIMASK, r3
}
 800326a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	228c      	movs	r2, #140	@ 0x8c
 8003270:	2120      	movs	r1, #32
 8003272:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003280:	f3ef 8310 	mrs	r3, PRIMASK
 8003284:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003288:	2480      	movs	r4, #128	@ 0x80
 800328a:	193a      	adds	r2, r7, r4
 800328c:	6013      	str	r3, [r2, #0]
 800328e:	2301      	movs	r3, #1
 8003290:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003294:	f383 8810 	msr	PRIMASK, r3
}
 8003298:	46c0      	nop			@ (mov r8, r8)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2110      	movs	r1, #16
 80032a6:	438a      	bics	r2, r1
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	193b      	adds	r3, r7, r4
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032b2:	f383 8810 	msr	PRIMASK, r3
}
 80032b6:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2202      	movs	r2, #2
 80032bc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80032be:	183b      	adds	r3, r7, r0
 80032c0:	881a      	ldrh	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	0011      	movs	r1, r2
 80032c6:	0018      	movs	r0, r3
 80032c8:	f000 f88e 	bl	80033e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80032cc:	e06f      	b.n	80033ae <HAL_UART_IRQHandler+0x672>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80032ce:	23a4      	movs	r3, #164	@ 0xa4
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	2380      	movs	r3, #128	@ 0x80
 80032d6:	035b      	lsls	r3, r3, #13
 80032d8:	4013      	ands	r3, r2
 80032da:	d010      	beq.n	80032fe <HAL_UART_IRQHandler+0x5c2>
 80032dc:	239c      	movs	r3, #156	@ 0x9c
 80032de:	18fb      	adds	r3, r7, r3
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	2380      	movs	r3, #128	@ 0x80
 80032e4:	03db      	lsls	r3, r3, #15
 80032e6:	4013      	ands	r3, r2
 80032e8:	d009      	beq.n	80032fe <HAL_UART_IRQHandler+0x5c2>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2280      	movs	r2, #128	@ 0x80
 80032f0:	0352      	lsls	r2, r2, #13
 80032f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	0018      	movs	r0, r3
 80032f8:	f000 fc77 	bl	8003bea <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80032fc:	e05a      	b.n	80033b4 <HAL_UART_IRQHandler+0x678>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80032fe:	23a4      	movs	r3, #164	@ 0xa4
 8003300:	18fb      	adds	r3, r7, r3
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2280      	movs	r2, #128	@ 0x80
 8003306:	4013      	ands	r3, r2
 8003308:	d016      	beq.n	8003338 <HAL_UART_IRQHandler+0x5fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800330a:	23a0      	movs	r3, #160	@ 0xa0
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2280      	movs	r2, #128	@ 0x80
 8003312:	4013      	ands	r3, r2
 8003314:	d106      	bne.n	8003324 <HAL_UART_IRQHandler+0x5e8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003316:	239c      	movs	r3, #156	@ 0x9c
 8003318:	18fb      	adds	r3, r7, r3
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	2380      	movs	r3, #128	@ 0x80
 800331e:	041b      	lsls	r3, r3, #16
 8003320:	4013      	ands	r3, r2
 8003322:	d009      	beq.n	8003338 <HAL_UART_IRQHandler+0x5fc>
  {
    if (huart->TxISR != NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003328:	2b00      	cmp	r3, #0
 800332a:	d042      	beq.n	80033b2 <HAL_UART_IRQHandler+0x676>
    {
      huart->TxISR(huart);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	0010      	movs	r0, r2
 8003334:	4798      	blx	r3
    }
    return;
 8003336:	e03c      	b.n	80033b2 <HAL_UART_IRQHandler+0x676>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003338:	23a4      	movs	r3, #164	@ 0xa4
 800333a:	18fb      	adds	r3, r7, r3
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2240      	movs	r2, #64	@ 0x40
 8003340:	4013      	ands	r3, r2
 8003342:	d00a      	beq.n	800335a <HAL_UART_IRQHandler+0x61e>
 8003344:	23a0      	movs	r3, #160	@ 0xa0
 8003346:	18fb      	adds	r3, r7, r3
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2240      	movs	r2, #64	@ 0x40
 800334c:	4013      	ands	r3, r2
 800334e:	d004      	beq.n	800335a <HAL_UART_IRQHandler+0x61e>
  {
    UART_EndTransmit_IT(huart);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	0018      	movs	r0, r3
 8003354:	f000 fc1d 	bl	8003b92 <UART_EndTransmit_IT>
    return;
 8003358:	e02c      	b.n	80033b4 <HAL_UART_IRQHandler+0x678>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800335a:	23a4      	movs	r3, #164	@ 0xa4
 800335c:	18fb      	adds	r3, r7, r3
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	2380      	movs	r3, #128	@ 0x80
 8003362:	041b      	lsls	r3, r3, #16
 8003364:	4013      	ands	r3, r2
 8003366:	d00b      	beq.n	8003380 <HAL_UART_IRQHandler+0x644>
 8003368:	23a0      	movs	r3, #160	@ 0xa0
 800336a:	18fb      	adds	r3, r7, r3
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	2380      	movs	r3, #128	@ 0x80
 8003370:	05db      	lsls	r3, r3, #23
 8003372:	4013      	ands	r3, r2
 8003374:	d004      	beq.n	8003380 <HAL_UART_IRQHandler+0x644>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	0018      	movs	r0, r3
 800337a:	f000 fc46 	bl	8003c0a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800337e:	e019      	b.n	80033b4 <HAL_UART_IRQHandler+0x678>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003380:	23a4      	movs	r3, #164	@ 0xa4
 8003382:	18fb      	adds	r3, r7, r3
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	2380      	movs	r3, #128	@ 0x80
 8003388:	045b      	lsls	r3, r3, #17
 800338a:	4013      	ands	r3, r2
 800338c:	d012      	beq.n	80033b4 <HAL_UART_IRQHandler+0x678>
 800338e:	23a0      	movs	r3, #160	@ 0xa0
 8003390:	18fb      	adds	r3, r7, r3
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2b00      	cmp	r3, #0
 8003396:	da0d      	bge.n	80033b4 <HAL_UART_IRQHandler+0x678>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	0018      	movs	r0, r3
 800339c:	f000 fc2d 	bl	8003bfa <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80033a0:	e008      	b.n	80033b4 <HAL_UART_IRQHandler+0x678>
      return;
 80033a2:	46c0      	nop			@ (mov r8, r8)
 80033a4:	e006      	b.n	80033b4 <HAL_UART_IRQHandler+0x678>
    return;
 80033a6:	46c0      	nop			@ (mov r8, r8)
 80033a8:	e004      	b.n	80033b4 <HAL_UART_IRQHandler+0x678>
      return;
 80033aa:	46c0      	nop			@ (mov r8, r8)
 80033ac:	e002      	b.n	80033b4 <HAL_UART_IRQHandler+0x678>
      return;
 80033ae:	46c0      	nop			@ (mov r8, r8)
 80033b0:	e000      	b.n	80033b4 <HAL_UART_IRQHandler+0x678>
    return;
 80033b2:	46c0      	nop			@ (mov r8, r8)
  }
}
 80033b4:	46bd      	mov	sp, r7
 80033b6:	b02a      	add	sp, #168	@ 0xa8
 80033b8:	bdb0      	pop	{r4, r5, r7, pc}
 80033ba:	46c0      	nop			@ (mov r8, r8)
 80033bc:	fffffeff 	.word	0xfffffeff
 80033c0:	fffffedf 	.word	0xfffffedf
 80033c4:	effffffe 	.word	0xeffffffe

080033c8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80033d0:	46c0      	nop			@ (mov r8, r8)
 80033d2:	46bd      	mov	sp, r7
 80033d4:	b002      	add	sp, #8
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80033e0:	46c0      	nop			@ (mov r8, r8)
 80033e2:	46bd      	mov	sp, r7
 80033e4:	b002      	add	sp, #8
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	000a      	movs	r2, r1
 80033f2:	1cbb      	adds	r3, r7, #2
 80033f4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80033f6:	46c0      	nop			@ (mov r8, r8)
 80033f8:	46bd      	mov	sp, r7
 80033fa:	b002      	add	sp, #8
 80033fc:	bd80      	pop	{r7, pc}
	...

08003400 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b088      	sub	sp, #32
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003408:	231e      	movs	r3, #30
 800340a:	18fb      	adds	r3, r7, r3
 800340c:	2200      	movs	r2, #0
 800340e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	691b      	ldr	r3, [r3, #16]
 8003418:	431a      	orrs	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	431a      	orrs	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	69db      	ldr	r3, [r3, #28]
 8003424:	4313      	orrs	r3, r2
 8003426:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4aab      	ldr	r2, [pc, #684]	@ (80036dc <UART_SetConfig+0x2dc>)
 8003430:	4013      	ands	r3, r2
 8003432:	0019      	movs	r1, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	430a      	orrs	r2, r1
 800343c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	4aa6      	ldr	r2, [pc, #664]	@ (80036e0 <UART_SetConfig+0x2e0>)
 8003446:	4013      	ands	r3, r2
 8003448:	0019      	movs	r1, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68da      	ldr	r2, [r3, #12]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	430a      	orrs	r2, r1
 8003454:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	4313      	orrs	r3, r2
 8003464:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	4a9d      	ldr	r2, [pc, #628]	@ (80036e4 <UART_SetConfig+0x2e4>)
 800346e:	4013      	ands	r3, r2
 8003470:	0019      	movs	r1, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	697a      	ldr	r2, [r7, #20]
 8003478:	430a      	orrs	r2, r1
 800347a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003482:	220f      	movs	r2, #15
 8003484:	4393      	bics	r3, r2
 8003486:	0019      	movs	r1, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	430a      	orrs	r2, r1
 8003492:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a93      	ldr	r2, [pc, #588]	@ (80036e8 <UART_SetConfig+0x2e8>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d127      	bne.n	80034ee <UART_SetConfig+0xee>
 800349e:	4b93      	ldr	r3, [pc, #588]	@ (80036ec <UART_SetConfig+0x2ec>)
 80034a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a2:	2203      	movs	r2, #3
 80034a4:	4013      	ands	r3, r2
 80034a6:	2b03      	cmp	r3, #3
 80034a8:	d017      	beq.n	80034da <UART_SetConfig+0xda>
 80034aa:	d81b      	bhi.n	80034e4 <UART_SetConfig+0xe4>
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d00a      	beq.n	80034c6 <UART_SetConfig+0xc6>
 80034b0:	d818      	bhi.n	80034e4 <UART_SetConfig+0xe4>
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d002      	beq.n	80034bc <UART_SetConfig+0xbc>
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d00a      	beq.n	80034d0 <UART_SetConfig+0xd0>
 80034ba:	e013      	b.n	80034e4 <UART_SetConfig+0xe4>
 80034bc:	231f      	movs	r3, #31
 80034be:	18fb      	adds	r3, r7, r3
 80034c0:	2200      	movs	r2, #0
 80034c2:	701a      	strb	r2, [r3, #0]
 80034c4:	e021      	b.n	800350a <UART_SetConfig+0x10a>
 80034c6:	231f      	movs	r3, #31
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	2202      	movs	r2, #2
 80034cc:	701a      	strb	r2, [r3, #0]
 80034ce:	e01c      	b.n	800350a <UART_SetConfig+0x10a>
 80034d0:	231f      	movs	r3, #31
 80034d2:	18fb      	adds	r3, r7, r3
 80034d4:	2204      	movs	r2, #4
 80034d6:	701a      	strb	r2, [r3, #0]
 80034d8:	e017      	b.n	800350a <UART_SetConfig+0x10a>
 80034da:	231f      	movs	r3, #31
 80034dc:	18fb      	adds	r3, r7, r3
 80034de:	2208      	movs	r2, #8
 80034e0:	701a      	strb	r2, [r3, #0]
 80034e2:	e012      	b.n	800350a <UART_SetConfig+0x10a>
 80034e4:	231f      	movs	r3, #31
 80034e6:	18fb      	adds	r3, r7, r3
 80034e8:	2210      	movs	r2, #16
 80034ea:	701a      	strb	r2, [r3, #0]
 80034ec:	e00d      	b.n	800350a <UART_SetConfig+0x10a>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a7f      	ldr	r2, [pc, #508]	@ (80036f0 <UART_SetConfig+0x2f0>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d104      	bne.n	8003502 <UART_SetConfig+0x102>
 80034f8:	231f      	movs	r3, #31
 80034fa:	18fb      	adds	r3, r7, r3
 80034fc:	2200      	movs	r2, #0
 80034fe:	701a      	strb	r2, [r3, #0]
 8003500:	e003      	b.n	800350a <UART_SetConfig+0x10a>
 8003502:	231f      	movs	r3, #31
 8003504:	18fb      	adds	r3, r7, r3
 8003506:	2210      	movs	r2, #16
 8003508:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69da      	ldr	r2, [r3, #28]
 800350e:	2380      	movs	r3, #128	@ 0x80
 8003510:	021b      	lsls	r3, r3, #8
 8003512:	429a      	cmp	r2, r3
 8003514:	d000      	beq.n	8003518 <UART_SetConfig+0x118>
 8003516:	e06f      	b.n	80035f8 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8003518:	231f      	movs	r3, #31
 800351a:	18fb      	adds	r3, r7, r3
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	2b08      	cmp	r3, #8
 8003520:	d01f      	beq.n	8003562 <UART_SetConfig+0x162>
 8003522:	dc22      	bgt.n	800356a <UART_SetConfig+0x16a>
 8003524:	2b04      	cmp	r3, #4
 8003526:	d017      	beq.n	8003558 <UART_SetConfig+0x158>
 8003528:	dc1f      	bgt.n	800356a <UART_SetConfig+0x16a>
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <UART_SetConfig+0x134>
 800352e:	2b02      	cmp	r3, #2
 8003530:	d005      	beq.n	800353e <UART_SetConfig+0x13e>
 8003532:	e01a      	b.n	800356a <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003534:	f7fe fc2a 	bl	8001d8c <HAL_RCC_GetPCLK1Freq>
 8003538:	0003      	movs	r3, r0
 800353a:	61bb      	str	r3, [r7, #24]
        break;
 800353c:	e01c      	b.n	8003578 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 800353e:	4b6b      	ldr	r3, [pc, #428]	@ (80036ec <UART_SetConfig+0x2ec>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	095b      	lsrs	r3, r3, #5
 8003544:	2207      	movs	r2, #7
 8003546:	4013      	ands	r3, r2
 8003548:	3301      	adds	r3, #1
 800354a:	0019      	movs	r1, r3
 800354c:	4869      	ldr	r0, [pc, #420]	@ (80036f4 <UART_SetConfig+0x2f4>)
 800354e:	f7fc fded 	bl	800012c <__udivsi3>
 8003552:	0003      	movs	r3, r0
 8003554:	61bb      	str	r3, [r7, #24]
        break;
 8003556:	e00f      	b.n	8003578 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003558:	f7fe fbaa 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 800355c:	0003      	movs	r3, r0
 800355e:	61bb      	str	r3, [r7, #24]
        break;
 8003560:	e00a      	b.n	8003578 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003562:	2380      	movs	r3, #128	@ 0x80
 8003564:	021b      	lsls	r3, r3, #8
 8003566:	61bb      	str	r3, [r7, #24]
        break;
 8003568:	e006      	b.n	8003578 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 800356a:	2300      	movs	r3, #0
 800356c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800356e:	231e      	movs	r3, #30
 8003570:	18fb      	adds	r3, r7, r3
 8003572:	2201      	movs	r2, #1
 8003574:	701a      	strb	r2, [r3, #0]
        break;
 8003576:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d100      	bne.n	8003580 <UART_SetConfig+0x180>
 800357e:	e097      	b.n	80036b0 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003584:	4b5c      	ldr	r3, [pc, #368]	@ (80036f8 <UART_SetConfig+0x2f8>)
 8003586:	0052      	lsls	r2, r2, #1
 8003588:	5ad3      	ldrh	r3, [r2, r3]
 800358a:	0019      	movs	r1, r3
 800358c:	69b8      	ldr	r0, [r7, #24]
 800358e:	f7fc fdcd 	bl	800012c <__udivsi3>
 8003592:	0003      	movs	r3, r0
 8003594:	005a      	lsls	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	085b      	lsrs	r3, r3, #1
 800359c:	18d2      	adds	r2, r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	0019      	movs	r1, r3
 80035a4:	0010      	movs	r0, r2
 80035a6:	f7fc fdc1 	bl	800012c <__udivsi3>
 80035aa:	0003      	movs	r3, r0
 80035ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	2b0f      	cmp	r3, #15
 80035b2:	d91c      	bls.n	80035ee <UART_SetConfig+0x1ee>
 80035b4:	693a      	ldr	r2, [r7, #16]
 80035b6:	2380      	movs	r3, #128	@ 0x80
 80035b8:	025b      	lsls	r3, r3, #9
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d217      	bcs.n	80035ee <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	b29a      	uxth	r2, r3
 80035c2:	200e      	movs	r0, #14
 80035c4:	183b      	adds	r3, r7, r0
 80035c6:	210f      	movs	r1, #15
 80035c8:	438a      	bics	r2, r1
 80035ca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	085b      	lsrs	r3, r3, #1
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	2207      	movs	r2, #7
 80035d4:	4013      	ands	r3, r2
 80035d6:	b299      	uxth	r1, r3
 80035d8:	183b      	adds	r3, r7, r0
 80035da:	183a      	adds	r2, r7, r0
 80035dc:	8812      	ldrh	r2, [r2, #0]
 80035de:	430a      	orrs	r2, r1
 80035e0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	183a      	adds	r2, r7, r0
 80035e8:	8812      	ldrh	r2, [r2, #0]
 80035ea:	60da      	str	r2, [r3, #12]
 80035ec:	e060      	b.n	80036b0 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 80035ee:	231e      	movs	r3, #30
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	2201      	movs	r2, #1
 80035f4:	701a      	strb	r2, [r3, #0]
 80035f6:	e05b      	b.n	80036b0 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035f8:	231f      	movs	r3, #31
 80035fa:	18fb      	adds	r3, r7, r3
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	2b08      	cmp	r3, #8
 8003600:	d01f      	beq.n	8003642 <UART_SetConfig+0x242>
 8003602:	dc22      	bgt.n	800364a <UART_SetConfig+0x24a>
 8003604:	2b04      	cmp	r3, #4
 8003606:	d017      	beq.n	8003638 <UART_SetConfig+0x238>
 8003608:	dc1f      	bgt.n	800364a <UART_SetConfig+0x24a>
 800360a:	2b00      	cmp	r3, #0
 800360c:	d002      	beq.n	8003614 <UART_SetConfig+0x214>
 800360e:	2b02      	cmp	r3, #2
 8003610:	d005      	beq.n	800361e <UART_SetConfig+0x21e>
 8003612:	e01a      	b.n	800364a <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003614:	f7fe fbba 	bl	8001d8c <HAL_RCC_GetPCLK1Freq>
 8003618:	0003      	movs	r3, r0
 800361a:	61bb      	str	r3, [r7, #24]
        break;
 800361c:	e01c      	b.n	8003658 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 800361e:	4b33      	ldr	r3, [pc, #204]	@ (80036ec <UART_SetConfig+0x2ec>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	095b      	lsrs	r3, r3, #5
 8003624:	2207      	movs	r2, #7
 8003626:	4013      	ands	r3, r2
 8003628:	3301      	adds	r3, #1
 800362a:	0019      	movs	r1, r3
 800362c:	4831      	ldr	r0, [pc, #196]	@ (80036f4 <UART_SetConfig+0x2f4>)
 800362e:	f7fc fd7d 	bl	800012c <__udivsi3>
 8003632:	0003      	movs	r3, r0
 8003634:	61bb      	str	r3, [r7, #24]
        break;
 8003636:	e00f      	b.n	8003658 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003638:	f7fe fb3a 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 800363c:	0003      	movs	r3, r0
 800363e:	61bb      	str	r3, [r7, #24]
        break;
 8003640:	e00a      	b.n	8003658 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003642:	2380      	movs	r3, #128	@ 0x80
 8003644:	021b      	lsls	r3, r3, #8
 8003646:	61bb      	str	r3, [r7, #24]
        break;
 8003648:	e006      	b.n	8003658 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 800364a:	2300      	movs	r3, #0
 800364c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800364e:	231e      	movs	r3, #30
 8003650:	18fb      	adds	r3, r7, r3
 8003652:	2201      	movs	r2, #1
 8003654:	701a      	strb	r2, [r3, #0]
        break;
 8003656:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d028      	beq.n	80036b0 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003662:	4b25      	ldr	r3, [pc, #148]	@ (80036f8 <UART_SetConfig+0x2f8>)
 8003664:	0052      	lsls	r2, r2, #1
 8003666:	5ad3      	ldrh	r3, [r2, r3]
 8003668:	0019      	movs	r1, r3
 800366a:	69b8      	ldr	r0, [r7, #24]
 800366c:	f7fc fd5e 	bl	800012c <__udivsi3>
 8003670:	0003      	movs	r3, r0
 8003672:	001a      	movs	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	085b      	lsrs	r3, r3, #1
 800367a:	18d2      	adds	r2, r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	0019      	movs	r1, r3
 8003682:	0010      	movs	r0, r2
 8003684:	f7fc fd52 	bl	800012c <__udivsi3>
 8003688:	0003      	movs	r3, r0
 800368a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	2b0f      	cmp	r3, #15
 8003690:	d90a      	bls.n	80036a8 <UART_SetConfig+0x2a8>
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	2380      	movs	r3, #128	@ 0x80
 8003696:	025b      	lsls	r3, r3, #9
 8003698:	429a      	cmp	r2, r3
 800369a:	d205      	bcs.n	80036a8 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	b29a      	uxth	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	60da      	str	r2, [r3, #12]
 80036a6:	e003      	b.n	80036b0 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 80036a8:	231e      	movs	r3, #30
 80036aa:	18fb      	adds	r3, r7, r3
 80036ac:	2201      	movs	r2, #1
 80036ae:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	226a      	movs	r2, #106	@ 0x6a
 80036b4:	2101      	movs	r1, #1
 80036b6:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2268      	movs	r2, #104	@ 0x68
 80036bc:	2101      	movs	r1, #1
 80036be:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80036cc:	231e      	movs	r3, #30
 80036ce:	18fb      	adds	r3, r7, r3
 80036d0:	781b      	ldrb	r3, [r3, #0]
}
 80036d2:	0018      	movs	r0, r3
 80036d4:	46bd      	mov	sp, r7
 80036d6:	b008      	add	sp, #32
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	46c0      	nop			@ (mov r8, r8)
 80036dc:	cfff69f3 	.word	0xcfff69f3
 80036e0:	ffffcfff 	.word	0xffffcfff
 80036e4:	11fff4ff 	.word	0x11fff4ff
 80036e8:	40013800 	.word	0x40013800
 80036ec:	40021000 	.word	0x40021000
 80036f0:	40004400 	.word	0x40004400
 80036f4:	02dc6c00 	.word	0x02dc6c00
 80036f8:	08005f88 	.word	0x08005f88

080036fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003708:	2208      	movs	r2, #8
 800370a:	4013      	ands	r3, r2
 800370c:	d00b      	beq.n	8003726 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	4a4a      	ldr	r2, [pc, #296]	@ (8003840 <UART_AdvFeatureConfig+0x144>)
 8003716:	4013      	ands	r3, r2
 8003718:	0019      	movs	r1, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	430a      	orrs	r2, r1
 8003724:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372a:	2201      	movs	r2, #1
 800372c:	4013      	ands	r3, r2
 800372e:	d00b      	beq.n	8003748 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	4a43      	ldr	r2, [pc, #268]	@ (8003844 <UART_AdvFeatureConfig+0x148>)
 8003738:	4013      	ands	r3, r2
 800373a:	0019      	movs	r1, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	430a      	orrs	r2, r1
 8003746:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800374c:	2202      	movs	r2, #2
 800374e:	4013      	ands	r3, r2
 8003750:	d00b      	beq.n	800376a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	4a3b      	ldr	r2, [pc, #236]	@ (8003848 <UART_AdvFeatureConfig+0x14c>)
 800375a:	4013      	ands	r3, r2
 800375c:	0019      	movs	r1, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	430a      	orrs	r2, r1
 8003768:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376e:	2204      	movs	r2, #4
 8003770:	4013      	ands	r3, r2
 8003772:	d00b      	beq.n	800378c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	4a34      	ldr	r2, [pc, #208]	@ (800384c <UART_AdvFeatureConfig+0x150>)
 800377c:	4013      	ands	r3, r2
 800377e:	0019      	movs	r1, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003790:	2210      	movs	r2, #16
 8003792:	4013      	ands	r3, r2
 8003794:	d00b      	beq.n	80037ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	4a2c      	ldr	r2, [pc, #176]	@ (8003850 <UART_AdvFeatureConfig+0x154>)
 800379e:	4013      	ands	r3, r2
 80037a0:	0019      	movs	r1, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b2:	2220      	movs	r2, #32
 80037b4:	4013      	ands	r3, r2
 80037b6:	d00b      	beq.n	80037d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	4a25      	ldr	r2, [pc, #148]	@ (8003854 <UART_AdvFeatureConfig+0x158>)
 80037c0:	4013      	ands	r3, r2
 80037c2:	0019      	movs	r1, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d4:	2240      	movs	r2, #64	@ 0x40
 80037d6:	4013      	ands	r3, r2
 80037d8:	d01d      	beq.n	8003816 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003858 <UART_AdvFeatureConfig+0x15c>)
 80037e2:	4013      	ands	r3, r2
 80037e4:	0019      	movs	r1, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037f6:	2380      	movs	r3, #128	@ 0x80
 80037f8:	035b      	lsls	r3, r3, #13
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d10b      	bne.n	8003816 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	4a15      	ldr	r2, [pc, #84]	@ (800385c <UART_AdvFeatureConfig+0x160>)
 8003806:	4013      	ands	r3, r2
 8003808:	0019      	movs	r1, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381a:	2280      	movs	r2, #128	@ 0x80
 800381c:	4013      	ands	r3, r2
 800381e:	d00b      	beq.n	8003838 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	4a0e      	ldr	r2, [pc, #56]	@ (8003860 <UART_AdvFeatureConfig+0x164>)
 8003828:	4013      	ands	r3, r2
 800382a:	0019      	movs	r1, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	430a      	orrs	r2, r1
 8003836:	605a      	str	r2, [r3, #4]
  }
}
 8003838:	46c0      	nop			@ (mov r8, r8)
 800383a:	46bd      	mov	sp, r7
 800383c:	b002      	add	sp, #8
 800383e:	bd80      	pop	{r7, pc}
 8003840:	ffff7fff 	.word	0xffff7fff
 8003844:	fffdffff 	.word	0xfffdffff
 8003848:	fffeffff 	.word	0xfffeffff
 800384c:	fffbffff 	.word	0xfffbffff
 8003850:	ffffefff 	.word	0xffffefff
 8003854:	ffffdfff 	.word	0xffffdfff
 8003858:	ffefffff 	.word	0xffefffff
 800385c:	ff9fffff 	.word	0xff9fffff
 8003860:	fff7ffff 	.word	0xfff7ffff

08003864 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b092      	sub	sp, #72	@ 0x48
 8003868:	af02      	add	r7, sp, #8
 800386a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2290      	movs	r2, #144	@ 0x90
 8003870:	2100      	movs	r1, #0
 8003872:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003874:	f7fd fb8e 	bl	8000f94 <HAL_GetTick>
 8003878:	0003      	movs	r3, r0
 800387a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2208      	movs	r2, #8
 8003884:	4013      	ands	r3, r2
 8003886:	2b08      	cmp	r3, #8
 8003888:	d12d      	bne.n	80038e6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800388a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800388c:	2280      	movs	r2, #128	@ 0x80
 800388e:	0391      	lsls	r1, r2, #14
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	4a47      	ldr	r2, [pc, #284]	@ (80039b0 <UART_CheckIdleState+0x14c>)
 8003894:	9200      	str	r2, [sp, #0]
 8003896:	2200      	movs	r2, #0
 8003898:	f000 f88e 	bl	80039b8 <UART_WaitOnFlagUntilTimeout>
 800389c:	1e03      	subs	r3, r0, #0
 800389e:	d022      	beq.n	80038e6 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80038a0:	f3ef 8310 	mrs	r3, PRIMASK
 80038a4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80038a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80038a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038aa:	2301      	movs	r3, #1
 80038ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038b0:	f383 8810 	msr	PRIMASK, r3
}
 80038b4:	46c0      	nop			@ (mov r8, r8)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2180      	movs	r1, #128	@ 0x80
 80038c2:	438a      	bics	r2, r1
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038cc:	f383 8810 	msr	PRIMASK, r3
}
 80038d0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2288      	movs	r2, #136	@ 0x88
 80038d6:	2120      	movs	r1, #32
 80038d8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2284      	movs	r2, #132	@ 0x84
 80038de:	2100      	movs	r1, #0
 80038e0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e060      	b.n	80039a8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2204      	movs	r2, #4
 80038ee:	4013      	ands	r3, r2
 80038f0:	2b04      	cmp	r3, #4
 80038f2:	d146      	bne.n	8003982 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038f6:	2280      	movs	r2, #128	@ 0x80
 80038f8:	03d1      	lsls	r1, r2, #15
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	4a2c      	ldr	r2, [pc, #176]	@ (80039b0 <UART_CheckIdleState+0x14c>)
 80038fe:	9200      	str	r2, [sp, #0]
 8003900:	2200      	movs	r2, #0
 8003902:	f000 f859 	bl	80039b8 <UART_WaitOnFlagUntilTimeout>
 8003906:	1e03      	subs	r3, r0, #0
 8003908:	d03b      	beq.n	8003982 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800390a:	f3ef 8310 	mrs	r3, PRIMASK
 800390e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003910:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003912:	637b      	str	r3, [r7, #52]	@ 0x34
 8003914:	2301      	movs	r3, #1
 8003916:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	f383 8810 	msr	PRIMASK, r3
}
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4922      	ldr	r1, [pc, #136]	@ (80039b4 <UART_CheckIdleState+0x150>)
 800392c:	400a      	ands	r2, r1
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003932:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	f383 8810 	msr	PRIMASK, r3
}
 800393a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800393c:	f3ef 8310 	mrs	r3, PRIMASK
 8003940:	61bb      	str	r3, [r7, #24]
  return(result);
 8003942:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003944:	633b      	str	r3, [r7, #48]	@ 0x30
 8003946:	2301      	movs	r3, #1
 8003948:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	f383 8810 	msr	PRIMASK, r3
}
 8003950:	46c0      	nop			@ (mov r8, r8)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	689a      	ldr	r2, [r3, #8]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2101      	movs	r1, #1
 800395e:	438a      	bics	r2, r1
 8003960:	609a      	str	r2, [r3, #8]
 8003962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003964:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003966:	6a3b      	ldr	r3, [r7, #32]
 8003968:	f383 8810 	msr	PRIMASK, r3
}
 800396c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	228c      	movs	r2, #140	@ 0x8c
 8003972:	2120      	movs	r1, #32
 8003974:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2284      	movs	r2, #132	@ 0x84
 800397a:	2100      	movs	r1, #0
 800397c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e012      	b.n	80039a8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2288      	movs	r2, #136	@ 0x88
 8003986:	2120      	movs	r1, #32
 8003988:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	228c      	movs	r2, #140	@ 0x8c
 800398e:	2120      	movs	r1, #32
 8003990:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2284      	movs	r2, #132	@ 0x84
 80039a2:	2100      	movs	r1, #0
 80039a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	0018      	movs	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b010      	add	sp, #64	@ 0x40
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	01ffffff 	.word	0x01ffffff
 80039b4:	fffffedf 	.word	0xfffffedf

080039b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	603b      	str	r3, [r7, #0]
 80039c4:	1dfb      	adds	r3, r7, #7
 80039c6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039c8:	e051      	b.n	8003a6e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	3301      	adds	r3, #1
 80039ce:	d04e      	beq.n	8003a6e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039d0:	f7fd fae0 	bl	8000f94 <HAL_GetTick>
 80039d4:	0002      	movs	r2, r0
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d302      	bcc.n	80039e6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e051      	b.n	8003a8e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2204      	movs	r2, #4
 80039f2:	4013      	ands	r3, r2
 80039f4:	d03b      	beq.n	8003a6e <UART_WaitOnFlagUntilTimeout+0xb6>
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	2b80      	cmp	r3, #128	@ 0x80
 80039fa:	d038      	beq.n	8003a6e <UART_WaitOnFlagUntilTimeout+0xb6>
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	2b40      	cmp	r3, #64	@ 0x40
 8003a00:	d035      	beq.n	8003a6e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	69db      	ldr	r3, [r3, #28]
 8003a08:	2208      	movs	r2, #8
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	2b08      	cmp	r3, #8
 8003a0e:	d111      	bne.n	8003a34 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2208      	movs	r2, #8
 8003a16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	0018      	movs	r0, r3
 8003a1c:	f000 f83c 	bl	8003a98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2290      	movs	r2, #144	@ 0x90
 8003a24:	2108      	movs	r1, #8
 8003a26:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2284      	movs	r2, #132	@ 0x84
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e02c      	b.n	8003a8e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	69da      	ldr	r2, [r3, #28]
 8003a3a:	2380      	movs	r3, #128	@ 0x80
 8003a3c:	011b      	lsls	r3, r3, #4
 8003a3e:	401a      	ands	r2, r3
 8003a40:	2380      	movs	r3, #128	@ 0x80
 8003a42:	011b      	lsls	r3, r3, #4
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d112      	bne.n	8003a6e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2280      	movs	r2, #128	@ 0x80
 8003a4e:	0112      	lsls	r2, r2, #4
 8003a50:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	0018      	movs	r0, r3
 8003a56:	f000 f81f 	bl	8003a98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2290      	movs	r2, #144	@ 0x90
 8003a5e:	2120      	movs	r1, #32
 8003a60:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2284      	movs	r2, #132	@ 0x84
 8003a66:	2100      	movs	r1, #0
 8003a68:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e00f      	b.n	8003a8e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	69db      	ldr	r3, [r3, #28]
 8003a74:	68ba      	ldr	r2, [r7, #8]
 8003a76:	4013      	ands	r3, r2
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	425a      	negs	r2, r3
 8003a7e:	4153      	adcs	r3, r2
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	001a      	movs	r2, r3
 8003a84:	1dfb      	adds	r3, r7, #7
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d09e      	beq.n	80039ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	0018      	movs	r0, r3
 8003a90:	46bd      	mov	sp, r7
 8003a92:	b004      	add	sp, #16
 8003a94:	bd80      	pop	{r7, pc}
	...

08003a98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b08e      	sub	sp, #56	@ 0x38
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003aa0:	f3ef 8310 	mrs	r3, PRIMASK
 8003aa4:	617b      	str	r3, [r7, #20]
  return(result);
 8003aa6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003aa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003aaa:	2301      	movs	r3, #1
 8003aac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	f383 8810 	msr	PRIMASK, r3
}
 8003ab4:	46c0      	nop			@ (mov r8, r8)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4926      	ldr	r1, [pc, #152]	@ (8003b5c <UART_EndRxTransfer+0xc4>)
 8003ac2:	400a      	ands	r2, r1
 8003ac4:	601a      	str	r2, [r3, #0]
 8003ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ac8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	f383 8810 	msr	PRIMASK, r3
}
 8003ad0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003ad2:	f3ef 8310 	mrs	r3, PRIMASK
 8003ad6:	623b      	str	r3, [r7, #32]
  return(result);
 8003ad8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003ada:	633b      	str	r3, [r7, #48]	@ 0x30
 8003adc:	2301      	movs	r3, #1
 8003ade:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae2:	f383 8810 	msr	PRIMASK, r3
}
 8003ae6:	46c0      	nop			@ (mov r8, r8)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689a      	ldr	r2, [r3, #8]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	491b      	ldr	r1, [pc, #108]	@ (8003b60 <UART_EndRxTransfer+0xc8>)
 8003af4:	400a      	ands	r2, r1
 8003af6:	609a      	str	r2, [r3, #8]
 8003af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003afa:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003afe:	f383 8810 	msr	PRIMASK, r3
}
 8003b02:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d118      	bne.n	8003b3e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003b0c:	f3ef 8310 	mrs	r3, PRIMASK
 8003b10:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b12:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b16:	2301      	movs	r3, #1
 8003b18:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f383 8810 	msr	PRIMASK, r3
}
 8003b20:	46c0      	nop			@ (mov r8, r8)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2110      	movs	r1, #16
 8003b2e:	438a      	bics	r2, r1
 8003b30:	601a      	str	r2, [r3, #0]
 8003b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	f383 8810 	msr	PRIMASK, r3
}
 8003b3c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	228c      	movs	r2, #140	@ 0x8c
 8003b42:	2120      	movs	r1, #32
 8003b44:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003b52:	46c0      	nop			@ (mov r8, r8)
 8003b54:	46bd      	mov	sp, r7
 8003b56:	b00e      	add	sp, #56	@ 0x38
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	46c0      	nop			@ (mov r8, r8)
 8003b5c:	fffffedf 	.word	0xfffffedf
 8003b60:	effffffe 	.word	0xeffffffe

08003b64 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	225e      	movs	r2, #94	@ 0x5e
 8003b76:	2100      	movs	r1, #0
 8003b78:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2256      	movs	r2, #86	@ 0x56
 8003b7e:	2100      	movs	r1, #0
 8003b80:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	0018      	movs	r0, r3
 8003b86:	f7ff fc27 	bl	80033d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b8a:	46c0      	nop			@ (mov r8, r8)
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	b004      	add	sp, #16
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b086      	sub	sp, #24
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003b9a:	f3ef 8310 	mrs	r3, PRIMASK
 8003b9e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ba0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ba2:	617b      	str	r3, [r7, #20]
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f383 8810 	msr	PRIMASK, r3
}
 8003bae:	46c0      	nop			@ (mov r8, r8)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2140      	movs	r1, #64	@ 0x40
 8003bbc:	438a      	bics	r2, r1
 8003bbe:	601a      	str	r2, [r3, #0]
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	f383 8810 	msr	PRIMASK, r3
}
 8003bca:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2288      	movs	r2, #136	@ 0x88
 8003bd0:	2120      	movs	r1, #32
 8003bd2:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	0018      	movs	r0, r3
 8003bde:	f7ff fbf3 	bl	80033c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003be2:	46c0      	nop			@ (mov r8, r8)
 8003be4:	46bd      	mov	sp, r7
 8003be6:	b006      	add	sp, #24
 8003be8:	bd80      	pop	{r7, pc}

08003bea <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b082      	sub	sp, #8
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	b002      	add	sp, #8
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b082      	sub	sp, #8
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8003c02:	46c0      	nop			@ (mov r8, r8)
 8003c04:	46bd      	mov	sp, r7
 8003c06:	b002      	add	sp, #8
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b082      	sub	sp, #8
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8003c12:	46c0      	nop			@ (mov r8, r8)
 8003c14:	46bd      	mov	sp, r7
 8003c16:	b002      	add	sp, #8
 8003c18:	bd80      	pop	{r7, pc}
	...

08003c1c <std>:
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	b510      	push	{r4, lr}
 8003c20:	0004      	movs	r4, r0
 8003c22:	6003      	str	r3, [r0, #0]
 8003c24:	6043      	str	r3, [r0, #4]
 8003c26:	6083      	str	r3, [r0, #8]
 8003c28:	8181      	strh	r1, [r0, #12]
 8003c2a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003c2c:	81c2      	strh	r2, [r0, #14]
 8003c2e:	6103      	str	r3, [r0, #16]
 8003c30:	6143      	str	r3, [r0, #20]
 8003c32:	6183      	str	r3, [r0, #24]
 8003c34:	0019      	movs	r1, r3
 8003c36:	2208      	movs	r2, #8
 8003c38:	305c      	adds	r0, #92	@ 0x5c
 8003c3a:	f000 fa6d 	bl	8004118 <memset>
 8003c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c6c <std+0x50>)
 8003c40:	6224      	str	r4, [r4, #32]
 8003c42:	6263      	str	r3, [r4, #36]	@ 0x24
 8003c44:	4b0a      	ldr	r3, [pc, #40]	@ (8003c70 <std+0x54>)
 8003c46:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003c48:	4b0a      	ldr	r3, [pc, #40]	@ (8003c74 <std+0x58>)
 8003c4a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c78 <std+0x5c>)
 8003c4e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003c50:	4b0a      	ldr	r3, [pc, #40]	@ (8003c7c <std+0x60>)
 8003c52:	429c      	cmp	r4, r3
 8003c54:	d005      	beq.n	8003c62 <std+0x46>
 8003c56:	4b0a      	ldr	r3, [pc, #40]	@ (8003c80 <std+0x64>)
 8003c58:	429c      	cmp	r4, r3
 8003c5a:	d002      	beq.n	8003c62 <std+0x46>
 8003c5c:	4b09      	ldr	r3, [pc, #36]	@ (8003c84 <std+0x68>)
 8003c5e:	429c      	cmp	r4, r3
 8003c60:	d103      	bne.n	8003c6a <std+0x4e>
 8003c62:	0020      	movs	r0, r4
 8003c64:	3058      	adds	r0, #88	@ 0x58
 8003c66:	f000 faed 	bl	8004244 <__retarget_lock_init_recursive>
 8003c6a:	bd10      	pop	{r4, pc}
 8003c6c:	08003f3d 	.word	0x08003f3d
 8003c70:	08003f69 	.word	0x08003f69
 8003c74:	08003fa1 	.word	0x08003fa1
 8003c78:	08003fcd 	.word	0x08003fcd
 8003c7c:	20000148 	.word	0x20000148
 8003c80:	200001b0 	.word	0x200001b0
 8003c84:	20000218 	.word	0x20000218

08003c88 <stdio_exit_handler>:
 8003c88:	b510      	push	{r4, lr}
 8003c8a:	4a03      	ldr	r2, [pc, #12]	@ (8003c98 <stdio_exit_handler+0x10>)
 8003c8c:	4903      	ldr	r1, [pc, #12]	@ (8003c9c <stdio_exit_handler+0x14>)
 8003c8e:	4804      	ldr	r0, [pc, #16]	@ (8003ca0 <stdio_exit_handler+0x18>)
 8003c90:	f000 f86c 	bl	8003d6c <_fwalk_sglue>
 8003c94:	bd10      	pop	{r4, pc}
 8003c96:	46c0      	nop			@ (mov r8, r8)
 8003c98:	2000000c 	.word	0x2000000c
 8003c9c:	080053cd 	.word	0x080053cd
 8003ca0:	2000001c 	.word	0x2000001c

08003ca4 <cleanup_stdio>:
 8003ca4:	6841      	ldr	r1, [r0, #4]
 8003ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd4 <cleanup_stdio+0x30>)
 8003ca8:	b510      	push	{r4, lr}
 8003caa:	0004      	movs	r4, r0
 8003cac:	4299      	cmp	r1, r3
 8003cae:	d001      	beq.n	8003cb4 <cleanup_stdio+0x10>
 8003cb0:	f001 fb8c 	bl	80053cc <_fflush_r>
 8003cb4:	68a1      	ldr	r1, [r4, #8]
 8003cb6:	4b08      	ldr	r3, [pc, #32]	@ (8003cd8 <cleanup_stdio+0x34>)
 8003cb8:	4299      	cmp	r1, r3
 8003cba:	d002      	beq.n	8003cc2 <cleanup_stdio+0x1e>
 8003cbc:	0020      	movs	r0, r4
 8003cbe:	f001 fb85 	bl	80053cc <_fflush_r>
 8003cc2:	68e1      	ldr	r1, [r4, #12]
 8003cc4:	4b05      	ldr	r3, [pc, #20]	@ (8003cdc <cleanup_stdio+0x38>)
 8003cc6:	4299      	cmp	r1, r3
 8003cc8:	d002      	beq.n	8003cd0 <cleanup_stdio+0x2c>
 8003cca:	0020      	movs	r0, r4
 8003ccc:	f001 fb7e 	bl	80053cc <_fflush_r>
 8003cd0:	bd10      	pop	{r4, pc}
 8003cd2:	46c0      	nop			@ (mov r8, r8)
 8003cd4:	20000148 	.word	0x20000148
 8003cd8:	200001b0 	.word	0x200001b0
 8003cdc:	20000218 	.word	0x20000218

08003ce0 <global_stdio_init.part.0>:
 8003ce0:	b510      	push	{r4, lr}
 8003ce2:	4b09      	ldr	r3, [pc, #36]	@ (8003d08 <global_stdio_init.part.0+0x28>)
 8003ce4:	4a09      	ldr	r2, [pc, #36]	@ (8003d0c <global_stdio_init.part.0+0x2c>)
 8003ce6:	2104      	movs	r1, #4
 8003ce8:	601a      	str	r2, [r3, #0]
 8003cea:	4809      	ldr	r0, [pc, #36]	@ (8003d10 <global_stdio_init.part.0+0x30>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	f7ff ff95 	bl	8003c1c <std>
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	2109      	movs	r1, #9
 8003cf6:	4807      	ldr	r0, [pc, #28]	@ (8003d14 <global_stdio_init.part.0+0x34>)
 8003cf8:	f7ff ff90 	bl	8003c1c <std>
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	2112      	movs	r1, #18
 8003d00:	4805      	ldr	r0, [pc, #20]	@ (8003d18 <global_stdio_init.part.0+0x38>)
 8003d02:	f7ff ff8b 	bl	8003c1c <std>
 8003d06:	bd10      	pop	{r4, pc}
 8003d08:	20000280 	.word	0x20000280
 8003d0c:	08003c89 	.word	0x08003c89
 8003d10:	20000148 	.word	0x20000148
 8003d14:	200001b0 	.word	0x200001b0
 8003d18:	20000218 	.word	0x20000218

08003d1c <__sfp_lock_acquire>:
 8003d1c:	b510      	push	{r4, lr}
 8003d1e:	4802      	ldr	r0, [pc, #8]	@ (8003d28 <__sfp_lock_acquire+0xc>)
 8003d20:	f000 fa91 	bl	8004246 <__retarget_lock_acquire_recursive>
 8003d24:	bd10      	pop	{r4, pc}
 8003d26:	46c0      	nop			@ (mov r8, r8)
 8003d28:	20000289 	.word	0x20000289

08003d2c <__sfp_lock_release>:
 8003d2c:	b510      	push	{r4, lr}
 8003d2e:	4802      	ldr	r0, [pc, #8]	@ (8003d38 <__sfp_lock_release+0xc>)
 8003d30:	f000 fa8a 	bl	8004248 <__retarget_lock_release_recursive>
 8003d34:	bd10      	pop	{r4, pc}
 8003d36:	46c0      	nop			@ (mov r8, r8)
 8003d38:	20000289 	.word	0x20000289

08003d3c <__sinit>:
 8003d3c:	b510      	push	{r4, lr}
 8003d3e:	0004      	movs	r4, r0
 8003d40:	f7ff ffec 	bl	8003d1c <__sfp_lock_acquire>
 8003d44:	6a23      	ldr	r3, [r4, #32]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <__sinit+0x14>
 8003d4a:	f7ff ffef 	bl	8003d2c <__sfp_lock_release>
 8003d4e:	bd10      	pop	{r4, pc}
 8003d50:	4b04      	ldr	r3, [pc, #16]	@ (8003d64 <__sinit+0x28>)
 8003d52:	6223      	str	r3, [r4, #32]
 8003d54:	4b04      	ldr	r3, [pc, #16]	@ (8003d68 <__sinit+0x2c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1f6      	bne.n	8003d4a <__sinit+0xe>
 8003d5c:	f7ff ffc0 	bl	8003ce0 <global_stdio_init.part.0>
 8003d60:	e7f3      	b.n	8003d4a <__sinit+0xe>
 8003d62:	46c0      	nop			@ (mov r8, r8)
 8003d64:	08003ca5 	.word	0x08003ca5
 8003d68:	20000280 	.word	0x20000280

08003d6c <_fwalk_sglue>:
 8003d6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d6e:	0014      	movs	r4, r2
 8003d70:	2600      	movs	r6, #0
 8003d72:	9000      	str	r0, [sp, #0]
 8003d74:	9101      	str	r1, [sp, #4]
 8003d76:	68a5      	ldr	r5, [r4, #8]
 8003d78:	6867      	ldr	r7, [r4, #4]
 8003d7a:	3f01      	subs	r7, #1
 8003d7c:	d504      	bpl.n	8003d88 <_fwalk_sglue+0x1c>
 8003d7e:	6824      	ldr	r4, [r4, #0]
 8003d80:	2c00      	cmp	r4, #0
 8003d82:	d1f8      	bne.n	8003d76 <_fwalk_sglue+0xa>
 8003d84:	0030      	movs	r0, r6
 8003d86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003d88:	89ab      	ldrh	r3, [r5, #12]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d908      	bls.n	8003da0 <_fwalk_sglue+0x34>
 8003d8e:	220e      	movs	r2, #14
 8003d90:	5eab      	ldrsh	r3, [r5, r2]
 8003d92:	3301      	adds	r3, #1
 8003d94:	d004      	beq.n	8003da0 <_fwalk_sglue+0x34>
 8003d96:	0029      	movs	r1, r5
 8003d98:	9800      	ldr	r0, [sp, #0]
 8003d9a:	9b01      	ldr	r3, [sp, #4]
 8003d9c:	4798      	blx	r3
 8003d9e:	4306      	orrs	r6, r0
 8003da0:	3568      	adds	r5, #104	@ 0x68
 8003da2:	e7ea      	b.n	8003d7a <_fwalk_sglue+0xe>

08003da4 <iprintf>:
 8003da4:	b40f      	push	{r0, r1, r2, r3}
 8003da6:	b507      	push	{r0, r1, r2, lr}
 8003da8:	4905      	ldr	r1, [pc, #20]	@ (8003dc0 <iprintf+0x1c>)
 8003daa:	ab04      	add	r3, sp, #16
 8003dac:	6808      	ldr	r0, [r1, #0]
 8003dae:	cb04      	ldmia	r3!, {r2}
 8003db0:	6881      	ldr	r1, [r0, #8]
 8003db2:	9301      	str	r3, [sp, #4]
 8003db4:	f000 fe8a 	bl	8004acc <_vfiprintf_r>
 8003db8:	b003      	add	sp, #12
 8003dba:	bc08      	pop	{r3}
 8003dbc:	b004      	add	sp, #16
 8003dbe:	4718      	bx	r3
 8003dc0:	20000018 	.word	0x20000018

08003dc4 <_puts_r>:
 8003dc4:	6a03      	ldr	r3, [r0, #32]
 8003dc6:	b570      	push	{r4, r5, r6, lr}
 8003dc8:	0005      	movs	r5, r0
 8003dca:	000e      	movs	r6, r1
 8003dcc:	6884      	ldr	r4, [r0, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <_puts_r+0x12>
 8003dd2:	f7ff ffb3 	bl	8003d3c <__sinit>
 8003dd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003dd8:	07db      	lsls	r3, r3, #31
 8003dda:	d405      	bmi.n	8003de8 <_puts_r+0x24>
 8003ddc:	89a3      	ldrh	r3, [r4, #12]
 8003dde:	059b      	lsls	r3, r3, #22
 8003de0:	d402      	bmi.n	8003de8 <_puts_r+0x24>
 8003de2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003de4:	f000 fa2f 	bl	8004246 <__retarget_lock_acquire_recursive>
 8003de8:	89a3      	ldrh	r3, [r4, #12]
 8003dea:	071b      	lsls	r3, r3, #28
 8003dec:	d502      	bpl.n	8003df4 <_puts_r+0x30>
 8003dee:	6923      	ldr	r3, [r4, #16]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d11f      	bne.n	8003e34 <_puts_r+0x70>
 8003df4:	0021      	movs	r1, r4
 8003df6:	0028      	movs	r0, r5
 8003df8:	f000 f930 	bl	800405c <__swsetup_r>
 8003dfc:	2800      	cmp	r0, #0
 8003dfe:	d019      	beq.n	8003e34 <_puts_r+0x70>
 8003e00:	2501      	movs	r5, #1
 8003e02:	426d      	negs	r5, r5
 8003e04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e06:	07db      	lsls	r3, r3, #31
 8003e08:	d405      	bmi.n	8003e16 <_puts_r+0x52>
 8003e0a:	89a3      	ldrh	r3, [r4, #12]
 8003e0c:	059b      	lsls	r3, r3, #22
 8003e0e:	d402      	bmi.n	8003e16 <_puts_r+0x52>
 8003e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e12:	f000 fa19 	bl	8004248 <__retarget_lock_release_recursive>
 8003e16:	0028      	movs	r0, r5
 8003e18:	bd70      	pop	{r4, r5, r6, pc}
 8003e1a:	3601      	adds	r6, #1
 8003e1c:	60a3      	str	r3, [r4, #8]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	da04      	bge.n	8003e2c <_puts_r+0x68>
 8003e22:	69a2      	ldr	r2, [r4, #24]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	dc16      	bgt.n	8003e56 <_puts_r+0x92>
 8003e28:	290a      	cmp	r1, #10
 8003e2a:	d014      	beq.n	8003e56 <_puts_r+0x92>
 8003e2c:	6823      	ldr	r3, [r4, #0]
 8003e2e:	1c5a      	adds	r2, r3, #1
 8003e30:	6022      	str	r2, [r4, #0]
 8003e32:	7019      	strb	r1, [r3, #0]
 8003e34:	68a3      	ldr	r3, [r4, #8]
 8003e36:	7831      	ldrb	r1, [r6, #0]
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	2900      	cmp	r1, #0
 8003e3c:	d1ed      	bne.n	8003e1a <_puts_r+0x56>
 8003e3e:	60a3      	str	r3, [r4, #8]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	da0f      	bge.n	8003e64 <_puts_r+0xa0>
 8003e44:	0022      	movs	r2, r4
 8003e46:	0028      	movs	r0, r5
 8003e48:	310a      	adds	r1, #10
 8003e4a:	f000 f8c5 	bl	8003fd8 <__swbuf_r>
 8003e4e:	3001      	adds	r0, #1
 8003e50:	d0d6      	beq.n	8003e00 <_puts_r+0x3c>
 8003e52:	250a      	movs	r5, #10
 8003e54:	e7d6      	b.n	8003e04 <_puts_r+0x40>
 8003e56:	0022      	movs	r2, r4
 8003e58:	0028      	movs	r0, r5
 8003e5a:	f000 f8bd 	bl	8003fd8 <__swbuf_r>
 8003e5e:	3001      	adds	r0, #1
 8003e60:	d1e8      	bne.n	8003e34 <_puts_r+0x70>
 8003e62:	e7cd      	b.n	8003e00 <_puts_r+0x3c>
 8003e64:	6823      	ldr	r3, [r4, #0]
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	6022      	str	r2, [r4, #0]
 8003e6a:	220a      	movs	r2, #10
 8003e6c:	701a      	strb	r2, [r3, #0]
 8003e6e:	e7f0      	b.n	8003e52 <_puts_r+0x8e>

08003e70 <puts>:
 8003e70:	b510      	push	{r4, lr}
 8003e72:	4b03      	ldr	r3, [pc, #12]	@ (8003e80 <puts+0x10>)
 8003e74:	0001      	movs	r1, r0
 8003e76:	6818      	ldr	r0, [r3, #0]
 8003e78:	f7ff ffa4 	bl	8003dc4 <_puts_r>
 8003e7c:	bd10      	pop	{r4, pc}
 8003e7e:	46c0      	nop			@ (mov r8, r8)
 8003e80:	20000018 	.word	0x20000018

08003e84 <sniprintf>:
 8003e84:	b40c      	push	{r2, r3}
 8003e86:	b530      	push	{r4, r5, lr}
 8003e88:	4b17      	ldr	r3, [pc, #92]	@ (8003ee8 <sniprintf+0x64>)
 8003e8a:	000c      	movs	r4, r1
 8003e8c:	681d      	ldr	r5, [r3, #0]
 8003e8e:	b09d      	sub	sp, #116	@ 0x74
 8003e90:	2900      	cmp	r1, #0
 8003e92:	da08      	bge.n	8003ea6 <sniprintf+0x22>
 8003e94:	238b      	movs	r3, #139	@ 0x8b
 8003e96:	2001      	movs	r0, #1
 8003e98:	602b      	str	r3, [r5, #0]
 8003e9a:	4240      	negs	r0, r0
 8003e9c:	b01d      	add	sp, #116	@ 0x74
 8003e9e:	bc30      	pop	{r4, r5}
 8003ea0:	bc08      	pop	{r3}
 8003ea2:	b002      	add	sp, #8
 8003ea4:	4718      	bx	r3
 8003ea6:	2382      	movs	r3, #130	@ 0x82
 8003ea8:	466a      	mov	r2, sp
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	8293      	strh	r3, [r2, #20]
 8003eae:	2300      	movs	r3, #0
 8003eb0:	9002      	str	r0, [sp, #8]
 8003eb2:	9006      	str	r0, [sp, #24]
 8003eb4:	4299      	cmp	r1, r3
 8003eb6:	d000      	beq.n	8003eba <sniprintf+0x36>
 8003eb8:	1e4b      	subs	r3, r1, #1
 8003eba:	9304      	str	r3, [sp, #16]
 8003ebc:	9307      	str	r3, [sp, #28]
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	466a      	mov	r2, sp
 8003ec2:	425b      	negs	r3, r3
 8003ec4:	82d3      	strh	r3, [r2, #22]
 8003ec6:	0028      	movs	r0, r5
 8003ec8:	ab21      	add	r3, sp, #132	@ 0x84
 8003eca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003ecc:	a902      	add	r1, sp, #8
 8003ece:	9301      	str	r3, [sp, #4]
 8003ed0:	f000 fb18 	bl	8004504 <_svfiprintf_r>
 8003ed4:	1c43      	adds	r3, r0, #1
 8003ed6:	da01      	bge.n	8003edc <sniprintf+0x58>
 8003ed8:	238b      	movs	r3, #139	@ 0x8b
 8003eda:	602b      	str	r3, [r5, #0]
 8003edc:	2c00      	cmp	r4, #0
 8003ede:	d0dd      	beq.n	8003e9c <sniprintf+0x18>
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	9b02      	ldr	r3, [sp, #8]
 8003ee4:	701a      	strb	r2, [r3, #0]
 8003ee6:	e7d9      	b.n	8003e9c <sniprintf+0x18>
 8003ee8:	20000018 	.word	0x20000018

08003eec <siscanf>:
 8003eec:	b40e      	push	{r1, r2, r3}
 8003eee:	b530      	push	{r4, r5, lr}
 8003ef0:	2381      	movs	r3, #129	@ 0x81
 8003ef2:	b09c      	sub	sp, #112	@ 0x70
 8003ef4:	466a      	mov	r2, sp
 8003ef6:	ac1f      	add	r4, sp, #124	@ 0x7c
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	cc20      	ldmia	r4!, {r5}
 8003efc:	8293      	strh	r3, [r2, #20]
 8003efe:	9002      	str	r0, [sp, #8]
 8003f00:	9006      	str	r0, [sp, #24]
 8003f02:	f7fc f901 	bl	8000108 <strlen>
 8003f06:	4b0b      	ldr	r3, [pc, #44]	@ (8003f34 <siscanf+0x48>)
 8003f08:	466a      	mov	r2, sp
 8003f0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	9003      	str	r0, [sp, #12]
 8003f10:	9007      	str	r0, [sp, #28]
 8003f12:	4809      	ldr	r0, [pc, #36]	@ (8003f38 <siscanf+0x4c>)
 8003f14:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003f16:	9314      	str	r3, [sp, #80]	@ 0x50
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	82d3      	strh	r3, [r2, #22]
 8003f1c:	a902      	add	r1, sp, #8
 8003f1e:	0023      	movs	r3, r4
 8003f20:	002a      	movs	r2, r5
 8003f22:	6800      	ldr	r0, [r0, #0]
 8003f24:	9401      	str	r4, [sp, #4]
 8003f26:	f000 fc47 	bl	80047b8 <__ssvfiscanf_r>
 8003f2a:	b01c      	add	sp, #112	@ 0x70
 8003f2c:	bc30      	pop	{r4, r5}
 8003f2e:	bc08      	pop	{r3}
 8003f30:	b003      	add	sp, #12
 8003f32:	4718      	bx	r3
 8003f34:	08003f65 	.word	0x08003f65
 8003f38:	20000018 	.word	0x20000018

08003f3c <__sread>:
 8003f3c:	b570      	push	{r4, r5, r6, lr}
 8003f3e:	000c      	movs	r4, r1
 8003f40:	250e      	movs	r5, #14
 8003f42:	5f49      	ldrsh	r1, [r1, r5]
 8003f44:	f000 f92c 	bl	80041a0 <_read_r>
 8003f48:	2800      	cmp	r0, #0
 8003f4a:	db03      	blt.n	8003f54 <__sread+0x18>
 8003f4c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003f4e:	181b      	adds	r3, r3, r0
 8003f50:	6563      	str	r3, [r4, #84]	@ 0x54
 8003f52:	bd70      	pop	{r4, r5, r6, pc}
 8003f54:	89a3      	ldrh	r3, [r4, #12]
 8003f56:	4a02      	ldr	r2, [pc, #8]	@ (8003f60 <__sread+0x24>)
 8003f58:	4013      	ands	r3, r2
 8003f5a:	81a3      	strh	r3, [r4, #12]
 8003f5c:	e7f9      	b.n	8003f52 <__sread+0x16>
 8003f5e:	46c0      	nop			@ (mov r8, r8)
 8003f60:	ffffefff 	.word	0xffffefff

08003f64 <__seofread>:
 8003f64:	2000      	movs	r0, #0
 8003f66:	4770      	bx	lr

08003f68 <__swrite>:
 8003f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f6a:	001f      	movs	r7, r3
 8003f6c:	898b      	ldrh	r3, [r1, #12]
 8003f6e:	0005      	movs	r5, r0
 8003f70:	000c      	movs	r4, r1
 8003f72:	0016      	movs	r6, r2
 8003f74:	05db      	lsls	r3, r3, #23
 8003f76:	d505      	bpl.n	8003f84 <__swrite+0x1c>
 8003f78:	230e      	movs	r3, #14
 8003f7a:	5ec9      	ldrsh	r1, [r1, r3]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	2302      	movs	r3, #2
 8003f80:	f000 f8fa 	bl	8004178 <_lseek_r>
 8003f84:	89a3      	ldrh	r3, [r4, #12]
 8003f86:	4a05      	ldr	r2, [pc, #20]	@ (8003f9c <__swrite+0x34>)
 8003f88:	0028      	movs	r0, r5
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	81a3      	strh	r3, [r4, #12]
 8003f8e:	0032      	movs	r2, r6
 8003f90:	230e      	movs	r3, #14
 8003f92:	5ee1      	ldrsh	r1, [r4, r3]
 8003f94:	003b      	movs	r3, r7
 8003f96:	f000 f917 	bl	80041c8 <_write_r>
 8003f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f9c:	ffffefff 	.word	0xffffefff

08003fa0 <__sseek>:
 8003fa0:	b570      	push	{r4, r5, r6, lr}
 8003fa2:	000c      	movs	r4, r1
 8003fa4:	250e      	movs	r5, #14
 8003fa6:	5f49      	ldrsh	r1, [r1, r5]
 8003fa8:	f000 f8e6 	bl	8004178 <_lseek_r>
 8003fac:	89a3      	ldrh	r3, [r4, #12]
 8003fae:	1c42      	adds	r2, r0, #1
 8003fb0:	d103      	bne.n	8003fba <__sseek+0x1a>
 8003fb2:	4a05      	ldr	r2, [pc, #20]	@ (8003fc8 <__sseek+0x28>)
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	81a3      	strh	r3, [r4, #12]
 8003fb8:	bd70      	pop	{r4, r5, r6, pc}
 8003fba:	2280      	movs	r2, #128	@ 0x80
 8003fbc:	0152      	lsls	r2, r2, #5
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	81a3      	strh	r3, [r4, #12]
 8003fc2:	6560      	str	r0, [r4, #84]	@ 0x54
 8003fc4:	e7f8      	b.n	8003fb8 <__sseek+0x18>
 8003fc6:	46c0      	nop			@ (mov r8, r8)
 8003fc8:	ffffefff 	.word	0xffffefff

08003fcc <__sclose>:
 8003fcc:	b510      	push	{r4, lr}
 8003fce:	230e      	movs	r3, #14
 8003fd0:	5ec9      	ldrsh	r1, [r1, r3]
 8003fd2:	f000 f8bf 	bl	8004154 <_close_r>
 8003fd6:	bd10      	pop	{r4, pc}

08003fd8 <__swbuf_r>:
 8003fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fda:	0006      	movs	r6, r0
 8003fdc:	000d      	movs	r5, r1
 8003fde:	0014      	movs	r4, r2
 8003fe0:	2800      	cmp	r0, #0
 8003fe2:	d004      	beq.n	8003fee <__swbuf_r+0x16>
 8003fe4:	6a03      	ldr	r3, [r0, #32]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <__swbuf_r+0x16>
 8003fea:	f7ff fea7 	bl	8003d3c <__sinit>
 8003fee:	69a3      	ldr	r3, [r4, #24]
 8003ff0:	60a3      	str	r3, [r4, #8]
 8003ff2:	89a3      	ldrh	r3, [r4, #12]
 8003ff4:	071b      	lsls	r3, r3, #28
 8003ff6:	d502      	bpl.n	8003ffe <__swbuf_r+0x26>
 8003ff8:	6923      	ldr	r3, [r4, #16]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d109      	bne.n	8004012 <__swbuf_r+0x3a>
 8003ffe:	0021      	movs	r1, r4
 8004000:	0030      	movs	r0, r6
 8004002:	f000 f82b 	bl	800405c <__swsetup_r>
 8004006:	2800      	cmp	r0, #0
 8004008:	d003      	beq.n	8004012 <__swbuf_r+0x3a>
 800400a:	2501      	movs	r5, #1
 800400c:	426d      	negs	r5, r5
 800400e:	0028      	movs	r0, r5
 8004010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004012:	6923      	ldr	r3, [r4, #16]
 8004014:	6820      	ldr	r0, [r4, #0]
 8004016:	b2ef      	uxtb	r7, r5
 8004018:	1ac0      	subs	r0, r0, r3
 800401a:	6963      	ldr	r3, [r4, #20]
 800401c:	b2ed      	uxtb	r5, r5
 800401e:	4283      	cmp	r3, r0
 8004020:	dc05      	bgt.n	800402e <__swbuf_r+0x56>
 8004022:	0021      	movs	r1, r4
 8004024:	0030      	movs	r0, r6
 8004026:	f001 f9d1 	bl	80053cc <_fflush_r>
 800402a:	2800      	cmp	r0, #0
 800402c:	d1ed      	bne.n	800400a <__swbuf_r+0x32>
 800402e:	68a3      	ldr	r3, [r4, #8]
 8004030:	3001      	adds	r0, #1
 8004032:	3b01      	subs	r3, #1
 8004034:	60a3      	str	r3, [r4, #8]
 8004036:	6823      	ldr	r3, [r4, #0]
 8004038:	1c5a      	adds	r2, r3, #1
 800403a:	6022      	str	r2, [r4, #0]
 800403c:	701f      	strb	r7, [r3, #0]
 800403e:	6963      	ldr	r3, [r4, #20]
 8004040:	4283      	cmp	r3, r0
 8004042:	d004      	beq.n	800404e <__swbuf_r+0x76>
 8004044:	89a3      	ldrh	r3, [r4, #12]
 8004046:	07db      	lsls	r3, r3, #31
 8004048:	d5e1      	bpl.n	800400e <__swbuf_r+0x36>
 800404a:	2d0a      	cmp	r5, #10
 800404c:	d1df      	bne.n	800400e <__swbuf_r+0x36>
 800404e:	0021      	movs	r1, r4
 8004050:	0030      	movs	r0, r6
 8004052:	f001 f9bb 	bl	80053cc <_fflush_r>
 8004056:	2800      	cmp	r0, #0
 8004058:	d0d9      	beq.n	800400e <__swbuf_r+0x36>
 800405a:	e7d6      	b.n	800400a <__swbuf_r+0x32>

0800405c <__swsetup_r>:
 800405c:	4b2d      	ldr	r3, [pc, #180]	@ (8004114 <__swsetup_r+0xb8>)
 800405e:	b570      	push	{r4, r5, r6, lr}
 8004060:	0005      	movs	r5, r0
 8004062:	6818      	ldr	r0, [r3, #0]
 8004064:	000c      	movs	r4, r1
 8004066:	2800      	cmp	r0, #0
 8004068:	d004      	beq.n	8004074 <__swsetup_r+0x18>
 800406a:	6a03      	ldr	r3, [r0, #32]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d101      	bne.n	8004074 <__swsetup_r+0x18>
 8004070:	f7ff fe64 	bl	8003d3c <__sinit>
 8004074:	230c      	movs	r3, #12
 8004076:	5ee2      	ldrsh	r2, [r4, r3]
 8004078:	0713      	lsls	r3, r2, #28
 800407a:	d423      	bmi.n	80040c4 <__swsetup_r+0x68>
 800407c:	06d3      	lsls	r3, r2, #27
 800407e:	d407      	bmi.n	8004090 <__swsetup_r+0x34>
 8004080:	2309      	movs	r3, #9
 8004082:	602b      	str	r3, [r5, #0]
 8004084:	2340      	movs	r3, #64	@ 0x40
 8004086:	2001      	movs	r0, #1
 8004088:	4313      	orrs	r3, r2
 800408a:	81a3      	strh	r3, [r4, #12]
 800408c:	4240      	negs	r0, r0
 800408e:	e03a      	b.n	8004106 <__swsetup_r+0xaa>
 8004090:	0752      	lsls	r2, r2, #29
 8004092:	d513      	bpl.n	80040bc <__swsetup_r+0x60>
 8004094:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004096:	2900      	cmp	r1, #0
 8004098:	d008      	beq.n	80040ac <__swsetup_r+0x50>
 800409a:	0023      	movs	r3, r4
 800409c:	3344      	adds	r3, #68	@ 0x44
 800409e:	4299      	cmp	r1, r3
 80040a0:	d002      	beq.n	80040a8 <__swsetup_r+0x4c>
 80040a2:	0028      	movs	r0, r5
 80040a4:	f000 f8d2 	bl	800424c <_free_r>
 80040a8:	2300      	movs	r3, #0
 80040aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80040ac:	2224      	movs	r2, #36	@ 0x24
 80040ae:	89a3      	ldrh	r3, [r4, #12]
 80040b0:	4393      	bics	r3, r2
 80040b2:	81a3      	strh	r3, [r4, #12]
 80040b4:	2300      	movs	r3, #0
 80040b6:	6063      	str	r3, [r4, #4]
 80040b8:	6923      	ldr	r3, [r4, #16]
 80040ba:	6023      	str	r3, [r4, #0]
 80040bc:	2308      	movs	r3, #8
 80040be:	89a2      	ldrh	r2, [r4, #12]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	81a3      	strh	r3, [r4, #12]
 80040c4:	6923      	ldr	r3, [r4, #16]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10b      	bne.n	80040e2 <__swsetup_r+0x86>
 80040ca:	21a0      	movs	r1, #160	@ 0xa0
 80040cc:	2280      	movs	r2, #128	@ 0x80
 80040ce:	89a3      	ldrh	r3, [r4, #12]
 80040d0:	0089      	lsls	r1, r1, #2
 80040d2:	0092      	lsls	r2, r2, #2
 80040d4:	400b      	ands	r3, r1
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d003      	beq.n	80040e2 <__swsetup_r+0x86>
 80040da:	0021      	movs	r1, r4
 80040dc:	0028      	movs	r0, r5
 80040de:	f001 f9cb 	bl	8005478 <__smakebuf_r>
 80040e2:	230c      	movs	r3, #12
 80040e4:	5ee2      	ldrsh	r2, [r4, r3]
 80040e6:	2101      	movs	r1, #1
 80040e8:	0013      	movs	r3, r2
 80040ea:	400b      	ands	r3, r1
 80040ec:	420a      	tst	r2, r1
 80040ee:	d00b      	beq.n	8004108 <__swsetup_r+0xac>
 80040f0:	2300      	movs	r3, #0
 80040f2:	60a3      	str	r3, [r4, #8]
 80040f4:	6963      	ldr	r3, [r4, #20]
 80040f6:	425b      	negs	r3, r3
 80040f8:	61a3      	str	r3, [r4, #24]
 80040fa:	2000      	movs	r0, #0
 80040fc:	6923      	ldr	r3, [r4, #16]
 80040fe:	4283      	cmp	r3, r0
 8004100:	d101      	bne.n	8004106 <__swsetup_r+0xaa>
 8004102:	0613      	lsls	r3, r2, #24
 8004104:	d4be      	bmi.n	8004084 <__swsetup_r+0x28>
 8004106:	bd70      	pop	{r4, r5, r6, pc}
 8004108:	0791      	lsls	r1, r2, #30
 800410a:	d400      	bmi.n	800410e <__swsetup_r+0xb2>
 800410c:	6963      	ldr	r3, [r4, #20]
 800410e:	60a3      	str	r3, [r4, #8]
 8004110:	e7f3      	b.n	80040fa <__swsetup_r+0x9e>
 8004112:	46c0      	nop			@ (mov r8, r8)
 8004114:	20000018 	.word	0x20000018

08004118 <memset>:
 8004118:	0003      	movs	r3, r0
 800411a:	1882      	adds	r2, r0, r2
 800411c:	4293      	cmp	r3, r2
 800411e:	d100      	bne.n	8004122 <memset+0xa>
 8004120:	4770      	bx	lr
 8004122:	7019      	strb	r1, [r3, #0]
 8004124:	3301      	adds	r3, #1
 8004126:	e7f9      	b.n	800411c <memset+0x4>

08004128 <strstr>:
 8004128:	780a      	ldrb	r2, [r1, #0]
 800412a:	b530      	push	{r4, r5, lr}
 800412c:	2a00      	cmp	r2, #0
 800412e:	d10c      	bne.n	800414a <strstr+0x22>
 8004130:	bd30      	pop	{r4, r5, pc}
 8004132:	429a      	cmp	r2, r3
 8004134:	d108      	bne.n	8004148 <strstr+0x20>
 8004136:	2301      	movs	r3, #1
 8004138:	5ccc      	ldrb	r4, [r1, r3]
 800413a:	2c00      	cmp	r4, #0
 800413c:	d0f8      	beq.n	8004130 <strstr+0x8>
 800413e:	5cc5      	ldrb	r5, [r0, r3]
 8004140:	42a5      	cmp	r5, r4
 8004142:	d101      	bne.n	8004148 <strstr+0x20>
 8004144:	3301      	adds	r3, #1
 8004146:	e7f7      	b.n	8004138 <strstr+0x10>
 8004148:	3001      	adds	r0, #1
 800414a:	7803      	ldrb	r3, [r0, #0]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1f0      	bne.n	8004132 <strstr+0xa>
 8004150:	0018      	movs	r0, r3
 8004152:	e7ed      	b.n	8004130 <strstr+0x8>

08004154 <_close_r>:
 8004154:	2300      	movs	r3, #0
 8004156:	b570      	push	{r4, r5, r6, lr}
 8004158:	4d06      	ldr	r5, [pc, #24]	@ (8004174 <_close_r+0x20>)
 800415a:	0004      	movs	r4, r0
 800415c:	0008      	movs	r0, r1
 800415e:	602b      	str	r3, [r5, #0]
 8004160:	f7fc fe0d 	bl	8000d7e <_close>
 8004164:	1c43      	adds	r3, r0, #1
 8004166:	d103      	bne.n	8004170 <_close_r+0x1c>
 8004168:	682b      	ldr	r3, [r5, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d000      	beq.n	8004170 <_close_r+0x1c>
 800416e:	6023      	str	r3, [r4, #0]
 8004170:	bd70      	pop	{r4, r5, r6, pc}
 8004172:	46c0      	nop			@ (mov r8, r8)
 8004174:	20000284 	.word	0x20000284

08004178 <_lseek_r>:
 8004178:	b570      	push	{r4, r5, r6, lr}
 800417a:	0004      	movs	r4, r0
 800417c:	0008      	movs	r0, r1
 800417e:	0011      	movs	r1, r2
 8004180:	001a      	movs	r2, r3
 8004182:	2300      	movs	r3, #0
 8004184:	4d05      	ldr	r5, [pc, #20]	@ (800419c <_lseek_r+0x24>)
 8004186:	602b      	str	r3, [r5, #0]
 8004188:	f7fc fe1a 	bl	8000dc0 <_lseek>
 800418c:	1c43      	adds	r3, r0, #1
 800418e:	d103      	bne.n	8004198 <_lseek_r+0x20>
 8004190:	682b      	ldr	r3, [r5, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d000      	beq.n	8004198 <_lseek_r+0x20>
 8004196:	6023      	str	r3, [r4, #0]
 8004198:	bd70      	pop	{r4, r5, r6, pc}
 800419a:	46c0      	nop			@ (mov r8, r8)
 800419c:	20000284 	.word	0x20000284

080041a0 <_read_r>:
 80041a0:	b570      	push	{r4, r5, r6, lr}
 80041a2:	0004      	movs	r4, r0
 80041a4:	0008      	movs	r0, r1
 80041a6:	0011      	movs	r1, r2
 80041a8:	001a      	movs	r2, r3
 80041aa:	2300      	movs	r3, #0
 80041ac:	4d05      	ldr	r5, [pc, #20]	@ (80041c4 <_read_r+0x24>)
 80041ae:	602b      	str	r3, [r5, #0]
 80041b0:	f7fc fdac 	bl	8000d0c <_read>
 80041b4:	1c43      	adds	r3, r0, #1
 80041b6:	d103      	bne.n	80041c0 <_read_r+0x20>
 80041b8:	682b      	ldr	r3, [r5, #0]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d000      	beq.n	80041c0 <_read_r+0x20>
 80041be:	6023      	str	r3, [r4, #0]
 80041c0:	bd70      	pop	{r4, r5, r6, pc}
 80041c2:	46c0      	nop			@ (mov r8, r8)
 80041c4:	20000284 	.word	0x20000284

080041c8 <_write_r>:
 80041c8:	b570      	push	{r4, r5, r6, lr}
 80041ca:	0004      	movs	r4, r0
 80041cc:	0008      	movs	r0, r1
 80041ce:	0011      	movs	r1, r2
 80041d0:	001a      	movs	r2, r3
 80041d2:	2300      	movs	r3, #0
 80041d4:	4d05      	ldr	r5, [pc, #20]	@ (80041ec <_write_r+0x24>)
 80041d6:	602b      	str	r3, [r5, #0]
 80041d8:	f7fc fdb5 	bl	8000d46 <_write>
 80041dc:	1c43      	adds	r3, r0, #1
 80041de:	d103      	bne.n	80041e8 <_write_r+0x20>
 80041e0:	682b      	ldr	r3, [r5, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d000      	beq.n	80041e8 <_write_r+0x20>
 80041e6:	6023      	str	r3, [r4, #0]
 80041e8:	bd70      	pop	{r4, r5, r6, pc}
 80041ea:	46c0      	nop			@ (mov r8, r8)
 80041ec:	20000284 	.word	0x20000284

080041f0 <__errno>:
 80041f0:	4b01      	ldr	r3, [pc, #4]	@ (80041f8 <__errno+0x8>)
 80041f2:	6818      	ldr	r0, [r3, #0]
 80041f4:	4770      	bx	lr
 80041f6:	46c0      	nop			@ (mov r8, r8)
 80041f8:	20000018 	.word	0x20000018

080041fc <__libc_init_array>:
 80041fc:	b570      	push	{r4, r5, r6, lr}
 80041fe:	2600      	movs	r6, #0
 8004200:	4c0c      	ldr	r4, [pc, #48]	@ (8004234 <__libc_init_array+0x38>)
 8004202:	4d0d      	ldr	r5, [pc, #52]	@ (8004238 <__libc_init_array+0x3c>)
 8004204:	1b64      	subs	r4, r4, r5
 8004206:	10a4      	asrs	r4, r4, #2
 8004208:	42a6      	cmp	r6, r4
 800420a:	d109      	bne.n	8004220 <__libc_init_array+0x24>
 800420c:	2600      	movs	r6, #0
 800420e:	f001 fb95 	bl	800593c <_init>
 8004212:	4c0a      	ldr	r4, [pc, #40]	@ (800423c <__libc_init_array+0x40>)
 8004214:	4d0a      	ldr	r5, [pc, #40]	@ (8004240 <__libc_init_array+0x44>)
 8004216:	1b64      	subs	r4, r4, r5
 8004218:	10a4      	asrs	r4, r4, #2
 800421a:	42a6      	cmp	r6, r4
 800421c:	d105      	bne.n	800422a <__libc_init_array+0x2e>
 800421e:	bd70      	pop	{r4, r5, r6, pc}
 8004220:	00b3      	lsls	r3, r6, #2
 8004222:	58eb      	ldr	r3, [r5, r3]
 8004224:	4798      	blx	r3
 8004226:	3601      	adds	r6, #1
 8004228:	e7ee      	b.n	8004208 <__libc_init_array+0xc>
 800422a:	00b3      	lsls	r3, r6, #2
 800422c:	58eb      	ldr	r3, [r5, r3]
 800422e:	4798      	blx	r3
 8004230:	3601      	adds	r6, #1
 8004232:	e7f2      	b.n	800421a <__libc_init_array+0x1e>
 8004234:	080060f0 	.word	0x080060f0
 8004238:	080060f0 	.word	0x080060f0
 800423c:	080060f4 	.word	0x080060f4
 8004240:	080060f0 	.word	0x080060f0

08004244 <__retarget_lock_init_recursive>:
 8004244:	4770      	bx	lr

08004246 <__retarget_lock_acquire_recursive>:
 8004246:	4770      	bx	lr

08004248 <__retarget_lock_release_recursive>:
 8004248:	4770      	bx	lr
	...

0800424c <_free_r>:
 800424c:	b570      	push	{r4, r5, r6, lr}
 800424e:	0005      	movs	r5, r0
 8004250:	1e0c      	subs	r4, r1, #0
 8004252:	d010      	beq.n	8004276 <_free_r+0x2a>
 8004254:	3c04      	subs	r4, #4
 8004256:	6823      	ldr	r3, [r4, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	da00      	bge.n	800425e <_free_r+0x12>
 800425c:	18e4      	adds	r4, r4, r3
 800425e:	0028      	movs	r0, r5
 8004260:	f000 f8e0 	bl	8004424 <__malloc_lock>
 8004264:	4a1d      	ldr	r2, [pc, #116]	@ (80042dc <_free_r+0x90>)
 8004266:	6813      	ldr	r3, [r2, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d105      	bne.n	8004278 <_free_r+0x2c>
 800426c:	6063      	str	r3, [r4, #4]
 800426e:	6014      	str	r4, [r2, #0]
 8004270:	0028      	movs	r0, r5
 8004272:	f000 f8df 	bl	8004434 <__malloc_unlock>
 8004276:	bd70      	pop	{r4, r5, r6, pc}
 8004278:	42a3      	cmp	r3, r4
 800427a:	d908      	bls.n	800428e <_free_r+0x42>
 800427c:	6820      	ldr	r0, [r4, #0]
 800427e:	1821      	adds	r1, r4, r0
 8004280:	428b      	cmp	r3, r1
 8004282:	d1f3      	bne.n	800426c <_free_r+0x20>
 8004284:	6819      	ldr	r1, [r3, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	1809      	adds	r1, r1, r0
 800428a:	6021      	str	r1, [r4, #0]
 800428c:	e7ee      	b.n	800426c <_free_r+0x20>
 800428e:	001a      	movs	r2, r3
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <_free_r+0x4e>
 8004296:	42a3      	cmp	r3, r4
 8004298:	d9f9      	bls.n	800428e <_free_r+0x42>
 800429a:	6811      	ldr	r1, [r2, #0]
 800429c:	1850      	adds	r0, r2, r1
 800429e:	42a0      	cmp	r0, r4
 80042a0:	d10b      	bne.n	80042ba <_free_r+0x6e>
 80042a2:	6820      	ldr	r0, [r4, #0]
 80042a4:	1809      	adds	r1, r1, r0
 80042a6:	1850      	adds	r0, r2, r1
 80042a8:	6011      	str	r1, [r2, #0]
 80042aa:	4283      	cmp	r3, r0
 80042ac:	d1e0      	bne.n	8004270 <_free_r+0x24>
 80042ae:	6818      	ldr	r0, [r3, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	1841      	adds	r1, r0, r1
 80042b4:	6011      	str	r1, [r2, #0]
 80042b6:	6053      	str	r3, [r2, #4]
 80042b8:	e7da      	b.n	8004270 <_free_r+0x24>
 80042ba:	42a0      	cmp	r0, r4
 80042bc:	d902      	bls.n	80042c4 <_free_r+0x78>
 80042be:	230c      	movs	r3, #12
 80042c0:	602b      	str	r3, [r5, #0]
 80042c2:	e7d5      	b.n	8004270 <_free_r+0x24>
 80042c4:	6820      	ldr	r0, [r4, #0]
 80042c6:	1821      	adds	r1, r4, r0
 80042c8:	428b      	cmp	r3, r1
 80042ca:	d103      	bne.n	80042d4 <_free_r+0x88>
 80042cc:	6819      	ldr	r1, [r3, #0]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	1809      	adds	r1, r1, r0
 80042d2:	6021      	str	r1, [r4, #0]
 80042d4:	6063      	str	r3, [r4, #4]
 80042d6:	6054      	str	r4, [r2, #4]
 80042d8:	e7ca      	b.n	8004270 <_free_r+0x24>
 80042da:	46c0      	nop			@ (mov r8, r8)
 80042dc:	20000290 	.word	0x20000290

080042e0 <sbrk_aligned>:
 80042e0:	b570      	push	{r4, r5, r6, lr}
 80042e2:	4e0f      	ldr	r6, [pc, #60]	@ (8004320 <sbrk_aligned+0x40>)
 80042e4:	000d      	movs	r5, r1
 80042e6:	6831      	ldr	r1, [r6, #0]
 80042e8:	0004      	movs	r4, r0
 80042ea:	2900      	cmp	r1, #0
 80042ec:	d102      	bne.n	80042f4 <sbrk_aligned+0x14>
 80042ee:	f001 f9b3 	bl	8005658 <_sbrk_r>
 80042f2:	6030      	str	r0, [r6, #0]
 80042f4:	0029      	movs	r1, r5
 80042f6:	0020      	movs	r0, r4
 80042f8:	f001 f9ae 	bl	8005658 <_sbrk_r>
 80042fc:	1c43      	adds	r3, r0, #1
 80042fe:	d103      	bne.n	8004308 <sbrk_aligned+0x28>
 8004300:	2501      	movs	r5, #1
 8004302:	426d      	negs	r5, r5
 8004304:	0028      	movs	r0, r5
 8004306:	bd70      	pop	{r4, r5, r6, pc}
 8004308:	2303      	movs	r3, #3
 800430a:	1cc5      	adds	r5, r0, #3
 800430c:	439d      	bics	r5, r3
 800430e:	42a8      	cmp	r0, r5
 8004310:	d0f8      	beq.n	8004304 <sbrk_aligned+0x24>
 8004312:	1a29      	subs	r1, r5, r0
 8004314:	0020      	movs	r0, r4
 8004316:	f001 f99f 	bl	8005658 <_sbrk_r>
 800431a:	3001      	adds	r0, #1
 800431c:	d1f2      	bne.n	8004304 <sbrk_aligned+0x24>
 800431e:	e7ef      	b.n	8004300 <sbrk_aligned+0x20>
 8004320:	2000028c 	.word	0x2000028c

08004324 <_malloc_r>:
 8004324:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004326:	2203      	movs	r2, #3
 8004328:	1ccb      	adds	r3, r1, #3
 800432a:	4393      	bics	r3, r2
 800432c:	3308      	adds	r3, #8
 800432e:	0005      	movs	r5, r0
 8004330:	001f      	movs	r7, r3
 8004332:	2b0c      	cmp	r3, #12
 8004334:	d234      	bcs.n	80043a0 <_malloc_r+0x7c>
 8004336:	270c      	movs	r7, #12
 8004338:	42b9      	cmp	r1, r7
 800433a:	d833      	bhi.n	80043a4 <_malloc_r+0x80>
 800433c:	0028      	movs	r0, r5
 800433e:	f000 f871 	bl	8004424 <__malloc_lock>
 8004342:	4e37      	ldr	r6, [pc, #220]	@ (8004420 <_malloc_r+0xfc>)
 8004344:	6833      	ldr	r3, [r6, #0]
 8004346:	001c      	movs	r4, r3
 8004348:	2c00      	cmp	r4, #0
 800434a:	d12f      	bne.n	80043ac <_malloc_r+0x88>
 800434c:	0039      	movs	r1, r7
 800434e:	0028      	movs	r0, r5
 8004350:	f7ff ffc6 	bl	80042e0 <sbrk_aligned>
 8004354:	0004      	movs	r4, r0
 8004356:	1c43      	adds	r3, r0, #1
 8004358:	d15f      	bne.n	800441a <_malloc_r+0xf6>
 800435a:	6834      	ldr	r4, [r6, #0]
 800435c:	9400      	str	r4, [sp, #0]
 800435e:	9b00      	ldr	r3, [sp, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d14a      	bne.n	80043fa <_malloc_r+0xd6>
 8004364:	2c00      	cmp	r4, #0
 8004366:	d052      	beq.n	800440e <_malloc_r+0xea>
 8004368:	6823      	ldr	r3, [r4, #0]
 800436a:	0028      	movs	r0, r5
 800436c:	18e3      	adds	r3, r4, r3
 800436e:	9900      	ldr	r1, [sp, #0]
 8004370:	9301      	str	r3, [sp, #4]
 8004372:	f001 f971 	bl	8005658 <_sbrk_r>
 8004376:	9b01      	ldr	r3, [sp, #4]
 8004378:	4283      	cmp	r3, r0
 800437a:	d148      	bne.n	800440e <_malloc_r+0xea>
 800437c:	6823      	ldr	r3, [r4, #0]
 800437e:	0028      	movs	r0, r5
 8004380:	1aff      	subs	r7, r7, r3
 8004382:	0039      	movs	r1, r7
 8004384:	f7ff ffac 	bl	80042e0 <sbrk_aligned>
 8004388:	3001      	adds	r0, #1
 800438a:	d040      	beq.n	800440e <_malloc_r+0xea>
 800438c:	6823      	ldr	r3, [r4, #0]
 800438e:	19db      	adds	r3, r3, r7
 8004390:	6023      	str	r3, [r4, #0]
 8004392:	6833      	ldr	r3, [r6, #0]
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	2a00      	cmp	r2, #0
 8004398:	d133      	bne.n	8004402 <_malloc_r+0xde>
 800439a:	9b00      	ldr	r3, [sp, #0]
 800439c:	6033      	str	r3, [r6, #0]
 800439e:	e019      	b.n	80043d4 <_malloc_r+0xb0>
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	dac9      	bge.n	8004338 <_malloc_r+0x14>
 80043a4:	230c      	movs	r3, #12
 80043a6:	602b      	str	r3, [r5, #0]
 80043a8:	2000      	movs	r0, #0
 80043aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043ac:	6821      	ldr	r1, [r4, #0]
 80043ae:	1bc9      	subs	r1, r1, r7
 80043b0:	d420      	bmi.n	80043f4 <_malloc_r+0xd0>
 80043b2:	290b      	cmp	r1, #11
 80043b4:	d90a      	bls.n	80043cc <_malloc_r+0xa8>
 80043b6:	19e2      	adds	r2, r4, r7
 80043b8:	6027      	str	r7, [r4, #0]
 80043ba:	42a3      	cmp	r3, r4
 80043bc:	d104      	bne.n	80043c8 <_malloc_r+0xa4>
 80043be:	6032      	str	r2, [r6, #0]
 80043c0:	6863      	ldr	r3, [r4, #4]
 80043c2:	6011      	str	r1, [r2, #0]
 80043c4:	6053      	str	r3, [r2, #4]
 80043c6:	e005      	b.n	80043d4 <_malloc_r+0xb0>
 80043c8:	605a      	str	r2, [r3, #4]
 80043ca:	e7f9      	b.n	80043c0 <_malloc_r+0x9c>
 80043cc:	6862      	ldr	r2, [r4, #4]
 80043ce:	42a3      	cmp	r3, r4
 80043d0:	d10e      	bne.n	80043f0 <_malloc_r+0xcc>
 80043d2:	6032      	str	r2, [r6, #0]
 80043d4:	0028      	movs	r0, r5
 80043d6:	f000 f82d 	bl	8004434 <__malloc_unlock>
 80043da:	0020      	movs	r0, r4
 80043dc:	2207      	movs	r2, #7
 80043de:	300b      	adds	r0, #11
 80043e0:	1d23      	adds	r3, r4, #4
 80043e2:	4390      	bics	r0, r2
 80043e4:	1ac2      	subs	r2, r0, r3
 80043e6:	4298      	cmp	r0, r3
 80043e8:	d0df      	beq.n	80043aa <_malloc_r+0x86>
 80043ea:	1a1b      	subs	r3, r3, r0
 80043ec:	50a3      	str	r3, [r4, r2]
 80043ee:	e7dc      	b.n	80043aa <_malloc_r+0x86>
 80043f0:	605a      	str	r2, [r3, #4]
 80043f2:	e7ef      	b.n	80043d4 <_malloc_r+0xb0>
 80043f4:	0023      	movs	r3, r4
 80043f6:	6864      	ldr	r4, [r4, #4]
 80043f8:	e7a6      	b.n	8004348 <_malloc_r+0x24>
 80043fa:	9c00      	ldr	r4, [sp, #0]
 80043fc:	6863      	ldr	r3, [r4, #4]
 80043fe:	9300      	str	r3, [sp, #0]
 8004400:	e7ad      	b.n	800435e <_malloc_r+0x3a>
 8004402:	001a      	movs	r2, r3
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	42a3      	cmp	r3, r4
 8004408:	d1fb      	bne.n	8004402 <_malloc_r+0xde>
 800440a:	2300      	movs	r3, #0
 800440c:	e7da      	b.n	80043c4 <_malloc_r+0xa0>
 800440e:	230c      	movs	r3, #12
 8004410:	0028      	movs	r0, r5
 8004412:	602b      	str	r3, [r5, #0]
 8004414:	f000 f80e 	bl	8004434 <__malloc_unlock>
 8004418:	e7c6      	b.n	80043a8 <_malloc_r+0x84>
 800441a:	6007      	str	r7, [r0, #0]
 800441c:	e7da      	b.n	80043d4 <_malloc_r+0xb0>
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	20000290 	.word	0x20000290

08004424 <__malloc_lock>:
 8004424:	b510      	push	{r4, lr}
 8004426:	4802      	ldr	r0, [pc, #8]	@ (8004430 <__malloc_lock+0xc>)
 8004428:	f7ff ff0d 	bl	8004246 <__retarget_lock_acquire_recursive>
 800442c:	bd10      	pop	{r4, pc}
 800442e:	46c0      	nop			@ (mov r8, r8)
 8004430:	20000288 	.word	0x20000288

08004434 <__malloc_unlock>:
 8004434:	b510      	push	{r4, lr}
 8004436:	4802      	ldr	r0, [pc, #8]	@ (8004440 <__malloc_unlock+0xc>)
 8004438:	f7ff ff06 	bl	8004248 <__retarget_lock_release_recursive>
 800443c:	bd10      	pop	{r4, pc}
 800443e:	46c0      	nop			@ (mov r8, r8)
 8004440:	20000288 	.word	0x20000288

08004444 <__ssputs_r>:
 8004444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004446:	688e      	ldr	r6, [r1, #8]
 8004448:	b085      	sub	sp, #20
 800444a:	001f      	movs	r7, r3
 800444c:	000c      	movs	r4, r1
 800444e:	680b      	ldr	r3, [r1, #0]
 8004450:	9002      	str	r0, [sp, #8]
 8004452:	9203      	str	r2, [sp, #12]
 8004454:	42be      	cmp	r6, r7
 8004456:	d830      	bhi.n	80044ba <__ssputs_r+0x76>
 8004458:	210c      	movs	r1, #12
 800445a:	5e62      	ldrsh	r2, [r4, r1]
 800445c:	2190      	movs	r1, #144	@ 0x90
 800445e:	00c9      	lsls	r1, r1, #3
 8004460:	420a      	tst	r2, r1
 8004462:	d028      	beq.n	80044b6 <__ssputs_r+0x72>
 8004464:	2003      	movs	r0, #3
 8004466:	6921      	ldr	r1, [r4, #16]
 8004468:	1a5b      	subs	r3, r3, r1
 800446a:	9301      	str	r3, [sp, #4]
 800446c:	6963      	ldr	r3, [r4, #20]
 800446e:	4343      	muls	r3, r0
 8004470:	9801      	ldr	r0, [sp, #4]
 8004472:	0fdd      	lsrs	r5, r3, #31
 8004474:	18ed      	adds	r5, r5, r3
 8004476:	1c7b      	adds	r3, r7, #1
 8004478:	181b      	adds	r3, r3, r0
 800447a:	106d      	asrs	r5, r5, #1
 800447c:	42ab      	cmp	r3, r5
 800447e:	d900      	bls.n	8004482 <__ssputs_r+0x3e>
 8004480:	001d      	movs	r5, r3
 8004482:	0552      	lsls	r2, r2, #21
 8004484:	d528      	bpl.n	80044d8 <__ssputs_r+0x94>
 8004486:	0029      	movs	r1, r5
 8004488:	9802      	ldr	r0, [sp, #8]
 800448a:	f7ff ff4b 	bl	8004324 <_malloc_r>
 800448e:	1e06      	subs	r6, r0, #0
 8004490:	d02c      	beq.n	80044ec <__ssputs_r+0xa8>
 8004492:	9a01      	ldr	r2, [sp, #4]
 8004494:	6921      	ldr	r1, [r4, #16]
 8004496:	f001 f8fc 	bl	8005692 <memcpy>
 800449a:	89a2      	ldrh	r2, [r4, #12]
 800449c:	4b18      	ldr	r3, [pc, #96]	@ (8004500 <__ssputs_r+0xbc>)
 800449e:	401a      	ands	r2, r3
 80044a0:	2380      	movs	r3, #128	@ 0x80
 80044a2:	4313      	orrs	r3, r2
 80044a4:	81a3      	strh	r3, [r4, #12]
 80044a6:	9b01      	ldr	r3, [sp, #4]
 80044a8:	6126      	str	r6, [r4, #16]
 80044aa:	18f6      	adds	r6, r6, r3
 80044ac:	6026      	str	r6, [r4, #0]
 80044ae:	003e      	movs	r6, r7
 80044b0:	6165      	str	r5, [r4, #20]
 80044b2:	1aed      	subs	r5, r5, r3
 80044b4:	60a5      	str	r5, [r4, #8]
 80044b6:	42be      	cmp	r6, r7
 80044b8:	d900      	bls.n	80044bc <__ssputs_r+0x78>
 80044ba:	003e      	movs	r6, r7
 80044bc:	0032      	movs	r2, r6
 80044be:	9903      	ldr	r1, [sp, #12]
 80044c0:	6820      	ldr	r0, [r4, #0]
 80044c2:	f001 f891 	bl	80055e8 <memmove>
 80044c6:	2000      	movs	r0, #0
 80044c8:	68a3      	ldr	r3, [r4, #8]
 80044ca:	1b9b      	subs	r3, r3, r6
 80044cc:	60a3      	str	r3, [r4, #8]
 80044ce:	6823      	ldr	r3, [r4, #0]
 80044d0:	199b      	adds	r3, r3, r6
 80044d2:	6023      	str	r3, [r4, #0]
 80044d4:	b005      	add	sp, #20
 80044d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044d8:	002a      	movs	r2, r5
 80044da:	9802      	ldr	r0, [sp, #8]
 80044dc:	f001 f8e2 	bl	80056a4 <_realloc_r>
 80044e0:	1e06      	subs	r6, r0, #0
 80044e2:	d1e0      	bne.n	80044a6 <__ssputs_r+0x62>
 80044e4:	6921      	ldr	r1, [r4, #16]
 80044e6:	9802      	ldr	r0, [sp, #8]
 80044e8:	f7ff feb0 	bl	800424c <_free_r>
 80044ec:	230c      	movs	r3, #12
 80044ee:	2001      	movs	r0, #1
 80044f0:	9a02      	ldr	r2, [sp, #8]
 80044f2:	4240      	negs	r0, r0
 80044f4:	6013      	str	r3, [r2, #0]
 80044f6:	89a2      	ldrh	r2, [r4, #12]
 80044f8:	3334      	adds	r3, #52	@ 0x34
 80044fa:	4313      	orrs	r3, r2
 80044fc:	81a3      	strh	r3, [r4, #12]
 80044fe:	e7e9      	b.n	80044d4 <__ssputs_r+0x90>
 8004500:	fffffb7f 	.word	0xfffffb7f

08004504 <_svfiprintf_r>:
 8004504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004506:	b0a1      	sub	sp, #132	@ 0x84
 8004508:	9003      	str	r0, [sp, #12]
 800450a:	001d      	movs	r5, r3
 800450c:	898b      	ldrh	r3, [r1, #12]
 800450e:	000f      	movs	r7, r1
 8004510:	0016      	movs	r6, r2
 8004512:	061b      	lsls	r3, r3, #24
 8004514:	d511      	bpl.n	800453a <_svfiprintf_r+0x36>
 8004516:	690b      	ldr	r3, [r1, #16]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10e      	bne.n	800453a <_svfiprintf_r+0x36>
 800451c:	2140      	movs	r1, #64	@ 0x40
 800451e:	f7ff ff01 	bl	8004324 <_malloc_r>
 8004522:	6038      	str	r0, [r7, #0]
 8004524:	6138      	str	r0, [r7, #16]
 8004526:	2800      	cmp	r0, #0
 8004528:	d105      	bne.n	8004536 <_svfiprintf_r+0x32>
 800452a:	230c      	movs	r3, #12
 800452c:	9a03      	ldr	r2, [sp, #12]
 800452e:	6013      	str	r3, [r2, #0]
 8004530:	2001      	movs	r0, #1
 8004532:	4240      	negs	r0, r0
 8004534:	e0cf      	b.n	80046d6 <_svfiprintf_r+0x1d2>
 8004536:	2340      	movs	r3, #64	@ 0x40
 8004538:	617b      	str	r3, [r7, #20]
 800453a:	2300      	movs	r3, #0
 800453c:	ac08      	add	r4, sp, #32
 800453e:	6163      	str	r3, [r4, #20]
 8004540:	3320      	adds	r3, #32
 8004542:	7663      	strb	r3, [r4, #25]
 8004544:	3310      	adds	r3, #16
 8004546:	76a3      	strb	r3, [r4, #26]
 8004548:	9507      	str	r5, [sp, #28]
 800454a:	0035      	movs	r5, r6
 800454c:	782b      	ldrb	r3, [r5, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <_svfiprintf_r+0x52>
 8004552:	2b25      	cmp	r3, #37	@ 0x25
 8004554:	d148      	bne.n	80045e8 <_svfiprintf_r+0xe4>
 8004556:	1bab      	subs	r3, r5, r6
 8004558:	9305      	str	r3, [sp, #20]
 800455a:	42b5      	cmp	r5, r6
 800455c:	d00b      	beq.n	8004576 <_svfiprintf_r+0x72>
 800455e:	0032      	movs	r2, r6
 8004560:	0039      	movs	r1, r7
 8004562:	9803      	ldr	r0, [sp, #12]
 8004564:	f7ff ff6e 	bl	8004444 <__ssputs_r>
 8004568:	3001      	adds	r0, #1
 800456a:	d100      	bne.n	800456e <_svfiprintf_r+0x6a>
 800456c:	e0ae      	b.n	80046cc <_svfiprintf_r+0x1c8>
 800456e:	6963      	ldr	r3, [r4, #20]
 8004570:	9a05      	ldr	r2, [sp, #20]
 8004572:	189b      	adds	r3, r3, r2
 8004574:	6163      	str	r3, [r4, #20]
 8004576:	782b      	ldrb	r3, [r5, #0]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d100      	bne.n	800457e <_svfiprintf_r+0x7a>
 800457c:	e0a6      	b.n	80046cc <_svfiprintf_r+0x1c8>
 800457e:	2201      	movs	r2, #1
 8004580:	2300      	movs	r3, #0
 8004582:	4252      	negs	r2, r2
 8004584:	6062      	str	r2, [r4, #4]
 8004586:	a904      	add	r1, sp, #16
 8004588:	3254      	adds	r2, #84	@ 0x54
 800458a:	1852      	adds	r2, r2, r1
 800458c:	1c6e      	adds	r6, r5, #1
 800458e:	6023      	str	r3, [r4, #0]
 8004590:	60e3      	str	r3, [r4, #12]
 8004592:	60a3      	str	r3, [r4, #8]
 8004594:	7013      	strb	r3, [r2, #0]
 8004596:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004598:	4b54      	ldr	r3, [pc, #336]	@ (80046ec <_svfiprintf_r+0x1e8>)
 800459a:	2205      	movs	r2, #5
 800459c:	0018      	movs	r0, r3
 800459e:	7831      	ldrb	r1, [r6, #0]
 80045a0:	9305      	str	r3, [sp, #20]
 80045a2:	f001 f86b 	bl	800567c <memchr>
 80045a6:	1c75      	adds	r5, r6, #1
 80045a8:	2800      	cmp	r0, #0
 80045aa:	d11f      	bne.n	80045ec <_svfiprintf_r+0xe8>
 80045ac:	6822      	ldr	r2, [r4, #0]
 80045ae:	06d3      	lsls	r3, r2, #27
 80045b0:	d504      	bpl.n	80045bc <_svfiprintf_r+0xb8>
 80045b2:	2353      	movs	r3, #83	@ 0x53
 80045b4:	a904      	add	r1, sp, #16
 80045b6:	185b      	adds	r3, r3, r1
 80045b8:	2120      	movs	r1, #32
 80045ba:	7019      	strb	r1, [r3, #0]
 80045bc:	0713      	lsls	r3, r2, #28
 80045be:	d504      	bpl.n	80045ca <_svfiprintf_r+0xc6>
 80045c0:	2353      	movs	r3, #83	@ 0x53
 80045c2:	a904      	add	r1, sp, #16
 80045c4:	185b      	adds	r3, r3, r1
 80045c6:	212b      	movs	r1, #43	@ 0x2b
 80045c8:	7019      	strb	r1, [r3, #0]
 80045ca:	7833      	ldrb	r3, [r6, #0]
 80045cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80045ce:	d016      	beq.n	80045fe <_svfiprintf_r+0xfa>
 80045d0:	0035      	movs	r5, r6
 80045d2:	2100      	movs	r1, #0
 80045d4:	200a      	movs	r0, #10
 80045d6:	68e3      	ldr	r3, [r4, #12]
 80045d8:	782a      	ldrb	r2, [r5, #0]
 80045da:	1c6e      	adds	r6, r5, #1
 80045dc:	3a30      	subs	r2, #48	@ 0x30
 80045de:	2a09      	cmp	r2, #9
 80045e0:	d950      	bls.n	8004684 <_svfiprintf_r+0x180>
 80045e2:	2900      	cmp	r1, #0
 80045e4:	d111      	bne.n	800460a <_svfiprintf_r+0x106>
 80045e6:	e017      	b.n	8004618 <_svfiprintf_r+0x114>
 80045e8:	3501      	adds	r5, #1
 80045ea:	e7af      	b.n	800454c <_svfiprintf_r+0x48>
 80045ec:	9b05      	ldr	r3, [sp, #20]
 80045ee:	6822      	ldr	r2, [r4, #0]
 80045f0:	1ac0      	subs	r0, r0, r3
 80045f2:	2301      	movs	r3, #1
 80045f4:	4083      	lsls	r3, r0
 80045f6:	4313      	orrs	r3, r2
 80045f8:	002e      	movs	r6, r5
 80045fa:	6023      	str	r3, [r4, #0]
 80045fc:	e7cc      	b.n	8004598 <_svfiprintf_r+0x94>
 80045fe:	9b07      	ldr	r3, [sp, #28]
 8004600:	1d19      	adds	r1, r3, #4
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	9107      	str	r1, [sp, #28]
 8004606:	2b00      	cmp	r3, #0
 8004608:	db01      	blt.n	800460e <_svfiprintf_r+0x10a>
 800460a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800460c:	e004      	b.n	8004618 <_svfiprintf_r+0x114>
 800460e:	425b      	negs	r3, r3
 8004610:	60e3      	str	r3, [r4, #12]
 8004612:	2302      	movs	r3, #2
 8004614:	4313      	orrs	r3, r2
 8004616:	6023      	str	r3, [r4, #0]
 8004618:	782b      	ldrb	r3, [r5, #0]
 800461a:	2b2e      	cmp	r3, #46	@ 0x2e
 800461c:	d10c      	bne.n	8004638 <_svfiprintf_r+0x134>
 800461e:	786b      	ldrb	r3, [r5, #1]
 8004620:	2b2a      	cmp	r3, #42	@ 0x2a
 8004622:	d134      	bne.n	800468e <_svfiprintf_r+0x18a>
 8004624:	9b07      	ldr	r3, [sp, #28]
 8004626:	3502      	adds	r5, #2
 8004628:	1d1a      	adds	r2, r3, #4
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	9207      	str	r2, [sp, #28]
 800462e:	2b00      	cmp	r3, #0
 8004630:	da01      	bge.n	8004636 <_svfiprintf_r+0x132>
 8004632:	2301      	movs	r3, #1
 8004634:	425b      	negs	r3, r3
 8004636:	9309      	str	r3, [sp, #36]	@ 0x24
 8004638:	4e2d      	ldr	r6, [pc, #180]	@ (80046f0 <_svfiprintf_r+0x1ec>)
 800463a:	2203      	movs	r2, #3
 800463c:	0030      	movs	r0, r6
 800463e:	7829      	ldrb	r1, [r5, #0]
 8004640:	f001 f81c 	bl	800567c <memchr>
 8004644:	2800      	cmp	r0, #0
 8004646:	d006      	beq.n	8004656 <_svfiprintf_r+0x152>
 8004648:	2340      	movs	r3, #64	@ 0x40
 800464a:	1b80      	subs	r0, r0, r6
 800464c:	4083      	lsls	r3, r0
 800464e:	6822      	ldr	r2, [r4, #0]
 8004650:	3501      	adds	r5, #1
 8004652:	4313      	orrs	r3, r2
 8004654:	6023      	str	r3, [r4, #0]
 8004656:	7829      	ldrb	r1, [r5, #0]
 8004658:	2206      	movs	r2, #6
 800465a:	4826      	ldr	r0, [pc, #152]	@ (80046f4 <_svfiprintf_r+0x1f0>)
 800465c:	1c6e      	adds	r6, r5, #1
 800465e:	7621      	strb	r1, [r4, #24]
 8004660:	f001 f80c 	bl	800567c <memchr>
 8004664:	2800      	cmp	r0, #0
 8004666:	d038      	beq.n	80046da <_svfiprintf_r+0x1d6>
 8004668:	4b23      	ldr	r3, [pc, #140]	@ (80046f8 <_svfiprintf_r+0x1f4>)
 800466a:	2b00      	cmp	r3, #0
 800466c:	d122      	bne.n	80046b4 <_svfiprintf_r+0x1b0>
 800466e:	2207      	movs	r2, #7
 8004670:	9b07      	ldr	r3, [sp, #28]
 8004672:	3307      	adds	r3, #7
 8004674:	4393      	bics	r3, r2
 8004676:	3308      	adds	r3, #8
 8004678:	9307      	str	r3, [sp, #28]
 800467a:	6963      	ldr	r3, [r4, #20]
 800467c:	9a04      	ldr	r2, [sp, #16]
 800467e:	189b      	adds	r3, r3, r2
 8004680:	6163      	str	r3, [r4, #20]
 8004682:	e762      	b.n	800454a <_svfiprintf_r+0x46>
 8004684:	4343      	muls	r3, r0
 8004686:	0035      	movs	r5, r6
 8004688:	2101      	movs	r1, #1
 800468a:	189b      	adds	r3, r3, r2
 800468c:	e7a4      	b.n	80045d8 <_svfiprintf_r+0xd4>
 800468e:	2300      	movs	r3, #0
 8004690:	200a      	movs	r0, #10
 8004692:	0019      	movs	r1, r3
 8004694:	3501      	adds	r5, #1
 8004696:	6063      	str	r3, [r4, #4]
 8004698:	782a      	ldrb	r2, [r5, #0]
 800469a:	1c6e      	adds	r6, r5, #1
 800469c:	3a30      	subs	r2, #48	@ 0x30
 800469e:	2a09      	cmp	r2, #9
 80046a0:	d903      	bls.n	80046aa <_svfiprintf_r+0x1a6>
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d0c8      	beq.n	8004638 <_svfiprintf_r+0x134>
 80046a6:	9109      	str	r1, [sp, #36]	@ 0x24
 80046a8:	e7c6      	b.n	8004638 <_svfiprintf_r+0x134>
 80046aa:	4341      	muls	r1, r0
 80046ac:	0035      	movs	r5, r6
 80046ae:	2301      	movs	r3, #1
 80046b0:	1889      	adds	r1, r1, r2
 80046b2:	e7f1      	b.n	8004698 <_svfiprintf_r+0x194>
 80046b4:	aa07      	add	r2, sp, #28
 80046b6:	9200      	str	r2, [sp, #0]
 80046b8:	0021      	movs	r1, r4
 80046ba:	003a      	movs	r2, r7
 80046bc:	4b0f      	ldr	r3, [pc, #60]	@ (80046fc <_svfiprintf_r+0x1f8>)
 80046be:	9803      	ldr	r0, [sp, #12]
 80046c0:	e000      	b.n	80046c4 <_svfiprintf_r+0x1c0>
 80046c2:	bf00      	nop
 80046c4:	9004      	str	r0, [sp, #16]
 80046c6:	9b04      	ldr	r3, [sp, #16]
 80046c8:	3301      	adds	r3, #1
 80046ca:	d1d6      	bne.n	800467a <_svfiprintf_r+0x176>
 80046cc:	89bb      	ldrh	r3, [r7, #12]
 80046ce:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80046d0:	065b      	lsls	r3, r3, #25
 80046d2:	d500      	bpl.n	80046d6 <_svfiprintf_r+0x1d2>
 80046d4:	e72c      	b.n	8004530 <_svfiprintf_r+0x2c>
 80046d6:	b021      	add	sp, #132	@ 0x84
 80046d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046da:	aa07      	add	r2, sp, #28
 80046dc:	9200      	str	r2, [sp, #0]
 80046de:	0021      	movs	r1, r4
 80046e0:	003a      	movs	r2, r7
 80046e2:	4b06      	ldr	r3, [pc, #24]	@ (80046fc <_svfiprintf_r+0x1f8>)
 80046e4:	9803      	ldr	r0, [sp, #12]
 80046e6:	f000 fb7d 	bl	8004de4 <_printf_i>
 80046ea:	e7eb      	b.n	80046c4 <_svfiprintf_r+0x1c0>
 80046ec:	08005fa0 	.word	0x08005fa0
 80046f0:	08005fa6 	.word	0x08005fa6
 80046f4:	08005faa 	.word	0x08005faa
 80046f8:	00000000 	.word	0x00000000
 80046fc:	08004445 	.word	0x08004445

08004700 <_sungetc_r>:
 8004700:	b570      	push	{r4, r5, r6, lr}
 8004702:	0014      	movs	r4, r2
 8004704:	1c4b      	adds	r3, r1, #1
 8004706:	d103      	bne.n	8004710 <_sungetc_r+0x10>
 8004708:	2501      	movs	r5, #1
 800470a:	426d      	negs	r5, r5
 800470c:	0028      	movs	r0, r5
 800470e:	bd70      	pop	{r4, r5, r6, pc}
 8004710:	8993      	ldrh	r3, [r2, #12]
 8004712:	2220      	movs	r2, #32
 8004714:	4393      	bics	r3, r2
 8004716:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8004718:	81a3      	strh	r3, [r4, #12]
 800471a:	b2ce      	uxtb	r6, r1
 800471c:	6863      	ldr	r3, [r4, #4]
 800471e:	b2cd      	uxtb	r5, r1
 8004720:	2a00      	cmp	r2, #0
 8004722:	d010      	beq.n	8004746 <_sungetc_r+0x46>
 8004724:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004726:	429a      	cmp	r2, r3
 8004728:	dd07      	ble.n	800473a <_sungetc_r+0x3a>
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	3b01      	subs	r3, #1
 800472e:	6023      	str	r3, [r4, #0]
 8004730:	701e      	strb	r6, [r3, #0]
 8004732:	6863      	ldr	r3, [r4, #4]
 8004734:	3301      	adds	r3, #1
 8004736:	6063      	str	r3, [r4, #4]
 8004738:	e7e8      	b.n	800470c <_sungetc_r+0xc>
 800473a:	0021      	movs	r1, r4
 800473c:	f000 ff16 	bl	800556c <__submore>
 8004740:	2800      	cmp	r0, #0
 8004742:	d0f2      	beq.n	800472a <_sungetc_r+0x2a>
 8004744:	e7e0      	b.n	8004708 <_sungetc_r+0x8>
 8004746:	6921      	ldr	r1, [r4, #16]
 8004748:	6822      	ldr	r2, [r4, #0]
 800474a:	2900      	cmp	r1, #0
 800474c:	d007      	beq.n	800475e <_sungetc_r+0x5e>
 800474e:	4291      	cmp	r1, r2
 8004750:	d205      	bcs.n	800475e <_sungetc_r+0x5e>
 8004752:	1e51      	subs	r1, r2, #1
 8004754:	7808      	ldrb	r0, [r1, #0]
 8004756:	42a8      	cmp	r0, r5
 8004758:	d101      	bne.n	800475e <_sungetc_r+0x5e>
 800475a:	6021      	str	r1, [r4, #0]
 800475c:	e7ea      	b.n	8004734 <_sungetc_r+0x34>
 800475e:	6423      	str	r3, [r4, #64]	@ 0x40
 8004760:	0023      	movs	r3, r4
 8004762:	3344      	adds	r3, #68	@ 0x44
 8004764:	6363      	str	r3, [r4, #52]	@ 0x34
 8004766:	2303      	movs	r3, #3
 8004768:	63a3      	str	r3, [r4, #56]	@ 0x38
 800476a:	0023      	movs	r3, r4
 800476c:	3346      	adds	r3, #70	@ 0x46
 800476e:	63e2      	str	r2, [r4, #60]	@ 0x3c
 8004770:	701e      	strb	r6, [r3, #0]
 8004772:	6023      	str	r3, [r4, #0]
 8004774:	2301      	movs	r3, #1
 8004776:	e7de      	b.n	8004736 <_sungetc_r+0x36>

08004778 <__ssrefill_r>:
 8004778:	b510      	push	{r4, lr}
 800477a:	000c      	movs	r4, r1
 800477c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800477e:	2900      	cmp	r1, #0
 8004780:	d00e      	beq.n	80047a0 <__ssrefill_r+0x28>
 8004782:	0023      	movs	r3, r4
 8004784:	3344      	adds	r3, #68	@ 0x44
 8004786:	4299      	cmp	r1, r3
 8004788:	d001      	beq.n	800478e <__ssrefill_r+0x16>
 800478a:	f7ff fd5f 	bl	800424c <_free_r>
 800478e:	2000      	movs	r0, #0
 8004790:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004792:	6360      	str	r0, [r4, #52]	@ 0x34
 8004794:	6063      	str	r3, [r4, #4]
 8004796:	4283      	cmp	r3, r0
 8004798:	d002      	beq.n	80047a0 <__ssrefill_r+0x28>
 800479a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800479c:	6023      	str	r3, [r4, #0]
 800479e:	bd10      	pop	{r4, pc}
 80047a0:	6923      	ldr	r3, [r4, #16]
 80047a2:	2001      	movs	r0, #1
 80047a4:	6023      	str	r3, [r4, #0]
 80047a6:	2300      	movs	r3, #0
 80047a8:	89a2      	ldrh	r2, [r4, #12]
 80047aa:	6063      	str	r3, [r4, #4]
 80047ac:	3320      	adds	r3, #32
 80047ae:	4313      	orrs	r3, r2
 80047b0:	81a3      	strh	r3, [r4, #12]
 80047b2:	4240      	negs	r0, r0
 80047b4:	e7f3      	b.n	800479e <__ssrefill_r+0x26>
	...

080047b8 <__ssvfiscanf_r>:
 80047b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047ba:	4caa      	ldr	r4, [pc, #680]	@ (8004a64 <__ssvfiscanf_r+0x2ac>)
 80047bc:	44a5      	add	sp, r4
 80047be:	000c      	movs	r4, r1
 80047c0:	2100      	movs	r1, #0
 80047c2:	9001      	str	r0, [sp, #4]
 80047c4:	20be      	movs	r0, #190	@ 0xbe
 80047c6:	9146      	str	r1, [sp, #280]	@ 0x118
 80047c8:	9147      	str	r1, [sp, #284]	@ 0x11c
 80047ca:	a903      	add	r1, sp, #12
 80047cc:	9148      	str	r1, [sp, #288]	@ 0x120
 80047ce:	49a6      	ldr	r1, [pc, #664]	@ (8004a68 <__ssvfiscanf_r+0x2b0>)
 80047d0:	0040      	lsls	r0, r0, #1
 80047d2:	ad43      	add	r5, sp, #268	@ 0x10c
 80047d4:	5029      	str	r1, [r5, r0]
 80047d6:	49a5      	ldr	r1, [pc, #660]	@ (8004a6c <__ssvfiscanf_r+0x2b4>)
 80047d8:	3004      	adds	r0, #4
 80047da:	ad43      	add	r5, sp, #268	@ 0x10c
 80047dc:	5029      	str	r1, [r5, r0]
 80047de:	9302      	str	r3, [sp, #8]
 80047e0:	7813      	ldrb	r3, [r2, #0]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d100      	bne.n	80047e8 <__ssvfiscanf_r+0x30>
 80047e6:	e13a      	b.n	8004a5e <__ssvfiscanf_r+0x2a6>
 80047e8:	2108      	movs	r1, #8
 80047ea:	2708      	movs	r7, #8
 80047ec:	4ea0      	ldr	r6, [pc, #640]	@ (8004a70 <__ssvfiscanf_r+0x2b8>)
 80047ee:	1c55      	adds	r5, r2, #1
 80047f0:	5cf0      	ldrb	r0, [r6, r3]
 80047f2:	4001      	ands	r1, r0
 80047f4:	4238      	tst	r0, r7
 80047f6:	d01c      	beq.n	8004832 <__ssvfiscanf_r+0x7a>
 80047f8:	6863      	ldr	r3, [r4, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	dd0f      	ble.n	800481e <__ssvfiscanf_r+0x66>
 80047fe:	6823      	ldr	r3, [r4, #0]
 8004800:	781a      	ldrb	r2, [r3, #0]
 8004802:	5cb2      	ldrb	r2, [r6, r2]
 8004804:	423a      	tst	r2, r7
 8004806:	d101      	bne.n	800480c <__ssvfiscanf_r+0x54>
 8004808:	002a      	movs	r2, r5
 800480a:	e7e9      	b.n	80047e0 <__ssvfiscanf_r+0x28>
 800480c:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800480e:	3301      	adds	r3, #1
 8004810:	3201      	adds	r2, #1
 8004812:	9247      	str	r2, [sp, #284]	@ 0x11c
 8004814:	6862      	ldr	r2, [r4, #4]
 8004816:	6023      	str	r3, [r4, #0]
 8004818:	3a01      	subs	r2, #1
 800481a:	6062      	str	r2, [r4, #4]
 800481c:	e7ec      	b.n	80047f8 <__ssvfiscanf_r+0x40>
 800481e:	22c0      	movs	r2, #192	@ 0xc0
 8004820:	ab43      	add	r3, sp, #268	@ 0x10c
 8004822:	0052      	lsls	r2, r2, #1
 8004824:	0021      	movs	r1, r4
 8004826:	589b      	ldr	r3, [r3, r2]
 8004828:	9801      	ldr	r0, [sp, #4]
 800482a:	4798      	blx	r3
 800482c:	2800      	cmp	r0, #0
 800482e:	d0e6      	beq.n	80047fe <__ssvfiscanf_r+0x46>
 8004830:	e7ea      	b.n	8004808 <__ssvfiscanf_r+0x50>
 8004832:	001e      	movs	r6, r3
 8004834:	2b25      	cmp	r3, #37	@ 0x25
 8004836:	d160      	bne.n	80048fa <__ssvfiscanf_r+0x142>
 8004838:	9145      	str	r1, [sp, #276]	@ 0x114
 800483a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800483c:	7853      	ldrb	r3, [r2, #1]
 800483e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004840:	d102      	bne.n	8004848 <__ssvfiscanf_r+0x90>
 8004842:	3b1a      	subs	r3, #26
 8004844:	9343      	str	r3, [sp, #268]	@ 0x10c
 8004846:	1c95      	adds	r5, r2, #2
 8004848:	002e      	movs	r6, r5
 800484a:	220a      	movs	r2, #10
 800484c:	7831      	ldrb	r1, [r6, #0]
 800484e:	1c75      	adds	r5, r6, #1
 8004850:	000b      	movs	r3, r1
 8004852:	3b30      	subs	r3, #48	@ 0x30
 8004854:	2b09      	cmp	r3, #9
 8004856:	d91d      	bls.n	8004894 <__ssvfiscanf_r+0xdc>
 8004858:	4f86      	ldr	r7, [pc, #536]	@ (8004a74 <__ssvfiscanf_r+0x2bc>)
 800485a:	2203      	movs	r2, #3
 800485c:	0038      	movs	r0, r7
 800485e:	f000 ff0d 	bl	800567c <memchr>
 8004862:	2800      	cmp	r0, #0
 8004864:	d006      	beq.n	8004874 <__ssvfiscanf_r+0xbc>
 8004866:	2301      	movs	r3, #1
 8004868:	1bc0      	subs	r0, r0, r7
 800486a:	4083      	lsls	r3, r0
 800486c:	002e      	movs	r6, r5
 800486e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8004870:	4313      	orrs	r3, r2
 8004872:	9343      	str	r3, [sp, #268]	@ 0x10c
 8004874:	1c75      	adds	r5, r6, #1
 8004876:	7836      	ldrb	r6, [r6, #0]
 8004878:	2e78      	cmp	r6, #120	@ 0x78
 800487a:	d806      	bhi.n	800488a <__ssvfiscanf_r+0xd2>
 800487c:	2e57      	cmp	r6, #87	@ 0x57
 800487e:	d810      	bhi.n	80048a2 <__ssvfiscanf_r+0xea>
 8004880:	2e25      	cmp	r6, #37	@ 0x25
 8004882:	d03a      	beq.n	80048fa <__ssvfiscanf_r+0x142>
 8004884:	d834      	bhi.n	80048f0 <__ssvfiscanf_r+0x138>
 8004886:	2e00      	cmp	r6, #0
 8004888:	d055      	beq.n	8004936 <__ssvfiscanf_r+0x17e>
 800488a:	2303      	movs	r3, #3
 800488c:	9349      	str	r3, [sp, #292]	@ 0x124
 800488e:	3307      	adds	r3, #7
 8004890:	9344      	str	r3, [sp, #272]	@ 0x110
 8004892:	e069      	b.n	8004968 <__ssvfiscanf_r+0x1b0>
 8004894:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8004896:	002e      	movs	r6, r5
 8004898:	4353      	muls	r3, r2
 800489a:	3b30      	subs	r3, #48	@ 0x30
 800489c:	185b      	adds	r3, r3, r1
 800489e:	9345      	str	r3, [sp, #276]	@ 0x114
 80048a0:	e7d4      	b.n	800484c <__ssvfiscanf_r+0x94>
 80048a2:	0030      	movs	r0, r6
 80048a4:	3858      	subs	r0, #88	@ 0x58
 80048a6:	2820      	cmp	r0, #32
 80048a8:	d8ef      	bhi.n	800488a <__ssvfiscanf_r+0xd2>
 80048aa:	f7fb fc35 	bl	8000118 <__gnu_thumb1_case_shi>
 80048ae:	004b      	.short	0x004b
 80048b0:	ffeeffee 	.word	0xffeeffee
 80048b4:	ffee007d 	.word	0xffee007d
 80048b8:	ffeeffee 	.word	0xffeeffee
 80048bc:	ffeeffee 	.word	0xffeeffee
 80048c0:	ffeeffee 	.word	0xffeeffee
 80048c4:	007b0088 	.word	0x007b0088
 80048c8:	00240024 	.word	0x00240024
 80048cc:	ffee0024 	.word	0xffee0024
 80048d0:	ffee0055 	.word	0xffee0055
 80048d4:	ffeeffee 	.word	0xffeeffee
 80048d8:	0090ffee 	.word	0x0090ffee
 80048dc:	00470059 	.word	0x00470059
 80048e0:	ffeeffee 	.word	0xffeeffee
 80048e4:	ffee008e 	.word	0xffee008e
 80048e8:	ffee007b 	.word	0xffee007b
 80048ec:	004bffee 	.word	0x004bffee
 80048f0:	3e45      	subs	r6, #69	@ 0x45
 80048f2:	2e02      	cmp	r6, #2
 80048f4:	d8c9      	bhi.n	800488a <__ssvfiscanf_r+0xd2>
 80048f6:	2305      	movs	r3, #5
 80048f8:	e035      	b.n	8004966 <__ssvfiscanf_r+0x1ae>
 80048fa:	6863      	ldr	r3, [r4, #4]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	dd0d      	ble.n	800491c <__ssvfiscanf_r+0x164>
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	781a      	ldrb	r2, [r3, #0]
 8004904:	42b2      	cmp	r2, r6
 8004906:	d000      	beq.n	800490a <__ssvfiscanf_r+0x152>
 8004908:	e0a9      	b.n	8004a5e <__ssvfiscanf_r+0x2a6>
 800490a:	3301      	adds	r3, #1
 800490c:	6862      	ldr	r2, [r4, #4]
 800490e:	6023      	str	r3, [r4, #0]
 8004910:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8004912:	3a01      	subs	r2, #1
 8004914:	3301      	adds	r3, #1
 8004916:	6062      	str	r2, [r4, #4]
 8004918:	9347      	str	r3, [sp, #284]	@ 0x11c
 800491a:	e775      	b.n	8004808 <__ssvfiscanf_r+0x50>
 800491c:	23c0      	movs	r3, #192	@ 0xc0
 800491e:	aa43      	add	r2, sp, #268	@ 0x10c
 8004920:	005b      	lsls	r3, r3, #1
 8004922:	0021      	movs	r1, r4
 8004924:	58d3      	ldr	r3, [r2, r3]
 8004926:	9801      	ldr	r0, [sp, #4]
 8004928:	4798      	blx	r3
 800492a:	2800      	cmp	r0, #0
 800492c:	d0e8      	beq.n	8004900 <__ssvfiscanf_r+0x148>
 800492e:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8004930:	2800      	cmp	r0, #0
 8004932:	d000      	beq.n	8004936 <__ssvfiscanf_r+0x17e>
 8004934:	e08b      	b.n	8004a4e <__ssvfiscanf_r+0x296>
 8004936:	2001      	movs	r0, #1
 8004938:	4240      	negs	r0, r0
 800493a:	e08c      	b.n	8004a56 <__ssvfiscanf_r+0x29e>
 800493c:	2320      	movs	r3, #32
 800493e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8004940:	4313      	orrs	r3, r2
 8004942:	9343      	str	r3, [sp, #268]	@ 0x10c
 8004944:	2380      	movs	r3, #128	@ 0x80
 8004946:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	4313      	orrs	r3, r2
 800494c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800494e:	2310      	movs	r3, #16
 8004950:	9344      	str	r3, [sp, #272]	@ 0x110
 8004952:	2e6e      	cmp	r6, #110	@ 0x6e
 8004954:	d902      	bls.n	800495c <__ssvfiscanf_r+0x1a4>
 8004956:	e005      	b.n	8004964 <__ssvfiscanf_r+0x1ac>
 8004958:	2300      	movs	r3, #0
 800495a:	9344      	str	r3, [sp, #272]	@ 0x110
 800495c:	2303      	movs	r3, #3
 800495e:	e002      	b.n	8004966 <__ssvfiscanf_r+0x1ae>
 8004960:	2308      	movs	r3, #8
 8004962:	9344      	str	r3, [sp, #272]	@ 0x110
 8004964:	2304      	movs	r3, #4
 8004966:	9349      	str	r3, [sp, #292]	@ 0x124
 8004968:	6863      	ldr	r3, [r4, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	dd3e      	ble.n	80049ec <__ssvfiscanf_r+0x234>
 800496e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8004970:	065b      	lsls	r3, r3, #25
 8004972:	d408      	bmi.n	8004986 <__ssvfiscanf_r+0x1ce>
 8004974:	27c0      	movs	r7, #192	@ 0xc0
 8004976:	2608      	movs	r6, #8
 8004978:	007f      	lsls	r7, r7, #1
 800497a:	6823      	ldr	r3, [r4, #0]
 800497c:	493c      	ldr	r1, [pc, #240]	@ (8004a70 <__ssvfiscanf_r+0x2b8>)
 800497e:	781a      	ldrb	r2, [r3, #0]
 8004980:	5c8a      	ldrb	r2, [r1, r2]
 8004982:	4232      	tst	r2, r6
 8004984:	d13c      	bne.n	8004a00 <__ssvfiscanf_r+0x248>
 8004986:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 8004988:	2b02      	cmp	r3, #2
 800498a:	dc4c      	bgt.n	8004a26 <__ssvfiscanf_r+0x26e>
 800498c:	0022      	movs	r2, r4
 800498e:	9801      	ldr	r0, [sp, #4]
 8004990:	ab02      	add	r3, sp, #8
 8004992:	a943      	add	r1, sp, #268	@ 0x10c
 8004994:	f000 fb34 	bl	8005000 <_scanf_chars>
 8004998:	2801      	cmp	r0, #1
 800499a:	d060      	beq.n	8004a5e <__ssvfiscanf_r+0x2a6>
 800499c:	2802      	cmp	r0, #2
 800499e:	d000      	beq.n	80049a2 <__ssvfiscanf_r+0x1ea>
 80049a0:	e732      	b.n	8004808 <__ssvfiscanf_r+0x50>
 80049a2:	e7c4      	b.n	800492e <__ssvfiscanf_r+0x176>
 80049a4:	230a      	movs	r3, #10
 80049a6:	e7d3      	b.n	8004950 <__ssvfiscanf_r+0x198>
 80049a8:	0029      	movs	r1, r5
 80049aa:	a803      	add	r0, sp, #12
 80049ac:	f000 fda5 	bl	80054fa <__sccl>
 80049b0:	2340      	movs	r3, #64	@ 0x40
 80049b2:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80049b4:	0005      	movs	r5, r0
 80049b6:	4313      	orrs	r3, r2
 80049b8:	9343      	str	r3, [sp, #268]	@ 0x10c
 80049ba:	2301      	movs	r3, #1
 80049bc:	e7d3      	b.n	8004966 <__ssvfiscanf_r+0x1ae>
 80049be:	2340      	movs	r3, #64	@ 0x40
 80049c0:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80049c2:	4313      	orrs	r3, r2
 80049c4:	9343      	str	r3, [sp, #268]	@ 0x10c
 80049c6:	2300      	movs	r3, #0
 80049c8:	e7cd      	b.n	8004966 <__ssvfiscanf_r+0x1ae>
 80049ca:	2302      	movs	r3, #2
 80049cc:	e7cb      	b.n	8004966 <__ssvfiscanf_r+0x1ae>
 80049ce:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80049d0:	06d3      	lsls	r3, r2, #27
 80049d2:	d500      	bpl.n	80049d6 <__ssvfiscanf_r+0x21e>
 80049d4:	e718      	b.n	8004808 <__ssvfiscanf_r+0x50>
 80049d6:	9b02      	ldr	r3, [sp, #8]
 80049d8:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 80049da:	1d18      	adds	r0, r3, #4
 80049dc:	9002      	str	r0, [sp, #8]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	07d6      	lsls	r6, r2, #31
 80049e2:	d501      	bpl.n	80049e8 <__ssvfiscanf_r+0x230>
 80049e4:	8019      	strh	r1, [r3, #0]
 80049e6:	e70f      	b.n	8004808 <__ssvfiscanf_r+0x50>
 80049e8:	6019      	str	r1, [r3, #0]
 80049ea:	e70d      	b.n	8004808 <__ssvfiscanf_r+0x50>
 80049ec:	23c0      	movs	r3, #192	@ 0xc0
 80049ee:	aa43      	add	r2, sp, #268	@ 0x10c
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	0021      	movs	r1, r4
 80049f4:	58d3      	ldr	r3, [r2, r3]
 80049f6:	9801      	ldr	r0, [sp, #4]
 80049f8:	4798      	blx	r3
 80049fa:	2800      	cmp	r0, #0
 80049fc:	d0b7      	beq.n	800496e <__ssvfiscanf_r+0x1b6>
 80049fe:	e796      	b.n	800492e <__ssvfiscanf_r+0x176>
 8004a00:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8004a02:	3201      	adds	r2, #1
 8004a04:	9247      	str	r2, [sp, #284]	@ 0x11c
 8004a06:	6862      	ldr	r2, [r4, #4]
 8004a08:	3a01      	subs	r2, #1
 8004a0a:	6062      	str	r2, [r4, #4]
 8004a0c:	2a00      	cmp	r2, #0
 8004a0e:	dd02      	ble.n	8004a16 <__ssvfiscanf_r+0x25e>
 8004a10:	3301      	adds	r3, #1
 8004a12:	6023      	str	r3, [r4, #0]
 8004a14:	e7b1      	b.n	800497a <__ssvfiscanf_r+0x1c2>
 8004a16:	ab43      	add	r3, sp, #268	@ 0x10c
 8004a18:	0021      	movs	r1, r4
 8004a1a:	59db      	ldr	r3, [r3, r7]
 8004a1c:	9801      	ldr	r0, [sp, #4]
 8004a1e:	4798      	blx	r3
 8004a20:	2800      	cmp	r0, #0
 8004a22:	d0aa      	beq.n	800497a <__ssvfiscanf_r+0x1c2>
 8004a24:	e783      	b.n	800492e <__ssvfiscanf_r+0x176>
 8004a26:	2b04      	cmp	r3, #4
 8004a28:	dc06      	bgt.n	8004a38 <__ssvfiscanf_r+0x280>
 8004a2a:	0022      	movs	r2, r4
 8004a2c:	9801      	ldr	r0, [sp, #4]
 8004a2e:	ab02      	add	r3, sp, #8
 8004a30:	a943      	add	r1, sp, #268	@ 0x10c
 8004a32:	f000 fb45 	bl	80050c0 <_scanf_i>
 8004a36:	e7af      	b.n	8004998 <__ssvfiscanf_r+0x1e0>
 8004a38:	4b0f      	ldr	r3, [pc, #60]	@ (8004a78 <__ssvfiscanf_r+0x2c0>)
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d100      	bne.n	8004a40 <__ssvfiscanf_r+0x288>
 8004a3e:	e6e3      	b.n	8004808 <__ssvfiscanf_r+0x50>
 8004a40:	0022      	movs	r2, r4
 8004a42:	9801      	ldr	r0, [sp, #4]
 8004a44:	ab02      	add	r3, sp, #8
 8004a46:	a943      	add	r1, sp, #268	@ 0x10c
 8004a48:	e000      	b.n	8004a4c <__ssvfiscanf_r+0x294>
 8004a4a:	bf00      	nop
 8004a4c:	e7a4      	b.n	8004998 <__ssvfiscanf_r+0x1e0>
 8004a4e:	89a3      	ldrh	r3, [r4, #12]
 8004a50:	065b      	lsls	r3, r3, #25
 8004a52:	d500      	bpl.n	8004a56 <__ssvfiscanf_r+0x29e>
 8004a54:	e76f      	b.n	8004936 <__ssvfiscanf_r+0x17e>
 8004a56:	23a5      	movs	r3, #165	@ 0xa5
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	449d      	add	sp, r3
 8004a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a5e:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8004a60:	e7f9      	b.n	8004a56 <__ssvfiscanf_r+0x29e>
 8004a62:	46c0      	nop			@ (mov r8, r8)
 8004a64:	fffffd6c 	.word	0xfffffd6c
 8004a68:	08004701 	.word	0x08004701
 8004a6c:	08004779 	.word	0x08004779
 8004a70:	08005fef 	.word	0x08005fef
 8004a74:	08005fa6 	.word	0x08005fa6
 8004a78:	00000000 	.word	0x00000000

08004a7c <__sfputc_r>:
 8004a7c:	6893      	ldr	r3, [r2, #8]
 8004a7e:	b510      	push	{r4, lr}
 8004a80:	3b01      	subs	r3, #1
 8004a82:	6093      	str	r3, [r2, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	da04      	bge.n	8004a92 <__sfputc_r+0x16>
 8004a88:	6994      	ldr	r4, [r2, #24]
 8004a8a:	42a3      	cmp	r3, r4
 8004a8c:	db07      	blt.n	8004a9e <__sfputc_r+0x22>
 8004a8e:	290a      	cmp	r1, #10
 8004a90:	d005      	beq.n	8004a9e <__sfputc_r+0x22>
 8004a92:	6813      	ldr	r3, [r2, #0]
 8004a94:	1c58      	adds	r0, r3, #1
 8004a96:	6010      	str	r0, [r2, #0]
 8004a98:	7019      	strb	r1, [r3, #0]
 8004a9a:	0008      	movs	r0, r1
 8004a9c:	bd10      	pop	{r4, pc}
 8004a9e:	f7ff fa9b 	bl	8003fd8 <__swbuf_r>
 8004aa2:	0001      	movs	r1, r0
 8004aa4:	e7f9      	b.n	8004a9a <__sfputc_r+0x1e>

08004aa6 <__sfputs_r>:
 8004aa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aa8:	0006      	movs	r6, r0
 8004aaa:	000f      	movs	r7, r1
 8004aac:	0014      	movs	r4, r2
 8004aae:	18d5      	adds	r5, r2, r3
 8004ab0:	42ac      	cmp	r4, r5
 8004ab2:	d101      	bne.n	8004ab8 <__sfputs_r+0x12>
 8004ab4:	2000      	movs	r0, #0
 8004ab6:	e007      	b.n	8004ac8 <__sfputs_r+0x22>
 8004ab8:	7821      	ldrb	r1, [r4, #0]
 8004aba:	003a      	movs	r2, r7
 8004abc:	0030      	movs	r0, r6
 8004abe:	f7ff ffdd 	bl	8004a7c <__sfputc_r>
 8004ac2:	3401      	adds	r4, #1
 8004ac4:	1c43      	adds	r3, r0, #1
 8004ac6:	d1f3      	bne.n	8004ab0 <__sfputs_r+0xa>
 8004ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004acc <_vfiprintf_r>:
 8004acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ace:	b0a1      	sub	sp, #132	@ 0x84
 8004ad0:	000f      	movs	r7, r1
 8004ad2:	0015      	movs	r5, r2
 8004ad4:	001e      	movs	r6, r3
 8004ad6:	9003      	str	r0, [sp, #12]
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	d004      	beq.n	8004ae6 <_vfiprintf_r+0x1a>
 8004adc:	6a03      	ldr	r3, [r0, #32]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <_vfiprintf_r+0x1a>
 8004ae2:	f7ff f92b 	bl	8003d3c <__sinit>
 8004ae6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ae8:	07db      	lsls	r3, r3, #31
 8004aea:	d405      	bmi.n	8004af8 <_vfiprintf_r+0x2c>
 8004aec:	89bb      	ldrh	r3, [r7, #12]
 8004aee:	059b      	lsls	r3, r3, #22
 8004af0:	d402      	bmi.n	8004af8 <_vfiprintf_r+0x2c>
 8004af2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004af4:	f7ff fba7 	bl	8004246 <__retarget_lock_acquire_recursive>
 8004af8:	89bb      	ldrh	r3, [r7, #12]
 8004afa:	071b      	lsls	r3, r3, #28
 8004afc:	d502      	bpl.n	8004b04 <_vfiprintf_r+0x38>
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d113      	bne.n	8004b2c <_vfiprintf_r+0x60>
 8004b04:	0039      	movs	r1, r7
 8004b06:	9803      	ldr	r0, [sp, #12]
 8004b08:	f7ff faa8 	bl	800405c <__swsetup_r>
 8004b0c:	2800      	cmp	r0, #0
 8004b0e:	d00d      	beq.n	8004b2c <_vfiprintf_r+0x60>
 8004b10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b12:	07db      	lsls	r3, r3, #31
 8004b14:	d503      	bpl.n	8004b1e <_vfiprintf_r+0x52>
 8004b16:	2001      	movs	r0, #1
 8004b18:	4240      	negs	r0, r0
 8004b1a:	b021      	add	sp, #132	@ 0x84
 8004b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b1e:	89bb      	ldrh	r3, [r7, #12]
 8004b20:	059b      	lsls	r3, r3, #22
 8004b22:	d4f8      	bmi.n	8004b16 <_vfiprintf_r+0x4a>
 8004b24:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004b26:	f7ff fb8f 	bl	8004248 <__retarget_lock_release_recursive>
 8004b2a:	e7f4      	b.n	8004b16 <_vfiprintf_r+0x4a>
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	ac08      	add	r4, sp, #32
 8004b30:	6163      	str	r3, [r4, #20]
 8004b32:	3320      	adds	r3, #32
 8004b34:	7663      	strb	r3, [r4, #25]
 8004b36:	3310      	adds	r3, #16
 8004b38:	76a3      	strb	r3, [r4, #26]
 8004b3a:	9607      	str	r6, [sp, #28]
 8004b3c:	002e      	movs	r6, r5
 8004b3e:	7833      	ldrb	r3, [r6, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d001      	beq.n	8004b48 <_vfiprintf_r+0x7c>
 8004b44:	2b25      	cmp	r3, #37	@ 0x25
 8004b46:	d148      	bne.n	8004bda <_vfiprintf_r+0x10e>
 8004b48:	1b73      	subs	r3, r6, r5
 8004b4a:	9305      	str	r3, [sp, #20]
 8004b4c:	42ae      	cmp	r6, r5
 8004b4e:	d00b      	beq.n	8004b68 <_vfiprintf_r+0x9c>
 8004b50:	002a      	movs	r2, r5
 8004b52:	0039      	movs	r1, r7
 8004b54:	9803      	ldr	r0, [sp, #12]
 8004b56:	f7ff ffa6 	bl	8004aa6 <__sfputs_r>
 8004b5a:	3001      	adds	r0, #1
 8004b5c:	d100      	bne.n	8004b60 <_vfiprintf_r+0x94>
 8004b5e:	e0ae      	b.n	8004cbe <_vfiprintf_r+0x1f2>
 8004b60:	6963      	ldr	r3, [r4, #20]
 8004b62:	9a05      	ldr	r2, [sp, #20]
 8004b64:	189b      	adds	r3, r3, r2
 8004b66:	6163      	str	r3, [r4, #20]
 8004b68:	7833      	ldrb	r3, [r6, #0]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d100      	bne.n	8004b70 <_vfiprintf_r+0xa4>
 8004b6e:	e0a6      	b.n	8004cbe <_vfiprintf_r+0x1f2>
 8004b70:	2201      	movs	r2, #1
 8004b72:	2300      	movs	r3, #0
 8004b74:	4252      	negs	r2, r2
 8004b76:	6062      	str	r2, [r4, #4]
 8004b78:	a904      	add	r1, sp, #16
 8004b7a:	3254      	adds	r2, #84	@ 0x54
 8004b7c:	1852      	adds	r2, r2, r1
 8004b7e:	1c75      	adds	r5, r6, #1
 8004b80:	6023      	str	r3, [r4, #0]
 8004b82:	60e3      	str	r3, [r4, #12]
 8004b84:	60a3      	str	r3, [r4, #8]
 8004b86:	7013      	strb	r3, [r2, #0]
 8004b88:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004b8a:	4b59      	ldr	r3, [pc, #356]	@ (8004cf0 <_vfiprintf_r+0x224>)
 8004b8c:	2205      	movs	r2, #5
 8004b8e:	0018      	movs	r0, r3
 8004b90:	7829      	ldrb	r1, [r5, #0]
 8004b92:	9305      	str	r3, [sp, #20]
 8004b94:	f000 fd72 	bl	800567c <memchr>
 8004b98:	1c6e      	adds	r6, r5, #1
 8004b9a:	2800      	cmp	r0, #0
 8004b9c:	d11f      	bne.n	8004bde <_vfiprintf_r+0x112>
 8004b9e:	6822      	ldr	r2, [r4, #0]
 8004ba0:	06d3      	lsls	r3, r2, #27
 8004ba2:	d504      	bpl.n	8004bae <_vfiprintf_r+0xe2>
 8004ba4:	2353      	movs	r3, #83	@ 0x53
 8004ba6:	a904      	add	r1, sp, #16
 8004ba8:	185b      	adds	r3, r3, r1
 8004baa:	2120      	movs	r1, #32
 8004bac:	7019      	strb	r1, [r3, #0]
 8004bae:	0713      	lsls	r3, r2, #28
 8004bb0:	d504      	bpl.n	8004bbc <_vfiprintf_r+0xf0>
 8004bb2:	2353      	movs	r3, #83	@ 0x53
 8004bb4:	a904      	add	r1, sp, #16
 8004bb6:	185b      	adds	r3, r3, r1
 8004bb8:	212b      	movs	r1, #43	@ 0x2b
 8004bba:	7019      	strb	r1, [r3, #0]
 8004bbc:	782b      	ldrb	r3, [r5, #0]
 8004bbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bc0:	d016      	beq.n	8004bf0 <_vfiprintf_r+0x124>
 8004bc2:	002e      	movs	r6, r5
 8004bc4:	2100      	movs	r1, #0
 8004bc6:	200a      	movs	r0, #10
 8004bc8:	68e3      	ldr	r3, [r4, #12]
 8004bca:	7832      	ldrb	r2, [r6, #0]
 8004bcc:	1c75      	adds	r5, r6, #1
 8004bce:	3a30      	subs	r2, #48	@ 0x30
 8004bd0:	2a09      	cmp	r2, #9
 8004bd2:	d950      	bls.n	8004c76 <_vfiprintf_r+0x1aa>
 8004bd4:	2900      	cmp	r1, #0
 8004bd6:	d111      	bne.n	8004bfc <_vfiprintf_r+0x130>
 8004bd8:	e017      	b.n	8004c0a <_vfiprintf_r+0x13e>
 8004bda:	3601      	adds	r6, #1
 8004bdc:	e7af      	b.n	8004b3e <_vfiprintf_r+0x72>
 8004bde:	9b05      	ldr	r3, [sp, #20]
 8004be0:	6822      	ldr	r2, [r4, #0]
 8004be2:	1ac0      	subs	r0, r0, r3
 8004be4:	2301      	movs	r3, #1
 8004be6:	4083      	lsls	r3, r0
 8004be8:	4313      	orrs	r3, r2
 8004bea:	0035      	movs	r5, r6
 8004bec:	6023      	str	r3, [r4, #0]
 8004bee:	e7cc      	b.n	8004b8a <_vfiprintf_r+0xbe>
 8004bf0:	9b07      	ldr	r3, [sp, #28]
 8004bf2:	1d19      	adds	r1, r3, #4
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	9107      	str	r1, [sp, #28]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	db01      	blt.n	8004c00 <_vfiprintf_r+0x134>
 8004bfc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004bfe:	e004      	b.n	8004c0a <_vfiprintf_r+0x13e>
 8004c00:	425b      	negs	r3, r3
 8004c02:	60e3      	str	r3, [r4, #12]
 8004c04:	2302      	movs	r3, #2
 8004c06:	4313      	orrs	r3, r2
 8004c08:	6023      	str	r3, [r4, #0]
 8004c0a:	7833      	ldrb	r3, [r6, #0]
 8004c0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c0e:	d10c      	bne.n	8004c2a <_vfiprintf_r+0x15e>
 8004c10:	7873      	ldrb	r3, [r6, #1]
 8004c12:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c14:	d134      	bne.n	8004c80 <_vfiprintf_r+0x1b4>
 8004c16:	9b07      	ldr	r3, [sp, #28]
 8004c18:	3602      	adds	r6, #2
 8004c1a:	1d1a      	adds	r2, r3, #4
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	9207      	str	r2, [sp, #28]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	da01      	bge.n	8004c28 <_vfiprintf_r+0x15c>
 8004c24:	2301      	movs	r3, #1
 8004c26:	425b      	negs	r3, r3
 8004c28:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c2a:	4d32      	ldr	r5, [pc, #200]	@ (8004cf4 <_vfiprintf_r+0x228>)
 8004c2c:	2203      	movs	r2, #3
 8004c2e:	0028      	movs	r0, r5
 8004c30:	7831      	ldrb	r1, [r6, #0]
 8004c32:	f000 fd23 	bl	800567c <memchr>
 8004c36:	2800      	cmp	r0, #0
 8004c38:	d006      	beq.n	8004c48 <_vfiprintf_r+0x17c>
 8004c3a:	2340      	movs	r3, #64	@ 0x40
 8004c3c:	1b40      	subs	r0, r0, r5
 8004c3e:	4083      	lsls	r3, r0
 8004c40:	6822      	ldr	r2, [r4, #0]
 8004c42:	3601      	adds	r6, #1
 8004c44:	4313      	orrs	r3, r2
 8004c46:	6023      	str	r3, [r4, #0]
 8004c48:	7831      	ldrb	r1, [r6, #0]
 8004c4a:	2206      	movs	r2, #6
 8004c4c:	482a      	ldr	r0, [pc, #168]	@ (8004cf8 <_vfiprintf_r+0x22c>)
 8004c4e:	1c75      	adds	r5, r6, #1
 8004c50:	7621      	strb	r1, [r4, #24]
 8004c52:	f000 fd13 	bl	800567c <memchr>
 8004c56:	2800      	cmp	r0, #0
 8004c58:	d040      	beq.n	8004cdc <_vfiprintf_r+0x210>
 8004c5a:	4b28      	ldr	r3, [pc, #160]	@ (8004cfc <_vfiprintf_r+0x230>)
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d122      	bne.n	8004ca6 <_vfiprintf_r+0x1da>
 8004c60:	2207      	movs	r2, #7
 8004c62:	9b07      	ldr	r3, [sp, #28]
 8004c64:	3307      	adds	r3, #7
 8004c66:	4393      	bics	r3, r2
 8004c68:	3308      	adds	r3, #8
 8004c6a:	9307      	str	r3, [sp, #28]
 8004c6c:	6963      	ldr	r3, [r4, #20]
 8004c6e:	9a04      	ldr	r2, [sp, #16]
 8004c70:	189b      	adds	r3, r3, r2
 8004c72:	6163      	str	r3, [r4, #20]
 8004c74:	e762      	b.n	8004b3c <_vfiprintf_r+0x70>
 8004c76:	4343      	muls	r3, r0
 8004c78:	002e      	movs	r6, r5
 8004c7a:	2101      	movs	r1, #1
 8004c7c:	189b      	adds	r3, r3, r2
 8004c7e:	e7a4      	b.n	8004bca <_vfiprintf_r+0xfe>
 8004c80:	2300      	movs	r3, #0
 8004c82:	200a      	movs	r0, #10
 8004c84:	0019      	movs	r1, r3
 8004c86:	3601      	adds	r6, #1
 8004c88:	6063      	str	r3, [r4, #4]
 8004c8a:	7832      	ldrb	r2, [r6, #0]
 8004c8c:	1c75      	adds	r5, r6, #1
 8004c8e:	3a30      	subs	r2, #48	@ 0x30
 8004c90:	2a09      	cmp	r2, #9
 8004c92:	d903      	bls.n	8004c9c <_vfiprintf_r+0x1d0>
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0c8      	beq.n	8004c2a <_vfiprintf_r+0x15e>
 8004c98:	9109      	str	r1, [sp, #36]	@ 0x24
 8004c9a:	e7c6      	b.n	8004c2a <_vfiprintf_r+0x15e>
 8004c9c:	4341      	muls	r1, r0
 8004c9e:	002e      	movs	r6, r5
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	1889      	adds	r1, r1, r2
 8004ca4:	e7f1      	b.n	8004c8a <_vfiprintf_r+0x1be>
 8004ca6:	aa07      	add	r2, sp, #28
 8004ca8:	9200      	str	r2, [sp, #0]
 8004caa:	0021      	movs	r1, r4
 8004cac:	003a      	movs	r2, r7
 8004cae:	4b14      	ldr	r3, [pc, #80]	@ (8004d00 <_vfiprintf_r+0x234>)
 8004cb0:	9803      	ldr	r0, [sp, #12]
 8004cb2:	e000      	b.n	8004cb6 <_vfiprintf_r+0x1ea>
 8004cb4:	bf00      	nop
 8004cb6:	9004      	str	r0, [sp, #16]
 8004cb8:	9b04      	ldr	r3, [sp, #16]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	d1d6      	bne.n	8004c6c <_vfiprintf_r+0x1a0>
 8004cbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cc0:	07db      	lsls	r3, r3, #31
 8004cc2:	d405      	bmi.n	8004cd0 <_vfiprintf_r+0x204>
 8004cc4:	89bb      	ldrh	r3, [r7, #12]
 8004cc6:	059b      	lsls	r3, r3, #22
 8004cc8:	d402      	bmi.n	8004cd0 <_vfiprintf_r+0x204>
 8004cca:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004ccc:	f7ff fabc 	bl	8004248 <__retarget_lock_release_recursive>
 8004cd0:	89bb      	ldrh	r3, [r7, #12]
 8004cd2:	065b      	lsls	r3, r3, #25
 8004cd4:	d500      	bpl.n	8004cd8 <_vfiprintf_r+0x20c>
 8004cd6:	e71e      	b.n	8004b16 <_vfiprintf_r+0x4a>
 8004cd8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004cda:	e71e      	b.n	8004b1a <_vfiprintf_r+0x4e>
 8004cdc:	aa07      	add	r2, sp, #28
 8004cde:	9200      	str	r2, [sp, #0]
 8004ce0:	0021      	movs	r1, r4
 8004ce2:	003a      	movs	r2, r7
 8004ce4:	4b06      	ldr	r3, [pc, #24]	@ (8004d00 <_vfiprintf_r+0x234>)
 8004ce6:	9803      	ldr	r0, [sp, #12]
 8004ce8:	f000 f87c 	bl	8004de4 <_printf_i>
 8004cec:	e7e3      	b.n	8004cb6 <_vfiprintf_r+0x1ea>
 8004cee:	46c0      	nop			@ (mov r8, r8)
 8004cf0:	08005fa0 	.word	0x08005fa0
 8004cf4:	08005fa6 	.word	0x08005fa6
 8004cf8:	08005faa 	.word	0x08005faa
 8004cfc:	00000000 	.word	0x00000000
 8004d00:	08004aa7 	.word	0x08004aa7

08004d04 <_printf_common>:
 8004d04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d06:	0016      	movs	r6, r2
 8004d08:	9301      	str	r3, [sp, #4]
 8004d0a:	688a      	ldr	r2, [r1, #8]
 8004d0c:	690b      	ldr	r3, [r1, #16]
 8004d0e:	000c      	movs	r4, r1
 8004d10:	9000      	str	r0, [sp, #0]
 8004d12:	4293      	cmp	r3, r2
 8004d14:	da00      	bge.n	8004d18 <_printf_common+0x14>
 8004d16:	0013      	movs	r3, r2
 8004d18:	0022      	movs	r2, r4
 8004d1a:	6033      	str	r3, [r6, #0]
 8004d1c:	3243      	adds	r2, #67	@ 0x43
 8004d1e:	7812      	ldrb	r2, [r2, #0]
 8004d20:	2a00      	cmp	r2, #0
 8004d22:	d001      	beq.n	8004d28 <_printf_common+0x24>
 8004d24:	3301      	adds	r3, #1
 8004d26:	6033      	str	r3, [r6, #0]
 8004d28:	6823      	ldr	r3, [r4, #0]
 8004d2a:	069b      	lsls	r3, r3, #26
 8004d2c:	d502      	bpl.n	8004d34 <_printf_common+0x30>
 8004d2e:	6833      	ldr	r3, [r6, #0]
 8004d30:	3302      	adds	r3, #2
 8004d32:	6033      	str	r3, [r6, #0]
 8004d34:	6822      	ldr	r2, [r4, #0]
 8004d36:	2306      	movs	r3, #6
 8004d38:	0015      	movs	r5, r2
 8004d3a:	401d      	ands	r5, r3
 8004d3c:	421a      	tst	r2, r3
 8004d3e:	d027      	beq.n	8004d90 <_printf_common+0x8c>
 8004d40:	0023      	movs	r3, r4
 8004d42:	3343      	adds	r3, #67	@ 0x43
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	1e5a      	subs	r2, r3, #1
 8004d48:	4193      	sbcs	r3, r2
 8004d4a:	6822      	ldr	r2, [r4, #0]
 8004d4c:	0692      	lsls	r2, r2, #26
 8004d4e:	d430      	bmi.n	8004db2 <_printf_common+0xae>
 8004d50:	0022      	movs	r2, r4
 8004d52:	9901      	ldr	r1, [sp, #4]
 8004d54:	9800      	ldr	r0, [sp, #0]
 8004d56:	9d08      	ldr	r5, [sp, #32]
 8004d58:	3243      	adds	r2, #67	@ 0x43
 8004d5a:	47a8      	blx	r5
 8004d5c:	3001      	adds	r0, #1
 8004d5e:	d025      	beq.n	8004dac <_printf_common+0xa8>
 8004d60:	2206      	movs	r2, #6
 8004d62:	6823      	ldr	r3, [r4, #0]
 8004d64:	2500      	movs	r5, #0
 8004d66:	4013      	ands	r3, r2
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	d105      	bne.n	8004d78 <_printf_common+0x74>
 8004d6c:	6833      	ldr	r3, [r6, #0]
 8004d6e:	68e5      	ldr	r5, [r4, #12]
 8004d70:	1aed      	subs	r5, r5, r3
 8004d72:	43eb      	mvns	r3, r5
 8004d74:	17db      	asrs	r3, r3, #31
 8004d76:	401d      	ands	r5, r3
 8004d78:	68a3      	ldr	r3, [r4, #8]
 8004d7a:	6922      	ldr	r2, [r4, #16]
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	dd01      	ble.n	8004d84 <_printf_common+0x80>
 8004d80:	1a9b      	subs	r3, r3, r2
 8004d82:	18ed      	adds	r5, r5, r3
 8004d84:	2600      	movs	r6, #0
 8004d86:	42b5      	cmp	r5, r6
 8004d88:	d120      	bne.n	8004dcc <_printf_common+0xc8>
 8004d8a:	2000      	movs	r0, #0
 8004d8c:	e010      	b.n	8004db0 <_printf_common+0xac>
 8004d8e:	3501      	adds	r5, #1
 8004d90:	68e3      	ldr	r3, [r4, #12]
 8004d92:	6832      	ldr	r2, [r6, #0]
 8004d94:	1a9b      	subs	r3, r3, r2
 8004d96:	42ab      	cmp	r3, r5
 8004d98:	ddd2      	ble.n	8004d40 <_printf_common+0x3c>
 8004d9a:	0022      	movs	r2, r4
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	9901      	ldr	r1, [sp, #4]
 8004da0:	9800      	ldr	r0, [sp, #0]
 8004da2:	9f08      	ldr	r7, [sp, #32]
 8004da4:	3219      	adds	r2, #25
 8004da6:	47b8      	blx	r7
 8004da8:	3001      	adds	r0, #1
 8004daa:	d1f0      	bne.n	8004d8e <_printf_common+0x8a>
 8004dac:	2001      	movs	r0, #1
 8004dae:	4240      	negs	r0, r0
 8004db0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004db2:	2030      	movs	r0, #48	@ 0x30
 8004db4:	18e1      	adds	r1, r4, r3
 8004db6:	3143      	adds	r1, #67	@ 0x43
 8004db8:	7008      	strb	r0, [r1, #0]
 8004dba:	0021      	movs	r1, r4
 8004dbc:	1c5a      	adds	r2, r3, #1
 8004dbe:	3145      	adds	r1, #69	@ 0x45
 8004dc0:	7809      	ldrb	r1, [r1, #0]
 8004dc2:	18a2      	adds	r2, r4, r2
 8004dc4:	3243      	adds	r2, #67	@ 0x43
 8004dc6:	3302      	adds	r3, #2
 8004dc8:	7011      	strb	r1, [r2, #0]
 8004dca:	e7c1      	b.n	8004d50 <_printf_common+0x4c>
 8004dcc:	0022      	movs	r2, r4
 8004dce:	2301      	movs	r3, #1
 8004dd0:	9901      	ldr	r1, [sp, #4]
 8004dd2:	9800      	ldr	r0, [sp, #0]
 8004dd4:	9f08      	ldr	r7, [sp, #32]
 8004dd6:	321a      	adds	r2, #26
 8004dd8:	47b8      	blx	r7
 8004dda:	3001      	adds	r0, #1
 8004ddc:	d0e6      	beq.n	8004dac <_printf_common+0xa8>
 8004dde:	3601      	adds	r6, #1
 8004de0:	e7d1      	b.n	8004d86 <_printf_common+0x82>
	...

08004de4 <_printf_i>:
 8004de4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004de6:	b08b      	sub	sp, #44	@ 0x2c
 8004de8:	9206      	str	r2, [sp, #24]
 8004dea:	000a      	movs	r2, r1
 8004dec:	3243      	adds	r2, #67	@ 0x43
 8004dee:	9307      	str	r3, [sp, #28]
 8004df0:	9005      	str	r0, [sp, #20]
 8004df2:	9203      	str	r2, [sp, #12]
 8004df4:	7e0a      	ldrb	r2, [r1, #24]
 8004df6:	000c      	movs	r4, r1
 8004df8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004dfa:	2a78      	cmp	r2, #120	@ 0x78
 8004dfc:	d809      	bhi.n	8004e12 <_printf_i+0x2e>
 8004dfe:	2a62      	cmp	r2, #98	@ 0x62
 8004e00:	d80b      	bhi.n	8004e1a <_printf_i+0x36>
 8004e02:	2a00      	cmp	r2, #0
 8004e04:	d100      	bne.n	8004e08 <_printf_i+0x24>
 8004e06:	e0bc      	b.n	8004f82 <_printf_i+0x19e>
 8004e08:	497b      	ldr	r1, [pc, #492]	@ (8004ff8 <_printf_i+0x214>)
 8004e0a:	9104      	str	r1, [sp, #16]
 8004e0c:	2a58      	cmp	r2, #88	@ 0x58
 8004e0e:	d100      	bne.n	8004e12 <_printf_i+0x2e>
 8004e10:	e090      	b.n	8004f34 <_printf_i+0x150>
 8004e12:	0025      	movs	r5, r4
 8004e14:	3542      	adds	r5, #66	@ 0x42
 8004e16:	702a      	strb	r2, [r5, #0]
 8004e18:	e022      	b.n	8004e60 <_printf_i+0x7c>
 8004e1a:	0010      	movs	r0, r2
 8004e1c:	3863      	subs	r0, #99	@ 0x63
 8004e1e:	2815      	cmp	r0, #21
 8004e20:	d8f7      	bhi.n	8004e12 <_printf_i+0x2e>
 8004e22:	f7fb f979 	bl	8000118 <__gnu_thumb1_case_shi>
 8004e26:	0016      	.short	0x0016
 8004e28:	fff6001f 	.word	0xfff6001f
 8004e2c:	fff6fff6 	.word	0xfff6fff6
 8004e30:	001ffff6 	.word	0x001ffff6
 8004e34:	fff6fff6 	.word	0xfff6fff6
 8004e38:	fff6fff6 	.word	0xfff6fff6
 8004e3c:	003600a1 	.word	0x003600a1
 8004e40:	fff60080 	.word	0xfff60080
 8004e44:	00b2fff6 	.word	0x00b2fff6
 8004e48:	0036fff6 	.word	0x0036fff6
 8004e4c:	fff6fff6 	.word	0xfff6fff6
 8004e50:	0084      	.short	0x0084
 8004e52:	0025      	movs	r5, r4
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	3542      	adds	r5, #66	@ 0x42
 8004e58:	1d11      	adds	r1, r2, #4
 8004e5a:	6019      	str	r1, [r3, #0]
 8004e5c:	6813      	ldr	r3, [r2, #0]
 8004e5e:	702b      	strb	r3, [r5, #0]
 8004e60:	2301      	movs	r3, #1
 8004e62:	e0a0      	b.n	8004fa6 <_printf_i+0x1c2>
 8004e64:	6818      	ldr	r0, [r3, #0]
 8004e66:	6809      	ldr	r1, [r1, #0]
 8004e68:	1d02      	adds	r2, r0, #4
 8004e6a:	060d      	lsls	r5, r1, #24
 8004e6c:	d50b      	bpl.n	8004e86 <_printf_i+0xa2>
 8004e6e:	6806      	ldr	r6, [r0, #0]
 8004e70:	601a      	str	r2, [r3, #0]
 8004e72:	2e00      	cmp	r6, #0
 8004e74:	da03      	bge.n	8004e7e <_printf_i+0x9a>
 8004e76:	232d      	movs	r3, #45	@ 0x2d
 8004e78:	9a03      	ldr	r2, [sp, #12]
 8004e7a:	4276      	negs	r6, r6
 8004e7c:	7013      	strb	r3, [r2, #0]
 8004e7e:	4b5e      	ldr	r3, [pc, #376]	@ (8004ff8 <_printf_i+0x214>)
 8004e80:	270a      	movs	r7, #10
 8004e82:	9304      	str	r3, [sp, #16]
 8004e84:	e018      	b.n	8004eb8 <_printf_i+0xd4>
 8004e86:	6806      	ldr	r6, [r0, #0]
 8004e88:	601a      	str	r2, [r3, #0]
 8004e8a:	0649      	lsls	r1, r1, #25
 8004e8c:	d5f1      	bpl.n	8004e72 <_printf_i+0x8e>
 8004e8e:	b236      	sxth	r6, r6
 8004e90:	e7ef      	b.n	8004e72 <_printf_i+0x8e>
 8004e92:	6808      	ldr	r0, [r1, #0]
 8004e94:	6819      	ldr	r1, [r3, #0]
 8004e96:	c940      	ldmia	r1!, {r6}
 8004e98:	0605      	lsls	r5, r0, #24
 8004e9a:	d402      	bmi.n	8004ea2 <_printf_i+0xbe>
 8004e9c:	0640      	lsls	r0, r0, #25
 8004e9e:	d500      	bpl.n	8004ea2 <_printf_i+0xbe>
 8004ea0:	b2b6      	uxth	r6, r6
 8004ea2:	6019      	str	r1, [r3, #0]
 8004ea4:	4b54      	ldr	r3, [pc, #336]	@ (8004ff8 <_printf_i+0x214>)
 8004ea6:	270a      	movs	r7, #10
 8004ea8:	9304      	str	r3, [sp, #16]
 8004eaa:	2a6f      	cmp	r2, #111	@ 0x6f
 8004eac:	d100      	bne.n	8004eb0 <_printf_i+0xcc>
 8004eae:	3f02      	subs	r7, #2
 8004eb0:	0023      	movs	r3, r4
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	3343      	adds	r3, #67	@ 0x43
 8004eb6:	701a      	strb	r2, [r3, #0]
 8004eb8:	6863      	ldr	r3, [r4, #4]
 8004eba:	60a3      	str	r3, [r4, #8]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	db03      	blt.n	8004ec8 <_printf_i+0xe4>
 8004ec0:	2104      	movs	r1, #4
 8004ec2:	6822      	ldr	r2, [r4, #0]
 8004ec4:	438a      	bics	r2, r1
 8004ec6:	6022      	str	r2, [r4, #0]
 8004ec8:	2e00      	cmp	r6, #0
 8004eca:	d102      	bne.n	8004ed2 <_printf_i+0xee>
 8004ecc:	9d03      	ldr	r5, [sp, #12]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00c      	beq.n	8004eec <_printf_i+0x108>
 8004ed2:	9d03      	ldr	r5, [sp, #12]
 8004ed4:	0030      	movs	r0, r6
 8004ed6:	0039      	movs	r1, r7
 8004ed8:	f7fb f9ae 	bl	8000238 <__aeabi_uidivmod>
 8004edc:	9b04      	ldr	r3, [sp, #16]
 8004ede:	3d01      	subs	r5, #1
 8004ee0:	5c5b      	ldrb	r3, [r3, r1]
 8004ee2:	702b      	strb	r3, [r5, #0]
 8004ee4:	0033      	movs	r3, r6
 8004ee6:	0006      	movs	r6, r0
 8004ee8:	429f      	cmp	r7, r3
 8004eea:	d9f3      	bls.n	8004ed4 <_printf_i+0xf0>
 8004eec:	2f08      	cmp	r7, #8
 8004eee:	d109      	bne.n	8004f04 <_printf_i+0x120>
 8004ef0:	6823      	ldr	r3, [r4, #0]
 8004ef2:	07db      	lsls	r3, r3, #31
 8004ef4:	d506      	bpl.n	8004f04 <_printf_i+0x120>
 8004ef6:	6862      	ldr	r2, [r4, #4]
 8004ef8:	6923      	ldr	r3, [r4, #16]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	dc02      	bgt.n	8004f04 <_printf_i+0x120>
 8004efe:	2330      	movs	r3, #48	@ 0x30
 8004f00:	3d01      	subs	r5, #1
 8004f02:	702b      	strb	r3, [r5, #0]
 8004f04:	9b03      	ldr	r3, [sp, #12]
 8004f06:	1b5b      	subs	r3, r3, r5
 8004f08:	6123      	str	r3, [r4, #16]
 8004f0a:	9b07      	ldr	r3, [sp, #28]
 8004f0c:	0021      	movs	r1, r4
 8004f0e:	9300      	str	r3, [sp, #0]
 8004f10:	9805      	ldr	r0, [sp, #20]
 8004f12:	9b06      	ldr	r3, [sp, #24]
 8004f14:	aa09      	add	r2, sp, #36	@ 0x24
 8004f16:	f7ff fef5 	bl	8004d04 <_printf_common>
 8004f1a:	3001      	adds	r0, #1
 8004f1c:	d148      	bne.n	8004fb0 <_printf_i+0x1cc>
 8004f1e:	2001      	movs	r0, #1
 8004f20:	4240      	negs	r0, r0
 8004f22:	b00b      	add	sp, #44	@ 0x2c
 8004f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f26:	2220      	movs	r2, #32
 8004f28:	6809      	ldr	r1, [r1, #0]
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	6022      	str	r2, [r4, #0]
 8004f2e:	2278      	movs	r2, #120	@ 0x78
 8004f30:	4932      	ldr	r1, [pc, #200]	@ (8004ffc <_printf_i+0x218>)
 8004f32:	9104      	str	r1, [sp, #16]
 8004f34:	0021      	movs	r1, r4
 8004f36:	3145      	adds	r1, #69	@ 0x45
 8004f38:	700a      	strb	r2, [r1, #0]
 8004f3a:	6819      	ldr	r1, [r3, #0]
 8004f3c:	6822      	ldr	r2, [r4, #0]
 8004f3e:	c940      	ldmia	r1!, {r6}
 8004f40:	0610      	lsls	r0, r2, #24
 8004f42:	d402      	bmi.n	8004f4a <_printf_i+0x166>
 8004f44:	0650      	lsls	r0, r2, #25
 8004f46:	d500      	bpl.n	8004f4a <_printf_i+0x166>
 8004f48:	b2b6      	uxth	r6, r6
 8004f4a:	6019      	str	r1, [r3, #0]
 8004f4c:	07d3      	lsls	r3, r2, #31
 8004f4e:	d502      	bpl.n	8004f56 <_printf_i+0x172>
 8004f50:	2320      	movs	r3, #32
 8004f52:	4313      	orrs	r3, r2
 8004f54:	6023      	str	r3, [r4, #0]
 8004f56:	2e00      	cmp	r6, #0
 8004f58:	d001      	beq.n	8004f5e <_printf_i+0x17a>
 8004f5a:	2710      	movs	r7, #16
 8004f5c:	e7a8      	b.n	8004eb0 <_printf_i+0xcc>
 8004f5e:	2220      	movs	r2, #32
 8004f60:	6823      	ldr	r3, [r4, #0]
 8004f62:	4393      	bics	r3, r2
 8004f64:	6023      	str	r3, [r4, #0]
 8004f66:	e7f8      	b.n	8004f5a <_printf_i+0x176>
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	680d      	ldr	r5, [r1, #0]
 8004f6c:	1d10      	adds	r0, r2, #4
 8004f6e:	6949      	ldr	r1, [r1, #20]
 8004f70:	6018      	str	r0, [r3, #0]
 8004f72:	6813      	ldr	r3, [r2, #0]
 8004f74:	062e      	lsls	r6, r5, #24
 8004f76:	d501      	bpl.n	8004f7c <_printf_i+0x198>
 8004f78:	6019      	str	r1, [r3, #0]
 8004f7a:	e002      	b.n	8004f82 <_printf_i+0x19e>
 8004f7c:	066d      	lsls	r5, r5, #25
 8004f7e:	d5fb      	bpl.n	8004f78 <_printf_i+0x194>
 8004f80:	8019      	strh	r1, [r3, #0]
 8004f82:	2300      	movs	r3, #0
 8004f84:	9d03      	ldr	r5, [sp, #12]
 8004f86:	6123      	str	r3, [r4, #16]
 8004f88:	e7bf      	b.n	8004f0a <_printf_i+0x126>
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	1d11      	adds	r1, r2, #4
 8004f8e:	6019      	str	r1, [r3, #0]
 8004f90:	6815      	ldr	r5, [r2, #0]
 8004f92:	2100      	movs	r1, #0
 8004f94:	0028      	movs	r0, r5
 8004f96:	6862      	ldr	r2, [r4, #4]
 8004f98:	f000 fb70 	bl	800567c <memchr>
 8004f9c:	2800      	cmp	r0, #0
 8004f9e:	d001      	beq.n	8004fa4 <_printf_i+0x1c0>
 8004fa0:	1b40      	subs	r0, r0, r5
 8004fa2:	6060      	str	r0, [r4, #4]
 8004fa4:	6863      	ldr	r3, [r4, #4]
 8004fa6:	6123      	str	r3, [r4, #16]
 8004fa8:	2300      	movs	r3, #0
 8004faa:	9a03      	ldr	r2, [sp, #12]
 8004fac:	7013      	strb	r3, [r2, #0]
 8004fae:	e7ac      	b.n	8004f0a <_printf_i+0x126>
 8004fb0:	002a      	movs	r2, r5
 8004fb2:	6923      	ldr	r3, [r4, #16]
 8004fb4:	9906      	ldr	r1, [sp, #24]
 8004fb6:	9805      	ldr	r0, [sp, #20]
 8004fb8:	9d07      	ldr	r5, [sp, #28]
 8004fba:	47a8      	blx	r5
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	d0ae      	beq.n	8004f1e <_printf_i+0x13a>
 8004fc0:	6823      	ldr	r3, [r4, #0]
 8004fc2:	079b      	lsls	r3, r3, #30
 8004fc4:	d415      	bmi.n	8004ff2 <_printf_i+0x20e>
 8004fc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fc8:	68e0      	ldr	r0, [r4, #12]
 8004fca:	4298      	cmp	r0, r3
 8004fcc:	daa9      	bge.n	8004f22 <_printf_i+0x13e>
 8004fce:	0018      	movs	r0, r3
 8004fd0:	e7a7      	b.n	8004f22 <_printf_i+0x13e>
 8004fd2:	0022      	movs	r2, r4
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	9906      	ldr	r1, [sp, #24]
 8004fd8:	9805      	ldr	r0, [sp, #20]
 8004fda:	9e07      	ldr	r6, [sp, #28]
 8004fdc:	3219      	adds	r2, #25
 8004fde:	47b0      	blx	r6
 8004fe0:	3001      	adds	r0, #1
 8004fe2:	d09c      	beq.n	8004f1e <_printf_i+0x13a>
 8004fe4:	3501      	adds	r5, #1
 8004fe6:	68e3      	ldr	r3, [r4, #12]
 8004fe8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004fea:	1a9b      	subs	r3, r3, r2
 8004fec:	42ab      	cmp	r3, r5
 8004fee:	dcf0      	bgt.n	8004fd2 <_printf_i+0x1ee>
 8004ff0:	e7e9      	b.n	8004fc6 <_printf_i+0x1e2>
 8004ff2:	2500      	movs	r5, #0
 8004ff4:	e7f7      	b.n	8004fe6 <_printf_i+0x202>
 8004ff6:	46c0      	nop			@ (mov r8, r8)
 8004ff8:	08005fb1 	.word	0x08005fb1
 8004ffc:	08005fc2 	.word	0x08005fc2

08005000 <_scanf_chars>:
 8005000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005002:	0015      	movs	r5, r2
 8005004:	688a      	ldr	r2, [r1, #8]
 8005006:	000c      	movs	r4, r1
 8005008:	9001      	str	r0, [sp, #4]
 800500a:	2a00      	cmp	r2, #0
 800500c:	d104      	bne.n	8005018 <_scanf_chars+0x18>
 800500e:	698a      	ldr	r2, [r1, #24]
 8005010:	2a00      	cmp	r2, #0
 8005012:	d117      	bne.n	8005044 <_scanf_chars+0x44>
 8005014:	3201      	adds	r2, #1
 8005016:	60a2      	str	r2, [r4, #8]
 8005018:	6822      	ldr	r2, [r4, #0]
 800501a:	06d2      	lsls	r2, r2, #27
 800501c:	d403      	bmi.n	8005026 <_scanf_chars+0x26>
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	1d11      	adds	r1, r2, #4
 8005022:	6019      	str	r1, [r3, #0]
 8005024:	6817      	ldr	r7, [r2, #0]
 8005026:	2600      	movs	r6, #0
 8005028:	69a0      	ldr	r0, [r4, #24]
 800502a:	2800      	cmp	r0, #0
 800502c:	d016      	beq.n	800505c <_scanf_chars+0x5c>
 800502e:	2801      	cmp	r0, #1
 8005030:	d10b      	bne.n	800504a <_scanf_chars+0x4a>
 8005032:	682b      	ldr	r3, [r5, #0]
 8005034:	6962      	ldr	r2, [r4, #20]
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	5cd3      	ldrb	r3, [r2, r3]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10e      	bne.n	800505c <_scanf_chars+0x5c>
 800503e:	2e00      	cmp	r6, #0
 8005040:	d03b      	beq.n	80050ba <_scanf_chars+0xba>
 8005042:	e029      	b.n	8005098 <_scanf_chars+0x98>
 8005044:	2201      	movs	r2, #1
 8005046:	4252      	negs	r2, r2
 8005048:	e7e5      	b.n	8005016 <_scanf_chars+0x16>
 800504a:	2802      	cmp	r0, #2
 800504c:	d124      	bne.n	8005098 <_scanf_chars+0x98>
 800504e:	682b      	ldr	r3, [r5, #0]
 8005050:	4a1a      	ldr	r2, [pc, #104]	@ (80050bc <_scanf_chars+0xbc>)
 8005052:	781b      	ldrb	r3, [r3, #0]
 8005054:	5cd3      	ldrb	r3, [r2, r3]
 8005056:	2208      	movs	r2, #8
 8005058:	4213      	tst	r3, r2
 800505a:	d11d      	bne.n	8005098 <_scanf_chars+0x98>
 800505c:	2210      	movs	r2, #16
 800505e:	6823      	ldr	r3, [r4, #0]
 8005060:	3601      	adds	r6, #1
 8005062:	4213      	tst	r3, r2
 8005064:	d103      	bne.n	800506e <_scanf_chars+0x6e>
 8005066:	682b      	ldr	r3, [r5, #0]
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	703b      	strb	r3, [r7, #0]
 800506c:	3701      	adds	r7, #1
 800506e:	682a      	ldr	r2, [r5, #0]
 8005070:	686b      	ldr	r3, [r5, #4]
 8005072:	3201      	adds	r2, #1
 8005074:	602a      	str	r2, [r5, #0]
 8005076:	68a2      	ldr	r2, [r4, #8]
 8005078:	3b01      	subs	r3, #1
 800507a:	3a01      	subs	r2, #1
 800507c:	606b      	str	r3, [r5, #4]
 800507e:	60a2      	str	r2, [r4, #8]
 8005080:	2a00      	cmp	r2, #0
 8005082:	d009      	beq.n	8005098 <_scanf_chars+0x98>
 8005084:	2b00      	cmp	r3, #0
 8005086:	dccf      	bgt.n	8005028 <_scanf_chars+0x28>
 8005088:	23c0      	movs	r3, #192	@ 0xc0
 800508a:	005b      	lsls	r3, r3, #1
 800508c:	0029      	movs	r1, r5
 800508e:	58e3      	ldr	r3, [r4, r3]
 8005090:	9801      	ldr	r0, [sp, #4]
 8005092:	4798      	blx	r3
 8005094:	2800      	cmp	r0, #0
 8005096:	d0c7      	beq.n	8005028 <_scanf_chars+0x28>
 8005098:	6822      	ldr	r2, [r4, #0]
 800509a:	2310      	movs	r3, #16
 800509c:	0011      	movs	r1, r2
 800509e:	4019      	ands	r1, r3
 80050a0:	421a      	tst	r2, r3
 80050a2:	d106      	bne.n	80050b2 <_scanf_chars+0xb2>
 80050a4:	68e3      	ldr	r3, [r4, #12]
 80050a6:	3301      	adds	r3, #1
 80050a8:	60e3      	str	r3, [r4, #12]
 80050aa:	69a3      	ldr	r3, [r4, #24]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d000      	beq.n	80050b2 <_scanf_chars+0xb2>
 80050b0:	7039      	strb	r1, [r7, #0]
 80050b2:	2000      	movs	r0, #0
 80050b4:	6923      	ldr	r3, [r4, #16]
 80050b6:	199b      	adds	r3, r3, r6
 80050b8:	6123      	str	r3, [r4, #16]
 80050ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80050bc:	08005fef 	.word	0x08005fef

080050c0 <_scanf_i>:
 80050c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050c2:	b08b      	sub	sp, #44	@ 0x2c
 80050c4:	9301      	str	r3, [sp, #4]
 80050c6:	4b78      	ldr	r3, [pc, #480]	@ (80052a8 <_scanf_i+0x1e8>)
 80050c8:	0016      	movs	r6, r2
 80050ca:	9004      	str	r0, [sp, #16]
 80050cc:	aa07      	add	r2, sp, #28
 80050ce:	cba1      	ldmia	r3!, {r0, r5, r7}
 80050d0:	c2a1      	stmia	r2!, {r0, r5, r7}
 80050d2:	4a76      	ldr	r2, [pc, #472]	@ (80052ac <_scanf_i+0x1ec>)
 80050d4:	698b      	ldr	r3, [r1, #24]
 80050d6:	000c      	movs	r4, r1
 80050d8:	9205      	str	r2, [sp, #20]
 80050da:	2b03      	cmp	r3, #3
 80050dc:	d101      	bne.n	80050e2 <_scanf_i+0x22>
 80050de:	4b74      	ldr	r3, [pc, #464]	@ (80052b0 <_scanf_i+0x1f0>)
 80050e0:	9305      	str	r3, [sp, #20]
 80050e2:	22ae      	movs	r2, #174	@ 0xae
 80050e4:	2000      	movs	r0, #0
 80050e6:	68a3      	ldr	r3, [r4, #8]
 80050e8:	0052      	lsls	r2, r2, #1
 80050ea:	1e59      	subs	r1, r3, #1
 80050ec:	9003      	str	r0, [sp, #12]
 80050ee:	4291      	cmp	r1, r2
 80050f0:	d905      	bls.n	80050fe <_scanf_i+0x3e>
 80050f2:	3b5e      	subs	r3, #94	@ 0x5e
 80050f4:	3bff      	subs	r3, #255	@ 0xff
 80050f6:	9303      	str	r3, [sp, #12]
 80050f8:	235e      	movs	r3, #94	@ 0x5e
 80050fa:	33ff      	adds	r3, #255	@ 0xff
 80050fc:	60a3      	str	r3, [r4, #8]
 80050fe:	0023      	movs	r3, r4
 8005100:	331c      	adds	r3, #28
 8005102:	9300      	str	r3, [sp, #0]
 8005104:	23d0      	movs	r3, #208	@ 0xd0
 8005106:	2700      	movs	r7, #0
 8005108:	6822      	ldr	r2, [r4, #0]
 800510a:	011b      	lsls	r3, r3, #4
 800510c:	4313      	orrs	r3, r2
 800510e:	6023      	str	r3, [r4, #0]
 8005110:	9b00      	ldr	r3, [sp, #0]
 8005112:	9302      	str	r3, [sp, #8]
 8005114:	6833      	ldr	r3, [r6, #0]
 8005116:	a807      	add	r0, sp, #28
 8005118:	7819      	ldrb	r1, [r3, #0]
 800511a:	00bb      	lsls	r3, r7, #2
 800511c:	2202      	movs	r2, #2
 800511e:	5818      	ldr	r0, [r3, r0]
 8005120:	f000 faac 	bl	800567c <memchr>
 8005124:	2800      	cmp	r0, #0
 8005126:	d029      	beq.n	800517c <_scanf_i+0xbc>
 8005128:	2f01      	cmp	r7, #1
 800512a:	d15e      	bne.n	80051ea <_scanf_i+0x12a>
 800512c:	6863      	ldr	r3, [r4, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d106      	bne.n	8005140 <_scanf_i+0x80>
 8005132:	3308      	adds	r3, #8
 8005134:	6822      	ldr	r2, [r4, #0]
 8005136:	6063      	str	r3, [r4, #4]
 8005138:	33f9      	adds	r3, #249	@ 0xf9
 800513a:	33ff      	adds	r3, #255	@ 0xff
 800513c:	4313      	orrs	r3, r2
 800513e:	6023      	str	r3, [r4, #0]
 8005140:	6823      	ldr	r3, [r4, #0]
 8005142:	4a5c      	ldr	r2, [pc, #368]	@ (80052b4 <_scanf_i+0x1f4>)
 8005144:	4013      	ands	r3, r2
 8005146:	6023      	str	r3, [r4, #0]
 8005148:	68a3      	ldr	r3, [r4, #8]
 800514a:	1e5a      	subs	r2, r3, #1
 800514c:	60a2      	str	r2, [r4, #8]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d014      	beq.n	800517c <_scanf_i+0xbc>
 8005152:	6833      	ldr	r3, [r6, #0]
 8005154:	1c5a      	adds	r2, r3, #1
 8005156:	6032      	str	r2, [r6, #0]
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	9a02      	ldr	r2, [sp, #8]
 800515c:	7013      	strb	r3, [r2, #0]
 800515e:	6873      	ldr	r3, [r6, #4]
 8005160:	1c55      	adds	r5, r2, #1
 8005162:	3b01      	subs	r3, #1
 8005164:	6073      	str	r3, [r6, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	dc07      	bgt.n	800517a <_scanf_i+0xba>
 800516a:	23c0      	movs	r3, #192	@ 0xc0
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	0031      	movs	r1, r6
 8005170:	58e3      	ldr	r3, [r4, r3]
 8005172:	9804      	ldr	r0, [sp, #16]
 8005174:	4798      	blx	r3
 8005176:	2800      	cmp	r0, #0
 8005178:	d17e      	bne.n	8005278 <_scanf_i+0x1b8>
 800517a:	9502      	str	r5, [sp, #8]
 800517c:	3701      	adds	r7, #1
 800517e:	2f03      	cmp	r7, #3
 8005180:	d1c8      	bne.n	8005114 <_scanf_i+0x54>
 8005182:	6863      	ldr	r3, [r4, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d101      	bne.n	800518c <_scanf_i+0xcc>
 8005188:	330a      	adds	r3, #10
 800518a:	6063      	str	r3, [r4, #4]
 800518c:	2700      	movs	r7, #0
 800518e:	6863      	ldr	r3, [r4, #4]
 8005190:	4949      	ldr	r1, [pc, #292]	@ (80052b8 <_scanf_i+0x1f8>)
 8005192:	6960      	ldr	r0, [r4, #20]
 8005194:	1ac9      	subs	r1, r1, r3
 8005196:	f000 f9b0 	bl	80054fa <__sccl>
 800519a:	9d02      	ldr	r5, [sp, #8]
 800519c:	68a3      	ldr	r3, [r4, #8]
 800519e:	6820      	ldr	r0, [r4, #0]
 80051a0:	9302      	str	r3, [sp, #8]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d03f      	beq.n	8005226 <_scanf_i+0x166>
 80051a6:	6831      	ldr	r1, [r6, #0]
 80051a8:	6963      	ldr	r3, [r4, #20]
 80051aa:	780a      	ldrb	r2, [r1, #0]
 80051ac:	5c9b      	ldrb	r3, [r3, r2]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d039      	beq.n	8005226 <_scanf_i+0x166>
 80051b2:	2a30      	cmp	r2, #48	@ 0x30
 80051b4:	d128      	bne.n	8005208 <_scanf_i+0x148>
 80051b6:	2380      	movs	r3, #128	@ 0x80
 80051b8:	011b      	lsls	r3, r3, #4
 80051ba:	4218      	tst	r0, r3
 80051bc:	d024      	beq.n	8005208 <_scanf_i+0x148>
 80051be:	9b03      	ldr	r3, [sp, #12]
 80051c0:	3701      	adds	r7, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d005      	beq.n	80051d2 <_scanf_i+0x112>
 80051c6:	001a      	movs	r2, r3
 80051c8:	9b02      	ldr	r3, [sp, #8]
 80051ca:	3a01      	subs	r2, #1
 80051cc:	3301      	adds	r3, #1
 80051ce:	9203      	str	r2, [sp, #12]
 80051d0:	60a3      	str	r3, [r4, #8]
 80051d2:	6873      	ldr	r3, [r6, #4]
 80051d4:	3b01      	subs	r3, #1
 80051d6:	6073      	str	r3, [r6, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	dd1c      	ble.n	8005216 <_scanf_i+0x156>
 80051dc:	6833      	ldr	r3, [r6, #0]
 80051de:	3301      	adds	r3, #1
 80051e0:	6033      	str	r3, [r6, #0]
 80051e2:	68a3      	ldr	r3, [r4, #8]
 80051e4:	3b01      	subs	r3, #1
 80051e6:	60a3      	str	r3, [r4, #8]
 80051e8:	e7d8      	b.n	800519c <_scanf_i+0xdc>
 80051ea:	2f02      	cmp	r7, #2
 80051ec:	d1ac      	bne.n	8005148 <_scanf_i+0x88>
 80051ee:	23c0      	movs	r3, #192	@ 0xc0
 80051f0:	2180      	movs	r1, #128	@ 0x80
 80051f2:	6822      	ldr	r2, [r4, #0]
 80051f4:	00db      	lsls	r3, r3, #3
 80051f6:	4013      	ands	r3, r2
 80051f8:	0089      	lsls	r1, r1, #2
 80051fa:	428b      	cmp	r3, r1
 80051fc:	d1c1      	bne.n	8005182 <_scanf_i+0xc2>
 80051fe:	2310      	movs	r3, #16
 8005200:	6063      	str	r3, [r4, #4]
 8005202:	33f0      	adds	r3, #240	@ 0xf0
 8005204:	4313      	orrs	r3, r2
 8005206:	e79e      	b.n	8005146 <_scanf_i+0x86>
 8005208:	4b2c      	ldr	r3, [pc, #176]	@ (80052bc <_scanf_i+0x1fc>)
 800520a:	4003      	ands	r3, r0
 800520c:	6023      	str	r3, [r4, #0]
 800520e:	780b      	ldrb	r3, [r1, #0]
 8005210:	702b      	strb	r3, [r5, #0]
 8005212:	3501      	adds	r5, #1
 8005214:	e7dd      	b.n	80051d2 <_scanf_i+0x112>
 8005216:	23c0      	movs	r3, #192	@ 0xc0
 8005218:	005b      	lsls	r3, r3, #1
 800521a:	0031      	movs	r1, r6
 800521c:	58e3      	ldr	r3, [r4, r3]
 800521e:	9804      	ldr	r0, [sp, #16]
 8005220:	4798      	blx	r3
 8005222:	2800      	cmp	r0, #0
 8005224:	d0dd      	beq.n	80051e2 <_scanf_i+0x122>
 8005226:	6823      	ldr	r3, [r4, #0]
 8005228:	05db      	lsls	r3, r3, #23
 800522a:	d50e      	bpl.n	800524a <_scanf_i+0x18a>
 800522c:	9b00      	ldr	r3, [sp, #0]
 800522e:	429d      	cmp	r5, r3
 8005230:	d907      	bls.n	8005242 <_scanf_i+0x182>
 8005232:	23be      	movs	r3, #190	@ 0xbe
 8005234:	3d01      	subs	r5, #1
 8005236:	005b      	lsls	r3, r3, #1
 8005238:	0032      	movs	r2, r6
 800523a:	7829      	ldrb	r1, [r5, #0]
 800523c:	58e3      	ldr	r3, [r4, r3]
 800523e:	9804      	ldr	r0, [sp, #16]
 8005240:	4798      	blx	r3
 8005242:	9b00      	ldr	r3, [sp, #0]
 8005244:	2001      	movs	r0, #1
 8005246:	429d      	cmp	r5, r3
 8005248:	d029      	beq.n	800529e <_scanf_i+0x1de>
 800524a:	6821      	ldr	r1, [r4, #0]
 800524c:	2310      	movs	r3, #16
 800524e:	000a      	movs	r2, r1
 8005250:	401a      	ands	r2, r3
 8005252:	4219      	tst	r1, r3
 8005254:	d11c      	bne.n	8005290 <_scanf_i+0x1d0>
 8005256:	702a      	strb	r2, [r5, #0]
 8005258:	6863      	ldr	r3, [r4, #4]
 800525a:	9900      	ldr	r1, [sp, #0]
 800525c:	9804      	ldr	r0, [sp, #16]
 800525e:	9e05      	ldr	r6, [sp, #20]
 8005260:	47b0      	blx	r6
 8005262:	9b01      	ldr	r3, [sp, #4]
 8005264:	6822      	ldr	r2, [r4, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	0691      	lsls	r1, r2, #26
 800526a:	d507      	bpl.n	800527c <_scanf_i+0x1bc>
 800526c:	9901      	ldr	r1, [sp, #4]
 800526e:	1d1a      	adds	r2, r3, #4
 8005270:	600a      	str	r2, [r1, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6018      	str	r0, [r3, #0]
 8005276:	e008      	b.n	800528a <_scanf_i+0x1ca>
 8005278:	2700      	movs	r7, #0
 800527a:	e7d4      	b.n	8005226 <_scanf_i+0x166>
 800527c:	1d19      	adds	r1, r3, #4
 800527e:	07d6      	lsls	r6, r2, #31
 8005280:	d50f      	bpl.n	80052a2 <_scanf_i+0x1e2>
 8005282:	9a01      	ldr	r2, [sp, #4]
 8005284:	6011      	str	r1, [r2, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	8018      	strh	r0, [r3, #0]
 800528a:	68e3      	ldr	r3, [r4, #12]
 800528c:	3301      	adds	r3, #1
 800528e:	60e3      	str	r3, [r4, #12]
 8005290:	2000      	movs	r0, #0
 8005292:	9b00      	ldr	r3, [sp, #0]
 8005294:	1aed      	subs	r5, r5, r3
 8005296:	6923      	ldr	r3, [r4, #16]
 8005298:	19ed      	adds	r5, r5, r7
 800529a:	195b      	adds	r3, r3, r5
 800529c:	6123      	str	r3, [r4, #16]
 800529e:	b00b      	add	sp, #44	@ 0x2c
 80052a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052a2:	9a01      	ldr	r2, [sp, #4]
 80052a4:	6011      	str	r1, [r2, #0]
 80052a6:	e7e4      	b.n	8005272 <_scanf_i+0x1b2>
 80052a8:	08005f1c 	.word	0x08005f1c
 80052ac:	08005925 	.word	0x08005925
 80052b0:	08005819 	.word	0x08005819
 80052b4:	fffffaff 	.word	0xfffffaff
 80052b8:	08005fe3 	.word	0x08005fe3
 80052bc:	fffff6ff 	.word	0xfffff6ff

080052c0 <__sflush_r>:
 80052c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052c2:	220c      	movs	r2, #12
 80052c4:	5e8b      	ldrsh	r3, [r1, r2]
 80052c6:	0005      	movs	r5, r0
 80052c8:	000c      	movs	r4, r1
 80052ca:	071a      	lsls	r2, r3, #28
 80052cc:	d456      	bmi.n	800537c <__sflush_r+0xbc>
 80052ce:	684a      	ldr	r2, [r1, #4]
 80052d0:	2a00      	cmp	r2, #0
 80052d2:	dc02      	bgt.n	80052da <__sflush_r+0x1a>
 80052d4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80052d6:	2a00      	cmp	r2, #0
 80052d8:	dd4e      	ble.n	8005378 <__sflush_r+0xb8>
 80052da:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80052dc:	2f00      	cmp	r7, #0
 80052de:	d04b      	beq.n	8005378 <__sflush_r+0xb8>
 80052e0:	2200      	movs	r2, #0
 80052e2:	2080      	movs	r0, #128	@ 0x80
 80052e4:	682e      	ldr	r6, [r5, #0]
 80052e6:	602a      	str	r2, [r5, #0]
 80052e8:	001a      	movs	r2, r3
 80052ea:	0140      	lsls	r0, r0, #5
 80052ec:	6a21      	ldr	r1, [r4, #32]
 80052ee:	4002      	ands	r2, r0
 80052f0:	4203      	tst	r3, r0
 80052f2:	d033      	beq.n	800535c <__sflush_r+0x9c>
 80052f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80052f6:	89a3      	ldrh	r3, [r4, #12]
 80052f8:	075b      	lsls	r3, r3, #29
 80052fa:	d506      	bpl.n	800530a <__sflush_r+0x4a>
 80052fc:	6863      	ldr	r3, [r4, #4]
 80052fe:	1ad2      	subs	r2, r2, r3
 8005300:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <__sflush_r+0x4a>
 8005306:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005308:	1ad2      	subs	r2, r2, r3
 800530a:	2300      	movs	r3, #0
 800530c:	0028      	movs	r0, r5
 800530e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005310:	6a21      	ldr	r1, [r4, #32]
 8005312:	47b8      	blx	r7
 8005314:	89a2      	ldrh	r2, [r4, #12]
 8005316:	1c43      	adds	r3, r0, #1
 8005318:	d106      	bne.n	8005328 <__sflush_r+0x68>
 800531a:	6829      	ldr	r1, [r5, #0]
 800531c:	291d      	cmp	r1, #29
 800531e:	d846      	bhi.n	80053ae <__sflush_r+0xee>
 8005320:	4b29      	ldr	r3, [pc, #164]	@ (80053c8 <__sflush_r+0x108>)
 8005322:	410b      	asrs	r3, r1
 8005324:	07db      	lsls	r3, r3, #31
 8005326:	d442      	bmi.n	80053ae <__sflush_r+0xee>
 8005328:	2300      	movs	r3, #0
 800532a:	6063      	str	r3, [r4, #4]
 800532c:	6923      	ldr	r3, [r4, #16]
 800532e:	6023      	str	r3, [r4, #0]
 8005330:	04d2      	lsls	r2, r2, #19
 8005332:	d505      	bpl.n	8005340 <__sflush_r+0x80>
 8005334:	1c43      	adds	r3, r0, #1
 8005336:	d102      	bne.n	800533e <__sflush_r+0x7e>
 8005338:	682b      	ldr	r3, [r5, #0]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d100      	bne.n	8005340 <__sflush_r+0x80>
 800533e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005340:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005342:	602e      	str	r6, [r5, #0]
 8005344:	2900      	cmp	r1, #0
 8005346:	d017      	beq.n	8005378 <__sflush_r+0xb8>
 8005348:	0023      	movs	r3, r4
 800534a:	3344      	adds	r3, #68	@ 0x44
 800534c:	4299      	cmp	r1, r3
 800534e:	d002      	beq.n	8005356 <__sflush_r+0x96>
 8005350:	0028      	movs	r0, r5
 8005352:	f7fe ff7b 	bl	800424c <_free_r>
 8005356:	2300      	movs	r3, #0
 8005358:	6363      	str	r3, [r4, #52]	@ 0x34
 800535a:	e00d      	b.n	8005378 <__sflush_r+0xb8>
 800535c:	2301      	movs	r3, #1
 800535e:	0028      	movs	r0, r5
 8005360:	47b8      	blx	r7
 8005362:	0002      	movs	r2, r0
 8005364:	1c43      	adds	r3, r0, #1
 8005366:	d1c6      	bne.n	80052f6 <__sflush_r+0x36>
 8005368:	682b      	ldr	r3, [r5, #0]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d0c3      	beq.n	80052f6 <__sflush_r+0x36>
 800536e:	2b1d      	cmp	r3, #29
 8005370:	d001      	beq.n	8005376 <__sflush_r+0xb6>
 8005372:	2b16      	cmp	r3, #22
 8005374:	d11a      	bne.n	80053ac <__sflush_r+0xec>
 8005376:	602e      	str	r6, [r5, #0]
 8005378:	2000      	movs	r0, #0
 800537a:	e01e      	b.n	80053ba <__sflush_r+0xfa>
 800537c:	690e      	ldr	r6, [r1, #16]
 800537e:	2e00      	cmp	r6, #0
 8005380:	d0fa      	beq.n	8005378 <__sflush_r+0xb8>
 8005382:	680f      	ldr	r7, [r1, #0]
 8005384:	600e      	str	r6, [r1, #0]
 8005386:	1bba      	subs	r2, r7, r6
 8005388:	9201      	str	r2, [sp, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	079b      	lsls	r3, r3, #30
 800538e:	d100      	bne.n	8005392 <__sflush_r+0xd2>
 8005390:	694a      	ldr	r2, [r1, #20]
 8005392:	60a2      	str	r2, [r4, #8]
 8005394:	9b01      	ldr	r3, [sp, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	ddee      	ble.n	8005378 <__sflush_r+0xb8>
 800539a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800539c:	0032      	movs	r2, r6
 800539e:	001f      	movs	r7, r3
 80053a0:	0028      	movs	r0, r5
 80053a2:	9b01      	ldr	r3, [sp, #4]
 80053a4:	6a21      	ldr	r1, [r4, #32]
 80053a6:	47b8      	blx	r7
 80053a8:	2800      	cmp	r0, #0
 80053aa:	dc07      	bgt.n	80053bc <__sflush_r+0xfc>
 80053ac:	89a2      	ldrh	r2, [r4, #12]
 80053ae:	2340      	movs	r3, #64	@ 0x40
 80053b0:	2001      	movs	r0, #1
 80053b2:	4313      	orrs	r3, r2
 80053b4:	b21b      	sxth	r3, r3
 80053b6:	81a3      	strh	r3, [r4, #12]
 80053b8:	4240      	negs	r0, r0
 80053ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80053bc:	9b01      	ldr	r3, [sp, #4]
 80053be:	1836      	adds	r6, r6, r0
 80053c0:	1a1b      	subs	r3, r3, r0
 80053c2:	9301      	str	r3, [sp, #4]
 80053c4:	e7e6      	b.n	8005394 <__sflush_r+0xd4>
 80053c6:	46c0      	nop			@ (mov r8, r8)
 80053c8:	dfbffffe 	.word	0xdfbffffe

080053cc <_fflush_r>:
 80053cc:	690b      	ldr	r3, [r1, #16]
 80053ce:	b570      	push	{r4, r5, r6, lr}
 80053d0:	0005      	movs	r5, r0
 80053d2:	000c      	movs	r4, r1
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d102      	bne.n	80053de <_fflush_r+0x12>
 80053d8:	2500      	movs	r5, #0
 80053da:	0028      	movs	r0, r5
 80053dc:	bd70      	pop	{r4, r5, r6, pc}
 80053de:	2800      	cmp	r0, #0
 80053e0:	d004      	beq.n	80053ec <_fflush_r+0x20>
 80053e2:	6a03      	ldr	r3, [r0, #32]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d101      	bne.n	80053ec <_fflush_r+0x20>
 80053e8:	f7fe fca8 	bl	8003d3c <__sinit>
 80053ec:	220c      	movs	r2, #12
 80053ee:	5ea3      	ldrsh	r3, [r4, r2]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d0f1      	beq.n	80053d8 <_fflush_r+0xc>
 80053f4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053f6:	07d2      	lsls	r2, r2, #31
 80053f8:	d404      	bmi.n	8005404 <_fflush_r+0x38>
 80053fa:	059b      	lsls	r3, r3, #22
 80053fc:	d402      	bmi.n	8005404 <_fflush_r+0x38>
 80053fe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005400:	f7fe ff21 	bl	8004246 <__retarget_lock_acquire_recursive>
 8005404:	0028      	movs	r0, r5
 8005406:	0021      	movs	r1, r4
 8005408:	f7ff ff5a 	bl	80052c0 <__sflush_r>
 800540c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800540e:	0005      	movs	r5, r0
 8005410:	07db      	lsls	r3, r3, #31
 8005412:	d4e2      	bmi.n	80053da <_fflush_r+0xe>
 8005414:	89a3      	ldrh	r3, [r4, #12]
 8005416:	059b      	lsls	r3, r3, #22
 8005418:	d4df      	bmi.n	80053da <_fflush_r+0xe>
 800541a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800541c:	f7fe ff14 	bl	8004248 <__retarget_lock_release_recursive>
 8005420:	e7db      	b.n	80053da <_fflush_r+0xe>
	...

08005424 <__swhatbuf_r>:
 8005424:	b570      	push	{r4, r5, r6, lr}
 8005426:	000e      	movs	r6, r1
 8005428:	001d      	movs	r5, r3
 800542a:	230e      	movs	r3, #14
 800542c:	5ec9      	ldrsh	r1, [r1, r3]
 800542e:	0014      	movs	r4, r2
 8005430:	b096      	sub	sp, #88	@ 0x58
 8005432:	2900      	cmp	r1, #0
 8005434:	da0c      	bge.n	8005450 <__swhatbuf_r+0x2c>
 8005436:	89b2      	ldrh	r2, [r6, #12]
 8005438:	2380      	movs	r3, #128	@ 0x80
 800543a:	0011      	movs	r1, r2
 800543c:	4019      	ands	r1, r3
 800543e:	421a      	tst	r2, r3
 8005440:	d114      	bne.n	800546c <__swhatbuf_r+0x48>
 8005442:	2380      	movs	r3, #128	@ 0x80
 8005444:	00db      	lsls	r3, r3, #3
 8005446:	2000      	movs	r0, #0
 8005448:	6029      	str	r1, [r5, #0]
 800544a:	6023      	str	r3, [r4, #0]
 800544c:	b016      	add	sp, #88	@ 0x58
 800544e:	bd70      	pop	{r4, r5, r6, pc}
 8005450:	466a      	mov	r2, sp
 8005452:	f000 f8dd 	bl	8005610 <_fstat_r>
 8005456:	2800      	cmp	r0, #0
 8005458:	dbed      	blt.n	8005436 <__swhatbuf_r+0x12>
 800545a:	23f0      	movs	r3, #240	@ 0xf0
 800545c:	9901      	ldr	r1, [sp, #4]
 800545e:	021b      	lsls	r3, r3, #8
 8005460:	4019      	ands	r1, r3
 8005462:	4b04      	ldr	r3, [pc, #16]	@ (8005474 <__swhatbuf_r+0x50>)
 8005464:	18c9      	adds	r1, r1, r3
 8005466:	424b      	negs	r3, r1
 8005468:	4159      	adcs	r1, r3
 800546a:	e7ea      	b.n	8005442 <__swhatbuf_r+0x1e>
 800546c:	2100      	movs	r1, #0
 800546e:	2340      	movs	r3, #64	@ 0x40
 8005470:	e7e9      	b.n	8005446 <__swhatbuf_r+0x22>
 8005472:	46c0      	nop			@ (mov r8, r8)
 8005474:	ffffe000 	.word	0xffffe000

08005478 <__smakebuf_r>:
 8005478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800547a:	2602      	movs	r6, #2
 800547c:	898b      	ldrh	r3, [r1, #12]
 800547e:	0005      	movs	r5, r0
 8005480:	000c      	movs	r4, r1
 8005482:	b085      	sub	sp, #20
 8005484:	4233      	tst	r3, r6
 8005486:	d007      	beq.n	8005498 <__smakebuf_r+0x20>
 8005488:	0023      	movs	r3, r4
 800548a:	3347      	adds	r3, #71	@ 0x47
 800548c:	6023      	str	r3, [r4, #0]
 800548e:	6123      	str	r3, [r4, #16]
 8005490:	2301      	movs	r3, #1
 8005492:	6163      	str	r3, [r4, #20]
 8005494:	b005      	add	sp, #20
 8005496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005498:	ab03      	add	r3, sp, #12
 800549a:	aa02      	add	r2, sp, #8
 800549c:	f7ff ffc2 	bl	8005424 <__swhatbuf_r>
 80054a0:	9f02      	ldr	r7, [sp, #8]
 80054a2:	9001      	str	r0, [sp, #4]
 80054a4:	0039      	movs	r1, r7
 80054a6:	0028      	movs	r0, r5
 80054a8:	f7fe ff3c 	bl	8004324 <_malloc_r>
 80054ac:	2800      	cmp	r0, #0
 80054ae:	d108      	bne.n	80054c2 <__smakebuf_r+0x4a>
 80054b0:	220c      	movs	r2, #12
 80054b2:	5ea3      	ldrsh	r3, [r4, r2]
 80054b4:	059a      	lsls	r2, r3, #22
 80054b6:	d4ed      	bmi.n	8005494 <__smakebuf_r+0x1c>
 80054b8:	2203      	movs	r2, #3
 80054ba:	4393      	bics	r3, r2
 80054bc:	431e      	orrs	r6, r3
 80054be:	81a6      	strh	r6, [r4, #12]
 80054c0:	e7e2      	b.n	8005488 <__smakebuf_r+0x10>
 80054c2:	2380      	movs	r3, #128	@ 0x80
 80054c4:	89a2      	ldrh	r2, [r4, #12]
 80054c6:	6020      	str	r0, [r4, #0]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	81a3      	strh	r3, [r4, #12]
 80054cc:	9b03      	ldr	r3, [sp, #12]
 80054ce:	6120      	str	r0, [r4, #16]
 80054d0:	6167      	str	r7, [r4, #20]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00c      	beq.n	80054f0 <__smakebuf_r+0x78>
 80054d6:	0028      	movs	r0, r5
 80054d8:	230e      	movs	r3, #14
 80054da:	5ee1      	ldrsh	r1, [r4, r3]
 80054dc:	f000 f8aa 	bl	8005634 <_isatty_r>
 80054e0:	2800      	cmp	r0, #0
 80054e2:	d005      	beq.n	80054f0 <__smakebuf_r+0x78>
 80054e4:	2303      	movs	r3, #3
 80054e6:	89a2      	ldrh	r2, [r4, #12]
 80054e8:	439a      	bics	r2, r3
 80054ea:	3b02      	subs	r3, #2
 80054ec:	4313      	orrs	r3, r2
 80054ee:	81a3      	strh	r3, [r4, #12]
 80054f0:	89a3      	ldrh	r3, [r4, #12]
 80054f2:	9a01      	ldr	r2, [sp, #4]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	81a3      	strh	r3, [r4, #12]
 80054f8:	e7cc      	b.n	8005494 <__smakebuf_r+0x1c>

080054fa <__sccl>:
 80054fa:	b570      	push	{r4, r5, r6, lr}
 80054fc:	780b      	ldrb	r3, [r1, #0]
 80054fe:	0004      	movs	r4, r0
 8005500:	2b5e      	cmp	r3, #94	@ 0x5e
 8005502:	d018      	beq.n	8005536 <__sccl+0x3c>
 8005504:	2200      	movs	r2, #0
 8005506:	1c4d      	adds	r5, r1, #1
 8005508:	0021      	movs	r1, r4
 800550a:	1c60      	adds	r0, r4, #1
 800550c:	30ff      	adds	r0, #255	@ 0xff
 800550e:	700a      	strb	r2, [r1, #0]
 8005510:	3101      	adds	r1, #1
 8005512:	4281      	cmp	r1, r0
 8005514:	d1fb      	bne.n	800550e <__sccl+0x14>
 8005516:	1e68      	subs	r0, r5, #1
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00b      	beq.n	8005534 <__sccl+0x3a>
 800551c:	2101      	movs	r1, #1
 800551e:	404a      	eors	r2, r1
 8005520:	0028      	movs	r0, r5
 8005522:	54e2      	strb	r2, [r4, r3]
 8005524:	7801      	ldrb	r1, [r0, #0]
 8005526:	1c45      	adds	r5, r0, #1
 8005528:	292d      	cmp	r1, #45	@ 0x2d
 800552a:	d00a      	beq.n	8005542 <__sccl+0x48>
 800552c:	295d      	cmp	r1, #93	@ 0x5d
 800552e:	d01b      	beq.n	8005568 <__sccl+0x6e>
 8005530:	2900      	cmp	r1, #0
 8005532:	d104      	bne.n	800553e <__sccl+0x44>
 8005534:	bd70      	pop	{r4, r5, r6, pc}
 8005536:	2201      	movs	r2, #1
 8005538:	784b      	ldrb	r3, [r1, #1]
 800553a:	1c8d      	adds	r5, r1, #2
 800553c:	e7e4      	b.n	8005508 <__sccl+0xe>
 800553e:	000b      	movs	r3, r1
 8005540:	e7ee      	b.n	8005520 <__sccl+0x26>
 8005542:	7846      	ldrb	r6, [r0, #1]
 8005544:	2e5d      	cmp	r6, #93	@ 0x5d
 8005546:	d0fa      	beq.n	800553e <__sccl+0x44>
 8005548:	42b3      	cmp	r3, r6
 800554a:	dcf8      	bgt.n	800553e <__sccl+0x44>
 800554c:	0019      	movs	r1, r3
 800554e:	3002      	adds	r0, #2
 8005550:	3101      	adds	r1, #1
 8005552:	5462      	strb	r2, [r4, r1]
 8005554:	428e      	cmp	r6, r1
 8005556:	dcfb      	bgt.n	8005550 <__sccl+0x56>
 8005558:	2100      	movs	r1, #0
 800555a:	1c5d      	adds	r5, r3, #1
 800555c:	42b3      	cmp	r3, r6
 800555e:	da01      	bge.n	8005564 <__sccl+0x6a>
 8005560:	1af1      	subs	r1, r6, r3
 8005562:	3901      	subs	r1, #1
 8005564:	186b      	adds	r3, r5, r1
 8005566:	e7dd      	b.n	8005524 <__sccl+0x2a>
 8005568:	0028      	movs	r0, r5
 800556a:	e7e3      	b.n	8005534 <__sccl+0x3a>

0800556c <__submore>:
 800556c:	000b      	movs	r3, r1
 800556e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005570:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 8005572:	3344      	adds	r3, #68	@ 0x44
 8005574:	000c      	movs	r4, r1
 8005576:	429d      	cmp	r5, r3
 8005578:	d11c      	bne.n	80055b4 <__submore+0x48>
 800557a:	2680      	movs	r6, #128	@ 0x80
 800557c:	00f6      	lsls	r6, r6, #3
 800557e:	0031      	movs	r1, r6
 8005580:	f7fe fed0 	bl	8004324 <_malloc_r>
 8005584:	2800      	cmp	r0, #0
 8005586:	d102      	bne.n	800558e <__submore+0x22>
 8005588:	2001      	movs	r0, #1
 800558a:	4240      	negs	r0, r0
 800558c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800558e:	0023      	movs	r3, r4
 8005590:	6360      	str	r0, [r4, #52]	@ 0x34
 8005592:	63a6      	str	r6, [r4, #56]	@ 0x38
 8005594:	3346      	adds	r3, #70	@ 0x46
 8005596:	781a      	ldrb	r2, [r3, #0]
 8005598:	4b10      	ldr	r3, [pc, #64]	@ (80055dc <__submore+0x70>)
 800559a:	54c2      	strb	r2, [r0, r3]
 800559c:	0023      	movs	r3, r4
 800559e:	3345      	adds	r3, #69	@ 0x45
 80055a0:	781a      	ldrb	r2, [r3, #0]
 80055a2:	4b0f      	ldr	r3, [pc, #60]	@ (80055e0 <__submore+0x74>)
 80055a4:	54c2      	strb	r2, [r0, r3]
 80055a6:	782a      	ldrb	r2, [r5, #0]
 80055a8:	4b0e      	ldr	r3, [pc, #56]	@ (80055e4 <__submore+0x78>)
 80055aa:	54c2      	strb	r2, [r0, r3]
 80055ac:	18c0      	adds	r0, r0, r3
 80055ae:	6020      	str	r0, [r4, #0]
 80055b0:	2000      	movs	r0, #0
 80055b2:	e7eb      	b.n	800558c <__submore+0x20>
 80055b4:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 80055b6:	0029      	movs	r1, r5
 80055b8:	0073      	lsls	r3, r6, #1
 80055ba:	001a      	movs	r2, r3
 80055bc:	9301      	str	r3, [sp, #4]
 80055be:	f000 f871 	bl	80056a4 <_realloc_r>
 80055c2:	1e05      	subs	r5, r0, #0
 80055c4:	d0e0      	beq.n	8005588 <__submore+0x1c>
 80055c6:	1987      	adds	r7, r0, r6
 80055c8:	0001      	movs	r1, r0
 80055ca:	0032      	movs	r2, r6
 80055cc:	0038      	movs	r0, r7
 80055ce:	f000 f860 	bl	8005692 <memcpy>
 80055d2:	9b01      	ldr	r3, [sp, #4]
 80055d4:	6027      	str	r7, [r4, #0]
 80055d6:	6365      	str	r5, [r4, #52]	@ 0x34
 80055d8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80055da:	e7e9      	b.n	80055b0 <__submore+0x44>
 80055dc:	000003ff 	.word	0x000003ff
 80055e0:	000003fe 	.word	0x000003fe
 80055e4:	000003fd 	.word	0x000003fd

080055e8 <memmove>:
 80055e8:	b510      	push	{r4, lr}
 80055ea:	4288      	cmp	r0, r1
 80055ec:	d806      	bhi.n	80055fc <memmove+0x14>
 80055ee:	2300      	movs	r3, #0
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d008      	beq.n	8005606 <memmove+0x1e>
 80055f4:	5ccc      	ldrb	r4, [r1, r3]
 80055f6:	54c4      	strb	r4, [r0, r3]
 80055f8:	3301      	adds	r3, #1
 80055fa:	e7f9      	b.n	80055f0 <memmove+0x8>
 80055fc:	188b      	adds	r3, r1, r2
 80055fe:	4298      	cmp	r0, r3
 8005600:	d2f5      	bcs.n	80055ee <memmove+0x6>
 8005602:	3a01      	subs	r2, #1
 8005604:	d200      	bcs.n	8005608 <memmove+0x20>
 8005606:	bd10      	pop	{r4, pc}
 8005608:	5c8b      	ldrb	r3, [r1, r2]
 800560a:	5483      	strb	r3, [r0, r2]
 800560c:	e7f9      	b.n	8005602 <memmove+0x1a>
	...

08005610 <_fstat_r>:
 8005610:	2300      	movs	r3, #0
 8005612:	b570      	push	{r4, r5, r6, lr}
 8005614:	4d06      	ldr	r5, [pc, #24]	@ (8005630 <_fstat_r+0x20>)
 8005616:	0004      	movs	r4, r0
 8005618:	0008      	movs	r0, r1
 800561a:	0011      	movs	r1, r2
 800561c:	602b      	str	r3, [r5, #0]
 800561e:	f7fb fbb8 	bl	8000d92 <_fstat>
 8005622:	1c43      	adds	r3, r0, #1
 8005624:	d103      	bne.n	800562e <_fstat_r+0x1e>
 8005626:	682b      	ldr	r3, [r5, #0]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d000      	beq.n	800562e <_fstat_r+0x1e>
 800562c:	6023      	str	r3, [r4, #0]
 800562e:	bd70      	pop	{r4, r5, r6, pc}
 8005630:	20000284 	.word	0x20000284

08005634 <_isatty_r>:
 8005634:	2300      	movs	r3, #0
 8005636:	b570      	push	{r4, r5, r6, lr}
 8005638:	4d06      	ldr	r5, [pc, #24]	@ (8005654 <_isatty_r+0x20>)
 800563a:	0004      	movs	r4, r0
 800563c:	0008      	movs	r0, r1
 800563e:	602b      	str	r3, [r5, #0]
 8005640:	f7fb fbb5 	bl	8000dae <_isatty>
 8005644:	1c43      	adds	r3, r0, #1
 8005646:	d103      	bne.n	8005650 <_isatty_r+0x1c>
 8005648:	682b      	ldr	r3, [r5, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d000      	beq.n	8005650 <_isatty_r+0x1c>
 800564e:	6023      	str	r3, [r4, #0]
 8005650:	bd70      	pop	{r4, r5, r6, pc}
 8005652:	46c0      	nop			@ (mov r8, r8)
 8005654:	20000284 	.word	0x20000284

08005658 <_sbrk_r>:
 8005658:	2300      	movs	r3, #0
 800565a:	b570      	push	{r4, r5, r6, lr}
 800565c:	4d06      	ldr	r5, [pc, #24]	@ (8005678 <_sbrk_r+0x20>)
 800565e:	0004      	movs	r4, r0
 8005660:	0008      	movs	r0, r1
 8005662:	602b      	str	r3, [r5, #0]
 8005664:	f7fb fbb8 	bl	8000dd8 <_sbrk>
 8005668:	1c43      	adds	r3, r0, #1
 800566a:	d103      	bne.n	8005674 <_sbrk_r+0x1c>
 800566c:	682b      	ldr	r3, [r5, #0]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d000      	beq.n	8005674 <_sbrk_r+0x1c>
 8005672:	6023      	str	r3, [r4, #0]
 8005674:	bd70      	pop	{r4, r5, r6, pc}
 8005676:	46c0      	nop			@ (mov r8, r8)
 8005678:	20000284 	.word	0x20000284

0800567c <memchr>:
 800567c:	b2c9      	uxtb	r1, r1
 800567e:	1882      	adds	r2, r0, r2
 8005680:	4290      	cmp	r0, r2
 8005682:	d101      	bne.n	8005688 <memchr+0xc>
 8005684:	2000      	movs	r0, #0
 8005686:	4770      	bx	lr
 8005688:	7803      	ldrb	r3, [r0, #0]
 800568a:	428b      	cmp	r3, r1
 800568c:	d0fb      	beq.n	8005686 <memchr+0xa>
 800568e:	3001      	adds	r0, #1
 8005690:	e7f6      	b.n	8005680 <memchr+0x4>

08005692 <memcpy>:
 8005692:	2300      	movs	r3, #0
 8005694:	b510      	push	{r4, lr}
 8005696:	429a      	cmp	r2, r3
 8005698:	d100      	bne.n	800569c <memcpy+0xa>
 800569a:	bd10      	pop	{r4, pc}
 800569c:	5ccc      	ldrb	r4, [r1, r3]
 800569e:	54c4      	strb	r4, [r0, r3]
 80056a0:	3301      	adds	r3, #1
 80056a2:	e7f8      	b.n	8005696 <memcpy+0x4>

080056a4 <_realloc_r>:
 80056a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056a6:	0006      	movs	r6, r0
 80056a8:	000c      	movs	r4, r1
 80056aa:	0015      	movs	r5, r2
 80056ac:	2900      	cmp	r1, #0
 80056ae:	d105      	bne.n	80056bc <_realloc_r+0x18>
 80056b0:	0011      	movs	r1, r2
 80056b2:	f7fe fe37 	bl	8004324 <_malloc_r>
 80056b6:	0004      	movs	r4, r0
 80056b8:	0020      	movs	r0, r4
 80056ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056bc:	2a00      	cmp	r2, #0
 80056be:	d103      	bne.n	80056c8 <_realloc_r+0x24>
 80056c0:	f7fe fdc4 	bl	800424c <_free_r>
 80056c4:	2400      	movs	r4, #0
 80056c6:	e7f7      	b.n	80056b8 <_realloc_r+0x14>
 80056c8:	f000 f930 	bl	800592c <_malloc_usable_size_r>
 80056cc:	0007      	movs	r7, r0
 80056ce:	4285      	cmp	r5, r0
 80056d0:	d802      	bhi.n	80056d8 <_realloc_r+0x34>
 80056d2:	0843      	lsrs	r3, r0, #1
 80056d4:	42ab      	cmp	r3, r5
 80056d6:	d3ef      	bcc.n	80056b8 <_realloc_r+0x14>
 80056d8:	0029      	movs	r1, r5
 80056da:	0030      	movs	r0, r6
 80056dc:	f7fe fe22 	bl	8004324 <_malloc_r>
 80056e0:	9001      	str	r0, [sp, #4]
 80056e2:	2800      	cmp	r0, #0
 80056e4:	d0ee      	beq.n	80056c4 <_realloc_r+0x20>
 80056e6:	002a      	movs	r2, r5
 80056e8:	42bd      	cmp	r5, r7
 80056ea:	d900      	bls.n	80056ee <_realloc_r+0x4a>
 80056ec:	003a      	movs	r2, r7
 80056ee:	0021      	movs	r1, r4
 80056f0:	9801      	ldr	r0, [sp, #4]
 80056f2:	f7ff ffce 	bl	8005692 <memcpy>
 80056f6:	0021      	movs	r1, r4
 80056f8:	0030      	movs	r0, r6
 80056fa:	f7fe fda7 	bl	800424c <_free_r>
 80056fe:	9c01      	ldr	r4, [sp, #4]
 8005700:	e7da      	b.n	80056b8 <_realloc_r+0x14>
	...

08005704 <_strtol_l.constprop.0>:
 8005704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005706:	b085      	sub	sp, #20
 8005708:	0017      	movs	r7, r2
 800570a:	001e      	movs	r6, r3
 800570c:	9003      	str	r0, [sp, #12]
 800570e:	9101      	str	r1, [sp, #4]
 8005710:	2b24      	cmp	r3, #36	@ 0x24
 8005712:	d844      	bhi.n	800579e <_strtol_l.constprop.0+0x9a>
 8005714:	000c      	movs	r4, r1
 8005716:	2b01      	cmp	r3, #1
 8005718:	d041      	beq.n	800579e <_strtol_l.constprop.0+0x9a>
 800571a:	4b3d      	ldr	r3, [pc, #244]	@ (8005810 <_strtol_l.constprop.0+0x10c>)
 800571c:	2208      	movs	r2, #8
 800571e:	469c      	mov	ip, r3
 8005720:	0023      	movs	r3, r4
 8005722:	4661      	mov	r1, ip
 8005724:	781d      	ldrb	r5, [r3, #0]
 8005726:	3401      	adds	r4, #1
 8005728:	5d48      	ldrb	r0, [r1, r5]
 800572a:	0001      	movs	r1, r0
 800572c:	4011      	ands	r1, r2
 800572e:	4210      	tst	r0, r2
 8005730:	d1f6      	bne.n	8005720 <_strtol_l.constprop.0+0x1c>
 8005732:	2d2d      	cmp	r5, #45	@ 0x2d
 8005734:	d13a      	bne.n	80057ac <_strtol_l.constprop.0+0xa8>
 8005736:	7825      	ldrb	r5, [r4, #0]
 8005738:	1c9c      	adds	r4, r3, #2
 800573a:	2301      	movs	r3, #1
 800573c:	9300      	str	r3, [sp, #0]
 800573e:	2210      	movs	r2, #16
 8005740:	0033      	movs	r3, r6
 8005742:	4393      	bics	r3, r2
 8005744:	d109      	bne.n	800575a <_strtol_l.constprop.0+0x56>
 8005746:	2d30      	cmp	r5, #48	@ 0x30
 8005748:	d136      	bne.n	80057b8 <_strtol_l.constprop.0+0xb4>
 800574a:	2120      	movs	r1, #32
 800574c:	7823      	ldrb	r3, [r4, #0]
 800574e:	438b      	bics	r3, r1
 8005750:	2b58      	cmp	r3, #88	@ 0x58
 8005752:	d131      	bne.n	80057b8 <_strtol_l.constprop.0+0xb4>
 8005754:	0016      	movs	r6, r2
 8005756:	7865      	ldrb	r5, [r4, #1]
 8005758:	3402      	adds	r4, #2
 800575a:	4a2e      	ldr	r2, [pc, #184]	@ (8005814 <_strtol_l.constprop.0+0x110>)
 800575c:	9b00      	ldr	r3, [sp, #0]
 800575e:	4694      	mov	ip, r2
 8005760:	4463      	add	r3, ip
 8005762:	0031      	movs	r1, r6
 8005764:	0018      	movs	r0, r3
 8005766:	9302      	str	r3, [sp, #8]
 8005768:	f7fa fd66 	bl	8000238 <__aeabi_uidivmod>
 800576c:	2200      	movs	r2, #0
 800576e:	4684      	mov	ip, r0
 8005770:	0010      	movs	r0, r2
 8005772:	002b      	movs	r3, r5
 8005774:	3b30      	subs	r3, #48	@ 0x30
 8005776:	2b09      	cmp	r3, #9
 8005778:	d825      	bhi.n	80057c6 <_strtol_l.constprop.0+0xc2>
 800577a:	001d      	movs	r5, r3
 800577c:	42ae      	cmp	r6, r5
 800577e:	dd31      	ble.n	80057e4 <_strtol_l.constprop.0+0xe0>
 8005780:	1c53      	adds	r3, r2, #1
 8005782:	d009      	beq.n	8005798 <_strtol_l.constprop.0+0x94>
 8005784:	2201      	movs	r2, #1
 8005786:	4252      	negs	r2, r2
 8005788:	4584      	cmp	ip, r0
 800578a:	d305      	bcc.n	8005798 <_strtol_l.constprop.0+0x94>
 800578c:	d101      	bne.n	8005792 <_strtol_l.constprop.0+0x8e>
 800578e:	42a9      	cmp	r1, r5
 8005790:	db25      	blt.n	80057de <_strtol_l.constprop.0+0xda>
 8005792:	2201      	movs	r2, #1
 8005794:	4370      	muls	r0, r6
 8005796:	1828      	adds	r0, r5, r0
 8005798:	7825      	ldrb	r5, [r4, #0]
 800579a:	3401      	adds	r4, #1
 800579c:	e7e9      	b.n	8005772 <_strtol_l.constprop.0+0x6e>
 800579e:	f7fe fd27 	bl	80041f0 <__errno>
 80057a2:	2316      	movs	r3, #22
 80057a4:	6003      	str	r3, [r0, #0]
 80057a6:	2000      	movs	r0, #0
 80057a8:	b005      	add	sp, #20
 80057aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057ac:	9100      	str	r1, [sp, #0]
 80057ae:	2d2b      	cmp	r5, #43	@ 0x2b
 80057b0:	d1c5      	bne.n	800573e <_strtol_l.constprop.0+0x3a>
 80057b2:	7825      	ldrb	r5, [r4, #0]
 80057b4:	1c9c      	adds	r4, r3, #2
 80057b6:	e7c2      	b.n	800573e <_strtol_l.constprop.0+0x3a>
 80057b8:	2e00      	cmp	r6, #0
 80057ba:	d1ce      	bne.n	800575a <_strtol_l.constprop.0+0x56>
 80057bc:	3608      	adds	r6, #8
 80057be:	2d30      	cmp	r5, #48	@ 0x30
 80057c0:	d0cb      	beq.n	800575a <_strtol_l.constprop.0+0x56>
 80057c2:	3602      	adds	r6, #2
 80057c4:	e7c9      	b.n	800575a <_strtol_l.constprop.0+0x56>
 80057c6:	002b      	movs	r3, r5
 80057c8:	3b41      	subs	r3, #65	@ 0x41
 80057ca:	2b19      	cmp	r3, #25
 80057cc:	d801      	bhi.n	80057d2 <_strtol_l.constprop.0+0xce>
 80057ce:	3d37      	subs	r5, #55	@ 0x37
 80057d0:	e7d4      	b.n	800577c <_strtol_l.constprop.0+0x78>
 80057d2:	002b      	movs	r3, r5
 80057d4:	3b61      	subs	r3, #97	@ 0x61
 80057d6:	2b19      	cmp	r3, #25
 80057d8:	d804      	bhi.n	80057e4 <_strtol_l.constprop.0+0xe0>
 80057da:	3d57      	subs	r5, #87	@ 0x57
 80057dc:	e7ce      	b.n	800577c <_strtol_l.constprop.0+0x78>
 80057de:	2201      	movs	r2, #1
 80057e0:	4252      	negs	r2, r2
 80057e2:	e7d9      	b.n	8005798 <_strtol_l.constprop.0+0x94>
 80057e4:	1c53      	adds	r3, r2, #1
 80057e6:	d108      	bne.n	80057fa <_strtol_l.constprop.0+0xf6>
 80057e8:	2322      	movs	r3, #34	@ 0x22
 80057ea:	9a03      	ldr	r2, [sp, #12]
 80057ec:	9802      	ldr	r0, [sp, #8]
 80057ee:	6013      	str	r3, [r2, #0]
 80057f0:	2f00      	cmp	r7, #0
 80057f2:	d0d9      	beq.n	80057a8 <_strtol_l.constprop.0+0xa4>
 80057f4:	1e63      	subs	r3, r4, #1
 80057f6:	9301      	str	r3, [sp, #4]
 80057f8:	e007      	b.n	800580a <_strtol_l.constprop.0+0x106>
 80057fa:	9b00      	ldr	r3, [sp, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d000      	beq.n	8005802 <_strtol_l.constprop.0+0xfe>
 8005800:	4240      	negs	r0, r0
 8005802:	2f00      	cmp	r7, #0
 8005804:	d0d0      	beq.n	80057a8 <_strtol_l.constprop.0+0xa4>
 8005806:	2a00      	cmp	r2, #0
 8005808:	d1f4      	bne.n	80057f4 <_strtol_l.constprop.0+0xf0>
 800580a:	9b01      	ldr	r3, [sp, #4]
 800580c:	603b      	str	r3, [r7, #0]
 800580e:	e7cb      	b.n	80057a8 <_strtol_l.constprop.0+0xa4>
 8005810:	08005fef 	.word	0x08005fef
 8005814:	7fffffff 	.word	0x7fffffff

08005818 <_strtol_r>:
 8005818:	b510      	push	{r4, lr}
 800581a:	f7ff ff73 	bl	8005704 <_strtol_l.constprop.0>
 800581e:	bd10      	pop	{r4, pc}

08005820 <_strtoul_l.constprop.0>:
 8005820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005822:	001e      	movs	r6, r3
 8005824:	4b3e      	ldr	r3, [pc, #248]	@ (8005920 <_strtoul_l.constprop.0+0x100>)
 8005826:	0017      	movs	r7, r2
 8005828:	000c      	movs	r4, r1
 800582a:	469c      	mov	ip, r3
 800582c:	2208      	movs	r2, #8
 800582e:	b085      	sub	sp, #20
 8005830:	9003      	str	r0, [sp, #12]
 8005832:	9100      	str	r1, [sp, #0]
 8005834:	0023      	movs	r3, r4
 8005836:	4661      	mov	r1, ip
 8005838:	781d      	ldrb	r5, [r3, #0]
 800583a:	3401      	adds	r4, #1
 800583c:	5d48      	ldrb	r0, [r1, r5]
 800583e:	0001      	movs	r1, r0
 8005840:	4011      	ands	r1, r2
 8005842:	4210      	tst	r0, r2
 8005844:	d1f6      	bne.n	8005834 <_strtoul_l.constprop.0+0x14>
 8005846:	2d2d      	cmp	r5, #45	@ 0x2d
 8005848:	d137      	bne.n	80058ba <_strtoul_l.constprop.0+0x9a>
 800584a:	7825      	ldrb	r5, [r4, #0]
 800584c:	1c9c      	adds	r4, r3, #2
 800584e:	2301      	movs	r3, #1
 8005850:	9302      	str	r3, [sp, #8]
 8005852:	2210      	movs	r2, #16
 8005854:	0033      	movs	r3, r6
 8005856:	4393      	bics	r3, r2
 8005858:	d109      	bne.n	800586e <_strtoul_l.constprop.0+0x4e>
 800585a:	2d30      	cmp	r5, #48	@ 0x30
 800585c:	d133      	bne.n	80058c6 <_strtoul_l.constprop.0+0xa6>
 800585e:	2120      	movs	r1, #32
 8005860:	7823      	ldrb	r3, [r4, #0]
 8005862:	438b      	bics	r3, r1
 8005864:	2b58      	cmp	r3, #88	@ 0x58
 8005866:	d12e      	bne.n	80058c6 <_strtoul_l.constprop.0+0xa6>
 8005868:	0016      	movs	r6, r2
 800586a:	7865      	ldrb	r5, [r4, #1]
 800586c:	3402      	adds	r4, #2
 800586e:	2001      	movs	r0, #1
 8005870:	0031      	movs	r1, r6
 8005872:	4240      	negs	r0, r0
 8005874:	f7fa fc5a 	bl	800012c <__udivsi3>
 8005878:	9001      	str	r0, [sp, #4]
 800587a:	2001      	movs	r0, #1
 800587c:	0031      	movs	r1, r6
 800587e:	4240      	negs	r0, r0
 8005880:	f7fa fcda 	bl	8000238 <__aeabi_uidivmod>
 8005884:	2300      	movs	r3, #0
 8005886:	2201      	movs	r2, #1
 8005888:	0018      	movs	r0, r3
 800588a:	4694      	mov	ip, r2
 800588c:	002a      	movs	r2, r5
 800588e:	3a30      	subs	r2, #48	@ 0x30
 8005890:	2a09      	cmp	r2, #9
 8005892:	d81f      	bhi.n	80058d4 <_strtoul_l.constprop.0+0xb4>
 8005894:	0015      	movs	r5, r2
 8005896:	42ae      	cmp	r6, r5
 8005898:	dd2b      	ble.n	80058f2 <_strtoul_l.constprop.0+0xd2>
 800589a:	1c5a      	adds	r2, r3, #1
 800589c:	d00a      	beq.n	80058b4 <_strtoul_l.constprop.0+0x94>
 800589e:	2301      	movs	r3, #1
 80058a0:	9a01      	ldr	r2, [sp, #4]
 80058a2:	425b      	negs	r3, r3
 80058a4:	4282      	cmp	r2, r0
 80058a6:	d305      	bcc.n	80058b4 <_strtoul_l.constprop.0+0x94>
 80058a8:	d101      	bne.n	80058ae <_strtoul_l.constprop.0+0x8e>
 80058aa:	42a9      	cmp	r1, r5
 80058ac:	db1e      	blt.n	80058ec <_strtoul_l.constprop.0+0xcc>
 80058ae:	4663      	mov	r3, ip
 80058b0:	4370      	muls	r0, r6
 80058b2:	1828      	adds	r0, r5, r0
 80058b4:	7825      	ldrb	r5, [r4, #0]
 80058b6:	3401      	adds	r4, #1
 80058b8:	e7e8      	b.n	800588c <_strtoul_l.constprop.0+0x6c>
 80058ba:	9102      	str	r1, [sp, #8]
 80058bc:	2d2b      	cmp	r5, #43	@ 0x2b
 80058be:	d1c8      	bne.n	8005852 <_strtoul_l.constprop.0+0x32>
 80058c0:	7825      	ldrb	r5, [r4, #0]
 80058c2:	1c9c      	adds	r4, r3, #2
 80058c4:	e7c5      	b.n	8005852 <_strtoul_l.constprop.0+0x32>
 80058c6:	2e00      	cmp	r6, #0
 80058c8:	d1d1      	bne.n	800586e <_strtoul_l.constprop.0+0x4e>
 80058ca:	3608      	adds	r6, #8
 80058cc:	2d30      	cmp	r5, #48	@ 0x30
 80058ce:	d0ce      	beq.n	800586e <_strtoul_l.constprop.0+0x4e>
 80058d0:	3602      	adds	r6, #2
 80058d2:	e7cc      	b.n	800586e <_strtoul_l.constprop.0+0x4e>
 80058d4:	002a      	movs	r2, r5
 80058d6:	3a41      	subs	r2, #65	@ 0x41
 80058d8:	2a19      	cmp	r2, #25
 80058da:	d801      	bhi.n	80058e0 <_strtoul_l.constprop.0+0xc0>
 80058dc:	3d37      	subs	r5, #55	@ 0x37
 80058de:	e7da      	b.n	8005896 <_strtoul_l.constprop.0+0x76>
 80058e0:	002a      	movs	r2, r5
 80058e2:	3a61      	subs	r2, #97	@ 0x61
 80058e4:	2a19      	cmp	r2, #25
 80058e6:	d804      	bhi.n	80058f2 <_strtoul_l.constprop.0+0xd2>
 80058e8:	3d57      	subs	r5, #87	@ 0x57
 80058ea:	e7d4      	b.n	8005896 <_strtoul_l.constprop.0+0x76>
 80058ec:	2301      	movs	r3, #1
 80058ee:	425b      	negs	r3, r3
 80058f0:	e7e0      	b.n	80058b4 <_strtoul_l.constprop.0+0x94>
 80058f2:	1c5a      	adds	r2, r3, #1
 80058f4:	d107      	bne.n	8005906 <_strtoul_l.constprop.0+0xe6>
 80058f6:	2222      	movs	r2, #34	@ 0x22
 80058f8:	9903      	ldr	r1, [sp, #12]
 80058fa:	0018      	movs	r0, r3
 80058fc:	600a      	str	r2, [r1, #0]
 80058fe:	2f00      	cmp	r7, #0
 8005900:	d109      	bne.n	8005916 <_strtoul_l.constprop.0+0xf6>
 8005902:	b005      	add	sp, #20
 8005904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005906:	9a02      	ldr	r2, [sp, #8]
 8005908:	2a00      	cmp	r2, #0
 800590a:	d000      	beq.n	800590e <_strtoul_l.constprop.0+0xee>
 800590c:	4240      	negs	r0, r0
 800590e:	2f00      	cmp	r7, #0
 8005910:	d0f7      	beq.n	8005902 <_strtoul_l.constprop.0+0xe2>
 8005912:	2b00      	cmp	r3, #0
 8005914:	d001      	beq.n	800591a <_strtoul_l.constprop.0+0xfa>
 8005916:	1e63      	subs	r3, r4, #1
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	9b00      	ldr	r3, [sp, #0]
 800591c:	603b      	str	r3, [r7, #0]
 800591e:	e7f0      	b.n	8005902 <_strtoul_l.constprop.0+0xe2>
 8005920:	08005fef 	.word	0x08005fef

08005924 <_strtoul_r>:
 8005924:	b510      	push	{r4, lr}
 8005926:	f7ff ff7b 	bl	8005820 <_strtoul_l.constprop.0>
 800592a:	bd10      	pop	{r4, pc}

0800592c <_malloc_usable_size_r>:
 800592c:	1f0b      	subs	r3, r1, #4
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	1f18      	subs	r0, r3, #4
 8005932:	2b00      	cmp	r3, #0
 8005934:	da01      	bge.n	800593a <_malloc_usable_size_r+0xe>
 8005936:	580b      	ldr	r3, [r1, r0]
 8005938:	18c0      	adds	r0, r0, r3
 800593a:	4770      	bx	lr

0800593c <_init>:
 800593c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800593e:	46c0      	nop			@ (mov r8, r8)
 8005940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005942:	bc08      	pop	{r3}
 8005944:	469e      	mov	lr, r3
 8005946:	4770      	bx	lr

08005948 <_fini>:
 8005948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594a:	46c0      	nop			@ (mov r8, r8)
 800594c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800594e:	bc08      	pop	{r3}
 8005950:	469e      	mov	lr, r3
 8005952:	4770      	bx	lr
