/home/jiakai/bin/altera/12.1sp1/modelsim_ase/altera/verilog