OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      20681.8 u
average displacement        0.3 u
max displacement            4.2 u
original HPWL          167454.7 u
legalized HPWL         188123.1 u
delta HPWL                   12 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 61537 cells, 477 terminals, 59628 edges and 182951 pins.
[INFO DPO-0109] Network stats: inst 62014, edges 59628, pins 182951
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 2795 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 59219 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2052, 2160) - (140994, 140940)
[INFO DPO-0310] Assigned 59219 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 1.882363e+08.
[INFO DPO-0302] End of matching; objective is 1.875728e+08, improvement is 0.35 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 1.842353e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 1.836620e+08.
[INFO DPO-0307] End of global swaps; objective is 1.836620e+08, improvement is 2.08 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 1.829267e+08.
[INFO DPO-0309] End of vertical swaps; objective is 1.829267e+08, improvement is 0.40 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 1.822913e+08.
[INFO DPO-0305] End of reordering; objective is 1.822913e+08, improvement is 0.35 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 1184380 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1184380, swaps 159552, moves 297161 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.761291e+08, Scratch cost 1.739917e+08, Incremental cost 1.739917e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.739917e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.21 percent.
[INFO DPO-0332] End of pass, Generator displacement called 1184380 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 2368760, swaps 312583, moves 596255 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.739917e+08, Scratch cost 1.732775e+08, Incremental cost 1.732775e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.732775e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.41 percent.
[INFO DPO-0328] End of random improver; improvement is 1.619016 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 29765 cell orientations for row compatibility.
[INFO DPO-0383] Performed 12136 cell flips.
[INFO DPO-0384] End of flipping; objective is 1.778645e+08, improvement is 0.88 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           188123.1 u
Final HPWL              177381.7 u
Delta HPWL                  -5.7 %

[INFO DPL-0020] Mirrored 9043 instances
[INFO DPL-0021] HPWL before          177381.7 u
[INFO DPL-0022] HPWL after           177147.7 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_42150_/CLK ^
 116.75
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_740_/CLK ^
   0.00      0.00     116.75


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09468_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.87                           rst_ni (net)
                  0.30    0.10  300.10 ^ input260/A (BUFx12f_ASAP7_75t_R)
                 13.31   11.27  311.36 ^ input260/Y (BUFx12f_ASAP7_75t_R)
     3   20.87                           net260 (net)
                 44.92   13.41  324.77 ^ encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09404_/A (CKINVDCx8_ASAP7_75t_R)
                 22.74   15.10  339.87 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09404_/Y (CKINVDCx8_ASAP7_75t_R)
    16   15.93                           encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_00016_ (net)
                 22.80    0.73  340.60 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09468_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                340.60   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09468_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.32   31.32   library removal time
                                 31.32   data required time
-----------------------------------------------------------------------------
                                 31.32   data required time
                               -340.60   data arrival time
-----------------------------------------------------------------------------
                                309.28   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09456_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09247_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09456_/CLK (DLLx1_ASAP7_75t_R)
                  7.62   18.22 1518.22 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09456_/Q (DLLx1_ASAP7_75t_R)
     1    0.59                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  7.62    0.00 1518.23 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09247_/B (AND2x2_ASAP7_75t_R)
                               1518.23   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09247_/A (AND2x2_ASAP7_75t_R)
                          0.00 1500.00   clock gating hold time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -1518.23   data arrival time
-----------------------------------------------------------------------------
                                 18.23   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/_386_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/_421_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/_386_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 29.56   46.81   46.81 ^ gen_decoderX_units[0].decoder/_386_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     3    3.13                           gen_decoderX_units[0].decoder/_039_ (net)
                 29.56    0.02   46.84 ^ gen_decoderX_units[0].decoder/_382_/A1 (OAI21x1_ASAP7_75t_R)
                  6.80    8.33   55.17 v gen_decoderX_units[0].decoder/_382_/Y (OAI21x1_ASAP7_75t_R)
     1    0.75                           gen_decoderX_units[0].decoder/_073_ (net)
                  6.80    0.02   55.18 v gen_decoderX_units[0].decoder/_421_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 55.18   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/_421_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.07    5.07   library hold time
                                  5.07   data required time
-----------------------------------------------------------------------------
                                  5.07   data required time
                                -55.18   data arrival time
-----------------------------------------------------------------------------
                                 50.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3817_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.87                           rst_ni (net)
                  0.30    0.10  300.10 ^ input260/A (BUFx12f_ASAP7_75t_R)
                 13.31   11.27  311.36 ^ input260/Y (BUFx12f_ASAP7_75t_R)
     3   20.87                           net260 (net)
                 13.37    0.54  311.90 ^ max_length1290/A (BUFx16f_ASAP7_75t_R)
                  8.17   16.30  328.20 ^ max_length1290/Y (BUFx16f_ASAP7_75t_R)
     4   35.87                           net1290 (net)
                156.89   49.43  377.63 ^ load_slew1289/A (BUFx16f_ASAP7_75t_R)
                 24.63   39.05  416.68 ^ load_slew1289/Y (BUFx16f_ASAP7_75t_R)
     7   72.45                           net1289 (net)
                169.28   52.93  469.61 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_362_/A (CKINVDCx20_ASAP7_75t_R)
                103.92   40.55  510.16 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_362_/Y (CKINVDCx20_ASAP7_75t_R)
   150  148.55                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_001_ (net)
                165.74   43.31  553.48 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3817_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                553.48   data arrival time

                  0.00 1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3817_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.18 1530.18   library recovery time
                               1530.18   data required time
-----------------------------------------------------------------------------
                               1530.18   data required time
                               -553.48   data arrival time
-----------------------------------------------------------------------------
                                976.70   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_41701_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32196_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_41701_/CLK (DLLx3_ASAP7_75t_R)
                 61.78   51.99 1551.99 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_41701_/Q (DLLx3_ASAP7_75t_R)
    33   28.65                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                 74.45   14.56 1566.55 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32196_/B (AND3x1_ASAP7_75t_R)
                               1566.55   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32196_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1566.55   data arrival time
-----------------------------------------------------------------------------
                               1433.45   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45498_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39967_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45498_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 96.65   80.16   80.16 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45498_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   14.47                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_00002_ (net)
                 96.65    0.27   80.44 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32477_/A (CKINVDCx20_ASAP7_75t_R)
                 37.54   16.63   97.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32477_/Y (CKINVDCx20_ASAP7_75t_R)
    65   60.63                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                 43.03    6.27  103.34 v load_slew1197/A (BUFx16f_ASAP7_75t_R)
                 12.36   25.92  129.25 v load_slew1197/Y (BUFx16f_ASAP7_75t_R)
    62   60.09                           net1197 (net)
                126.64   39.03  168.28 v load_slew1196/A (BUFx16f_ASAP7_75t_R)
                 25.35   40.48  208.76 v load_slew1196/Y (BUFx16f_ASAP7_75t_R)
    40   38.98                           net1196 (net)
                 47.98   12.80  221.56 v max_length1195/A (BUFx16f_ASAP7_75t_R)
                 30.89   30.42  251.99 v max_length1195/Y (BUFx16f_ASAP7_75t_R)
    61   57.88                           net1195 (net)
                 39.44    7.77  259.75 v load_slew1194/A (BUFx16f_ASAP7_75t_R)
                 13.67   26.15  285.91 v load_slew1194/Y (BUFx16f_ASAP7_75t_R)
    69   63.14                           net1194 (net)
                140.93   43.76  329.66 v load_slew1193/A (BUFx16f_ASAP7_75t_R)
                 18.88   40.45  370.11 v load_slew1193/Y (BUFx16f_ASAP7_75t_R)
    39   35.82                           net1193 (net)
                 83.27   25.67  395.79 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39967_/D (DHLx1_ASAP7_75t_R)
                                395.79   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39967_/CLK (DHLx1_ASAP7_75t_R)
                        395.79  395.79   time borrowed from endpoint
                                395.79   data required time
-----------------------------------------------------------------------------
                                395.79   data required time
                               -395.79   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                    1500.00
library setup time                    -21.93
--------------------------------------------
max time borrow                      1478.07
actual time borrow                    395.79
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3817_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.87                           rst_ni (net)
                  0.30    0.10  300.10 ^ input260/A (BUFx12f_ASAP7_75t_R)
                 13.31   11.27  311.36 ^ input260/Y (BUFx12f_ASAP7_75t_R)
     3   20.87                           net260 (net)
                 13.37    0.54  311.90 ^ max_length1290/A (BUFx16f_ASAP7_75t_R)
                  8.17   16.30  328.20 ^ max_length1290/Y (BUFx16f_ASAP7_75t_R)
     4   35.87                           net1290 (net)
                156.89   49.43  377.63 ^ load_slew1289/A (BUFx16f_ASAP7_75t_R)
                 24.63   39.05  416.68 ^ load_slew1289/Y (BUFx16f_ASAP7_75t_R)
     7   72.45                           net1289 (net)
                169.28   52.93  469.61 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_362_/A (CKINVDCx20_ASAP7_75t_R)
                103.92   40.55  510.16 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_362_/Y (CKINVDCx20_ASAP7_75t_R)
   150  148.55                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_001_ (net)
                165.74   43.31  553.48 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3817_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                553.48   data arrival time

                  0.00 1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3817_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.18 1530.18   library recovery time
                               1530.18   data required time
-----------------------------------------------------------------------------
                               1530.18   data required time
                               -553.48   data arrival time
-----------------------------------------------------------------------------
                                976.70   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_41701_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32196_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_41701_/CLK (DLLx3_ASAP7_75t_R)
                 61.78   51.99 1551.99 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_41701_/Q (DLLx3_ASAP7_75t_R)
    33   28.65                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                 74.45   14.56 1566.55 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32196_/B (AND3x1_ASAP7_75t_R)
                               1566.55   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32196_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1566.55   data arrival time
-----------------------------------------------------------------------------
                               1433.45   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45498_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39967_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45498_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 96.65   80.16   80.16 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45498_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   14.47                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_00002_ (net)
                 96.65    0.27   80.44 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32477_/A (CKINVDCx20_ASAP7_75t_R)
                 37.54   16.63   97.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32477_/Y (CKINVDCx20_ASAP7_75t_R)
    65   60.63                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                 43.03    6.27  103.34 v load_slew1197/A (BUFx16f_ASAP7_75t_R)
                 12.36   25.92  129.25 v load_slew1197/Y (BUFx16f_ASAP7_75t_R)
    62   60.09                           net1197 (net)
                126.64   39.03  168.28 v load_slew1196/A (BUFx16f_ASAP7_75t_R)
                 25.35   40.48  208.76 v load_slew1196/Y (BUFx16f_ASAP7_75t_R)
    40   38.98                           net1196 (net)
                 47.98   12.80  221.56 v max_length1195/A (BUFx16f_ASAP7_75t_R)
                 30.89   30.42  251.99 v max_length1195/Y (BUFx16f_ASAP7_75t_R)
    61   57.88                           net1195 (net)
                 39.44    7.77  259.75 v load_slew1194/A (BUFx16f_ASAP7_75t_R)
                 13.67   26.15  285.91 v load_slew1194/Y (BUFx16f_ASAP7_75t_R)
    69   63.14                           net1194 (net)
                140.93   43.76  329.66 v load_slew1193/A (BUFx16f_ASAP7_75t_R)
                 18.88   40.45  370.11 v load_slew1193/Y (BUFx16f_ASAP7_75t_R)
    39   35.82                           net1193 (net)
                 83.27   25.67  395.79 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39967_/D (DHLx1_ASAP7_75t_R)
                                395.79   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39967_/CLK (DHLx1_ASAP7_75t_R)
                        395.79  395.79   time borrowed from endpoint
                                395.79   data required time
-----------------------------------------------------------------------------
                                395.79   data required time
                               -395.79   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                    1500.00
library setup time                    -21.93
--------------------------------------------
max time borrow                      1478.07
actual time borrow                    395.79
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
gen_decoderX_units[0].decoder/_314_/A2  320.00  332.66  -12.66 (VIOLATED)
gen_decoderX_units[0].decoder/_341_/A2  320.00  332.63  -12.63 (VIOLATED)
gen_decoderX_units[0].decoder/_365_/A2  320.00  332.49  -12.49 (VIOLATED)
gen_decoderX_units[0].decoder/_357_/A2  320.00  332.27  -12.27 (VIOLATED)
gen_decoderX_units[0].decoder/_377_/A2  320.00  332.10  -12.10 (VIOLATED)
gen_decoderX_units[0].decoder/_361_/A2  320.00  331.97  -11.97 (VIOLATED)
gen_decoderX_units[0].decoder/_326_/A2  320.00  331.77  -11.77 (VIOLATED)
gen_decoderX_units[0].decoder/_318_/A2  320.00  331.72  -11.72 (VIOLATED)
gen_decoderX_units[0].decoder/_322_/A2  320.00  331.64  -11.64 (VIOLATED)
gen_decoderX_units[0].decoder/_279_/A2  320.00  331.64  -11.64 (VIOLATED)
gen_decoderX_units[0].decoder/_353_/A2  320.00  331.62  -11.62 (VIOLATED)
gen_decoderX_units[0].decoder/_337_/A2  320.00  331.57  -11.57 (VIOLATED)
gen_decoderX_units[0].decoder/_310_/A2  320.00  331.53  -11.53 (VIOLATED)
gen_decoderX_units[0].decoder/_333_/A2  320.00  331.39  -11.39 (VIOLATED)
gen_decoderX_units[0].decoder/_345_/A2  320.00  331.14  -11.14 (VIOLATED)
gen_decoderX_units[0].decoder/_349_/A2  320.00  330.35  -10.35 (VIOLATED)
gen_decoderX_units[0].decoder/_373_/A2  320.00  329.47   -9.47 (VIOLATED)
gen_decoderX_units[0].decoder/_369_/A2  320.00  329.33   -9.33 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10172_/D  320.00  328.74   -8.74 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10508_/D  320.00  328.71   -8.71 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10108_/D  320.00  328.67   -8.67 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10380_/D  320.00  328.48   -8.48 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10348_/D  320.00  327.96   -7.96 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10476_/D  320.00  327.90   -7.90 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10428_/D  320.00  327.87   -7.87 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10444_/D  320.00  327.66   -7.66 (VIOLATED)
gen_decoderX_units[0].decoder/_302_/A2  320.00  327.62   -7.62 (VIOLATED)
gen_decoderX_units[0].decoder/_290_/A2  320.00  327.56   -7.56 (VIOLATED)
gen_decoderX_units[0].decoder/_271_/A2  320.00  327.56   -7.56 (VIOLATED)
gen_decoderX_units[0].decoder/_294_/A2  320.00  327.49   -7.49 (VIOLATED)
gen_decoderX_units[0].decoder/_267_/A2  320.00  327.40   -7.40 (VIOLATED)
gen_decoderX_units[0].decoder/_283_/A2  320.00  327.21   -7.21 (VIOLATED)
gen_decoderX_units[0].decoder/_259_/A2  320.00  327.18   -7.18 (VIOLATED)
gen_decoderX_units[0].decoder/_298_/A2  320.00  327.01   -7.01 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10332_/D  320.00  326.66   -6.66 (VIOLATED)
gen_decoderX_units[0].decoder/_275_/A2  320.00  326.32   -6.32 (VIOLATED)
gen_decoderX_units[0].decoder/_255_/A2  320.00  326.21   -6.21 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10124_/D  320.00  326.18   -6.18 (VIOLATED)
gen_decoderX_units[0].decoder/_306_/A2  320.00  326.16   -6.16 (VIOLATED)
gen_decoderX_units[0].decoder/_196_/B  320.00  325.94   -5.94 (VIOLATED)
gen_decoderX_units[0].decoder/_263_/A2  320.00  325.41   -5.41 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10268_/D  320.00  325.39   -5.39 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10060_/D  320.00  325.37   -5.37 (VIOLATED)
gen_decoderX_units[0].decoder/_247_/A2  320.00  325.36   -5.36 (VIOLATED)
gen_decoderX_units[0].decoder/_251_/A2  320.00  325.21   -5.21 (VIOLATED)
gen_decoderX_units[0].decoder/_380_/A2  320.00  323.27   -3.27 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10556_/D  320.00  322.71   -2.71 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10492_/D  320.00  322.66   -2.66 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10300_/D  320.00  322.63   -2.63 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10316_/D  320.00  322.47   -2.47 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10540_/D  320.00  322.26   -2.26 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10524_/D  320.00  322.00   -2.00 (VIOLATED)
gen_decoderX_units[0].decoder/_383_/A2  320.00  321.91   -1.91 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10156_/D  320.00  321.86   -1.86 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10396_/D  320.00  321.03   -1.03 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10460_/D  320.00  320.68   -0.68 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_10092_/D  320.00  320.45   -0.45 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-12.656736373901367

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0396

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
7.018487930297852

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3046

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 57

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
395.7852

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.93e-03   2.49e-04   1.66e-06   5.18e-03  49.7%
Combinational          1.41e-03   3.82e-03   4.67e-06   5.24e-03  50.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.35e-03   4.07e-03   6.34e-06   1.04e-02 100.0%
                          60.9%      39.1%       0.1%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 8118 u^2 42% utilization.

Elapsed time: 0:35.84[h:]min:sec. CPU time: user 35.48 sys 0.33 (99%). Peak memory: 503012KB.
