```verilog
module float_multi (
    input clk,
    input rst,
    input [31:0] a,
    input [31:0] b,
    output reg [31:0] z
);

    reg [2:0] counter;

    reg [23:0] a_mantissa, b_mantissa, z_mantissa;
    reg [9:0] a_exponent, b_exponent, z_exponent;
    reg a_sign, b_sign, z_sign;

    reg [49:0] product;
    reg guard_bit, round_bit, sticky;
    
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            counter <= 3'b000;
            z <= 32'b0;
        end else begin
            case (counter)
                3'b000: begin // Input Processing Phase
                    a_sign <= a[31];
                    b_sign <= b[31];
                    a_exponent <= a[30:23];
                    b_exponent <= b[30:23];
                    a_mantissa <= {1'b1, a[22:0]};
                    b_mantissa <= {1'b1, b[22:0]};
                    counter <= 3'b001;
                end

                3'b001: begin // Special Case Handling
                    if (a_exponent == 8'hFF || b_exponent == 8'hFF) begin
                        // Handle NaN and Infinity
                        z <= {1'b0, 8'hFF, 23'b0};
                        counter <= 3'b000;
                    end else begin
                        counter <= 3'b010;
                    end
                end

                3'b010: begin // Multiplication Phase
                    product <= a_mantissa * b_mantissa;
                    z_sign <= a_sign ^ b_sign;
                    z_exponent <= a_exponent + b_exponent - 127;
                    counter <= 3'b011;
                end

                3'b011: begin // Normalization Phase
                    if (product[47]) begin
                        z_mantissa <= product[47:24];
                        guard_bit <= product[23];
                        round_bit <= product[22];
                        sticky <= |product[21:0];
                        z_exponent <= z_exponent + 1;
                    end else begin
                        z_mantissa <= product[46:23];
                        guard_bit <= product[22];
                        round_bit <= product[21];
                        sticky <= |product[20:0];
                    end
                    counter <= 3'b100;
                end

                3'b100: begin // Rounding and Adjustment Phase
                    if ((round_bit && sticky) || (guard_bit && round_bit && ~sticky)) begin
                        if (z_mantissa == 24'hFFFFFF) begin
                            z_mantissa <= 24'h800000;
                            z_exponent <= z_exponent + 1;
                        end else begin
                            z_mantissa <= z_mantissa + 1;
                        end
                    end
                    counter <= 3'b101;
                end

                3'b101: begin // Output Generation Phase
                    if (z_exponent >= 255) begin
                        z <= {z_sign, 8'hFF, 23'b0}; // Overflow to Infinity
                    end else if (z_exponent <= 0) begin
                        z <= 32'b0; // Underflow to zero
                    end else begin
                        z <= {z_sign, z_exponent[7:0], z_mantissa[22:0]};
                    end
                    counter <= 3'b000;
                end
            endcase
        end
    end

endmodule
```