{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A749237201",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (XX, 225 p)",
            "contributor": [
                "Newton, A. Richard",
                "Devadas, Srinivas"
            ],
            "creator": "Ashar, Pranav",
            "description": [
                "digital",
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots."
            ],
            "identifier": [
                "(ppn)749237201",
                "(doi)10.1007/978-1-4615-3628-4",
                "(isbn13)9781461536284",
                "(firstid)GBV:749237201"
            ],
            "publisher": "Springer",
            "subject": [
                "Engineering",
                "Computer-aided engineering.",
                "(classificationName=ddc)621.3815",
                "(classificationName=linseach:mapping)inf",
                "(classificationName=linseach:mapping)elt",
                "Electrical engineering.",
                "Electronic circuits.",
                "(classificationName=loc)TK7888.4",
                "Computer engineering",
                "Computer aided design",
                "Systems engineering"
            ],
            "title": "Sequential Logic Synthesis",
            "abstract": [
                "3. 2 Input Encoding Targeting Two-Level Logic . . . . . . . . 27 3. 2. 1 One-Hot Coding and Multiple-Valued Minimization 28 3. 2. 2 Input Constraints and Face Embedding 30 3. 3 Satisfying Encoding Constraints . . . . . . . 32 3. 3. 1 Definitions . . . . . . . . . . . . . . . 32 3. 3. 2 Column-Based Constraint Satisfaction 33 3. 3. 3 Row-Based Constraint Satisfaction . . 37 3. 3. 4 Constraint Satisfaction Using Dichotomies . 38 3. 3. 5 Simulated Annealing for Constraint Satisfaction 41 3. 4 Input Encoding Targeting Multilevel Logic. . 43 3. 4. 1 Kernels and Kernel Intersections . . . 44 3. 4. 2 Kernels and Multiple-Valued Variables 46 3. 4. 3 Multiple-Valued Factorization. . . . . 48 3. 4. 4 Size Estimation in Algebraic Decomposition . 53 3. 4. 5 The Encoding Step . 54 3. 5 Conclusion . . . . . . . . . 55 4 Encoding of Symbolic Outputs 57 4. 1 Heuristic Output Encoding Targeting Two-Level Logic. 59 4. 1. 1 Dominance Relations. . . . . . . . . . . . . . . . 59 4. 1. 2 Output Encoding by the Derivation of Dominance Relations . . . . . . . . . . . . . . . . . . . . . 60 . . 4. 1. 3 Heuristics to Minimize the Number of Encoding Bits . . . . . . . . . . . . 64 4. 1. 4 Disjunctive Relationships . . . . . . . . . . . 65 4. 1. 5 Summary . . . . . . . . . . . . . . . . . . 66 . . 4. 2 Exact Output Encoding Targeting Two-Level Logic. 66 4. 2. 1 Generation of Generalized Prime Implicants . 68 4. 2. 2 Selecting a Minimum Encodeable Cover . . . 68 4. 2. 3 Dominance and Disjunctive Relationships to S- isfy Constraints . . . . . . . . . . . 70 4. 2. 4 Constructing the Optimized Cover 73 4. 2. 5 Correctness of the Procedure . . 73 4. 2. 6 Multiple Symbolic Outputs . . .",
                "Acknowledgments -- 1 Introduction -- 1.1 Computer-Aided VLSI Design -- 1.2 The Synthesis Pipeline -- 1.3 Sequential Logic Synthesis -- 1.4 Early Work in Sequential Logic Synthesis -- 1.5 Recent Developments -- 1.6 Organization of the Book -- 2 Basic Definitions and Concepts -- 2.1 Two-Valued Logic -- 2.2 Multiple-Valued Logic -- 2.3 Multilevel Logic -- 2.4 Multiple-Valued Input, Multilevel Logic -- 2.5 Finite Automata -- 3 Encoding of Symbolic Inputs -- 3.1 Introduction -- 3.2 Input Encoding Targeting Two-Level Logic -- 3.3 Satisfying Encoding Constraints -- 3.4 Input Encoding Targeting Multilevel Logic -- 3.5 Conclusion -- 4 Encoding of Symbolic Outputs -- 4.1 Heuristic Output Encoding Targeting Two-Level Logic -- 4.2 Exact Output Encoding Targeting Two-Level Logic -- 4.3 Symbolic Output Don\u2019t Cares -- 4.4 Output Encoding for Multilevel Logic -- 4.5Conclusion -- 5 State Encoding -- 5.1 Heuristic State Encoding Targeting Two-Level Logic -- 5.2 Exact State Encoding for Two-Level Logic -- 5.3 Symbolic Next State Don\u2019t Cares -- 5.4 State Encoding for Multilevel Logic -- 5.5 Conclusion -- 6 Finite State Machine Decomposition -- 6.1 Introduction -- 6.2 Definitions for Decomposition -- 6.3 Preserved Covers and Partitions -- 6.4 General Decomposition Using Factors -- 6.5 Exact Decomposition Procedure for a Two-Way General Topology -- 6.6 Targeting Arbitrary Topologies -- 6.8 Relationship to State Assignment -- 6.9 Experimental Results -- 6.10 Conclusion -- 7 Sequential Don\u2019t Cares -- 7.1 Introduction -- 7.2 State Minimization -- 7.3 Input Don\u2019t Care Sequences -- 7.4 Output Don\u2019t Cares to Minimize States -- 7.5 Single Machine Optimization at the Logic Level -- 7.6 Interconnected Machine Optimization at the Logic Level -- 7.7 Conclusion -- 8 Conclusions and Directions for Future Work -- 8.1 Alternate Representations -- 8.2 Optimization at the Logic Level -- 8.3 Don\u2019t Cares and Testability -- 8.4 Exploiting Register-Transfer Level Information -- 8.5 Sequential Logic Synthesis Systems."
            ],
            "dcterms:contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SEB"
            ],
            "issued": "1992",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "162",
            "isLike": "doi:10.1007/978-1-4615-3628-4",
            "P30128": "The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "title": "http://purl.org/dc/elements/1.1/title",
        "issued": "http://purl.org/dc/terms/issued",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "abstract": "http://purl.org/dc/terms/abstract",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "description": "http://purl.org/dc/elements/1.1/description",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "license": "http://purl.org/dc/terms/license",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "contributor": "http://purl.org/dc/elements/1.1/contributor",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "volume": "http://purl.org/ontology/bibo/volume",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}