# HDLBits Solutions

This repository contains my personal Verilog HDL solutions to [HDLBits](https://hdlbits.01xz.net/wiki/Main_Page) ‚Äî an interactive platform for practicing hardware description language (HDL) problems.

## üìÅ Repository Structure

Each folder in this repository corresponds to a topic on HDLBits. The structure mirrors the website‚Äôs categories for easier navigation and understanding.

## üîñ Contents

### **Getting Started**

### **Verilog Language**
- **2.1 Basics**
- **2.2 Vectors**
- **2.3 Modules: Hierarchy**
- **2.4 Procedures**
- **2.5 More Verilog Features**

### **Circuits**
- **3.1 Combinational Logic**
  - 3.1.1 Basic Gates  
  - 3.1.2 Multiplexers  
  - 3.1.3 Arithmetic Circuits  
  - 3.1.4 Karnaugh Map to Circuit  
- **3.2 Sequential Logic**
  - 3.2.1 Latches and Flip-Flops  
  - 3.2.2 Counters  
  - 3.2.3 Shift Registers  
  - 3.2.4 More Circuits  
  - 3.2.5 Finite State Machines  
- **3.3 Building Larger Circuits**

### **Verification: Reading Simulations**
- **4.1 Finding Bugs in Code**  
- **4.2 Building a Circuit from a Simulation Waveform**

### **Verification: Writing Testbenches**

### **CS450 Lab Problems**

## üöÄ Tools Used

- **Verilog**
- **HDLBits Online IDE**
- *(Optional)* **ModelSim** / **Icarus Verilog** for local simulation

## ‚åõ Work in Progress

I'm actively solving problems and will upload each solution as soon as it's completed. Stay tuned for regular updates!

## ‚úÖ Note

These are my personal solutions. Feel free to use them for learning and reference ‚Äî but I strongly encourage you to attempt each problem on your own first for the best learning experience.
