[1] ]C. J. Nitta, M. K. Farrens, and V. Akella, On-Chip Photonic
Interconnects: A Computer Architect’s Perspective (book),
Synthesis Lectures on Computer Architecture series. Morgan
& Claypool Publishers, 2013.

[2] D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P.
Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil,
and J. H. Ahn, “Corona: System Implications of Emerging
Nanophotonic Technology,” in Proceedings of the 35th Annual International Symposium on Computer Architecture, ser.
ISCA 708, 2008, pp. 153-164.

[3] C. Li, M. Browning, P. V. Gratz, and S. Palermo, “LumiNOC:
A Power-Efficient, High-Performance, Photonic Network-onChip for Future Parallel Architectures,” in 21st international
conference on Parallel Architectures and Compilation Techniques (PACT). ACM, 2012, pp. 421-422.

[4] Y. Pan, J. Kim, and G. Memik, “Flexishare: Channel Sharing
for an Energy-efficient Nanophotonic Crossbar,” in HPCA 16 2010 The Sixteenth International Symposium on HighPerformance Computer Architecture, Jan 2010, pp. 1-12.

[5] G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu, J. Michel,
L. C. Kimerling, and A. Agarwal, “ATAC: A 1000-core
Cache-coherent Processor with On-chip Optical Network,” in
19th international conference on Parallel Architectures and
Compilation Techniques (PACT). ACM, 2010, pp. 477-488.

[6] P. Dong, S. Liao, D. Feng, H. Liang, D. Zheng, R. Shafiiha,
C.-C. Kung, W. Qian, G. Li, X. Zheng et al., “Low Vopp,
Ultralow-energy, Compact, High-speed Silicon Electro-optic
Modulator,” Optics Express, vol. 17, no. 25, pp. 22484—
22.490, 2009.

[7] P. Dong, W. Qian, H. Liang, R. Shafiiha, N.-N. Feng, D. Feng,
X. Zheng, A. V. Krishnamoorthy, and M. Asghari, “Low
power and compact reconfigurable multiplexing devices based
on silicon microring resonators,” Optics express, vol. 18,
no. 10, pp. 9852-9858, 2010.

[8] C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller,
A. Agarwal, L.-S. Peh, and V. Stojanovic, “DSENT - A Tool
Connecting Emerging Photonics with Electronics for OptoElectronic Networks-on-Chip Modeling,” in 6th IEEE/ACM
International Symposium on Networks on Chip (NoCS).
TEEE, 2012, pp. 201-210.

[9] S. Sun, A.-H. A. Badawy, V. Narayana, T. El-Ghazawi, and
V. J. Sorger, “The Case for Hybrid Photonic Plasmonic Interconnects (HyPPIs): Low-latency Energy-and-Area-Efficient
On-Chip Interconnects,” IEEE Photonics Journal, vol. 7,
no. 6, pp. 1-14, 2015.

[10] C. Ye, S. Khan, Z. R. Li, E. Simsek, and V. J. Sorger, “A-size
ITO and Graphene-based Electro-optic Modulators on SOI,”
IEEE Journal of Selected Topics in Quantum Electronics,
vol. 20, no. 4, pp. 40-49, 2014.

[11] B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu, “Express
Cube Topologies for On-chip Interconnects,” in 2009 IEEE
15th International Symposium on High Performance Computer Architecture. YEEE, 2009, pp. 163-174.

[12] M. Kennedy and A. K. Kodi, “Bandwidth Adaptive Nanophotonic Crossbars with Clockwise/Counter-clockwise Optical
Routing,” in 28th International Conference on VLSI Design
(VLSID). TEEE, 2015, pp. 123-128.

[13] J. Chan, G. Hendry, A. Biberman, K. Bergman, and L. P.
Carloni, “PhoenixSim: A Simulator for Physical-layer Analysis of Chip-scale Photonic Interconnection Networks,” in
Proceedings of the Conference on Design, Automation and
Test in Europe, ser. DATE ’10, 2010, pp. 691-696.

[14] G. Chen, H. Chen, M. Haurylau, N. A. Nelson, D. H.
Albonesi, P. M. Fauchet, and E. G. Friedman, “Predictions
of CMOS Compatible On-chip Optical Interconnect,” Integration, the VLSI Journal, vol. 40, no. 4, pp. 434-446, Jul.
2007.

[15] V. Soteriou, H. Wang, and L. Peh, “A Statistical Traffic Model
for On-chip Interconnection Networks,” in 14th IEEE International Symposium on Modeling, Analysis, and Simulation.
IEEE, 2006, pp. 104-116.

[16] N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour,
B. Towles, D. E. Shaw, J.-H. Kim, and W. J. Dally, “A
Detailed and Flexible Cycle-accurate Network-on-Chip Simulator,” in International Symposium on Performance Analysis
of Systems and Software (ISPASS). UJEEE, 2013, pp. 86-96.

[17] NASA, “NAS Parallel Benchmarks,” accessed 2016. [Online].
Available: http://www.nas.nasa.gov/publications/npb.html

[18] V. K. Narayana, S. Sun, A.-H. A. Badawy, V. J. Sorger, and
T. El-Ghazawi, “MorphoNoC: Exploring the design space of a
configurable hybrid NoC using nanophotonics,” Jo appear in
Microprocessors and Microsystems, arXiv:1701.05930, 2017.

[19] R. Soref, “Mid-infrared 2x 2 electro-optical switching by
silicon and germanium three-waveguide and four-waveguide
directional couplers using free-carrier injection,” Photonics
Research, vol. 2, no. 5, pp. 102-110, 2014.

[20] C. Ye, K. Liu, R. A. Soref, and V. J. Sorger, “A Compact
Plasmonic MOS-based 22 Electro-optic Switch,” Nanophotonics, vol. 4, no. 1, pp. 261-268, 2015.

[21] H. Jia, Y. Zhao, L. Zhang, Q. Chen, J. Ding, X. Fu, and
L. Yang, “Five-port Optical Router Based on Silicon Microring Optical Switches for Photonic Networks-on-Chip,” JEEE
Photonics Technology Letters, vol. 28, no. 9, pp. 947-950,
May 2016.

[22] Z. Chen, H. Gu, Y. Yang, L. Bai, and H. Li, “A Power
Efficient and Compact Optical Interconnect for Network-onChip,” IEEE Computer Architecture Letters, vol. 13, no. 1,
pp. 5-8, Jan 2014.