xpm_memory.sv,systemverilog,xpm,C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
reg_file_blk_mem_gen_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/ip/reg_file_blk_mem_gen_0_0/reg_file_blk_mem_gen_0_0_sim_netlist.vhdl,
reg_file.vhd,vhdl,xil_defaultlib,../../../bd/reg_file/sim/reg_file.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
