
---------- Begin Simulation Statistics ----------
final_tick                               131368688500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 528607                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783100                       # Number of bytes of host memory used
host_op_rate                                   808632                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   120.01                       # Real time elapsed on the host
host_tick_rate                             1094667220                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436881                       # Number of instructions simulated
sim_ops                                      97042211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.131369                       # Number of seconds simulated
sim_ticks                                131368688500                       # Number of ticks simulated
system.cpu.Branches                           7714393                       # Number of branches fetched
system.cpu.committedInsts                    63436881                       # Number of instructions committed
system.cpu.committedOps                      97042211                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        262737377                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               262737376.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902187                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168377                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234783                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088668                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088668                       # number of integer instructions
system.cpu.num_int_register_reads           214307220                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409627                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099174                       # number of memory refs
system.cpu.num_store_insts                   10025423                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879192     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011985     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043151                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        112490                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       188385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       383970                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35939862                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35939862                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35939862                       # number of overall hits
system.cpu.dcache.overall_hits::total        35939862                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       191613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         191613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       191613                       # number of overall misses
system.cpu.dcache.overall_misses::total        191613                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9571446000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9571446000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9571446000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9571446000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49951.965681                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49951.965681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49951.965681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49951.965681                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       170823                       # number of writebacks
system.cpu.dcache.writebacks::total            170823                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       191613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       191613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       191613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       191613                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9379833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9379833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9379833000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9379833000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005303                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005303                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48951.965681                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48951.965681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48951.965681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48951.965681                       # average overall mshr miss latency
system.cpu.dcache.replacements                 187517                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25993655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25993655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2079829500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2079829500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25927.863519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25927.863519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1999613500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1999613500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24927.863519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24927.863519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9946207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9946207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       111397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7491616500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7491616500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67251.510364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67251.510364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7380219500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7380219500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66251.510364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66251.510364                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4081.199080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            191613                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            188.564842                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4081.199080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996386                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996386                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          708                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72454563                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72454563                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058352                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584526                       # number of overall hits
system.cpu.icache.overall_hits::total        85584526                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3972                       # number of overall misses
system.cpu.icache.overall_misses::total          3972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    306666500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    306666500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    306666500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    306666500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588498                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77207.074522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77207.074522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77207.074522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77207.074522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          868                       # number of writebacks
system.cpu.icache.writebacks::total               868                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3972                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3972                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    302694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    302694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    302694500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    302694500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76207.074522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76207.074522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76207.074522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76207.074522                       # average overall mshr miss latency
system.cpu.icache.replacements                    868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584526                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    306666500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    306666500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77207.074522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77207.074522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    302694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    302694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76207.074522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76207.074522                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2678.875220                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21547.960222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2678.875220                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180968                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180968                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 131368688500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   49                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                83046                       # number of demand (read+write) hits
system.l2.demand_hits::total                    83095                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  49                       # number of overall hits
system.l2.overall_hits::.cpu.data               83046                       # number of overall hits
system.l2.overall_hits::total                   83095                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108567                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112490                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3923                       # number of overall misses
system.l2.overall_misses::.cpu.data            108567                       # number of overall misses
system.l2.overall_misses::total                112490                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    296222000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8220363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8516585000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    296222000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8220363000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8516585000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           191613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               195585                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          191613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              195585                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.987664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.566595                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.575146                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.566595                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.575146                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75509.049197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75716.958192                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75709.707530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75509.049197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75716.958192                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75709.707530                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          3923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112490                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    256992000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7134693000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7391685000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    256992000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7134693000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7391685000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.566595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.575146                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.566595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.575146                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65509.049197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65716.958192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65709.707530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65509.049197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65716.958192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65709.707530                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       170823                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           170823                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       170823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       170823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          868                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              868                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          868                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          868                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             17766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17766                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93631                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93631                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7026579000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7026579000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        111397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.840516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.840516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75045.433670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75045.433670                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93631                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93631                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6090269000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6090269000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.840516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.840516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65045.433670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65045.433670                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    296222000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    296222000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75509.049197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75509.049197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    256992000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    256992000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65509.049197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65509.049197                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         65280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             65280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14936                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14936                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1193784000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1193784000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.186197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.186197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79926.620246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79926.620246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14936                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14936                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1044424000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1044424000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.186197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.186197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69926.620246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69926.620246                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 92553.530927                       # Cycle average of tags in use
system.l2.tags.total_refs                      383970                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    112490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.413370                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3171.654968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     89381.875959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.012099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.340965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.353064                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        112490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       111795                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.429115                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    880430                       # Number of tag accesses
system.l2.tags.data_accesses                   880430                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              258721                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      112490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                    112490                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                112490                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  112482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3599680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     27.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  131368614500                       # Total gap between requests
system.mem_ctrls.avgGap                    1167824.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       125536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3474144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 955600.618636000203                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 26445753.852524761111                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3923                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       108567                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     96900750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2705007000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24700.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24915.55                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       125536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3474144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3599680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       125536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       125536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3923                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108567                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         112490                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       955601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     26445754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         27401354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       955601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       955601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       955601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     26445754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        27401354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               112490                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         7341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         7192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         7119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         7187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               692720250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             562450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2801907750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6158.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24908.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               91798                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20684                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   347.931155                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   234.982870                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   299.031007                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5135     24.83%     24.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2753     13.31%     38.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6874     33.23%     71.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          929      4.49%     75.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          554      2.68%     78.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1780      8.61%     87.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          415      2.01%     89.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           78      0.38%     89.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2166     10.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20684                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7199360                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               54.802709                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        74905740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        39794370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      397712280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10369591440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13481378940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  39092836320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   63456219090                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   483.039146                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 101505183750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4386460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25477044750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        72835140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        38701410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      405466320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10369591440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13511573550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  39067409280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   63465577140                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   483.110381                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 101437921750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4386460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25544306750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18859                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93631                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93631                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18859                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       224980                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       224980                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 224980                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3599680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3599680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3599680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112490                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112490    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112490                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           112529500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          371358250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             84188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       170823                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16694                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3972                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8812                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       570743                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                579555                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11597952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11752832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           195585                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 195585    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             195585                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 131368688500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          277830500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3972000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191613000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
