%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%% INSERINDO COMENTÁRIOS EM ARQUIVOS .bib %%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% 1. Como em outros arquivos LaTeX, comentários são iniciados por "%" e,
%    portanto, é preciso usar "\%" para imprimir o caractere "%". Esquecer
%    disso pode gerar erros difíceis de encontrar!
%
% 2. Não é possível inserir comentários dentro de uma entrada, apenas fora.
%
% 3. Não é possível incluir o caractere arroba em um comentário.
%
% 4. Se quiser desabilitar temporariamente um campo ("comentar" o campo),
%    troque seu nome para algum nome inválido, como "author-disable".
%    Se quiser fazer alguma observação permanente dentro de uma entrada,
%    você também pode usar algum nome de campo inválido, como "lembrete",
%    ou usar o campo "annotation", que normalmente é ignorado.
%
% 5. Se quiser desabilitar temporariamente uma entrada inteira ("comentar" a
%    entrada), não basta colocar "%" nas linhas correspondentes por causa do
%    caractere arroba; também é preciso remover a arroba.
%
% 6. Na verdade, as regras não são bem essas, mas segui-las é uma boa ideia:
%    https://tex.stackexchange.com/a/262282


% Esta entrada está comentada, ou seja, não tem efeito: se houvesse uma
% referência a ela no texto, a referência ficaria inválida. Observe que,
% para isso, o caractere arroba foi apagado!
%Book{JW82,
% author    = {Richard A. Johnson and Dean W. Wichern},
% title     = {Applied Multivariate Statistical Analysis},
% publisher = {Prentice-Hall},
% year      = {1983}
%}

% Esta entrada não está em uso em tese.tex, apenas em
% apresentacao.tex, mas isso não é um problema: você pode
% ter um banco de dados com todos os papers que são de seu
% interesse e, em um dado texto, citar apenas alguns deles.

@online{MEM,
    author = {RISC-V},
    year = {2021},
    title = {RISC-V International – Members},
    url = {https://riscv.org/members/},
    note = "[Online; Acessado em 15/12/2021]"
}

@online{RVH,
    author = {RISC-V},
    year = {2021},
    title = {RISC-V International – History},
    url = {https://riscv.org/about/history/},
    note = "[Online; Acessado em 16/12/2021]"
}

@techreport{Asanović:EECS-2014-146,
    Author = {Asanović, Krste and Patterson, David A.},
    Title = {Instruction Sets Should Be Free: The Case For RISC-V},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2014},
    URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.html},
    Number = {UCB/EECS-2014-146}
}

@online{DSTL,
    author = {Etnus},
    year = {2003},
    title = {MIPS Delay Slot Instructions},
    url = {http://www.jaist.ac.jp/iscenter-/mpc/old-machines/altix3700/opt/toolworks/totalview.6.3.0-1/doc/html/ref_guide/MIPSDelaySlotInstructions.html},
    note = "[Online; Acessado em 16/12/2021]"
}

@online{GOL,
    author = {Siu Ching Pong},
    year = {2017},
    title = {Go (Golang) GOOS and GOARCH},
    url = {https://gist.github.com/asukakenji/f15ba7e588ac42795f421b48b8aede63},
    note = "[Online; Acessado em 16/12/2021]"
}

@online{RVGCC,
    author = {RISC-V Software Colaboration},
    shortauthor = {RISC-V},
    year = {2021},
    title = {RISC-V GNU Toolchain},
    url = {https://github.com/riscv-collab/riscv-gnu-toolchain},
    note = "[Online; Acessado em 16/12/2021]"
}

@online{RVLLVM,
    author = {SiFive},
    year = {2021},
    title = {SiFive's LLVM},
    url = {https://github.com/sifive/riscv-llvm},
    note = "[Online; Acessado em 16/12/2021]"
}

@online{RVDB,
    author = {Debian},
    year = {2021},
    title = {RISC-V},
    url = {https://wiki.debian.org/RISC-V},
    note = "[Online; Acessado em 16/12/2021]"
}

@online{PICO,
    author = {Yosys},
    year = {2019},
    title = {RISC-V},
    url = {https://github.com/YosysHQ/picorv32},
    note = "[Online; Acessado em 16/12/2021]"
}

@misc{elsabbagh2020vortex,
      title={Vortex: OpenCL Compatible RISC-V GPGPU}, 
      author={Fares Elsabbagh and Blaise Tine and Priyadarshini Roshan and Ethan Lyons and Euna Kim and Da Eun Shim and Lingjun Zhu and Sung Kyu Lim and Hyesoon kim},
      year={2020},
      eprint={2002.12151},
      archivePrefix={arXiv},
      primaryClass={cs.DC}
}

@INPROCEEDINGS{9138983,  
	author={Chen, Chen and Xiang, Xiaoyan and Liu, Chang and Shang, Yunhai and Guo, Ren and Liu, Dongqi and Lu, Yimin and Hao, Ziyi and Luo, Jiahui and Chen, Zhijian and Li, Chunqiang and Pu, Yu and Meng, Jianyi and Yan, Xiaolang and Xie, Yuan and Qi, Xiaoning},  
	booktitle={2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)},   
	title={Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension : Industrial Product},   
	year={2020},  
	pages={52-64},  
	doi={10.1109/ISCA45697.2020.00016}
}

@ARTICLE{8392473,  
	author={Trimberger, Stephen M. Steve},  
	journal={IEEE Solid-State Circuits Magazine},   
	title={Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology: This Paper Reflects on How Moore's Law Has Driven the Design of FPGAs Through Three Epochs: the Age of Invention, the Age of Expansion, and the Age of Accumulation},   
	year={2018},  
	volume={10},  
	number={2},  
	pages={16-29},  
	doi={10.1109/MSSC.2018.2822862}
}

@manual{XCSP,
    author  = "Xilinx",
    title         = "XC2000 Logic Cell Array Families",
    year          =  1985,
}

@manual{S7LN,
    author  = "Xilinx",
    title         = "7 Series FPGAs Data Sheet: Overview",
    year          =  2020,
	revision	  = {v2.6.1} 
}

@manual{7CLB,
    author = "Xilinx",
    title = "7 Series FPGAs Configurable Logic Block",
    year =  2016,
	revision  = {v1.8} 
}

@techreport{RVS1,
    Author = {Waterman, Andrew and Asanović, Krste},
    Title = {The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 20191213},
    Institution = {RISC-V International},
    Year = {2019},
}

@techreport{RVS2,
    Author = {Waterman, Andrew and Asanović, Krste},
    Title = {The RISC-V Instruction Set Manual, Volume II: User-Level ISA, Version 20190608-Priv-MSU-Ratified},
    Institution = {RISC-V International},
    Year = {2019},
}

@article{VLWI,
author = {Fisher, Joseph A.},
title = {Very Long Instruction Word Architectures and the ELI-512},
year = {1983},
issue_date = {June 1983},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {11},
number = {3},
issn = {0163-5964},
url = {https://doi.org/10.1145/1067651.801649},
doi = {10.1145/1067651.801649},
journal = {SIGARCH Comput. Archit. News},
pages = {140–150},
numpages = {11}
}

@online{VEEH,
    author = {EE Times},
    year = {2005},
    title = {Verilog's inventor nabs EDA's Kaufman award},
    url = {https://www.eetimes.com/verilogs-inventor-nabs-edas-kaufman-award/},
    note = "[Online; Acessado em 20/12/2021]"
}

%@INPROCEEDINGS{chisel,
%  author={Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avižienis, Rimas and Wawrzynek, John and Asanović, Krste},
% booktitle={DAC Design Automation Conference 2012},  
%  title={Chisel: Constructing hardware in a Scala embedded language},
%  year={2012},  
%  doi={10.1145/2228360.2228584}
%}

@INPROCEEDINGS{VPI,  
author={Dawson, C. and Pattanam, S.K. and Roberts, D.},  
booktitle={Proceedings. IEEE International Verilog HDL Conference},   
title={The Verilog Procedural Interface for the Verilog Hardware Description Language},  
year={1996},  
doi={10.1109/IVC.1996.496013}
}

@online{Veri,
    author = {Wilson Snyder},
    year = {2021},
    title = {Verilator Manual Version - Contributors and Origins},
    url = {https://veripool.org/guide/latest/contributors.html},
    note = "[Online; Acessado em 20/12/2021]"
}

@article{OOPC,
author = {Cox, Brad L.},
title = {The Object Oriented Pre-Compiler: Programming Smalltalk 80 Methods in C Language},
year = {1983},
issue_date = {January 1983},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {18},
number = {1},
issn = {0362-1340},
url = {https://doi.org/10.1145/948093.948095},
doi = {10.1145/948093.948095},
journal = {SIGPLAN Not.},
pages = {15–22},
numpages = {8}
}

@online{Blocos,
    author = {Apple},
    year = {2014},
    title = {Working with Blocks},
    url = {https://developer.apple.com/library/archive/documentation/Cocoa/Conceptual/ProgrammingWithObjectiveC/WorkingwithBlocks/WorkingwithBlocks.html},
    note = "[Online; Acessado em 21/12/2021]"
}

@article{rose1993architecture,
  title={Architecture of field-programmable gate arrays},
  author={Rose, Jonathan and El Gamal, Abbas and Sangiovanni-Vincentelli, Alberto},
  journal={Proceedings of the IEEE},
  volume={81},
  number={7},
  pages={1013--1029},
  year={1993},
  publisher={IEEE}
}

@book{harris2021digital,
  title={Digital Design and Computer Architecture, RISC-V Edition},
  author={Harris, S.L. and Harris, D.},
  isbn={9780128200650},
  url={https://books.google.com.br/books?id=SksiEAAAQBAJ},
  year={2021},
  publisher={Elsevier Science}
}
