#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c3a9384cb0 .scope module, "Rego15" "Rego15" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "in";
    .port_info 2 /OUTPUT 15 "out";
o000002c3a93899b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002c3a937b990_0 .net "clk", 0 0, o000002c3a93899b8;  0 drivers
o000002c3a93899e8 .functor BUFZ 15, C4<zzzzzzzzzzzzzzz>; HiZ drive
v000002c3a937b0d0_0 .net "in", 14 0, o000002c3a93899e8;  0 drivers
v000002c3a937b170_0 .var "out", 14 0;
E_000002c3a936e5e0 .event posedge, v000002c3a937b990_0;
S_000002c3a9388500 .scope module, "Rego2" "Rego2" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 2 "out";
o000002c3a9389ad8 .functor BUFZ 1, C4<z>; HiZ drive
v000002c3a937ba30_0 .net "clk", 0 0, o000002c3a9389ad8;  0 drivers
o000002c3a9389b08 .functor BUFZ 2, C4<zz>; HiZ drive
v000002c3a937b8f0_0 .net "in", 1 0, o000002c3a9389b08;  0 drivers
v000002c3a937ab30_0 .var "out", 1 0;
E_000002c3a936d9e0 .event posedge, v000002c3a937ba30_0;
S_000002c3a9349b50 .scope module, "Rego26" "Rego26" 2 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 26 "in";
    .port_info 2 /OUTPUT 26 "out";
o000002c3a9389bf8 .functor BUFZ 1, C4<z>; HiZ drive
v000002c3a937b7b0_0 .net "clk", 0 0, o000002c3a9389bf8;  0 drivers
o000002c3a9389c28 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002c3a937abd0_0 .net "in", 25 0, o000002c3a9389c28;  0 drivers
v000002c3a937ac70_0 .var "out", 25 0;
E_000002c3a936e1a0 .event posedge, v000002c3a937b7b0_0;
S_000002c3a9349ce0 .scope module, "testb" "testb" 3 1;
 .timescale 0 0;
v000002c3a93eda30_0 .var "clk", 0 0;
v000002c3a93edcb0_0 .var "clk2", 0 0;
v000002c3a93ee4d0_0 .var "clk3", 0 0;
v000002c3a93eeed0_0 .net "out", 31 0, L_000002c3a9379b60;  1 drivers
S_000002c3a93233a0 .scope module, "UUT" "datapath" 3 4, 4 1 0, S_000002c3a9349ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "outx";
L_000002c3a9379b60 .functor BUFZ 32, v000002c3a93cd750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c3a93ec240_0 .net "Adress_Immediate", 15 0, v000002c3a93cd070_0;  1 drivers
v000002c3a93ec2e0_0 .net "InstructionType", 1 0, v000002c3a93cd250_0;  1 drivers
v000002c3a93ecf60_0 .net "Output_", 31 0, v000002c3a93e5840_0;  1 drivers
v000002c3a93ed000_0 .net "Output_l4", 31 0, v000002c3a93cd750_0;  1 drivers
v000002c3a93ec600_0 .net "Rs", 31 0, L_000002c3a9379d20;  1 drivers
v000002c3a93ebfc0_0 .net "Rsl3", 31 0, v000002c3a937b3f0_0;  1 drivers
v000002c3a93eb480_0 .net "Rt", 31 0, L_000002c3a9379700;  1 drivers
v000002c3a93ec060_0 .net "Rtl3", 31 0, v000002c3a937b530_0;  1 drivers
v000002c3a93ebb60_0 .net "Rtl4", 31 0, v000002c3a93cd6b0_0;  1 drivers
v000002c3a93eb5c0_0 .net "clk", 0 0, v000002c3a93ee4d0_0;  1 drivers
v000002c3a93eb700_0 .net "clk1", 0 0, v000002c3a93eda30_0;  1 drivers
v000002c3a93ec560_0 .net "clk2", 0 0, v000002c3a93edcb0_0;  1 drivers
v000002c3a93ebc00_0 .net "funct", 5 0, v000002c3a93cbd10_0;  1 drivers
v000002c3a93ec6a0_0 .net "functl3", 5 0, v000002c3a93cc2b0_0;  1 drivers
v000002c3a93eb7a0_0 .net "immed", 31 0, v000002c3a93e49e0_0;  1 drivers
v000002c3a93ebca0_0 .net "immedl3", 31 0, v000002c3a93ccc10_0;  1 drivers
v000002c3a93ec100_0 .net "instr_address", 25 0, v000002c3a93e41c0_0;  1 drivers
v000002c3a93eb840_0 .net "instruction", 31 0, v000002c3a93ccad0_0;  1 drivers
v000002c3a93ecb00_0 .net "instructionl1", 31 0, v000002c3a937ad10_0;  1 drivers
v000002c3a93ec380_0 .var "jump_cs", 0 0;
o000002c3a938ae58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002c3a93ebd40_0 .net "next_pc", 31 0, o000002c3a938ae58;  0 drivers
v000002c3a93ebe80_0 .net "opcode", 5 0, v000002c3a93e4940_0;  1 drivers
v000002c3a93eb980_0 .net "opcodel3", 5 0, v000002c3a93cd890_0;  1 drivers
v000002c3a93eba20_0 .net "opcodel4", 5 0, v000002c3a93cc3f0_0;  1 drivers
v000002c3a93ec420_0 .net "outpc", 31 0, v000002c3a93e48a0_0;  1 drivers
v000002c3a93ec4c0_0 .net "outpcl3", 31 0, v000002c3a93cc670_0;  1 drivers
v000002c3a93ec740_0 .net "outx", 31 0, L_000002c3a9379b60;  alias, 1 drivers
v000002c3a93ec7e0_0 .net "pc_val", 31 0, L_000002c3a9379af0;  1 drivers
v000002c3a93ec920_0 .net "pc_vall1", 31 0, v000002c3a937adb0_0;  1 drivers
v000002c3a93ec9c0_0 .net "pc_vall3", 31 0, v000002c3a93cd7f0_0;  1 drivers
v000002c3a93eca60_0 .net "rd", 4 0, v000002c3a93e4c60_0;  1 drivers
v000002c3a93ee610_0 .net "readadd1", 4 0, v000002c3a93e4ee0_0;  1 drivers
v000002c3a93edd50_0 .net "readadd2", 4 0, v000002c3a93e4a80_0;  1 drivers
v000002c3a93ed3f0_0 .net "rs", 4 0, v000002c3a93e53e0_0;  1 drivers
v000002c3a93ee890_0 .net "rt", 4 0, v000002c3a93e5160_0;  1 drivers
v000002c3a93ed990_0 .net "rtl3", 4 0, v000002c3a93cbef0_0;  1 drivers
v000002c3a93ed850_0 .net "rtl4", 4 0, v000002c3a93cc030_0;  1 drivers
v000002c3a93ede90_0 .net "sa", 4 0, v000002c3a93e5200_0;  1 drivers
v000002c3a93ee7f0_0 .net "sal3", 4 0, v000002c3a93cd4d0_0;  1 drivers
v000002c3a93ef010_0 .var "stall", 0 0;
v000002c3a93ed8f0_0 .net "write", 0 0, v000002c3a93ec880_0;  1 drivers
v000002c3a93ed670_0 .net "write_address", 4 0, v000002c3a93eb3e0_0;  1 drivers
v000002c3a93eebb0_0 .net "write_material", 31 0, v000002c3a93eb340_0;  1 drivers
S_000002c3a9323530 .scope module, "A1" "Rego32" 4 15, 2 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002c3a937b850_0 .net "clk", 0 0, v000002c3a93eda30_0;  alias, 1 drivers
v000002c3a937aef0_0 .net "in", 31 0, v000002c3a93ccad0_0;  alias, 1 drivers
v000002c3a937ad10_0 .var "out", 31 0;
E_000002c3a936df20 .event posedge, v000002c3a937b850_0;
S_000002c3a932d220 .scope module, "A2" "Rego32" 4 16, 2 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002c3a937b210_0 .net "clk", 0 0, v000002c3a93eda30_0;  alias, 1 drivers
v000002c3a937ae50_0 .net "in", 31 0, L_000002c3a9379af0;  alias, 1 drivers
v000002c3a937adb0_0 .var "out", 31 0;
S_000002c3a932d3b0 .scope module, "B1" "Rego32" 4 70, 2 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002c3a937b670_0 .net "clk", 0 0, v000002c3a93edcb0_0;  alias, 1 drivers
v000002c3a937b2b0_0 .net "in", 31 0, L_000002c3a9379d20;  alias, 1 drivers
v000002c3a937b3f0_0 .var "out", 31 0;
E_000002c3a936dda0 .event posedge, v000002c3a937b670_0;
S_000002c3a932b770 .scope module, "B2" "Rego32" 4 71, 2 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002c3a937b350_0 .net "clk", 0 0, v000002c3a93edcb0_0;  alias, 1 drivers
v000002c3a937b490_0 .net "in", 31 0, L_000002c3a9379700;  alias, 1 drivers
v000002c3a937b530_0 .var "out", 31 0;
S_000002c3a932b900 .scope module, "B3" "Rego32" 4 72, 2 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002c3a937b5d0_0 .net "clk", 0 0, v000002c3a93edcb0_0;  alias, 1 drivers
v000002c3a937b710_0 .net "in", 31 0, v000002c3a93e49e0_0;  alias, 1 drivers
v000002c3a93ccc10_0 .var "out", 31 0;
S_000002c3a932e7a0 .scope module, "B4" "Rego6" 4 73, 2 6 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v000002c3a93cba90_0 .net "clk", 0 0, v000002c3a93edcb0_0;  alias, 1 drivers
v000002c3a93cbbd0_0 .net "in", 5 0, v000002c3a93e4940_0;  alias, 1 drivers
v000002c3a93cd890_0 .var "out", 5 0;
S_000002c3a932e930 .scope module, "B5" "Rego32" 4 74, 2 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002c3a93cbdb0_0 .net "clk", 0 0, v000002c3a93edcb0_0;  alias, 1 drivers
v000002c3a93cc350_0 .net "in", 31 0, L_000002c3a9379af0;  alias, 1 drivers
v000002c3a93cd7f0_0 .var "out", 31 0;
S_000002c3a9342a10 .scope module, "B6" "Rego32" 4 75, 2 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002c3a93cd1b0_0 .net "clk", 0 0, v000002c3a93edcb0_0;  alias, 1 drivers
v000002c3a93cbe50_0 .net "in", 31 0, v000002c3a93e48a0_0;  alias, 1 drivers
v000002c3a93cc670_0 .var "out", 31 0;
S_000002c3a9342ba0 .scope module, "B7" "Rego6" 4 76, 2 6 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v000002c3a93cd110_0 .net "clk", 0 0, v000002c3a93edcb0_0;  alias, 1 drivers
v000002c3a93cc850_0 .net "in", 5 0, v000002c3a93cbd10_0;  alias, 1 drivers
v000002c3a93cc2b0_0 .var "out", 5 0;
S_000002c3a9342f10 .scope module, "B8" "Rego5" 4 77, 2 11 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v000002c3a93cce90_0 .net "clk", 0 0, v000002c3a93edcb0_0;  alias, 1 drivers
v000002c3a93cd930_0 .net "in", 4 0, v000002c3a93e5200_0;  alias, 1 drivers
v000002c3a93cd4d0_0 .var "out", 4 0;
S_000002c3a93430a0 .scope module, "B9" "Rego5" 4 78, 2 11 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v000002c3a93cccb0_0 .net "clk", 0 0, v000002c3a93edcb0_0;  alias, 1 drivers
v000002c3a93cd390_0 .net "in", 4 0, v000002c3a93e5160_0;  alias, 1 drivers
v000002c3a93cbef0_0 .var "out", 4 0;
S_000002c3a9340500 .scope module, "C1" "Rego6" 4 98, 2 6 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v000002c3a93cbf90_0 .net "clk", 0 0, v000002c3a93eda30_0;  alias, 1 drivers
v000002c3a93cc170_0 .net "in", 5 0, v000002c3a93cd890_0;  alias, 1 drivers
v000002c3a93cc3f0_0 .var "out", 5 0;
S_000002c3a93ce400 .scope module, "C2" "Rego5" 4 99, 2 11 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v000002c3a93cc490_0 .net "clk", 0 0, v000002c3a93eda30_0;  alias, 1 drivers
v000002c3a93cc990_0 .net "in", 4 0, v000002c3a93cbef0_0;  alias, 1 drivers
v000002c3a93cc030_0 .var "out", 4 0;
S_000002c3a93cdc30 .scope module, "C3" "Rego32" 4 101, 2 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002c3a93ccf30_0 .net "clk", 0 0, v000002c3a93eda30_0;  alias, 1 drivers
v000002c3a93cd430_0 .net "in", 31 0, v000002c3a937b530_0;  alias, 1 drivers
v000002c3a93cd6b0_0 .var "out", 31 0;
S_000002c3a93cddc0 .scope module, "C4" "Rego32" 4 102, 2 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000002c3a93cc710_0 .net "clk", 0 0, v000002c3a93eda30_0;  alias, 1 drivers
v000002c3a93cd570_0 .net "in", 31 0, v000002c3a93e5840_0;  alias, 1 drivers
v000002c3a93cd750_0 .var "out", 31 0;
S_000002c3a93ce590 .scope module, "a" "IF_stage" 4 12, 5 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 32 "Next_pc";
    .port_info 3 /INPUT 1 "jump_cs";
    .port_info 4 /OUTPUT 32 "instruction";
    .port_info 5 /OUTPUT 32 "outpc";
L_000002c3a9379af0 .functor BUFZ 32, v000002c3a93cc530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c3a93cc5d0_0 .net "Next_pc", 31 0, o000002c3a938ae58;  alias, 0 drivers
v000002c3a93cca30_0 .net "clk", 0 0, v000002c3a93ee4d0_0;  alias, 1 drivers
v000002c3a93ccdf0_0 .net "connector_from_pc_to_IR", 31 0, v000002c3a93cc530_0;  1 drivers
v000002c3a93ccd50_0 .net "instruction", 31 0, v000002c3a93ccad0_0;  alias, 1 drivers
v000002c3a93cc210_0 .net "jump_cs", 0 0, v000002c3a93ec380_0;  1 drivers
v000002c3a93cbb30_0 .net "outpc", 31 0, L_000002c3a9379af0;  alias, 1 drivers
v000002c3a93ccfd0_0 .net "stall", 0 0, v000002c3a93ef010_0;  1 drivers
S_000002c3a93ce720 .scope module, "IR_Module" "instructionRegister" 5 13, 6 1 0, S_000002c3a93ce590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v000002c3a93cd2f0 .array "Instruction_Register", 0 15, 31 0;
v000002c3a93ccad0_0 .var "instruction", 31 0;
v000002c3a93ccb70_0 .net "pc", 31 0, v000002c3a93cc530_0;  alias, 1 drivers
v000002c3a93cd2f0_0 .array/port v000002c3a93cd2f0, 0;
v000002c3a93cd2f0_1 .array/port v000002c3a93cd2f0, 1;
v000002c3a93cd2f0_2 .array/port v000002c3a93cd2f0, 2;
E_000002c3a936d8a0/0 .event anyedge, v000002c3a93ccb70_0, v000002c3a93cd2f0_0, v000002c3a93cd2f0_1, v000002c3a93cd2f0_2;
v000002c3a93cd2f0_3 .array/port v000002c3a93cd2f0, 3;
v000002c3a93cd2f0_4 .array/port v000002c3a93cd2f0, 4;
v000002c3a93cd2f0_5 .array/port v000002c3a93cd2f0, 5;
v000002c3a93cd2f0_6 .array/port v000002c3a93cd2f0, 6;
E_000002c3a936d8a0/1 .event anyedge, v000002c3a93cd2f0_3, v000002c3a93cd2f0_4, v000002c3a93cd2f0_5, v000002c3a93cd2f0_6;
v000002c3a93cd2f0_7 .array/port v000002c3a93cd2f0, 7;
v000002c3a93cd2f0_8 .array/port v000002c3a93cd2f0, 8;
v000002c3a93cd2f0_9 .array/port v000002c3a93cd2f0, 9;
v000002c3a93cd2f0_10 .array/port v000002c3a93cd2f0, 10;
E_000002c3a936d8a0/2 .event anyedge, v000002c3a93cd2f0_7, v000002c3a93cd2f0_8, v000002c3a93cd2f0_9, v000002c3a93cd2f0_10;
v000002c3a93cd2f0_11 .array/port v000002c3a93cd2f0, 11;
v000002c3a93cd2f0_12 .array/port v000002c3a93cd2f0, 12;
v000002c3a93cd2f0_13 .array/port v000002c3a93cd2f0, 13;
v000002c3a93cd2f0_14 .array/port v000002c3a93cd2f0, 14;
E_000002c3a936d8a0/3 .event anyedge, v000002c3a93cd2f0_11, v000002c3a93cd2f0_12, v000002c3a93cd2f0_13, v000002c3a93cd2f0_14;
v000002c3a93cd2f0_15 .array/port v000002c3a93cd2f0, 15;
E_000002c3a936d8a0/4 .event anyedge, v000002c3a93cd2f0_15;
E_000002c3a936d8a0 .event/or E_000002c3a936d8a0/0, E_000002c3a936d8a0/1, E_000002c3a936d8a0/2, E_000002c3a936d8a0/3, E_000002c3a936d8a0/4;
S_000002c3a93ce0e0 .scope module, "PC_Module" "programCounter" 5 12, 7 1 0, S_000002c3a93ce590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 32 "Next_pc";
    .port_info 3 /INPUT 1 "jump_cs";
    .port_info 4 /OUTPUT 32 "pc_curr";
v000002c3a93cc8f0_0 .net "Next_pc", 31 0, o000002c3a938ae58;  alias, 0 drivers
v000002c3a93cc7b0_0 .net "clk", 0 0, v000002c3a93ee4d0_0;  alias, 1 drivers
v000002c3a93cd610_0 .net "jump_cs", 0 0, v000002c3a93ec380_0;  alias, 1 drivers
v000002c3a93cc530_0 .var "pc_curr", 31 0;
v000002c3a93cc0d0_0 .net "stall", 0 0, v000002c3a93ef010_0;  alias, 1 drivers
E_000002c3a936dae0 .event posedge, v000002c3a93cc7b0_0;
S_000002c3a93ce8b0 .scope module, "b" "ID_stage" 4 29, 8 24 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 6 "opcode";
    .port_info 3 /OUTPUT 5 "rt";
    .port_info 4 /OUTPUT 5 "rs";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 5 "sa";
    .port_info 7 /OUTPUT 6 "funct";
    .port_info 8 /OUTPUT 26 "instr_address";
    .port_info 9 /OUTPUT 16 "Adress_Immediate";
    .port_info 10 /OUTPUT 2 "InstructionType";
P_000002c3a937a7c0 .param/l "HALT" 0 8 41, C4<10>;
P_000002c3a937a7f8 .param/l "I" 0 8 41, C4<11>;
P_000002c3a937a830 .param/l "J" 0 8 41, C4<01>;
P_000002c3a937a868 .param/l "R" 0 8 41, C4<00>;
v000002c3a93cd070_0 .var "Adress_Immediate", 15 0;
v000002c3a93cd250_0 .var "InstructionType", 1 0;
v000002c3a93cbc70_0 .net "clk", 0 0, v000002c3a93ee4d0_0;  alias, 1 drivers
v000002c3a93cbd10_0 .var "funct", 5 0;
v000002c3a93e41c0_0 .var "instr_address", 25 0;
v000002c3a93e4580_0 .net "instruction", 31 0, v000002c3a937ad10_0;  alias, 1 drivers
v000002c3a93e4940_0 .var "opcode", 5 0;
v000002c3a93e4c60_0 .var "rd", 4 0;
v000002c3a93e53e0_0 .var "rs", 4 0;
v000002c3a93e5160_0 .var "rt", 4 0;
v000002c3a93e5200_0 .var "sa", 4 0;
E_000002c3a936e2e0 .event anyedge, v000002c3a93cd250_0;
E_000002c3a936e760 .event anyedge, v000002c3a937ad10_0, v000002c3a93cbbd0_0;
S_000002c3a93cdf50 .scope module, "c" "controlUnit" 4 47, 9 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "rt";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 5 "sa";
    .port_info 6 /INPUT 6 "funct";
    .port_info 7 /INPUT 26 "instr_address";
    .port_info 8 /INPUT 16 "Adress_Immediate";
    .port_info 9 /INPUT 2 "InstructionType";
    .port_info 10 /INPUT 32 "pc";
    .port_info 11 /OUTPUT 5 "readadd1";
    .port_info 12 /OUTPUT 5 "readadd2";
    .port_info 13 /OUTPUT 32 "immed";
    .port_info 14 /OUTPUT 32 "outpc";
P_000002c3a9343230 .param/l "HALT" 0 9 19, C4<10>;
P_000002c3a9343268 .param/l "I" 0 9 19, C4<11>;
P_000002c3a93432a0 .param/l "J" 0 9 19, C4<01>;
P_000002c3a93432d8 .param/l "R" 0 9 19, C4<00>;
v000002c3a93e52a0_0 .net "Adress_Immediate", 15 0, v000002c3a93cd070_0;  alias, 1 drivers
v000002c3a93e4d00_0 .net "InstructionType", 1 0, v000002c3a93cd250_0;  alias, 1 drivers
v000002c3a93e4120_0 .net "clk", 0 0, v000002c3a93ee4d0_0;  alias, 1 drivers
v000002c3a93e5e80_0 .net "funct", 5 0, v000002c3a93cbd10_0;  alias, 1 drivers
v000002c3a93e49e0_0 .var "immed", 31 0;
v000002c3a93e5d40_0 .net "instr_address", 25 0, v000002c3a93e41c0_0;  alias, 1 drivers
v000002c3a93e46c0_0 .net "opcode", 5 0, v000002c3a93e4940_0;  alias, 1 drivers
v000002c3a93e48a0_0 .var "outpc", 31 0;
v000002c3a93e5de0_0 .net "pc", 31 0, L_000002c3a9379af0;  alias, 1 drivers
v000002c3a93e5340_0 .net "rd", 4 0, v000002c3a93e4c60_0;  alias, 1 drivers
v000002c3a93e4ee0_0 .var "readadd1", 4 0;
v000002c3a93e4a80_0 .var "readadd2", 4 0;
v000002c3a93e4260_0 .net "rs", 4 0, v000002c3a93e53e0_0;  alias, 1 drivers
v000002c3a93e5480_0 .net "rt", 4 0, v000002c3a93e5160_0;  alias, 1 drivers
v000002c3a93e4bc0_0 .net "sa", 4 0, v000002c3a93e5200_0;  alias, 1 drivers
E_000002c3a936e360/0 .event anyedge, v000002c3a93cd250_0, v000002c3a93e53e0_0, v000002c3a93e4c60_0, v000002c3a93cd390_0;
E_000002c3a936e360/1 .event anyedge, v000002c3a93cd070_0, v000002c3a937ae50_0, v000002c3a93e41c0_0;
E_000002c3a936e360 .event/or E_000002c3a936e360/0, E_000002c3a936e360/1;
S_000002c3a93ce270 .scope module, "d" "registerFile" 4 68, 10 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "addrss1";
    .port_info 1 /INPUT 5 "addrss2";
    .port_info 2 /INPUT 5 "addrssw";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 32 "write_material";
    .port_info 6 /OUTPUT 32 "Outp1";
    .port_info 7 /OUTPUT 32 "Outp2";
L_000002c3a9379d20 .functor BUFZ 32, L_000002c3a93ee930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c3a9379700 .functor BUFZ 32, L_000002c3a93ee430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c3a93e5ac0_0 .net "Outp1", 31 0, L_000002c3a9379d20;  alias, 1 drivers
v000002c3a93e4300_0 .net "Outp2", 31 0, L_000002c3a9379700;  alias, 1 drivers
v000002c3a93e5520 .array "Register_File", 0 31, 31 0;
v000002c3a93e5980_0 .net *"_ivl_0", 31 0, L_000002c3a93ee930;  1 drivers
v000002c3a93e57a0_0 .net *"_ivl_10", 6 0, L_000002c3a93edb70;  1 drivers
L_000002c3a93ef180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c3a93e4b20_0 .net *"_ivl_13", 1 0, L_000002c3a93ef180;  1 drivers
v000002c3a93e4440_0 .net *"_ivl_2", 6 0, L_000002c3a93ee1b0;  1 drivers
L_000002c3a93ef138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c3a93e5660_0 .net *"_ivl_5", 1 0, L_000002c3a93ef138;  1 drivers
v000002c3a93e4760_0 .net *"_ivl_8", 31 0, L_000002c3a93ee430;  1 drivers
v000002c3a93e5700_0 .net "addrss1", 4 0, v000002c3a93e4ee0_0;  alias, 1 drivers
v000002c3a93e4800_0 .net "addrss2", 4 0, v000002c3a93e4a80_0;  alias, 1 drivers
v000002c3a93e55c0_0 .net "addrssw", 4 0, v000002c3a93eb3e0_0;  alias, 1 drivers
v000002c3a93e50c0_0 .net "clk", 0 0, v000002c3a93ee4d0_0;  alias, 1 drivers
v000002c3a93e4620_0 .net "write", 0 0, v000002c3a93ec880_0;  alias, 1 drivers
v000002c3a93e5ca0_0 .net "write_material", 31 0, v000002c3a93eb340_0;  alias, 1 drivers
L_000002c3a93ee930 .array/port v000002c3a93e5520, L_000002c3a93ee1b0;
L_000002c3a93ee1b0 .concat [ 5 2 0 0], v000002c3a93e4ee0_0, L_000002c3a93ef138;
L_000002c3a93ee430 .array/port v000002c3a93e5520, L_000002c3a93edb70;
L_000002c3a93edb70 .concat [ 5 2 0 0], v000002c3a93e4a80_0, L_000002c3a93ef180;
S_000002c3a93cdaa0 .scope module, "e" "ALU" 4 82, 11 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 32 "SRC";
    .port_info 3 /INPUT 32 "TARG";
    .port_info 4 /INPUT 32 "immediateVal";
    .port_info 5 /INPUT 6 "funct";
    .port_info 6 /INPUT 5 "shamt";
    .port_info 7 /INPUT 32 "pc";
    .port_info 8 /INPUT 32 "inpc";
    .port_info 9 /OUTPUT 32 "Outp";
v000002c3a93e5840_0 .var "Outp", 31 0;
v000002c3a93e43a0_0 .net "SRC", 31 0, v000002c3a937b3f0_0;  alias, 1 drivers
v000002c3a93e58e0_0 .net "TARG", 31 0, v000002c3a937b530_0;  alias, 1 drivers
v000002c3a93e5a20_0 .net "clk", 0 0, v000002c3a93ee4d0_0;  alias, 1 drivers
v000002c3a93e4da0_0 .net "funct", 5 0, v000002c3a93cc2b0_0;  alias, 1 drivers
v000002c3a93e44e0_0 .net "immediateVal", 31 0, v000002c3a93ccc10_0;  alias, 1 drivers
v000002c3a93e5f20_0 .net "inpc", 31 0, v000002c3a93cc670_0;  alias, 1 drivers
v000002c3a93e5b60_0 .net "opcode", 5 0, v000002c3a93cd890_0;  alias, 1 drivers
v000002c3a93e5c00_0 .net "pc", 31 0, v000002c3a93cd7f0_0;  alias, 1 drivers
v000002c3a93e4e40_0 .net "shamt", 4 0, v000002c3a93cd4d0_0;  alias, 1 drivers
E_000002c3a936db60/0 .event anyedge, v000002c3a93cd890_0, v000002c3a93cc2b0_0, v000002c3a937b3f0_0, v000002c3a937b530_0;
E_000002c3a936db60/1 .event anyedge, v000002c3a93cd4d0_0, v000002c3a93cc670_0, v000002c3a93ccc10_0, v000002c3a93cd7f0_0;
E_000002c3a936db60 .event/or E_000002c3a936db60/0, E_000002c3a936db60/1;
S_000002c3a93e8f50 .scope module, "f" "MEM_stage" 4 104, 12 1 0, S_000002c3a93233a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "Rt";
    .port_info 3 /INPUT 32 "Rt_value";
    .port_info 4 /INPUT 32 "effictiveaddr";
    .port_info 5 /OUTPUT 32 "op_mem";
    .port_info 6 /OUTPUT 1 "write_reg";
    .port_info 7 /OUTPUT 5 "Rt_address";
v000002c3a93ecce0_0 .net "Rt", 4 0, v000002c3a93cc030_0;  alias, 1 drivers
v000002c3a93eb3e0_0 .var "Rt_address", 4 0;
v000002c3a93eb2a0_0 .net "Rt_value", 31 0, v000002c3a93cd6b0_0;  alias, 1 drivers
v000002c3a93ecec0_0 .var "addrRead", 31 0;
v000002c3a93ebac0_0 .var "addrWrite", 31 0;
v000002c3a93ecd80_0 .net "clk", 0 0, v000002c3a93ee4d0_0;  alias, 1 drivers
v000002c3a93ebf20_0 .net "effictiveaddr", 31 0, v000002c3a93cd750_0;  alias, 1 drivers
v000002c3a93eb340_0 .var "op_mem", 31 0;
v000002c3a93ecc40_0 .net "opcode", 5 0, v000002c3a93cc3f0_0;  alias, 1 drivers
v000002c3a93ebde0_0 .net "outp_of_mem", 31 0, v000002c3a93e5fc0_0;  1 drivers
v000002c3a93ece20_0 .var "read", 0 0;
v000002c3a93ec1a0_0 .var "write", 0 0;
v000002c3a93ec880_0 .var "write_reg", 0 0;
v000002c3a93ecba0_0 .var "write_stuff", 31 0;
E_000002c3a936d920/0 .event anyedge, v000002c3a93cc3f0_0, v000002c3a93cd750_0, v000002c3a93e5fc0_0, v000002c3a93cc030_0;
E_000002c3a936d920/1 .event anyedge, v000002c3a93cd6b0_0;
E_000002c3a936d920 .event/or E_000002c3a936d920/0, E_000002c3a936d920/1;
S_000002c3a93e9d60 .scope module, "RAMmem" "MemoryD" 12 15, 13 1 0, S_000002c3a93e8f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addrss1";
    .port_info 1 /INPUT 32 "addrssw";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "write_material";
    .port_info 6 /OUTPUT 32 "Outp1";
v000002c3a93e4f80 .array "Memory_File", 0 31, 31 0;
v000002c3a93e5fc0_0 .var "Outp1", 31 0;
v000002c3a93e5020_0 .net "addrss1", 31 0, v000002c3a93ecec0_0;  1 drivers
v000002c3a93eb660_0 .net "addrssw", 31 0, v000002c3a93ebac0_0;  1 drivers
v000002c3a93eb160_0 .net "clk", 0 0, v000002c3a93ee4d0_0;  alias, 1 drivers
v000002c3a93eb520_0 .net "read", 0 0, v000002c3a93ece20_0;  1 drivers
v000002c3a93eb8e0_0 .net "write", 0 0, v000002c3a93ec1a0_0;  1 drivers
v000002c3a93eb200_0 .net "write_material", 31 0, v000002c3a93ecba0_0;  1 drivers
    .scope S_000002c3a9384cb0;
T_0 ;
    %wait E_000002c3a936e5e0;
    %load/vec4 v000002c3a937b0d0_0;
    %assign/vec4 v000002c3a937b170_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002c3a9388500;
T_1 ;
    %wait E_000002c3a936d9e0;
    %load/vec4 v000002c3a937b8f0_0;
    %assign/vec4 v000002c3a937ab30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c3a9349b50;
T_2 ;
    %wait E_000002c3a936e1a0;
    %load/vec4 v000002c3a937abd0_0;
    %assign/vec4 v000002c3a937ac70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000002c3a93ce0e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c3a93cc530_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000002c3a93ce0e0;
T_4 ;
    %wait E_000002c3a936dae0;
    %load/vec4 v000002c3a93cc0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002c3a93cc530_0;
    %store/vec4 v000002c3a93cc530_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002c3a93cd610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002c3a93cc8f0_0;
    %store/vec4 v000002c3a93cc530_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002c3a93cc530_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c3a93cc530_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c3a93ce720;
T_5 ;
    %vpi_call 6 10 "$readmemh", "IF/content_IF.mem", v000002c3a93cd2f0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002c3a93ce720;
T_6 ;
    %wait E_000002c3a936d8a0;
    %ix/getv 4, v000002c3a93ccb70_0;
    %load/vec4a v000002c3a93cd2f0, 4;
    %store/vec4 v000002c3a93ccad0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002c3a9323530;
T_7 ;
    %wait E_000002c3a936df20;
    %load/vec4 v000002c3a937aef0_0;
    %assign/vec4 v000002c3a937ad10_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000002c3a932d220;
T_8 ;
    %wait E_000002c3a936df20;
    %load/vec4 v000002c3a937ae50_0;
    %assign/vec4 v000002c3a937adb0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000002c3a93ce8b0;
T_9 ;
    %wait E_000002c3a936e760;
    %load/vec4 v000002c3a93e4580_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000002c3a93e4940_0, 0, 6;
    %load/vec4 v000002c3a93e4940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002c3a93cd250_0, 0, 2;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c3a93cd250_0, 0, 2;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c3a93cd250_0, 0, 2;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c3a93cd250_0, 0, 2;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002c3a93ce8b0;
T_10 ;
    %wait E_000002c3a936e2e0;
    %load/vec4 v000002c3a93cd250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v000002c3a93e4580_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000002c3a93e53e0_0, 0;
    %load/vec4 v000002c3a93e4580_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002c3a93e5160_0, 0;
    %load/vec4 v000002c3a93e4580_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002c3a93e4c60_0, 0;
    %load/vec4 v000002c3a93e4580_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v000002c3a93e5200_0, 0;
    %load/vec4 v000002c3a93e4580_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000002c3a93cbd10_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v000002c3a93e4580_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v000002c3a93e41c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002c3a93e4580_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000002c3a93e53e0_0, 0;
    %load/vec4 v000002c3a93e4580_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002c3a93e5160_0, 0;
    %load/vec4 v000002c3a93e4580_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000002c3a93cd070_0, 0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002c3a93cdf50;
T_11 ;
    %wait E_000002c3a936e360;
    %load/vec4 v000002c3a93e4d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v000002c3a93e4260_0;
    %assign/vec4 v000002c3a93e4ee0_0, 0;
    %load/vec4 v000002c3a93e5340_0;
    %assign/vec4 v000002c3a93e4a80_0, 0;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v000002c3a93e4260_0;
    %assign/vec4 v000002c3a93e4ee0_0, 0;
    %load/vec4 v000002c3a93e5480_0;
    %assign/vec4 v000002c3a93e4a80_0, 0;
    %load/vec4 v000002c3a93e52a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002c3a93e52a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002c3a93e49e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002c3a93e5de0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002c3a93e5d40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002c3a93e48a0_0, 0;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002c3a93ce270;
T_12 ;
    %vpi_call 10 16 "$readmemh", "ID/content_rf.mem", v000002c3a93e5520 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000002c3a93ce270;
T_13 ;
    %wait E_000002c3a936dae0;
    %load/vec4 v000002c3a93e4620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002c3a93e5ca0_0;
    %load/vec4 v000002c3a93e55c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002c3a93e5520, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002c3a932d3b0;
T_14 ;
    %wait E_000002c3a936dda0;
    %load/vec4 v000002c3a937b2b0_0;
    %assign/vec4 v000002c3a937b3f0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000002c3a932b770;
T_15 ;
    %wait E_000002c3a936dda0;
    %load/vec4 v000002c3a937b490_0;
    %assign/vec4 v000002c3a937b530_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000002c3a932b900;
T_16 ;
    %wait E_000002c3a936dda0;
    %load/vec4 v000002c3a937b710_0;
    %assign/vec4 v000002c3a93ccc10_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000002c3a932e7a0;
T_17 ;
    %wait E_000002c3a936dda0;
    %load/vec4 v000002c3a93cbbd0_0;
    %assign/vec4 v000002c3a93cd890_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002c3a932e930;
T_18 ;
    %wait E_000002c3a936dda0;
    %load/vec4 v000002c3a93cc350_0;
    %assign/vec4 v000002c3a93cd7f0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_000002c3a9342a10;
T_19 ;
    %wait E_000002c3a936dda0;
    %load/vec4 v000002c3a93cbe50_0;
    %assign/vec4 v000002c3a93cc670_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_000002c3a9342ba0;
T_20 ;
    %wait E_000002c3a936dda0;
    %load/vec4 v000002c3a93cc850_0;
    %assign/vec4 v000002c3a93cc2b0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000002c3a9342f10;
T_21 ;
    %wait E_000002c3a936dda0;
    %load/vec4 v000002c3a93cd930_0;
    %assign/vec4 v000002c3a93cd4d0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000002c3a93430a0;
T_22 ;
    %wait E_000002c3a936dda0;
    %load/vec4 v000002c3a93cd390_0;
    %assign/vec4 v000002c3a93cbef0_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_000002c3a93cdaa0;
T_23 ;
    %wait E_000002c3a936db60;
    %load/vec4 v000002c3a93e5b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %jmp T_23.8;
T_23.0 ;
    %load/vec4 v000002c3a93e4da0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %jmp T_23.17;
T_23.9 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e58e0_0;
    %add;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.17;
T_23.10 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e58e0_0;
    %sub;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.17;
T_23.11 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e58e0_0;
    %and;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.17;
T_23.12 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e58e0_0;
    %or;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.17;
T_23.13 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e58e0_0;
    %xor;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.17;
T_23.14 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e58e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.17;
T_23.15 ;
    %load/vec4 v000002c3a93e58e0_0;
    %ix/getv 4, v000002c3a93e4e40_0;
    %shiftl 4;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v000002c3a93e58e0_0;
    %ix/getv 4, v000002c3a93e4e40_0;
    %shiftr 4;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.17;
T_23.17 ;
    %pop/vec4 1;
    %jmp T_23.8;
T_23.1 ;
    %load/vec4 v000002c3a93e5f20_0;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.8;
T_23.2 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e44e0_0;
    %add;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.8;
T_23.3 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e44e0_0;
    %and;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.8;
T_23.4 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e44e0_0;
    %add;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.8;
T_23.5 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e44e0_0;
    %add;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.8;
T_23.6 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e58e0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_23.18, 8;
    %load/vec4 v000002c3a93e5c00_0;
    %load/vec4 v000002c3a93e44e0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_23.19, 8;
T_23.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.19, 8;
 ; End of false expr.
    %blend;
T_23.19;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v000002c3a93e43a0_0;
    %load/vec4 v000002c3a93e58e0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_23.20, 8;
    %load/vec4 v000002c3a93e5c00_0;
    %load/vec4 v000002c3a93e44e0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_23.21, 8;
T_23.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.21, 8;
 ; End of false expr.
    %blend;
T_23.21;
    %assign/vec4 v000002c3a93e5840_0, 0;
    %jmp T_23.8;
T_23.8 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000002c3a9340500;
T_24 ;
    %wait E_000002c3a936df20;
    %load/vec4 v000002c3a93cc170_0;
    %assign/vec4 v000002c3a93cc3f0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000002c3a93ce400;
T_25 ;
    %wait E_000002c3a936df20;
    %load/vec4 v000002c3a93cc990_0;
    %assign/vec4 v000002c3a93cc030_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_000002c3a93cdc30;
T_26 ;
    %wait E_000002c3a936df20;
    %load/vec4 v000002c3a93cd430_0;
    %assign/vec4 v000002c3a93cd6b0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000002c3a93cddc0;
T_27 ;
    %wait E_000002c3a936df20;
    %load/vec4 v000002c3a93cd570_0;
    %assign/vec4 v000002c3a93cd750_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_000002c3a93e9d60;
T_28 ;
    %vpi_call 13 13 "$readmemh", "MEM/content_mem.mem", v000002c3a93e4f80 {0 0 0};
    %end;
    .thread T_28;
    .scope S_000002c3a93e9d60;
T_29 ;
    %wait E_000002c3a936dae0;
    %load/vec4 v000002c3a93eb8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000002c3a93eb200_0;
    %ix/getv 4, v000002c3a93eb660_0;
    %store/vec4a v000002c3a93e4f80, 4, 0;
T_29.0 ;
    %load/vec4 v000002c3a93eb520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %ix/getv 4, v000002c3a93e5020_0;
    %load/vec4a v000002c3a93e4f80, 4;
    %store/vec4 v000002c3a93e5fc0_0, 0, 32;
T_29.2 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000002c3a93e8f50;
T_30 ;
    %wait E_000002c3a936d920;
    %load/vec4 v000002c3a93ecc40_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c3a93ec1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c3a93ec880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c3a93ece20_0, 0;
    %jmp T_30.3;
T_30.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c3a93ec880_0, 0;
    %load/vec4 v000002c3a93ebf20_0;
    %assign/vec4 v000002c3a93ecec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c3a93ece20_0, 0;
    %load/vec4 v000002c3a93ebde0_0;
    %assign/vec4 v000002c3a93eb340_0, 0;
    %load/vec4 v000002c3a93ecce0_0;
    %assign/vec4 v000002c3a93eb3e0_0, 0;
    %jmp T_30.3;
T_30.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c3a93ec1a0_0, 0;
    %load/vec4 v000002c3a93ebf20_0;
    %assign/vec4 v000002c3a93ebac0_0, 0;
    %load/vec4 v000002c3a93eb2a0_0;
    %assign/vec4 v000002c3a93ecba0_0, 0;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000002c3a93233a0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c3a93ef010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c3a93ec380_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_000002c3a9349ce0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c3a93eda30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c3a93edcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c3a93ee4d0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 3 11 "$finish" {0 0 0};
    %end;
    .thread T_32;
    .scope S_000002c3a9349ce0;
T_33 ;
    %delay 3, 0;
    %load/vec4 v000002c3a93eda30_0;
    %inv;
    %store/vec4 v000002c3a93eda30_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_000002c3a9349ce0;
T_34 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c3a93edcb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c3a93edcb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c3a93ee4d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c3a93ee4d0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_000002c3a9349ce0;
T_35 ;
    %wait E_000002c3a936df20;
    %vpi_call 3 25 "$display", "%d :  %h : %d : %h", $time, v000002c3a93eb840_0, v000002c3a93eba20_0, v000002c3a93ed670_0, v000002c3a93eebb0_0 {0 0 0};
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\registers.v";
    ".\tb.v";
    ".\Datapath.v";
    ".\IF\if_stage.v";
    ".\IF\InstructionRegister.v";
    ".\IF\pc.v";
    ".\ID\ID_stage.v";
    ".\ID\controlUnit.v";
    ".\ID\registerFile.v";
    ".\ALU\alu.v";
    ".\MEM\MEM_stage.v";
    ".\MEM\datamemory.v";
