#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9edc403010 .scope module, "tb" "tb" 2 8;
 .timescale -9 -9;
v0x7f9edda0e5b0_0 .var "OE", 0 0;
v0x7f9edda0e670_0 .var "from_shifter", 7 0;
v0x7f9edda0e720_0 .var/i "ii", 31 0;
v0x7f9edda0e7d0_0 .var/i "jj", 31 0;
v0x7f9edda0e880_0 .net "result", 7 0, v0x7f9edda0e4a0_0;  1 drivers
v0x7f9edda0e960_0 .var/i "seed", 31 0;
S_0x7f9edc403180 .scope module, "DUT" "c5_triBuff" 2 17, 3 11 0, S_0x7f9edc403010;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "from_shifter";
    .port_info 2 /INPUT 1 "OE";
v0x7f9edc403310_0 .net "OE", 0 0, v0x7f9edda0e5b0_0;  1 drivers
v0x7f9edda0e3e0_0 .net "from_shifter", 7 0, v0x7f9edda0e670_0;  1 drivers
v0x7f9edda0e4a0_0 .var "result", 7 0;
E_0x7f9edc402cd0 .event edge, v0x7f9edc403310_0, v0x7f9edda0e3e0_0, v0x7f9edda0e4a0_0;
    .scope S_0x7f9edc403180;
T_0 ;
    %wait E_0x7f9edc402cd0;
    %load/vec4 v0x7f9edc403310_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x7f9edda0e3e0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x7f9edda0e4a0_0, 0, 8;
    %vpi_call 3 20 "$write", "\012 *****************************\012" {0 0 0};
    %vpi_call 3 21 "$write", " {c5_triBuff}\012" {0 0 0};
    %vpi_call 3 22 "$write", "          OE:  %1b\012", v0x7f9edc403310_0 {0 0 0};
    %vpi_call 3 23 "$write", "    from_shifter:  %4b_%4b\012", &PV<v0x7f9edda0e3e0_0, 4, 4>, &PV<v0x7f9edda0e3e0_0, 0, 4> {0 0 0};
    %vpi_call 3 25 "$write", "          result:  %4b_%4b\012", &PV<v0x7f9edda0e4a0_0, 4, 4>, &PV<v0x7f9edda0e4a0_0, 0, 4> {0 0 0};
    %vpi_call 3 27 "$write", " *****************************\012" {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9edc403010;
T_1 ;
    %vpi_call 2 25 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9edc403010 {0 0 0};
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x7f9edda0e960_0, 0, 32;
    %vpi_call 2 29 "$write", "\012test component 5 of 5, the tri-state buffer  ,  iterations:  %2d\012\012", 32'sb00000000000000000000000000000111 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9edda0e720_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7f9edda0e720_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 2 32 "$random" 32, v0x7f9edda0e960_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x7f9edda0e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9edda0e7d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7f9edda0e7d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_func 2 34 "$random" 32, v0x7f9edda0e960_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7f9edda0e7d0_0;
    %store/vec4 v0x7f9edda0e670_0, 4, 1;
    %load/vec4 v0x7f9edda0e7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9edda0e7d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %delay 5, 0;
    %vpi_call 2 39 "$write", " enable =  %1b\012", v0x7f9edda0e5b0_0 {0 0 0};
    %vpi_call 2 40 "$write", " input  =  %4b_%4b\012", &PV<v0x7f9edda0e670_0, 4, 4>, &PV<v0x7f9edda0e670_0, 4, 4> {0 0 0};
    %vpi_call 2 41 "$write", " output =  %4b_%4b", &PV<v0x7f9edda0e880_0, 4, 4>, &PV<v0x7f9edda0e880_0, 0, 4> {0 0 0};
    %load/vec4 v0x7f9edda0e5b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 2 43 "$write", "    ---> Valid\012\012" {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f9edda0e5b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9edda0e880_0;
    %load/vec4 v0x7f9edda0e670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call 2 46 "$write", "    ---> Valid\012\012" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 49 "$write", "    ---> !!!~~~*** FAIL ***~~~!!!\012\012" {0 0 0};
T_1.7 ;
T_1.5 ;
    %load/vec4 v0x7f9edda0e720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9edda0e720_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %delay 5, 0;
    %vpi_call 2 55 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %6t ns\012\012", $time {0 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./c5_triBuff.v";
