Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 01:46:56 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_90_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 Delay1No31_instance/Y_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.808ns (25.441%)  route 2.368ns (74.559%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 6.857 - 4.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.601ns (routing 1.409ns, distribution 1.192ns)
  Clock Net Delay (Destination): 2.210ns (routing 1.281ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=22741, routed)       2.601     3.538    Delay1No31_instance/clk
    SLICE_X103Y384       FDCE                                         r  Delay1No31_instance/Y_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y384       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.617 r  Delay1No31_instance/Y_reg[33]/Q
                         net (fo=7, routed)           1.094     4.711    Delay1No31_instance/Q[33]
    SLICE_X98Y317        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.801 r  Delay1No31_instance/geqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.009     4.810    Sum13_1_impl_instance/FPAddSubOp_instance/Y_reg[33]_1[0]
    SLICE_X98Y317        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     4.879 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.212     5.091    Delay1No31_instance/CO[0]
    SLICE_X98Y320        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     5.227 f  Delay1No31_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.179     5.406    Delay1No30_instance/Y_reg[23]_0[0]
    SLICE_X98Y319        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.529 f  Delay1No30_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.097     5.626    Delay1No30_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X98Y319        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.677 r  Delay1No30_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.389     6.066    Delay1No31_instance/Y_reg[23]_0
    SLICE_X95Y312        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.103 r  Delay1No31_instance/shiftedFracY_d1[7]_i_2/O
                         net (fo=4, routed)           0.169     6.272    Delay1No31_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X93Y312        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     6.395 r  Delay1No31_instance/shiftedFracY_d1[7]_i_1/O
                         net (fo=2, routed)           0.160     6.555    Delay1No31_instance/level4[3]
    SLICE_X94Y312        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.655 r  Delay1No31_instance/shiftedFracY_d1[23]_i_1/O
                         net (fo=1, routed)           0.059     6.714    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY[12]
    SLICE_X94Y312        FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=22741, routed)       2.210     6.857    Sum13_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X94Y312        FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.419     7.275    
                         clock uncertainty           -0.035     7.240    
    SLICE_X94Y312        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.265    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.265    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  0.551    




