# Fri Jan 25 10:36:15 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/build/test_Implmnt/test_scck.rpt 
Printing clock  summary report in "/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/build/test_Implmnt/test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@N: BN362 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":88:4:88:9|Removing sequential instance out_1[127:0] (in view: work.expand_key_128_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 188MB)



Clock Summary
*****************

Start                                        Requested     Requested     Clock                        Clock                     Clock
Clock                                        Frequency     Period        Type                         Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------
decoder_0|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_0|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_1|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_1|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_2|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_2|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_3|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_3|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_4|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_4|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_5|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_5|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_6|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_6|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_7|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_7|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_8|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_8|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_9|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_9|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_10|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_10|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_11|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_11|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_12|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_12|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_13|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_13|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_14|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_14|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_15|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_15|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
top|clk_o                                    4.2 MHz       240.072       inferred                     Autoconstr_clkgroup_0     12160
=====================================================================================================================================

@W: MT529 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/table.v":64:4:64:9|Found inferred clock top|clk_o which controls 12160 sequential elements including aes128_0.a1.S4_0.S_0.out[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/build/test_Implmnt/test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 188MB)

Encoding state machine cstate[7:0] (in view: work.encoder_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_5(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_5(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_5(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_6(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_6(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_6(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_7(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_7(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_7(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_9(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_9(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_9(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_10(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_10(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_10(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_11(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_11(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_11(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_12(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_12(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_12(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_13(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_13(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_13(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_14(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_14(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_14(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_15(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_15(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_15(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 202MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 111MB peak: 202MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Jan 25 10:36:17 2019

###########################################################]
