library verilog;
use verilog.vl_types.all;
entity regist_rbuffer_select is
    port(
        iORDER_LOCK     : in     vl_logic;
        iORDER_0_VALID  : in     vl_logic;
        iORDER_0_EX_SYS_REG: in     vl_logic;
        iORDER_0_EX_SYS_LDST: in     vl_logic;
        iORDER_0_EX_LOGIC: in     vl_logic;
        iORDER_0_EX_SHIFT: in     vl_logic;
        iORDER_0_EX_ADDER: in     vl_logic;
        iORDER_0_EX_MUL : in     vl_logic;
        iORDER_0_EX_SDIV: in     vl_logic;
        iORDER_0_EX_UDIV: in     vl_logic;
        iORDER_0_EX_LDST: in     vl_logic;
        iORDER_0_EX_BRANCH: in     vl_logic;
        iORDER_1_VALID  : in     vl_logic;
        iORDER_1_EX_SYS_REG: in     vl_logic;
        iORDER_1_EX_SYS_LDST: in     vl_logic;
        iORDER_1_EX_LOGIC: in     vl_logic;
        iORDER_1_EX_SHIFT: in     vl_logic;
        iORDER_1_EX_ADDER: in     vl_logic;
        iORDER_1_EX_MUL : in     vl_logic;
        iORDER_1_EX_SDIV: in     vl_logic;
        iORDER_1_EX_UDIV: in     vl_logic;
        iORDER_1_EX_LDST: in     vl_logic;
        iORDER_1_EX_BRANCH: in     vl_logic;
        iRS1_COUNT      : in     vl_logic_vector(3 downto 0);
        iRS2_COUNT      : in     vl_logic_vector(3 downto 0);
        oRS0_0_VALID    : out    vl_logic;
        oRS1_0_VALID    : out    vl_logic;
        oRS2_0_VALID    : out    vl_logic;
        oRS3_0_VALID    : out    vl_logic;
        oRS0_1_VALID    : out    vl_logic;
        oRS1_1_VALID    : out    vl_logic;
        oRS2_1_VALID    : out    vl_logic;
        oRS3_1_VALID    : out    vl_logic
    );
end regist_rbuffer_select;
