$date
	Tue Mar 18 21:37:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pic16f84_clock_tb $end
$var wire 1 ! q4 $end
$var wire 1 " q3 $end
$var wire 1 # q2 $end
$var wire 1 $ q1 $end
$var wire 1 % clk_out $end
$var reg 1 & clk $end
$var reg 1 ' mclr $end
$var reg 4 ( vdd [3:0] $end
$var reg 4 ) vss [3:0] $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' mclr $end
$var wire 4 * vdd [3:0] $end
$var wire 4 + vss [3:0] $end
$var reg 1 % clk_out $end
$var reg 2 , phase_counter [1:0] $end
$var reg 1 $ q1 $end
$var reg 1 # q2 $end
$var reg 1 " q3 $end
$var reg 1 ! q4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b101 *
b0 )
b101 (
1'
0&
x%
x$
x#
x"
x!
$end
#10
b1 ,
0%
0!
0"
0#
1$
1&
#20
0&
#30
b10 ,
1#
0$
1&
#40
0&
#50
b11 ,
1%
1"
0#
1&
#60
0&
#70
b0 ,
1!
0"
1&
#80
0&
#90
b1 ,
0%
0!
1$
1&
#100
0&
#110
b10 ,
1#
0$
1&
#120
0&
#130
b11 ,
1%
1"
0#
1&
#140
0&
#150
b0 ,
1!
0"
1&
#160
0&
#170
b1 ,
0%
0!
1$
1&
#180
0&
#190
b10 ,
1#
0$
1&
#200
0&
#210
b11 ,
1%
1"
0#
1&
#220
0&
#230
b0 ,
1!
0"
1&
#240
0&
#250
b1 ,
0%
0!
1$
1&
#260
0&
#270
b10 ,
1#
0$
1&
#280
0&
#290
b11 ,
1%
1"
0#
1&
#300
0&
#310
b0 ,
1!
0"
1&
#320
0&
#330
b1 ,
0%
0!
1$
1&
#335
