|EV22G5
clk <= PLL:pll.c0
clk_input => PLL:pll.inclk0
Blatch[0] <= elatch16:LATCHB.Q[0]
Blatch[1] <= elatch16:LATCHB.Q[1]
Blatch[2] <= elatch16:LATCHB.Q[2]
Blatch[3] <= elatch16:LATCHB.Q[3]
Blatch[4] <= elatch16:LATCHB.Q[4]
Blatch[5] <= elatch16:LATCHB.Q[5]
Blatch[6] <= elatch16:LATCHB.Q[6]
Blatch[7] <= elatch16:LATCHB.Q[7]
Blatch[8] <= elatch16:LATCHB.Q[8]
Blatch[9] <= elatch16:LATCHB.Q[9]
Blatch[10] <= elatch16:LATCHB.Q[10]
Blatch[11] <= elatch16:LATCHB.Q[11]
Blatch[12] <= elatch16:LATCHB.Q[12]
Blatch[13] <= elatch16:LATCHB.Q[13]
Blatch[14] <= elatch16:LATCHB.Q[14]
Blatch[15] <= elatch16:LATCHB.Q[15]
clk0 => UCtest:uctest.clk
clk0 => EFF32:exeStage.clk
clk0 => EFF32:OperandStage.clk
clk0 => MIR:inst5.clk
clk0 => EFF24:InstReg.clk
clk0 => PROGRAM:program.clock
clk0 => pc:pc.clk
clk0 => EFF16:ff1.clk
clk0 => EFF16:ff2.clk
clk0 => EFF16:inst.clk
clk0 => DATA:inst3.clock
clk1 => RB:inst8.clk
clk1 => EFF32:RetireStage.clk
instruction[0] <= PROGRAM:program.q[0]
instruction[1] <= PROGRAM:program.q[1]
instruction[2] <= PROGRAM:program.q[2]
instruction[3] <= PROGRAM:program.q[3]
instruction[4] <= PROGRAM:program.q[4]
instruction[5] <= PROGRAM:program.q[5]
instruction[6] <= PROGRAM:program.q[6]
instruction[7] <= PROGRAM:program.q[7]
instruction[8] <= PROGRAM:program.q[8]
instruction[9] <= PROGRAM:program.q[9]
instruction[10] <= PROGRAM:program.q[10]
instruction[11] <= PROGRAM:program.q[11]
instruction[12] <= PROGRAM:program.q[12]
instruction[13] <= PROGRAM:program.q[13]
instruction[14] <= PROGRAM:program.q[14]
instruction[15] <= PROGRAM:program.q[15]
instruction[16] <= PROGRAM:program.q[16]
instruction[17] <= PROGRAM:program.q[17]
instruction[18] <= PROGRAM:program.q[18]
instruction[19] <= PROGRAM:program.q[19]
instruction[20] <= PROGRAM:program.q[20]
instruction[21] <= PROGRAM:program.q[21]
instruction[22] <= PROGRAM:program.q[22]
instruction[23] <= PROGRAM:program.q[23]
busC[0] <= RETIRE[12].DB_MAX_OUTPUT_PORT_TYPE
busC[1] <= RETIRE[13].DB_MAX_OUTPUT_PORT_TYPE
busC[2] <= RETIRE[14].DB_MAX_OUTPUT_PORT_TYPE
busC[3] <= RETIRE[15].DB_MAX_OUTPUT_PORT_TYPE
busC[4] <= RETIRE[16].DB_MAX_OUTPUT_PORT_TYPE
busC[5] <= RETIRE[17].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[0] <= MIR[0].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[1] <= MIR[1].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[2] <= MIR[2].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[3] <= MIR[3].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[4] <= MIR[4].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[5] <= MIR[5].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[6] <= MIR[6].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[7] <= MIR[7].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[8] <= MIR[8].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[9] <= MIR[9].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[10] <= MIR[10].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[11] <= MIR[11].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[12] <= MIR[12].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[13] <= MIR[13].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[14] <= MIR[14].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[15] <= MIR[15].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[16] <= MIR[16].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[17] <= MIR[17].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[18] <= MIR[18].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[19] <= MIR[19].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[20] <= MIR[20].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[21] <= MIR[21].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[22] <= MIR[22].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[23] <= MIR[23].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[24] <= MIR[24].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[25] <= MIR[25].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[26] <= MIR[26].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[27] <= MIR[27].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[28] <= MIR[28].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[29] <= MIR[29].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[30] <= MIR[30].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[31] <= MIR[31].DB_MAX_OUTPUT_PORT_TYPE
MIR_output[32] <= MIR[32].DB_MAX_OUTPUT_PORT_TYPE
PO0[0] <= RB:inst8.PO0[0]
PO0[1] <= RB:inst8.PO0[1]
PO0[2] <= RB:inst8.PO0[2]
PO0[3] <= RB:inst8.PO0[3]
PO0[4] <= RB:inst8.PO0[4]
PO0[5] <= RB:inst8.PO0[5]
PO0[6] <= RB:inst8.PO0[6]
PO0[7] <= RB:inst8.PO0[7]
PO0[8] <= RB:inst8.PO0[8]
PO0[9] <= RB:inst8.PO0[9]
PO0[10] <= RB:inst8.PO0[10]
PO0[11] <= RB:inst8.PO0[11]
PO0[12] <= RB:inst8.PO0[12]
PO0[13] <= RB:inst8.PO0[13]
PO0[14] <= RB:inst8.PO0[14]
PO0[15] <= RB:inst8.PO0[15]
SalidaALU[0] <= shifter:shifter.c_out[0]
SalidaALU[1] <= shifter:shifter.c_out[1]
SalidaALU[2] <= shifter:shifter.c_out[2]
SalidaALU[3] <= shifter:shifter.c_out[3]
SalidaALU[4] <= shifter:shifter.c_out[4]
SalidaALU[5] <= shifter:shifter.c_out[5]
SalidaALU[6] <= shifter:shifter.c_out[6]
SalidaALU[7] <= shifter:shifter.c_out[7]
SalidaALU[8] <= shifter:shifter.c_out[8]
SalidaALU[9] <= shifter:shifter.c_out[9]
SalidaALU[10] <= shifter:shifter.c_out[10]
SalidaALU[11] <= shifter:shifter.c_out[11]
SalidaALU[12] <= shifter:shifter.c_out[12]
SalidaALU[13] <= shifter:shifter.c_out[13]
SalidaALU[14] <= shifter:shifter.c_out[14]
SalidaALU[15] <= shifter:shifter.c_out[15]
WRCurrent[0] <= RB:inst8.WRcurrent[0]
WRCurrent[1] <= RB:inst8.WRcurrent[1]
WRCurrent[2] <= RB:inst8.WRcurrent[2]
WRCurrent[3] <= RB:inst8.WRcurrent[3]
WRCurrent[4] <= RB:inst8.WRcurrent[4]
WRCurrent[5] <= RB:inst8.WRcurrent[5]
WRCurrent[6] <= RB:inst8.WRcurrent[6]
WRCurrent[7] <= RB:inst8.WRcurrent[7]
WRCurrent[8] <= RB:inst8.WRcurrent[8]
WRCurrent[9] <= RB:inst8.WRcurrent[9]
WRCurrent[10] <= RB:inst8.WRcurrent[10]
WRCurrent[11] <= RB:inst8.WRcurrent[11]
WRCurrent[12] <= RB:inst8.WRcurrent[12]
WRCurrent[13] <= RB:inst8.WRcurrent[13]
WRCurrent[14] <= RB:inst8.WRcurrent[14]
WRCurrent[15] <= RB:inst8.WRcurrent[15]


|EV22G5|PLL:pll
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|EV22G5|PLL:pll|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|EV22G5|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|elatch16:LATCHB
en => Q[0]$latch.LATCH_ENABLE
en => Q[1]$latch.LATCH_ENABLE
en => Q[2]$latch.LATCH_ENABLE
en => Q[3]$latch.LATCH_ENABLE
en => Q[4]$latch.LATCH_ENABLE
en => Q[5]$latch.LATCH_ENABLE
en => Q[6]$latch.LATCH_ENABLE
en => Q[7]$latch.LATCH_ENABLE
en => Q[8]$latch.LATCH_ENABLE
en => Q[9]$latch.LATCH_ENABLE
en => Q[10]$latch.LATCH_ENABLE
en => Q[11]$latch.LATCH_ENABLE
en => Q[12]$latch.LATCH_ENABLE
en => Q[13]$latch.LATCH_ENABLE
en => Q[14]$latch.LATCH_ENABLE
en => Q[15]$latch.LATCH_ENABLE
D[0] => Q[0]$latch.DATAIN
D[1] => Q[1]$latch.DATAIN
D[2] => Q[2]$latch.DATAIN
D[3] => Q[3]$latch.DATAIN
D[4] => Q[4]$latch.DATAIN
D[5] => Q[5]$latch.DATAIN
D[6] => Q[6]$latch.DATAIN
D[7] => Q[7]$latch.DATAIN
D[8] => Q[8]$latch.DATAIN
D[9] => Q[9]$latch.DATAIN
D[10] => Q[10]$latch.DATAIN
D[11] => Q[11]$latch.DATAIN
D[12] => Q[12]$latch.DATAIN
D[13] => Q[13]$latch.DATAIN
D[14] => Q[14]$latch.DATAIN
D[15] => Q[15]$latch.DATAIN
Q[0] <= Q[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|UCtest:uctest
clk => hold~reg0.CLK
hold <= hold~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|RB:inst8
clk => ~NO_FANOUT~
MC[0] => ~NO_FANOUT~
MC[1] => ~NO_FANOUT~
busC[0] => Decoder0.IN5
busC[0] => Equal0.IN2
busC[1] => Decoder0.IN4
busC[1] => Equal0.IN1
busC[2] => Decoder0.IN3
busC[2] => Equal0.IN5
busC[3] => Decoder0.IN2
busC[3] => Equal0.IN4
busC[4] => Decoder0.IN1
busC[4] => Equal0.IN3
busC[5] => Decoder0.IN0
busC[5] => Equal0.IN0
busA[0] => Mux16.IN4
busA[0] => Mux17.IN4
busA[0] => Mux18.IN4
busA[0] => Mux19.IN4
busA[0] => Mux20.IN4
busA[0] => Mux21.IN4
busA[0] => Mux22.IN4
busA[0] => Mux23.IN4
busA[0] => Mux24.IN4
busA[0] => Mux25.IN4
busA[0] => Mux26.IN4
busA[0] => Mux27.IN4
busA[0] => Mux28.IN4
busA[0] => Mux29.IN4
busA[0] => Mux30.IN4
busA[0] => Mux31.IN4
busA[1] => Mux16.IN3
busA[1] => Mux17.IN3
busA[1] => Mux18.IN3
busA[1] => Mux19.IN3
busA[1] => Mux20.IN3
busA[1] => Mux21.IN3
busA[1] => Mux22.IN3
busA[1] => Mux23.IN3
busA[1] => Mux24.IN3
busA[1] => Mux25.IN3
busA[1] => Mux26.IN3
busA[1] => Mux27.IN3
busA[1] => Mux28.IN3
busA[1] => Mux29.IN3
busA[1] => Mux30.IN3
busA[1] => Mux31.IN3
busA[2] => Mux16.IN2
busA[2] => Mux17.IN2
busA[2] => Mux18.IN2
busA[2] => Mux19.IN2
busA[2] => Mux20.IN2
busA[2] => Mux21.IN2
busA[2] => Mux22.IN2
busA[2] => Mux23.IN2
busA[2] => Mux24.IN2
busA[2] => Mux25.IN2
busA[2] => Mux26.IN2
busA[2] => Mux27.IN2
busA[2] => Mux28.IN2
busA[2] => Mux29.IN2
busA[2] => Mux30.IN2
busA[2] => Mux31.IN2
busA[3] => Mux16.IN1
busA[3] => Mux17.IN1
busA[3] => Mux18.IN1
busA[3] => Mux19.IN1
busA[3] => Mux20.IN1
busA[3] => Mux21.IN1
busA[3] => Mux22.IN1
busA[3] => Mux23.IN1
busA[3] => Mux24.IN1
busA[3] => Mux25.IN1
busA[3] => Mux26.IN1
busA[3] => Mux27.IN1
busA[3] => Mux28.IN1
busA[3] => Mux29.IN1
busA[3] => Mux30.IN1
busA[3] => Mux31.IN1
busA[4] => Mux16.IN0
busA[4] => Mux17.IN0
busA[4] => Mux18.IN0
busA[4] => Mux19.IN0
busA[4] => Mux20.IN0
busA[4] => Mux21.IN0
busA[4] => Mux22.IN0
busA[4] => Mux23.IN0
busA[4] => Mux24.IN0
busA[4] => Mux25.IN0
busA[4] => Mux26.IN0
busA[4] => Mux27.IN0
busA[4] => Mux28.IN0
busA[4] => Mux29.IN0
busA[4] => Mux30.IN0
busA[4] => Mux31.IN0
busB[0] => Mux0.IN33
busB[0] => Mux1.IN33
busB[0] => Mux2.IN33
busB[0] => Mux3.IN33
busB[0] => Mux4.IN33
busB[0] => Mux5.IN33
busB[0] => Mux6.IN33
busB[0] => Mux7.IN33
busB[0] => Mux8.IN33
busB[0] => Mux9.IN33
busB[0] => Mux10.IN33
busB[0] => Mux11.IN33
busB[0] => Mux12.IN33
busB[0] => Mux13.IN33
busB[0] => Mux14.IN33
busB[0] => Mux15.IN33
busB[1] => Mux0.IN32
busB[1] => Mux1.IN32
busB[1] => Mux2.IN32
busB[1] => Mux3.IN32
busB[1] => Mux4.IN32
busB[1] => Mux5.IN32
busB[1] => Mux6.IN32
busB[1] => Mux7.IN32
busB[1] => Mux8.IN32
busB[1] => Mux9.IN32
busB[1] => Mux10.IN32
busB[1] => Mux11.IN32
busB[1] => Mux12.IN32
busB[1] => Mux13.IN32
busB[1] => Mux14.IN32
busB[1] => Mux15.IN32
busB[2] => Mux0.IN31
busB[2] => Mux1.IN31
busB[2] => Mux2.IN31
busB[2] => Mux3.IN31
busB[2] => Mux4.IN31
busB[2] => Mux5.IN31
busB[2] => Mux6.IN31
busB[2] => Mux7.IN31
busB[2] => Mux8.IN31
busB[2] => Mux9.IN31
busB[2] => Mux10.IN31
busB[2] => Mux11.IN31
busB[2] => Mux12.IN31
busB[2] => Mux13.IN31
busB[2] => Mux14.IN31
busB[2] => Mux15.IN31
busB[3] => Mux0.IN30
busB[3] => Mux1.IN30
busB[3] => Mux2.IN30
busB[3] => Mux3.IN30
busB[3] => Mux4.IN30
busB[3] => Mux5.IN30
busB[3] => Mux6.IN30
busB[3] => Mux7.IN30
busB[3] => Mux8.IN30
busB[3] => Mux9.IN30
busB[3] => Mux10.IN30
busB[3] => Mux11.IN30
busB[3] => Mux12.IN30
busB[3] => Mux13.IN30
busB[3] => Mux14.IN30
busB[3] => Mux15.IN30
busB[4] => Mux0.IN29
busB[4] => Mux1.IN29
busB[4] => Mux2.IN29
busB[4] => Mux3.IN29
busB[4] => Mux4.IN29
busB[4] => Mux5.IN29
busB[4] => Mux6.IN29
busB[4] => Mux7.IN29
busB[4] => Mux8.IN29
busB[4] => Mux9.IN29
busB[4] => Mux10.IN29
busB[4] => Mux11.IN29
busB[4] => Mux12.IN29
busB[4] => Mux13.IN29
busB[4] => Mux14.IN29
busB[4] => Mux15.IN29
busB[5] => Mux0.IN28
busB[5] => Mux1.IN28
busB[5] => Mux2.IN28
busB[5] => Mux3.IN28
busB[5] => Mux4.IN28
busB[5] => Mux5.IN28
busB[5] => Mux6.IN28
busB[5] => Mux7.IN28
busB[5] => Mux8.IN28
busB[5] => Mux9.IN28
busB[5] => Mux10.IN28
busB[5] => Mux11.IN28
busB[5] => Mux12.IN28
busB[5] => Mux13.IN28
busB[5] => Mux14.IN28
busB[5] => Mux15.IN28
dataC[0] => Register[35][0].DATAIN
dataC[0] => Register[34][0].DATAIN
dataC[0] => Register[33][0].DATAIN
dataC[0] => Register[32][0].DATAIN
dataC[0] => Register[31][0].DATAIN
dataC[0] => Register[30][0].DATAIN
dataC[0] => Register[29][0].DATAIN
dataC[0] => Register[28][0].DATAIN
dataC[0] => Register[27][0].DATAIN
dataC[0] => Register[26][0].DATAIN
dataC[0] => Register[25][0].DATAIN
dataC[0] => Register[24][0].DATAIN
dataC[0] => Register[23][0].DATAIN
dataC[0] => Register[22][0].DATAIN
dataC[0] => Register[21][0].DATAIN
dataC[0] => Register[20][0].DATAIN
dataC[0] => Register[19][0].DATAIN
dataC[0] => Register[18][0].DATAIN
dataC[0] => Register[17][0].DATAIN
dataC[0] => Register[16][0].DATAIN
dataC[0] => Register[15][0].DATAIN
dataC[0] => Register[14][0].DATAIN
dataC[0] => Register[13][0].DATAIN
dataC[0] => Register[12][0].DATAIN
dataC[0] => Register[11][0].DATAIN
dataC[0] => Register[10][0].DATAIN
dataC[0] => Register[9][0].DATAIN
dataC[0] => Register[8][0].DATAIN
dataC[0] => Register[7][0].DATAIN
dataC[0] => Register[6][0].DATAIN
dataC[0] => Register[5][0].DATAIN
dataC[0] => Register[4][0].DATAIN
dataC[0] => Register[3][0].DATAIN
dataC[0] => Register[2][0].DATAIN
dataC[0] => Register[1][0].DATAIN
dataC[0] => Register[0][0].DATAIN
dataC[1] => Register[35][1].DATAIN
dataC[1] => Register[34][1].DATAIN
dataC[1] => Register[33][1].DATAIN
dataC[1] => Register[32][1].DATAIN
dataC[1] => Register[31][1].DATAIN
dataC[1] => Register[30][1].DATAIN
dataC[1] => Register[29][1].DATAIN
dataC[1] => Register[28][1].DATAIN
dataC[1] => Register[27][1].DATAIN
dataC[1] => Register[26][1].DATAIN
dataC[1] => Register[25][1].DATAIN
dataC[1] => Register[24][1].DATAIN
dataC[1] => Register[23][1].DATAIN
dataC[1] => Register[22][1].DATAIN
dataC[1] => Register[21][1].DATAIN
dataC[1] => Register[20][1].DATAIN
dataC[1] => Register[19][1].DATAIN
dataC[1] => Register[18][1].DATAIN
dataC[1] => Register[17][1].DATAIN
dataC[1] => Register[16][1].DATAIN
dataC[1] => Register[15][1].DATAIN
dataC[1] => Register[14][1].DATAIN
dataC[1] => Register[13][1].DATAIN
dataC[1] => Register[12][1].DATAIN
dataC[1] => Register[11][1].DATAIN
dataC[1] => Register[10][1].DATAIN
dataC[1] => Register[9][1].DATAIN
dataC[1] => Register[8][1].DATAIN
dataC[1] => Register[7][1].DATAIN
dataC[1] => Register[6][1].DATAIN
dataC[1] => Register[5][1].DATAIN
dataC[1] => Register[4][1].DATAIN
dataC[1] => Register[3][1].DATAIN
dataC[1] => Register[2][1].DATAIN
dataC[1] => Register[1][1].DATAIN
dataC[1] => Register[0][1].DATAIN
dataC[2] => Register[35][2].DATAIN
dataC[2] => Register[34][2].DATAIN
dataC[2] => Register[33][2].DATAIN
dataC[2] => Register[32][2].DATAIN
dataC[2] => Register[31][2].DATAIN
dataC[2] => Register[30][2].DATAIN
dataC[2] => Register[29][2].DATAIN
dataC[2] => Register[28][2].DATAIN
dataC[2] => Register[27][2].DATAIN
dataC[2] => Register[26][2].DATAIN
dataC[2] => Register[25][2].DATAIN
dataC[2] => Register[24][2].DATAIN
dataC[2] => Register[23][2].DATAIN
dataC[2] => Register[22][2].DATAIN
dataC[2] => Register[21][2].DATAIN
dataC[2] => Register[20][2].DATAIN
dataC[2] => Register[19][2].DATAIN
dataC[2] => Register[18][2].DATAIN
dataC[2] => Register[17][2].DATAIN
dataC[2] => Register[16][2].DATAIN
dataC[2] => Register[15][2].DATAIN
dataC[2] => Register[14][2].DATAIN
dataC[2] => Register[13][2].DATAIN
dataC[2] => Register[12][2].DATAIN
dataC[2] => Register[11][2].DATAIN
dataC[2] => Register[10][2].DATAIN
dataC[2] => Register[9][2].DATAIN
dataC[2] => Register[8][2].DATAIN
dataC[2] => Register[7][2].DATAIN
dataC[2] => Register[6][2].DATAIN
dataC[2] => Register[5][2].DATAIN
dataC[2] => Register[4][2].DATAIN
dataC[2] => Register[3][2].DATAIN
dataC[2] => Register[2][2].DATAIN
dataC[2] => Register[1][2].DATAIN
dataC[2] => Register[0][2].DATAIN
dataC[3] => Register[35][3].DATAIN
dataC[3] => Register[34][3].DATAIN
dataC[3] => Register[33][3].DATAIN
dataC[3] => Register[32][3].DATAIN
dataC[3] => Register[31][3].DATAIN
dataC[3] => Register[30][3].DATAIN
dataC[3] => Register[29][3].DATAIN
dataC[3] => Register[28][3].DATAIN
dataC[3] => Register[27][3].DATAIN
dataC[3] => Register[26][3].DATAIN
dataC[3] => Register[25][3].DATAIN
dataC[3] => Register[24][3].DATAIN
dataC[3] => Register[23][3].DATAIN
dataC[3] => Register[22][3].DATAIN
dataC[3] => Register[21][3].DATAIN
dataC[3] => Register[20][3].DATAIN
dataC[3] => Register[19][3].DATAIN
dataC[3] => Register[18][3].DATAIN
dataC[3] => Register[17][3].DATAIN
dataC[3] => Register[16][3].DATAIN
dataC[3] => Register[15][3].DATAIN
dataC[3] => Register[14][3].DATAIN
dataC[3] => Register[13][3].DATAIN
dataC[3] => Register[12][3].DATAIN
dataC[3] => Register[11][3].DATAIN
dataC[3] => Register[10][3].DATAIN
dataC[3] => Register[9][3].DATAIN
dataC[3] => Register[8][3].DATAIN
dataC[3] => Register[7][3].DATAIN
dataC[3] => Register[6][3].DATAIN
dataC[3] => Register[5][3].DATAIN
dataC[3] => Register[4][3].DATAIN
dataC[3] => Register[3][3].DATAIN
dataC[3] => Register[2][3].DATAIN
dataC[3] => Register[1][3].DATAIN
dataC[3] => Register[0][3].DATAIN
dataC[4] => Register[35][4].DATAIN
dataC[4] => Register[34][4].DATAIN
dataC[4] => Register[33][4].DATAIN
dataC[4] => Register[32][4].DATAIN
dataC[4] => Register[31][4].DATAIN
dataC[4] => Register[30][4].DATAIN
dataC[4] => Register[29][4].DATAIN
dataC[4] => Register[28][4].DATAIN
dataC[4] => Register[27][4].DATAIN
dataC[4] => Register[26][4].DATAIN
dataC[4] => Register[25][4].DATAIN
dataC[4] => Register[24][4].DATAIN
dataC[4] => Register[23][4].DATAIN
dataC[4] => Register[22][4].DATAIN
dataC[4] => Register[21][4].DATAIN
dataC[4] => Register[20][4].DATAIN
dataC[4] => Register[19][4].DATAIN
dataC[4] => Register[18][4].DATAIN
dataC[4] => Register[17][4].DATAIN
dataC[4] => Register[16][4].DATAIN
dataC[4] => Register[15][4].DATAIN
dataC[4] => Register[14][4].DATAIN
dataC[4] => Register[13][4].DATAIN
dataC[4] => Register[12][4].DATAIN
dataC[4] => Register[11][4].DATAIN
dataC[4] => Register[10][4].DATAIN
dataC[4] => Register[9][4].DATAIN
dataC[4] => Register[8][4].DATAIN
dataC[4] => Register[7][4].DATAIN
dataC[4] => Register[6][4].DATAIN
dataC[4] => Register[5][4].DATAIN
dataC[4] => Register[4][4].DATAIN
dataC[4] => Register[3][4].DATAIN
dataC[4] => Register[2][4].DATAIN
dataC[4] => Register[1][4].DATAIN
dataC[4] => Register[0][4].DATAIN
dataC[5] => Register[35][5].DATAIN
dataC[5] => Register[34][5].DATAIN
dataC[5] => Register[33][5].DATAIN
dataC[5] => Register[32][5].DATAIN
dataC[5] => Register[31][5].DATAIN
dataC[5] => Register[30][5].DATAIN
dataC[5] => Register[29][5].DATAIN
dataC[5] => Register[28][5].DATAIN
dataC[5] => Register[27][5].DATAIN
dataC[5] => Register[26][5].DATAIN
dataC[5] => Register[25][5].DATAIN
dataC[5] => Register[24][5].DATAIN
dataC[5] => Register[23][5].DATAIN
dataC[5] => Register[22][5].DATAIN
dataC[5] => Register[21][5].DATAIN
dataC[5] => Register[20][5].DATAIN
dataC[5] => Register[19][5].DATAIN
dataC[5] => Register[18][5].DATAIN
dataC[5] => Register[17][5].DATAIN
dataC[5] => Register[16][5].DATAIN
dataC[5] => Register[15][5].DATAIN
dataC[5] => Register[14][5].DATAIN
dataC[5] => Register[13][5].DATAIN
dataC[5] => Register[12][5].DATAIN
dataC[5] => Register[11][5].DATAIN
dataC[5] => Register[10][5].DATAIN
dataC[5] => Register[9][5].DATAIN
dataC[5] => Register[8][5].DATAIN
dataC[5] => Register[7][5].DATAIN
dataC[5] => Register[6][5].DATAIN
dataC[5] => Register[5][5].DATAIN
dataC[5] => Register[4][5].DATAIN
dataC[5] => Register[3][5].DATAIN
dataC[5] => Register[2][5].DATAIN
dataC[5] => Register[1][5].DATAIN
dataC[5] => Register[0][5].DATAIN
dataC[6] => Register[35][6].DATAIN
dataC[6] => Register[34][6].DATAIN
dataC[6] => Register[33][6].DATAIN
dataC[6] => Register[32][6].DATAIN
dataC[6] => Register[31][6].DATAIN
dataC[6] => Register[30][6].DATAIN
dataC[6] => Register[29][6].DATAIN
dataC[6] => Register[28][6].DATAIN
dataC[6] => Register[27][6].DATAIN
dataC[6] => Register[26][6].DATAIN
dataC[6] => Register[25][6].DATAIN
dataC[6] => Register[24][6].DATAIN
dataC[6] => Register[23][6].DATAIN
dataC[6] => Register[22][6].DATAIN
dataC[6] => Register[21][6].DATAIN
dataC[6] => Register[20][6].DATAIN
dataC[6] => Register[19][6].DATAIN
dataC[6] => Register[18][6].DATAIN
dataC[6] => Register[17][6].DATAIN
dataC[6] => Register[16][6].DATAIN
dataC[6] => Register[15][6].DATAIN
dataC[6] => Register[14][6].DATAIN
dataC[6] => Register[13][6].DATAIN
dataC[6] => Register[12][6].DATAIN
dataC[6] => Register[11][6].DATAIN
dataC[6] => Register[10][6].DATAIN
dataC[6] => Register[9][6].DATAIN
dataC[6] => Register[8][6].DATAIN
dataC[6] => Register[7][6].DATAIN
dataC[6] => Register[6][6].DATAIN
dataC[6] => Register[5][6].DATAIN
dataC[6] => Register[4][6].DATAIN
dataC[6] => Register[3][6].DATAIN
dataC[6] => Register[2][6].DATAIN
dataC[6] => Register[1][6].DATAIN
dataC[6] => Register[0][6].DATAIN
dataC[7] => Register[35][7].DATAIN
dataC[7] => Register[34][7].DATAIN
dataC[7] => Register[33][7].DATAIN
dataC[7] => Register[32][7].DATAIN
dataC[7] => Register[31][7].DATAIN
dataC[7] => Register[30][7].DATAIN
dataC[7] => Register[29][7].DATAIN
dataC[7] => Register[28][7].DATAIN
dataC[7] => Register[27][7].DATAIN
dataC[7] => Register[26][7].DATAIN
dataC[7] => Register[25][7].DATAIN
dataC[7] => Register[24][7].DATAIN
dataC[7] => Register[23][7].DATAIN
dataC[7] => Register[22][7].DATAIN
dataC[7] => Register[21][7].DATAIN
dataC[7] => Register[20][7].DATAIN
dataC[7] => Register[19][7].DATAIN
dataC[7] => Register[18][7].DATAIN
dataC[7] => Register[17][7].DATAIN
dataC[7] => Register[16][7].DATAIN
dataC[7] => Register[15][7].DATAIN
dataC[7] => Register[14][7].DATAIN
dataC[7] => Register[13][7].DATAIN
dataC[7] => Register[12][7].DATAIN
dataC[7] => Register[11][7].DATAIN
dataC[7] => Register[10][7].DATAIN
dataC[7] => Register[9][7].DATAIN
dataC[7] => Register[8][7].DATAIN
dataC[7] => Register[7][7].DATAIN
dataC[7] => Register[6][7].DATAIN
dataC[7] => Register[5][7].DATAIN
dataC[7] => Register[4][7].DATAIN
dataC[7] => Register[3][7].DATAIN
dataC[7] => Register[2][7].DATAIN
dataC[7] => Register[1][7].DATAIN
dataC[7] => Register[0][7].DATAIN
dataC[8] => Register[35][8].DATAIN
dataC[8] => Register[34][8].DATAIN
dataC[8] => Register[33][8].DATAIN
dataC[8] => Register[32][8].DATAIN
dataC[8] => Register[31][8].DATAIN
dataC[8] => Register[30][8].DATAIN
dataC[8] => Register[29][8].DATAIN
dataC[8] => Register[28][8].DATAIN
dataC[8] => Register[27][8].DATAIN
dataC[8] => Register[26][8].DATAIN
dataC[8] => Register[25][8].DATAIN
dataC[8] => Register[24][8].DATAIN
dataC[8] => Register[23][8].DATAIN
dataC[8] => Register[22][8].DATAIN
dataC[8] => Register[21][8].DATAIN
dataC[8] => Register[20][8].DATAIN
dataC[8] => Register[19][8].DATAIN
dataC[8] => Register[18][8].DATAIN
dataC[8] => Register[17][8].DATAIN
dataC[8] => Register[16][8].DATAIN
dataC[8] => Register[15][8].DATAIN
dataC[8] => Register[14][8].DATAIN
dataC[8] => Register[13][8].DATAIN
dataC[8] => Register[12][8].DATAIN
dataC[8] => Register[11][8].DATAIN
dataC[8] => Register[10][8].DATAIN
dataC[8] => Register[9][8].DATAIN
dataC[8] => Register[8][8].DATAIN
dataC[8] => Register[7][8].DATAIN
dataC[8] => Register[6][8].DATAIN
dataC[8] => Register[5][8].DATAIN
dataC[8] => Register[4][8].DATAIN
dataC[8] => Register[3][8].DATAIN
dataC[8] => Register[2][8].DATAIN
dataC[8] => Register[1][8].DATAIN
dataC[8] => Register[0][8].DATAIN
dataC[9] => Register[35][9].DATAIN
dataC[9] => Register[34][9].DATAIN
dataC[9] => Register[33][9].DATAIN
dataC[9] => Register[32][9].DATAIN
dataC[9] => Register[31][9].DATAIN
dataC[9] => Register[30][9].DATAIN
dataC[9] => Register[29][9].DATAIN
dataC[9] => Register[28][9].DATAIN
dataC[9] => Register[27][9].DATAIN
dataC[9] => Register[26][9].DATAIN
dataC[9] => Register[25][9].DATAIN
dataC[9] => Register[24][9].DATAIN
dataC[9] => Register[23][9].DATAIN
dataC[9] => Register[22][9].DATAIN
dataC[9] => Register[21][9].DATAIN
dataC[9] => Register[20][9].DATAIN
dataC[9] => Register[19][9].DATAIN
dataC[9] => Register[18][9].DATAIN
dataC[9] => Register[17][9].DATAIN
dataC[9] => Register[16][9].DATAIN
dataC[9] => Register[15][9].DATAIN
dataC[9] => Register[14][9].DATAIN
dataC[9] => Register[13][9].DATAIN
dataC[9] => Register[12][9].DATAIN
dataC[9] => Register[11][9].DATAIN
dataC[9] => Register[10][9].DATAIN
dataC[9] => Register[9][9].DATAIN
dataC[9] => Register[8][9].DATAIN
dataC[9] => Register[7][9].DATAIN
dataC[9] => Register[6][9].DATAIN
dataC[9] => Register[5][9].DATAIN
dataC[9] => Register[4][9].DATAIN
dataC[9] => Register[3][9].DATAIN
dataC[9] => Register[2][9].DATAIN
dataC[9] => Register[1][9].DATAIN
dataC[9] => Register[0][9].DATAIN
dataC[10] => Register[35][10].DATAIN
dataC[10] => Register[34][10].DATAIN
dataC[10] => Register[33][10].DATAIN
dataC[10] => Register[32][10].DATAIN
dataC[10] => Register[31][10].DATAIN
dataC[10] => Register[30][10].DATAIN
dataC[10] => Register[29][10].DATAIN
dataC[10] => Register[28][10].DATAIN
dataC[10] => Register[27][10].DATAIN
dataC[10] => Register[26][10].DATAIN
dataC[10] => Register[25][10].DATAIN
dataC[10] => Register[24][10].DATAIN
dataC[10] => Register[23][10].DATAIN
dataC[10] => Register[22][10].DATAIN
dataC[10] => Register[21][10].DATAIN
dataC[10] => Register[20][10].DATAIN
dataC[10] => Register[19][10].DATAIN
dataC[10] => Register[18][10].DATAIN
dataC[10] => Register[17][10].DATAIN
dataC[10] => Register[16][10].DATAIN
dataC[10] => Register[15][10].DATAIN
dataC[10] => Register[14][10].DATAIN
dataC[10] => Register[13][10].DATAIN
dataC[10] => Register[12][10].DATAIN
dataC[10] => Register[11][10].DATAIN
dataC[10] => Register[10][10].DATAIN
dataC[10] => Register[9][10].DATAIN
dataC[10] => Register[8][10].DATAIN
dataC[10] => Register[7][10].DATAIN
dataC[10] => Register[6][10].DATAIN
dataC[10] => Register[5][10].DATAIN
dataC[10] => Register[4][10].DATAIN
dataC[10] => Register[3][10].DATAIN
dataC[10] => Register[2][10].DATAIN
dataC[10] => Register[1][10].DATAIN
dataC[10] => Register[0][10].DATAIN
dataC[11] => Register[35][11].DATAIN
dataC[11] => Register[34][11].DATAIN
dataC[11] => Register[33][11].DATAIN
dataC[11] => Register[32][11].DATAIN
dataC[11] => Register[31][11].DATAIN
dataC[11] => Register[30][11].DATAIN
dataC[11] => Register[29][11].DATAIN
dataC[11] => Register[28][11].DATAIN
dataC[11] => Register[27][11].DATAIN
dataC[11] => Register[26][11].DATAIN
dataC[11] => Register[25][11].DATAIN
dataC[11] => Register[24][11].DATAIN
dataC[11] => Register[23][11].DATAIN
dataC[11] => Register[22][11].DATAIN
dataC[11] => Register[21][11].DATAIN
dataC[11] => Register[20][11].DATAIN
dataC[11] => Register[19][11].DATAIN
dataC[11] => Register[18][11].DATAIN
dataC[11] => Register[17][11].DATAIN
dataC[11] => Register[16][11].DATAIN
dataC[11] => Register[15][11].DATAIN
dataC[11] => Register[14][11].DATAIN
dataC[11] => Register[13][11].DATAIN
dataC[11] => Register[12][11].DATAIN
dataC[11] => Register[11][11].DATAIN
dataC[11] => Register[10][11].DATAIN
dataC[11] => Register[9][11].DATAIN
dataC[11] => Register[8][11].DATAIN
dataC[11] => Register[7][11].DATAIN
dataC[11] => Register[6][11].DATAIN
dataC[11] => Register[5][11].DATAIN
dataC[11] => Register[4][11].DATAIN
dataC[11] => Register[3][11].DATAIN
dataC[11] => Register[2][11].DATAIN
dataC[11] => Register[1][11].DATAIN
dataC[11] => Register[0][11].DATAIN
dataC[12] => Register[35][12].DATAIN
dataC[12] => Register[34][12].DATAIN
dataC[12] => Register[33][12].DATAIN
dataC[12] => Register[32][12].DATAIN
dataC[12] => Register[31][12].DATAIN
dataC[12] => Register[30][12].DATAIN
dataC[12] => Register[29][12].DATAIN
dataC[12] => Register[28][12].DATAIN
dataC[12] => Register[27][12].DATAIN
dataC[12] => Register[26][12].DATAIN
dataC[12] => Register[25][12].DATAIN
dataC[12] => Register[24][12].DATAIN
dataC[12] => Register[23][12].DATAIN
dataC[12] => Register[22][12].DATAIN
dataC[12] => Register[21][12].DATAIN
dataC[12] => Register[20][12].DATAIN
dataC[12] => Register[19][12].DATAIN
dataC[12] => Register[18][12].DATAIN
dataC[12] => Register[17][12].DATAIN
dataC[12] => Register[16][12].DATAIN
dataC[12] => Register[15][12].DATAIN
dataC[12] => Register[14][12].DATAIN
dataC[12] => Register[13][12].DATAIN
dataC[12] => Register[12][12].DATAIN
dataC[12] => Register[11][12].DATAIN
dataC[12] => Register[10][12].DATAIN
dataC[12] => Register[9][12].DATAIN
dataC[12] => Register[8][12].DATAIN
dataC[12] => Register[7][12].DATAIN
dataC[12] => Register[6][12].DATAIN
dataC[12] => Register[5][12].DATAIN
dataC[12] => Register[4][12].DATAIN
dataC[12] => Register[3][12].DATAIN
dataC[12] => Register[2][12].DATAIN
dataC[12] => Register[1][12].DATAIN
dataC[12] => Register[0][12].DATAIN
dataC[13] => Register[35][13].DATAIN
dataC[13] => Register[34][13].DATAIN
dataC[13] => Register[33][13].DATAIN
dataC[13] => Register[32][13].DATAIN
dataC[13] => Register[31][13].DATAIN
dataC[13] => Register[30][13].DATAIN
dataC[13] => Register[29][13].DATAIN
dataC[13] => Register[28][13].DATAIN
dataC[13] => Register[27][13].DATAIN
dataC[13] => Register[26][13].DATAIN
dataC[13] => Register[25][13].DATAIN
dataC[13] => Register[24][13].DATAIN
dataC[13] => Register[23][13].DATAIN
dataC[13] => Register[22][13].DATAIN
dataC[13] => Register[21][13].DATAIN
dataC[13] => Register[20][13].DATAIN
dataC[13] => Register[19][13].DATAIN
dataC[13] => Register[18][13].DATAIN
dataC[13] => Register[17][13].DATAIN
dataC[13] => Register[16][13].DATAIN
dataC[13] => Register[15][13].DATAIN
dataC[13] => Register[14][13].DATAIN
dataC[13] => Register[13][13].DATAIN
dataC[13] => Register[12][13].DATAIN
dataC[13] => Register[11][13].DATAIN
dataC[13] => Register[10][13].DATAIN
dataC[13] => Register[9][13].DATAIN
dataC[13] => Register[8][13].DATAIN
dataC[13] => Register[7][13].DATAIN
dataC[13] => Register[6][13].DATAIN
dataC[13] => Register[5][13].DATAIN
dataC[13] => Register[4][13].DATAIN
dataC[13] => Register[3][13].DATAIN
dataC[13] => Register[2][13].DATAIN
dataC[13] => Register[1][13].DATAIN
dataC[13] => Register[0][13].DATAIN
dataC[14] => Register[35][14].DATAIN
dataC[14] => Register[34][14].DATAIN
dataC[14] => Register[33][14].DATAIN
dataC[14] => Register[32][14].DATAIN
dataC[14] => Register[31][14].DATAIN
dataC[14] => Register[30][14].DATAIN
dataC[14] => Register[29][14].DATAIN
dataC[14] => Register[28][14].DATAIN
dataC[14] => Register[27][14].DATAIN
dataC[14] => Register[26][14].DATAIN
dataC[14] => Register[25][14].DATAIN
dataC[14] => Register[24][14].DATAIN
dataC[14] => Register[23][14].DATAIN
dataC[14] => Register[22][14].DATAIN
dataC[14] => Register[21][14].DATAIN
dataC[14] => Register[20][14].DATAIN
dataC[14] => Register[19][14].DATAIN
dataC[14] => Register[18][14].DATAIN
dataC[14] => Register[17][14].DATAIN
dataC[14] => Register[16][14].DATAIN
dataC[14] => Register[15][14].DATAIN
dataC[14] => Register[14][14].DATAIN
dataC[14] => Register[13][14].DATAIN
dataC[14] => Register[12][14].DATAIN
dataC[14] => Register[11][14].DATAIN
dataC[14] => Register[10][14].DATAIN
dataC[14] => Register[9][14].DATAIN
dataC[14] => Register[8][14].DATAIN
dataC[14] => Register[7][14].DATAIN
dataC[14] => Register[6][14].DATAIN
dataC[14] => Register[5][14].DATAIN
dataC[14] => Register[4][14].DATAIN
dataC[14] => Register[3][14].DATAIN
dataC[14] => Register[2][14].DATAIN
dataC[14] => Register[1][14].DATAIN
dataC[14] => Register[0][14].DATAIN
dataC[15] => Register[35][15].DATAIN
dataC[15] => Register[34][15].DATAIN
dataC[15] => Register[33][15].DATAIN
dataC[15] => Register[32][15].DATAIN
dataC[15] => Register[31][15].DATAIN
dataC[15] => Register[30][15].DATAIN
dataC[15] => Register[29][15].DATAIN
dataC[15] => Register[28][15].DATAIN
dataC[15] => Register[27][15].DATAIN
dataC[15] => Register[26][15].DATAIN
dataC[15] => Register[25][15].DATAIN
dataC[15] => Register[24][15].DATAIN
dataC[15] => Register[23][15].DATAIN
dataC[15] => Register[22][15].DATAIN
dataC[15] => Register[21][15].DATAIN
dataC[15] => Register[20][15].DATAIN
dataC[15] => Register[19][15].DATAIN
dataC[15] => Register[18][15].DATAIN
dataC[15] => Register[17][15].DATAIN
dataC[15] => Register[16][15].DATAIN
dataC[15] => Register[15][15].DATAIN
dataC[15] => Register[14][15].DATAIN
dataC[15] => Register[13][15].DATAIN
dataC[15] => Register[12][15].DATAIN
dataC[15] => Register[11][15].DATAIN
dataC[15] => Register[10][15].DATAIN
dataC[15] => Register[9][15].DATAIN
dataC[15] => Register[8][15].DATAIN
dataC[15] => Register[7][15].DATAIN
dataC[15] => Register[6][15].DATAIN
dataC[15] => Register[5][15].DATAIN
dataC[15] => Register[4][15].DATAIN
dataC[15] => Register[3][15].DATAIN
dataC[15] => Register[2][15].DATAIN
dataC[15] => Register[1][15].DATAIN
dataC[15] => Register[0][15].DATAIN
Mdata[0] => ~NO_FANOUT~
Mdata[1] => ~NO_FANOUT~
Mdata[2] => ~NO_FANOUT~
Mdata[3] => ~NO_FANOUT~
Mdata[4] => ~NO_FANOUT~
Mdata[5] => ~NO_FANOUT~
Mdata[6] => ~NO_FANOUT~
Mdata[7] => ~NO_FANOUT~
Mdata[8] => ~NO_FANOUT~
Mdata[9] => ~NO_FANOUT~
Mdata[10] => ~NO_FANOUT~
Mdata[11] => ~NO_FANOUT~
Mdata[12] => ~NO_FANOUT~
Mdata[13] => ~NO_FANOUT~
Mdata[14] => ~NO_FANOUT~
Mdata[15] => ~NO_FANOUT~
PI0[0] => ~NO_FANOUT~
PI0[1] => ~NO_FANOUT~
PI0[2] => ~NO_FANOUT~
PI0[3] => ~NO_FANOUT~
PI0[4] => ~NO_FANOUT~
PI0[5] => ~NO_FANOUT~
PI0[6] => ~NO_FANOUT~
PI0[7] => ~NO_FANOUT~
PI0[8] => ~NO_FANOUT~
PI0[9] => ~NO_FANOUT~
PI0[10] => ~NO_FANOUT~
PI0[11] => ~NO_FANOUT~
PI0[12] => ~NO_FANOUT~
PI0[13] => ~NO_FANOUT~
PI0[14] => ~NO_FANOUT~
PI0[15] => ~NO_FANOUT~
PI1[0] => ~NO_FANOUT~
PI1[1] => ~NO_FANOUT~
PI1[2] => ~NO_FANOUT~
PI1[3] => ~NO_FANOUT~
PI1[4] => ~NO_FANOUT~
PI1[5] => ~NO_FANOUT~
PI1[6] => ~NO_FANOUT~
PI1[7] => ~NO_FANOUT~
PI1[8] => ~NO_FANOUT~
PI1[9] => ~NO_FANOUT~
PI1[10] => ~NO_FANOUT~
PI1[11] => ~NO_FANOUT~
PI1[12] => ~NO_FANOUT~
PI1[13] => ~NO_FANOUT~
PI1[14] => ~NO_FANOUT~
PI1[15] => ~NO_FANOUT~
regWrite => ~NO_FANOUT~
regRead => always1.IN0
workRegWrite => ~NO_FANOUT~
workRegRead => always1.IN1
A[0] <= A[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
WRdata[0] <= <GND>
WRdata[1] <= <GND>
WRdata[2] <= <GND>
WRdata[3] <= <GND>
WRdata[4] <= <GND>
WRdata[5] <= <GND>
WRdata[6] <= <GND>
WRdata[7] <= <GND>
WRdata[8] <= <GND>
WRdata[9] <= <GND>
WRdata[10] <= <GND>
WRdata[11] <= <GND>
WRdata[12] <= <GND>
WRdata[13] <= <GND>
WRdata[14] <= <GND>
WRdata[15] <= <GND>
WRcurrent[0] <= Register[34][0].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[1] <= Register[34][1].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[2] <= Register[34][2].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[3] <= Register[34][3].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[4] <= Register[34][4].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[5] <= Register[34][5].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[6] <= Register[34][6].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[7] <= Register[34][7].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[8] <= Register[34][8].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[9] <= Register[34][9].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[10] <= Register[34][10].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[11] <= Register[34][11].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[12] <= Register[34][12].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[13] <= Register[34][13].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[14] <= Register[34][14].DB_MAX_OUTPUT_PORT_TYPE
WRcurrent[15] <= Register[34][15].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[0] <= Register[35][0].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[1] <= Register[35][1].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[2] <= Register[35][2].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[3] <= Register[35][3].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[4] <= Register[35][4].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[5] <= Register[35][5].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[6] <= Register[35][6].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[7] <= Register[35][7].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[8] <= Register[35][8].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[9] <= Register[35][9].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[10] <= Register[35][10].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[11] <= Register[35][11].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[12] <= Register[35][12].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[13] <= Register[35][13].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[14] <= Register[35][14].DB_MAX_OUTPUT_PORT_TYPE
AUXreg[15] <= Register[35][15].DB_MAX_OUTPUT_PORT_TYPE
PO0[0] <= Register[30][0].DB_MAX_OUTPUT_PORT_TYPE
PO0[1] <= Register[30][1].DB_MAX_OUTPUT_PORT_TYPE
PO0[2] <= Register[30][2].DB_MAX_OUTPUT_PORT_TYPE
PO0[3] <= Register[30][3].DB_MAX_OUTPUT_PORT_TYPE
PO0[4] <= Register[30][4].DB_MAX_OUTPUT_PORT_TYPE
PO0[5] <= Register[30][5].DB_MAX_OUTPUT_PORT_TYPE
PO0[6] <= Register[30][6].DB_MAX_OUTPUT_PORT_TYPE
PO0[7] <= Register[30][7].DB_MAX_OUTPUT_PORT_TYPE
PO0[8] <= Register[30][8].DB_MAX_OUTPUT_PORT_TYPE
PO0[9] <= Register[30][9].DB_MAX_OUTPUT_PORT_TYPE
PO0[10] <= Register[30][10].DB_MAX_OUTPUT_PORT_TYPE
PO0[11] <= Register[30][11].DB_MAX_OUTPUT_PORT_TYPE
PO0[12] <= Register[30][12].DB_MAX_OUTPUT_PORT_TYPE
PO0[13] <= Register[30][13].DB_MAX_OUTPUT_PORT_TYPE
PO0[14] <= Register[30][14].DB_MAX_OUTPUT_PORT_TYPE
PO0[15] <= Register[30][15].DB_MAX_OUTPUT_PORT_TYPE
PO1[0] <= Register[31][0].DB_MAX_OUTPUT_PORT_TYPE
PO1[1] <= Register[31][1].DB_MAX_OUTPUT_PORT_TYPE
PO1[2] <= Register[31][2].DB_MAX_OUTPUT_PORT_TYPE
PO1[3] <= Register[31][3].DB_MAX_OUTPUT_PORT_TYPE
PO1[4] <= Register[31][4].DB_MAX_OUTPUT_PORT_TYPE
PO1[5] <= Register[31][5].DB_MAX_OUTPUT_PORT_TYPE
PO1[6] <= Register[31][6].DB_MAX_OUTPUT_PORT_TYPE
PO1[7] <= Register[31][7].DB_MAX_OUTPUT_PORT_TYPE
PO1[8] <= Register[31][8].DB_MAX_OUTPUT_PORT_TYPE
PO1[9] <= Register[31][9].DB_MAX_OUTPUT_PORT_TYPE
PO1[10] <= Register[31][10].DB_MAX_OUTPUT_PORT_TYPE
PO1[11] <= Register[31][11].DB_MAX_OUTPUT_PORT_TYPE
PO1[12] <= Register[31][12].DB_MAX_OUTPUT_PORT_TYPE
PO1[13] <= Register[31][13].DB_MAX_OUTPUT_PORT_TYPE
PO1[14] <= Register[31][14].DB_MAX_OUTPUT_PORT_TYPE
PO1[15] <= Register[31][15].DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|EFF32:RetireStage
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[32]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
clk => Q[32]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
D[32] => Q[32]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|EFF32:exeStage
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[32]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
clk => Q[32]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
D[32] => Q[32]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|EFF32:OperandStage
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[32]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
clk => Q[32]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
D[32] => Q[32]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|MIR:inst5
clk => groupOut[0]~reg0.CLK
clk => groupOut[1]~reg0.CLK
clk => groupOut[2]~reg0.CLK
clk => groupOut[3]~reg0.CLK
clk => groupOut[4]~reg0.CLK
clk => groupOut[5]~reg0.CLK
clk => groupOut[6]~reg0.CLK
clk => groupOut[7]~reg0.CLK
clk => groupOut[8]~reg0.CLK
clk => groupOut[9]~reg0.CLK
clk => groupOut[10]~reg0.CLK
clk => groupOut[11]~reg0.CLK
clk => groupOut[12]~reg0.CLK
clk => groupOut[13]~reg0.CLK
clk => groupOut[14]~reg0.CLK
clk => groupOut[15]~reg0.CLK
clk => groupOut[16]~reg0.CLK
clk => groupOut[17]~reg0.CLK
clk => groupOut[18]~reg0.CLK
clk => groupOut[19]~reg0.CLK
clk => groupOut[20]~reg0.CLK
clk => groupOut[21]~reg0.CLK
clk => groupOut[22]~reg0.CLK
clk => groupOut[23]~reg0.CLK
clk => indexOut[0]~reg0.CLK
clk => indexOut[1]~reg0.CLK
clk => indexOut[2]~reg0.CLK
clk => indexOut[3]~reg0.CLK
clk => indexOut[4]~reg0.CLK
clk => indexOut[5]~reg0.CLK
clk => indexOut[6]~reg0.CLK
clk => indexOut[7]~reg0.CLK
clk => indexOut[8]~reg0.CLK
clk => indexOut[9]~reg0.CLK
clk => indexOut[10]~reg0.CLK
clk => indexOut[11]~reg0.CLK
clk => indexOut[12]~reg0.CLK
clk => indexOut[13]~reg0.CLK
clk => indexOut[14]~reg0.CLK
clk => indexOut[15]~reg0.CLK
clk => indexOut[16]~reg0.CLK
clk => indexOut[17]~reg0.CLK
clk => indexOut[18]~reg0.CLK
clk => indexOut[19]~reg0.CLK
clk => indexOut[20]~reg0.CLK
clk => indexOut[21]~reg0.CLK
clk => indexOut[22]~reg0.CLK
clk => indexOut[23]~reg0.CLK
clk => MIR[0]~reg0.CLK
clk => MIR[1]~reg0.CLK
clk => MIR[2]~reg0.CLK
clk => MIR[3]~reg0.CLK
clk => MIR[4]~reg0.CLK
clk => MIR[5]~reg0.CLK
clk => MIR[6]~reg0.CLK
clk => MIR[7]~reg0.CLK
clk => MIR[8]~reg0.CLK
clk => MIR[9]~reg0.CLK
clk => MIR[10]~reg0.CLK
clk => MIR[11]~reg0.CLK
clk => MIR[12]~reg0.CLK
clk => MIR[13]~reg0.CLK
clk => MIR[14]~reg0.CLK
clk => MIR[15]~reg0.CLK
clk => MIR[16]~reg0.CLK
clk => MIR[17]~reg0.CLK
clk => MIR[18]~reg0.CLK
clk => MIR[19]~reg0.CLK
clk => MIR[20]~reg0.CLK
clk => MIR[21]~reg0.CLK
clk => MIR[22]~reg0.CLK
clk => MIR[23]~reg0.CLK
clk => MIR[24]~reg0.CLK
clk => MIR[25]~reg0.CLK
clk => MIR[26]~reg0.CLK
clk => MIR[27]~reg0.CLK
clk => MIR[28]~reg0.CLK
clk => MIR[29]~reg0.CLK
clk => MIR[30]~reg0.CLK
clk => MIR[31]~reg0.CLK
clk => MIR[32]~reg0.CLK
IR[0] => MIR.IN0
IR[0] => MIR.IN0
IR[0] => Selector55.IN10
IR[0] => ROM4.RADDR
IR[1] => MIR.IN0
IR[1] => MIR.IN0
IR[1] => Selector54.IN10
IR[1] => ROM4.RADDR1
IR[2] => MIR.IN0
IR[2] => MIR.IN0
IR[2] => Selector53.IN10
IR[2] => ROM4.RADDR2
IR[3] => MIR.IN0
IR[3] => MIR.IN0
IR[3] => Selector52.IN10
IR[3] => ROM4.RADDR3
IR[4] => MIR.IN0
IR[4] => MIR.IN0
IR[4] => Selector51.IN10
IR[5] => MIR.IN0
IR[5] => Selector50.IN10
IR[5] => Selector55.IN9
IR[5] => ROM2.RADDR
IR[6] => MIR.IN0
IR[6] => Selector49.IN10
IR[6] => Selector54.IN9
IR[6] => ROM2.RADDR1
IR[7] => MIR.IN0
IR[7] => Selector48.IN10
IR[7] => Selector53.IN9
IR[7] => ROM2.RADDR2
IR[8] => MIR.IN0
IR[8] => Selector47.IN8
IR[8] => Selector52.IN9
IR[8] => ROM2.RADDR3
IR[9] => MIR.IN0
IR[9] => Selector46.IN8
IR[9] => Selector51.IN9
IR[10] => Selector45.IN6
IR[10] => Selector50.IN9
IR[10] => Selector55.IN8
IR[10] => ROM3.RADDR
IR[11] => Selector44.IN6
IR[11] => Selector49.IN9
IR[11] => Selector54.IN8
IR[11] => ROM3.RADDR1
IR[12] => Selector43.IN6
IR[12] => Selector48.IN9
IR[12] => Selector53.IN8
IR[12] => Selector55.IN7
IR[12] => ROM0.RADDR
IR[12] => ROM3.RADDR2
IR[13] => Selector42.IN6
IR[13] => Selector47.IN7
IR[13] => Selector52.IN8
IR[13] => Selector54.IN7
IR[13] => ROM0.RADDR1
IR[13] => ROM3.RADDR3
IR[14] => Selector41.IN6
IR[14] => Selector46.IN7
IR[14] => Selector51.IN8
IR[14] => Selector53.IN7
IR[14] => ROM0.RADDR2
IR[15] => Selector40.IN4
IR[15] => Selector45.IN5
IR[15] => Selector50.IN8
IR[15] => Selector52.IN7
IR[15] => ROM0.RADDR3
IR[16] => Selector39.IN4
IR[16] => Selector44.IN5
IR[16] => Selector49.IN8
IR[16] => Selector51.IN7
IR[16] => Selector55.IN6
IR[16] => ROM1.RADDR
IR[17] => Selector38.IN4
IR[17] => Selector43.IN5
IR[17] => Selector48.IN8
IR[17] => Selector50.IN7
IR[17] => Selector54.IN6
IR[17] => ROM1.RADDR1
IR[18] => Selector37.IN4
IR[18] => Selector42.IN5
IR[18] => Selector47.IN6
IR[18] => Selector49.IN7
IR[18] => Selector53.IN6
IR[18] => ROM1.RADDR2
IR[19] => Equal0.IN47
IR[19] => Equal1.IN47
IR[19] => Equal2.IN47
IR[19] => Equal3.IN47
IR[19] => Equal4.IN47
IR[19] => Selector41.IN5
IR[19] => Selector46.IN6
IR[19] => Selector48.IN7
IR[19] => Selector52.IN6
IR[19] => ROM1.RADDR3
IR[20] => Equal0.IN46
IR[20] => Equal1.IN46
IR[20] => Equal2.IN46
IR[20] => Equal3.IN46
IR[20] => Equal4.IN46
IR[21] => Equal0.IN45
IR[21] => Equal1.IN45
IR[21] => Equal2.IN45
IR[21] => Equal3.IN45
IR[21] => Equal4.IN45
IR[22] => Equal0.IN44
IR[22] => Equal1.IN44
IR[22] => Equal2.IN44
IR[22] => Equal3.IN44
IR[22] => Equal4.IN44
IR[23] => Equal0.IN43
IR[23] => Equal1.IN43
IR[23] => Equal2.IN43
IR[23] => Equal3.IN43
IR[23] => Equal4.IN43
indexOut[0] <= indexOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[1] <= indexOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[2] <= indexOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[3] <= indexOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[4] <= indexOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[5] <= indexOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[6] <= indexOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[7] <= indexOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[8] <= indexOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[9] <= indexOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[10] <= indexOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[11] <= indexOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[12] <= indexOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[13] <= indexOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[14] <= indexOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[15] <= indexOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[16] <= indexOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[17] <= indexOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[18] <= indexOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[19] <= indexOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[20] <= indexOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[21] <= indexOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[22] <= indexOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indexOut[23] <= indexOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[0] <= groupOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[1] <= groupOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[2] <= groupOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[3] <= groupOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[4] <= groupOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[5] <= groupOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[6] <= groupOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[7] <= groupOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[8] <= groupOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[9] <= groupOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[10] <= groupOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[11] <= groupOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[12] <= groupOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[13] <= groupOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[14] <= groupOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[15] <= groupOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[16] <= groupOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[17] <= groupOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[18] <= groupOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[19] <= groupOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[20] <= groupOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[21] <= groupOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[22] <= groupOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
groupOut[23] <= groupOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[0] <= MIR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[1] <= MIR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[2] <= MIR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[3] <= MIR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[4] <= MIR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[5] <= MIR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[6] <= MIR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[7] <= MIR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[8] <= MIR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[9] <= MIR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[10] <= MIR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[11] <= MIR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[12] <= MIR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[13] <= MIR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[14] <= MIR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[15] <= MIR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[16] <= MIR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[17] <= MIR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[18] <= MIR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[19] <= MIR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[20] <= MIR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[21] <= MIR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[22] <= MIR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[23] <= MIR[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[24] <= MIR[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[25] <= MIR[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[26] <= MIR[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[27] <= MIR[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[28] <= MIR[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[29] <= MIR[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[30] <= MIR[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[31] <= MIR[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[32] <= MIR[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|EFF24:InstReg
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[23]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|PROGRAM:program
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|EV22G5|PROGRAM:program|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_57a1:auto_generated.address_a[0]
address_a[1] => altsyncram_57a1:auto_generated.address_a[1]
address_a[2] => altsyncram_57a1:auto_generated.address_a[2]
address_a[3] => altsyncram_57a1:auto_generated.address_a[3]
address_a[4] => altsyncram_57a1:auto_generated.address_a[4]
address_a[5] => altsyncram_57a1:auto_generated.address_a[5]
address_a[6] => altsyncram_57a1:auto_generated.address_a[6]
address_a[7] => altsyncram_57a1:auto_generated.address_a[7]
address_a[8] => altsyncram_57a1:auto_generated.address_a[8]
address_a[9] => altsyncram_57a1:auto_generated.address_a[9]
address_a[10] => altsyncram_57a1:auto_generated.address_a[10]
address_a[11] => altsyncram_57a1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_57a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_57a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_57a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_57a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_57a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_57a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_57a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_57a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_57a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_57a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_57a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_57a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_57a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_57a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_57a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_57a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_57a1:auto_generated.q_a[15]
q_a[16] <= altsyncram_57a1:auto_generated.q_a[16]
q_a[17] <= altsyncram_57a1:auto_generated.q_a[17]
q_a[18] <= altsyncram_57a1:auto_generated.q_a[18]
q_a[19] <= altsyncram_57a1:auto_generated.q_a[19]
q_a[20] <= altsyncram_57a1:auto_generated.q_a[20]
q_a[21] <= altsyncram_57a1:auto_generated.q_a[21]
q_a[22] <= altsyncram_57a1:auto_generated.q_a[22]
q_a[23] <= altsyncram_57a1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|EV22G5|pc:pc
enable => pc_output[6]~reg0.ENA
enable => pc_output[5]~reg0.ENA
enable => pc_output[4]~reg0.ENA
enable => pc_output[3]~reg0.ENA
enable => pc_output[2]~reg0.ENA
enable => pc_output[1]~reg0.ENA
enable => pc_output[0]~reg0.ENA
enable => hold.ENA
enable => pc_aux[11].ENA
enable => pc_aux[10].ENA
enable => pc_aux[9].ENA
enable => pc_aux[2].ENA
enable => pc_aux[1].ENA
enable => pc_aux[0].ENA
enable => start.ENA
enable => pc_aux[8].ENA
enable => pc_aux[7].ENA
enable => pc_aux[6].ENA
enable => pc_aux[5].ENA
enable => pc_aux[4].ENA
enable => pc_aux[3].ENA
enable => pc_output[7]~reg0.ENA
enable => pc_output[8]~reg0.ENA
enable => pc_output[9]~reg0.ENA
enable => pc_output[10]~reg0.ENA
enable => pc_output[11]~reg0.ENA
clk => start.CLK
clk => pc_aux[0].CLK
clk => pc_aux[1].CLK
clk => pc_aux[2].CLK
clk => pc_aux[3].CLK
clk => pc_aux[4].CLK
clk => pc_aux[5].CLK
clk => pc_aux[6].CLK
clk => pc_aux[7].CLK
clk => pc_aux[8].CLK
clk => pc_aux[9].CLK
clk => pc_aux[10].CLK
clk => pc_aux[11].CLK
clk => hold.CLK
clk => pc_output[0]~reg0.CLK
clk => pc_output[1]~reg0.CLK
clk => pc_output[2]~reg0.CLK
clk => pc_output[3]~reg0.CLK
clk => pc_output[4]~reg0.CLK
clk => pc_output[5]~reg0.CLK
clk => pc_output[6]~reg0.CLK
clk => pc_output[7]~reg0.CLK
clk => pc_output[8]~reg0.CLK
clk => pc_output[9]~reg0.CLK
clk => pc_output[10]~reg0.CLK
clk => pc_output[11]~reg0.CLK
IR[0] => pc_output.DATAB
IR[0] => pc_output.DATAB
IR[0] => pc_output.DATAB
IR[0] => Add2.IN36
IR[0] => Selector11.IN13
IR[1] => pc_output.DATAB
IR[1] => pc_output.DATAB
IR[1] => pc_output.DATAB
IR[1] => Add2.IN35
IR[1] => Selector10.IN13
IR[2] => pc_output.DATAB
IR[2] => pc_output.DATAB
IR[2] => pc_output.DATAB
IR[2] => Add2.IN34
IR[2] => Selector9.IN13
IR[3] => pc_output.DATAB
IR[3] => pc_output.DATAB
IR[3] => pc_output.DATAB
IR[3] => Add2.IN33
IR[3] => Selector8.IN13
IR[4] => pc_output.DATAB
IR[4] => pc_output.DATAB
IR[4] => pc_output.DATAB
IR[4] => Add2.IN32
IR[4] => Selector7.IN13
IR[5] => pc_output.DATAB
IR[5] => pc_output.DATAB
IR[5] => pc_output.DATAB
IR[5] => Add2.IN31
IR[5] => Selector6.IN13
IR[6] => pc_output.DATAB
IR[6] => pc_output.DATAB
IR[6] => pc_output.DATAB
IR[6] => Add2.IN30
IR[6] => Selector5.IN13
IR[7] => pc_output.DATAB
IR[7] => pc_output.DATAB
IR[7] => pc_output.DATAB
IR[7] => Add2.IN29
IR[7] => Selector4.IN13
IR[8] => pc_output.DATAB
IR[8] => pc_output.DATAB
IR[8] => pc_output.DATAB
IR[8] => Add2.IN28
IR[8] => Selector3.IN13
IR[9] => pc_output.DATAB
IR[9] => pc_output.DATAB
IR[9] => pc_output.DATAB
IR[9] => Add2.IN27
IR[9] => Selector2.IN13
IR[10] => pc_output.DATAB
IR[10] => pc_output.DATAB
IR[10] => pc_output.DATAB
IR[10] => Add2.IN26
IR[10] => Selector1.IN13
IR[11] => pc_output.DATAB
IR[11] => pc_output.DATAB
IR[11] => pc_output.DATAB
IR[11] => Add2.IN25
IR[11] => Selector0.IN13
IR[12] => Add2.IN24
IR[12] => Equal0.IN47
IR[12] => Equal1.IN47
IR[12] => Equal2.IN47
IR[12] => Equal3.IN47
IR[12] => Equal4.IN47
IR[12] => Equal5.IN47
IR[13] => Add2.IN23
IR[13] => Equal0.IN46
IR[13] => Equal1.IN46
IR[13] => Equal2.IN46
IR[13] => Equal3.IN46
IR[13] => Equal4.IN46
IR[13] => Equal5.IN46
IR[14] => Add2.IN22
IR[14] => Equal0.IN45
IR[14] => Equal1.IN45
IR[14] => Equal2.IN45
IR[14] => Equal3.IN45
IR[14] => Equal4.IN45
IR[14] => Equal5.IN45
IR[15] => Add2.IN21
IR[15] => Equal0.IN44
IR[15] => Equal1.IN44
IR[15] => Equal2.IN44
IR[15] => Equal3.IN44
IR[15] => Equal4.IN44
IR[15] => Equal5.IN44
IR[16] => Add2.IN20
IR[16] => Equal0.IN43
IR[16] => Equal1.IN43
IR[16] => Equal2.IN43
IR[16] => Equal3.IN43
IR[16] => Equal4.IN43
IR[16] => Equal5.IN43
IR[17] => Add2.IN19
IR[17] => Equal0.IN42
IR[17] => Equal1.IN42
IR[17] => Equal2.IN42
IR[17] => Equal3.IN42
IR[17] => Equal4.IN42
IR[17] => Equal5.IN42
IR[18] => Add2.IN18
IR[18] => Equal0.IN41
IR[18] => Equal1.IN41
IR[18] => Equal2.IN41
IR[18] => Equal3.IN41
IR[18] => Equal4.IN41
IR[18] => Equal5.IN41
IR[19] => Add2.IN17
IR[19] => Equal0.IN40
IR[19] => Equal1.IN40
IR[19] => Equal2.IN40
IR[19] => Equal3.IN40
IR[19] => Equal4.IN40
IR[19] => Equal5.IN40
IR[20] => Add2.IN16
IR[20] => Equal0.IN39
IR[20] => Equal1.IN39
IR[20] => Equal2.IN39
IR[20] => Equal3.IN39
IR[20] => Equal4.IN39
IR[20] => Equal5.IN39
IR[21] => Add2.IN15
IR[21] => Equal0.IN38
IR[21] => Equal1.IN38
IR[21] => Equal2.IN38
IR[21] => Equal3.IN38
IR[21] => Equal4.IN38
IR[21] => Equal5.IN38
IR[22] => Add2.IN14
IR[22] => Equal0.IN37
IR[22] => Equal1.IN37
IR[22] => Equal2.IN37
IR[22] => Equal3.IN37
IR[22] => Equal4.IN37
IR[22] => Equal5.IN37
IR[23] => Add2.IN13
IR[23] => Equal0.IN36
IR[23] => Equal1.IN36
IR[23] => Equal2.IN36
IR[23] => Equal3.IN36
IR[23] => Equal4.IN36
IR[23] => Equal5.IN36
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[0] => pc_output.OUTPUTSELECT
CCR[1] => ~NO_FANOUT~
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[2] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
CCR[3] => pc_output.OUTPUTSELECT
pc_output[0] <= pc_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[1] <= pc_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[2] <= pc_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[3] <= pc_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[4] <= pc_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[5] <= pc_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[6] <= pc_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[7] <= pc_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[8] <= pc_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[9] <= pc_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[10] <= pc_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_output[11] <= pc_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|alu:alu
operation[0] => Mux0.IN17
operation[0] => Mux1.IN17
operation[0] => Mux2.IN17
operation[0] => Mux3.IN17
operation[0] => Mux4.IN17
operation[0] => Mux5.IN17
operation[0] => Mux6.IN17
operation[0] => Mux7.IN17
operation[0] => Mux8.IN17
operation[0] => Mux9.IN17
operation[0] => Mux10.IN17
operation[0] => Mux11.IN17
operation[0] => Mux12.IN17
operation[0] => Mux13.IN17
operation[0] => Mux14.IN17
operation[0] => Mux15.IN17
operation[1] => Mux0.IN16
operation[1] => Mux1.IN16
operation[1] => Mux2.IN16
operation[1] => Mux3.IN16
operation[1] => Mux4.IN16
operation[1] => Mux5.IN16
operation[1] => Mux6.IN16
operation[1] => Mux7.IN16
operation[1] => Mux8.IN16
operation[1] => Mux9.IN16
operation[1] => Mux10.IN16
operation[1] => Mux11.IN16
operation[1] => Mux12.IN16
operation[1] => Mux13.IN16
operation[1] => Mux14.IN16
operation[1] => Mux15.IN16
operation[2] => Mux0.IN15
operation[2] => Mux1.IN15
operation[2] => Mux2.IN15
operation[2] => Mux3.IN15
operation[2] => Mux4.IN15
operation[2] => Mux5.IN15
operation[2] => Mux6.IN15
operation[2] => Mux7.IN15
operation[2] => Mux8.IN15
operation[2] => Mux9.IN15
operation[2] => Mux10.IN15
operation[2] => Mux11.IN15
operation[2] => Mux12.IN15
operation[2] => Mux13.IN15
operation[2] => Mux14.IN15
operation[2] => Mux15.IN15
operation[3] => Mux0.IN14
operation[3] => Mux1.IN14
operation[3] => Mux2.IN14
operation[3] => Mux3.IN14
operation[3] => Mux4.IN14
operation[3] => Mux5.IN14
operation[3] => Mux6.IN14
operation[3] => Mux7.IN14
operation[3] => Mux8.IN14
operation[3] => Mux9.IN14
operation[3] => Mux10.IN14
operation[3] => Mux11.IN14
operation[3] => Mux12.IN14
operation[3] => Mux13.IN14
operation[3] => Mux14.IN14
operation[3] => Mux15.IN14
reg_a[0] => c_out.IN0
reg_a[0] => c_out.IN0
reg_a[0] => c_out.IN0
reg_a[0] => Mod0.IN15
reg_a[0] => Mux15.IN18
reg_a[0] => Mux15.IN9
reg_a[1] => c_out.IN0
reg_a[1] => c_out.IN0
reg_a[1] => c_out.IN0
reg_a[1] => Mod0.IN14
reg_a[1] => Mux14.IN18
reg_a[1] => Mux14.IN9
reg_a[2] => c_out.IN0
reg_a[2] => c_out.IN0
reg_a[2] => c_out.IN0
reg_a[2] => Mod0.IN13
reg_a[2] => Mux13.IN18
reg_a[2] => Mux13.IN9
reg_a[3] => c_out.IN0
reg_a[3] => c_out.IN0
reg_a[3] => c_out.IN0
reg_a[3] => Mod0.IN12
reg_a[3] => Mux12.IN18
reg_a[3] => Mux12.IN9
reg_a[4] => c_out.IN0
reg_a[4] => c_out.IN0
reg_a[4] => c_out.IN0
reg_a[4] => Mod0.IN11
reg_a[4] => Mux11.IN18
reg_a[4] => Mux11.IN9
reg_a[5] => c_out.IN0
reg_a[5] => c_out.IN0
reg_a[5] => c_out.IN0
reg_a[5] => Mod0.IN10
reg_a[5] => Mux10.IN18
reg_a[5] => Mux10.IN9
reg_a[6] => c_out.IN0
reg_a[6] => c_out.IN0
reg_a[6] => c_out.IN0
reg_a[6] => Mod0.IN9
reg_a[6] => Mux9.IN18
reg_a[6] => Mux9.IN9
reg_a[7] => c_out.IN0
reg_a[7] => c_out.IN0
reg_a[7] => c_out.IN0
reg_a[7] => Mod0.IN8
reg_a[7] => Mux8.IN18
reg_a[7] => Mux8.IN9
reg_a[8] => c_out.IN0
reg_a[8] => c_out.IN0
reg_a[8] => c_out.IN0
reg_a[8] => Mod0.IN7
reg_a[8] => Mux7.IN18
reg_a[8] => Mux7.IN9
reg_a[9] => c_out.IN0
reg_a[9] => c_out.IN0
reg_a[9] => c_out.IN0
reg_a[9] => Mod0.IN6
reg_a[9] => Mux6.IN18
reg_a[9] => Mux6.IN9
reg_a[10] => c_out.IN0
reg_a[10] => c_out.IN0
reg_a[10] => c_out.IN0
reg_a[10] => Mod0.IN5
reg_a[10] => Mux5.IN18
reg_a[10] => Mux5.IN9
reg_a[11] => c_out.IN0
reg_a[11] => c_out.IN0
reg_a[11] => c_out.IN0
reg_a[11] => Mod0.IN4
reg_a[11] => Mux4.IN18
reg_a[11] => Mux4.IN9
reg_a[12] => c_out.IN0
reg_a[12] => c_out.IN0
reg_a[12] => c_out.IN0
reg_a[12] => Mod0.IN3
reg_a[12] => Mux3.IN18
reg_a[12] => Mux3.IN9
reg_a[13] => c_out.IN0
reg_a[13] => c_out.IN0
reg_a[13] => c_out.IN0
reg_a[13] => Mod0.IN2
reg_a[13] => Mux2.IN18
reg_a[13] => Mux2.IN9
reg_a[14] => c_out.IN0
reg_a[14] => c_out.IN0
reg_a[14] => c_out.IN0
reg_a[14] => Mod0.IN1
reg_a[14] => Mux1.IN18
reg_a[14] => Mux1.IN9
reg_a[15] => c_out.IN0
reg_a[15] => c_out.IN0
reg_a[15] => c_out.IN0
reg_a[15] => Mod0.IN0
reg_a[15] => Mux0.IN18
reg_a[15] => Mux0.IN9
reg_b[0] => c_out.IN1
reg_b[0] => c_out.IN1
reg_b[0] => c_out.IN1
reg_b[0] => Mod0.IN31
reg_b[0] => Mux15.IN19
reg_b[1] => c_out.IN1
reg_b[1] => c_out.IN1
reg_b[1] => c_out.IN1
reg_b[1] => Mod0.IN30
reg_b[1] => Mux14.IN19
reg_b[2] => c_out.IN1
reg_b[2] => c_out.IN1
reg_b[2] => c_out.IN1
reg_b[2] => Mod0.IN29
reg_b[2] => Mux13.IN19
reg_b[3] => c_out.IN1
reg_b[3] => c_out.IN1
reg_b[3] => c_out.IN1
reg_b[3] => Mod0.IN28
reg_b[3] => Mux12.IN19
reg_b[4] => c_out.IN1
reg_b[4] => c_out.IN1
reg_b[4] => c_out.IN1
reg_b[4] => Mod0.IN27
reg_b[4] => Mux11.IN19
reg_b[5] => c_out.IN1
reg_b[5] => c_out.IN1
reg_b[5] => c_out.IN1
reg_b[5] => Mod0.IN26
reg_b[5] => Mux10.IN19
reg_b[6] => c_out.IN1
reg_b[6] => c_out.IN1
reg_b[6] => c_out.IN1
reg_b[6] => Mod0.IN25
reg_b[6] => Mux9.IN19
reg_b[7] => c_out.IN1
reg_b[7] => c_out.IN1
reg_b[7] => c_out.IN1
reg_b[7] => Mod0.IN24
reg_b[7] => Mux8.IN19
reg_b[8] => c_out.IN1
reg_b[8] => c_out.IN1
reg_b[8] => c_out.IN1
reg_b[8] => Mod0.IN23
reg_b[8] => Mux7.IN19
reg_b[9] => c_out.IN1
reg_b[9] => c_out.IN1
reg_b[9] => c_out.IN1
reg_b[9] => Mod0.IN22
reg_b[9] => Mux6.IN19
reg_b[10] => c_out.IN1
reg_b[10] => c_out.IN1
reg_b[10] => c_out.IN1
reg_b[10] => Mod0.IN21
reg_b[10] => Mux5.IN19
reg_b[11] => c_out.IN1
reg_b[11] => c_out.IN1
reg_b[11] => c_out.IN1
reg_b[11] => Mod0.IN20
reg_b[11] => Mux4.IN19
reg_b[12] => c_out.IN1
reg_b[12] => c_out.IN1
reg_b[12] => c_out.IN1
reg_b[12] => Mod0.IN19
reg_b[12] => Mux3.IN19
reg_b[13] => c_out.IN1
reg_b[13] => c_out.IN1
reg_b[13] => c_out.IN1
reg_b[13] => Mod0.IN18
reg_b[13] => Mux2.IN19
reg_b[14] => c_out.IN1
reg_b[14] => c_out.IN1
reg_b[14] => c_out.IN1
reg_b[14] => Mod0.IN17
reg_b[14] => Mux1.IN19
reg_b[15] => c_out.IN1
reg_b[15] => c_out.IN1
reg_b[15] => c_out.IN1
reg_b[15] => Mod0.IN16
reg_b[15] => Mux0.IN19
c_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
c_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
c_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
c_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
c_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
c_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
c_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
CCR[0] <= <GND>
CCR[1] <= <GND>
CCR[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
CCR[3] <= CCR.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|elatch16:LATCHA
en => Q[0]$latch.LATCH_ENABLE
en => Q[1]$latch.LATCH_ENABLE
en => Q[2]$latch.LATCH_ENABLE
en => Q[3]$latch.LATCH_ENABLE
en => Q[4]$latch.LATCH_ENABLE
en => Q[5]$latch.LATCH_ENABLE
en => Q[6]$latch.LATCH_ENABLE
en => Q[7]$latch.LATCH_ENABLE
en => Q[8]$latch.LATCH_ENABLE
en => Q[9]$latch.LATCH_ENABLE
en => Q[10]$latch.LATCH_ENABLE
en => Q[11]$latch.LATCH_ENABLE
en => Q[12]$latch.LATCH_ENABLE
en => Q[13]$latch.LATCH_ENABLE
en => Q[14]$latch.LATCH_ENABLE
en => Q[15]$latch.LATCH_ENABLE
D[0] => Q[0]$latch.DATAIN
D[1] => Q[1]$latch.DATAIN
D[2] => Q[2]$latch.DATAIN
D[3] => Q[3]$latch.DATAIN
D[4] => Q[4]$latch.DATAIN
D[5] => Q[5]$latch.DATAIN
D[6] => Q[6]$latch.DATAIN
D[7] => Q[7]$latch.DATAIN
D[8] => Q[8]$latch.DATAIN
D[9] => Q[9]$latch.DATAIN
D[10] => Q[10]$latch.DATAIN
D[11] => Q[11]$latch.DATAIN
D[12] => Q[12]$latch.DATAIN
D[13] => Q[13]$latch.DATAIN
D[14] => Q[14]$latch.DATAIN
D[15] => Q[15]$latch.DATAIN
Q[0] <= Q[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|mux_k:muxK
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
D0[0] => Q.DATAA
D0[1] => Q.DATAA
D0[2] => Q.DATAA
D0[3] => Q.DATAA
D0[4] => Q.DATAA
D0[5] => Q.DATAA
D0[6] => Q.DATAA
D0[7] => Q.DATAA
D0[8] => Q.DATAA
D0[9] => Q.DATAA
D0[10] => Q.DATAA
D0[11] => Q.DATAA
D0[12] => Q.DATAA
D0[13] => Q.DATAA
D0[14] => Q.DATAA
D0[15] => Q.DATAA
K[0] => Q.DATAB
K[1] => Q.DATAB
K[2] => Q.DATAB
K[3] => Q.DATAB
K[4] => Q.DATAB
K[5] => Q.DATAB
K[6] => Q.DATAB
K[7] => Q.DATAB
K[8] => Q.DATAB
K[9] => Q.DATAB
K[10] => Q.DATAB
K[11] => Q.DATAB
K[12] => Q.DATAB
K[13] => Q.DATAB
K[14] => Q.DATAB
K[15] => Q.DATAB
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|EFF16:ff1
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|EFF16:ff2
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|EFF16:inst
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|shifter:shifter
op[0] => Mux0.IN2
op[0] => Mux1.IN1
op[0] => Mux2.IN1
op[0] => Mux3.IN1
op[0] => Mux4.IN1
op[0] => Mux5.IN1
op[0] => Mux6.IN1
op[0] => Mux7.IN1
op[0] => Mux8.IN1
op[0] => Mux9.IN1
op[0] => Mux10.IN1
op[0] => Mux11.IN1
op[0] => Mux12.IN1
op[0] => Mux13.IN1
op[0] => Mux14.IN1
op[0] => Mux15.IN2
op[1] => Mux0.IN1
op[1] => Mux1.IN0
op[1] => Mux2.IN0
op[1] => Mux3.IN0
op[1] => Mux4.IN0
op[1] => Mux5.IN0
op[1] => Mux6.IN0
op[1] => Mux7.IN0
op[1] => Mux8.IN0
op[1] => Mux9.IN0
op[1] => Mux10.IN0
op[1] => Mux11.IN0
op[1] => Mux12.IN0
op[1] => Mux13.IN0
op[1] => Mux14.IN0
op[1] => Mux15.IN1
c[0] => Mux14.IN5
c[0] => Mux15.IN4
c[0] => Mux15.IN5
c[1] => Mux13.IN5
c[1] => Mux14.IN3
c[1] => Mux14.IN4
c[1] => Mux15.IN3
c[2] => Mux12.IN5
c[2] => Mux13.IN3
c[2] => Mux13.IN4
c[2] => Mux14.IN2
c[3] => Mux11.IN5
c[3] => Mux12.IN3
c[3] => Mux12.IN4
c[3] => Mux13.IN2
c[4] => Mux10.IN5
c[4] => Mux11.IN3
c[4] => Mux11.IN4
c[4] => Mux12.IN2
c[5] => Mux9.IN5
c[5] => Mux10.IN3
c[5] => Mux10.IN4
c[5] => Mux11.IN2
c[6] => Mux8.IN5
c[6] => Mux9.IN3
c[6] => Mux9.IN4
c[6] => Mux10.IN2
c[7] => Mux7.IN5
c[7] => Mux8.IN3
c[7] => Mux8.IN4
c[7] => Mux9.IN2
c[8] => Mux6.IN5
c[8] => Mux7.IN3
c[8] => Mux7.IN4
c[8] => Mux8.IN2
c[9] => Mux5.IN5
c[9] => Mux6.IN3
c[9] => Mux6.IN4
c[9] => Mux7.IN2
c[10] => Mux4.IN5
c[10] => Mux5.IN3
c[10] => Mux5.IN4
c[10] => Mux6.IN2
c[11] => Mux3.IN5
c[11] => Mux4.IN3
c[11] => Mux4.IN4
c[11] => Mux5.IN2
c[12] => Mux2.IN5
c[12] => Mux3.IN3
c[12] => Mux3.IN4
c[12] => Mux4.IN2
c[13] => Mux1.IN5
c[13] => Mux2.IN3
c[13] => Mux2.IN4
c[13] => Mux3.IN2
c[14] => Mux0.IN5
c[14] => Mux1.IN3
c[14] => Mux1.IN4
c[14] => Mux2.IN2
c[15] => Mux0.IN3
c[15] => Mux0.IN4
c[15] => Mux1.IN2
c_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
c_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
c_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
c_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
c_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
c_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
c_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|EV22G5|DATA:inst3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|EV22G5|DATA:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_2jf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jf1:auto_generated.data_a[0]
data_a[1] => altsyncram_2jf1:auto_generated.data_a[1]
data_a[2] => altsyncram_2jf1:auto_generated.data_a[2]
data_a[3] => altsyncram_2jf1:auto_generated.data_a[3]
data_a[4] => altsyncram_2jf1:auto_generated.data_a[4]
data_a[5] => altsyncram_2jf1:auto_generated.data_a[5]
data_a[6] => altsyncram_2jf1:auto_generated.data_a[6]
data_a[7] => altsyncram_2jf1:auto_generated.data_a[7]
data_a[8] => altsyncram_2jf1:auto_generated.data_a[8]
data_a[9] => altsyncram_2jf1:auto_generated.data_a[9]
data_a[10] => altsyncram_2jf1:auto_generated.data_a[10]
data_a[11] => altsyncram_2jf1:auto_generated.data_a[11]
data_a[12] => altsyncram_2jf1:auto_generated.data_a[12]
data_a[13] => altsyncram_2jf1:auto_generated.data_a[13]
data_a[14] => altsyncram_2jf1:auto_generated.data_a[14]
data_a[15] => altsyncram_2jf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2jf1:auto_generated.address_a[0]
address_a[1] => altsyncram_2jf1:auto_generated.address_a[1]
address_a[2] => altsyncram_2jf1:auto_generated.address_a[2]
address_a[3] => altsyncram_2jf1:auto_generated.address_a[3]
address_a[4] => altsyncram_2jf1:auto_generated.address_a[4]
address_a[5] => altsyncram_2jf1:auto_generated.address_a[5]
address_a[6] => altsyncram_2jf1:auto_generated.address_a[6]
address_a[7] => altsyncram_2jf1:auto_generated.address_a[7]
address_a[8] => altsyncram_2jf1:auto_generated.address_a[8]
address_a[9] => altsyncram_2jf1:auto_generated.address_a[9]
address_a[10] => altsyncram_2jf1:auto_generated.address_a[10]
address_a[11] => altsyncram_2jf1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2jf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2jf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2jf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2jf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2jf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2jf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2jf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2jf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2jf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2jf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2jf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2jf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2jf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2jf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2jf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2jf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


