
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.23

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.13 source latency prev_event_inc[4]$_SDFFE_PN0N_/CK ^
  -0.13 target latency counters[141]$_SDFFE_PP0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counters[224]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[224]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   13.96    0.01    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.04 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   25.64    0.02    0.05    0.09 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.09 ^ clkbuf_leaf_22_clk/A (CLKBUF_X3)
     7    9.18    0.01    0.04    0.13 ^ clkbuf_leaf_22_clk/Z (CLKBUF_X3)
                                         clknet_leaf_22_clk (net)
                  0.01    0.00    0.13 ^ counters[224]$_SDFFE_PP0P_/CK (DFF_X2)
     1    1.84    0.01    0.07    0.20 ^ counters[224]$_SDFFE_PP0P_/QN (DFF_X2)
                                         _0012_ (net)
                  0.01    0.00    0.20 ^ _2726_/B2 (AOI21_X1)
     1    1.65    0.01    0.01    0.22 v _2726_/ZN (AOI21_X1)
                                         _0526_ (net)
                  0.01    0.00    0.22 v _2727_/A2 (NOR2_X1)
     1    1.40    0.01    0.03    0.24 ^ _2727_/ZN (NOR2_X1)
                                         _0154_ (net)
                  0.01    0.00    0.24 ^ counters[224]$_SDFFE_PP0P_/D (DFF_X2)
                                  0.24   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   13.96    0.01    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.04 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   25.64    0.02    0.05    0.09 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.09 ^ clkbuf_leaf_22_clk/A (CLKBUF_X3)
     7    9.18    0.01    0.04    0.13 ^ clkbuf_leaf_22_clk/Z (CLKBUF_X3)
                                         clknet_leaf_22_clk (net)
                  0.01    0.00    0.13 ^ counters[224]$_SDFFE_PP0P_/CK (DFF_X2)
                          0.00    0.13   clock reconvergence pessimism
                          0.01    0.14   library hold time
                                  0.14   data required time
-----------------------------------------------------------------------------
                                  0.14   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_sel[4] (input port clocked by core_clock)
Endpoint: count_value[24] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    2.14    0.00    0.00    0.20 v counter_sel[4] (in)
                                         counter_sel[4] (net)
                  0.00    0.00    0.20 v _3314_/A (CLKBUF_X3)
     6   20.18    0.02    0.04    0.24 v _3314_/Z (CLKBUF_X3)
                                         _0988_ (net)
                  0.02    0.00    0.24 v _3315_/A (BUF_X4)
    10   31.87    0.01    0.04    0.28 v _3315_/Z (BUF_X4)
                                         _0989_ (net)
                  0.01    0.00    0.28 v _3333_/A (INV_X1)
     5    9.44    0.02    0.03    0.31 ^ _3333_/ZN (INV_X1)
                                         _1007_ (net)
                  0.02    0.00    0.31 ^ _3467_/A (CLKBUF_X3)
    10   20.10    0.02    0.05    0.36 ^ _3467_/Z (CLKBUF_X3)
                                         _1130_ (net)
                  0.02    0.00    0.36 ^ _3523_/A1 (NOR2_X1)
     1    1.04    0.01    0.01    0.37 v _3523_/ZN (NOR2_X1)
                                         _1181_ (net)
                  0.01    0.00    0.37 v _3524_/A3 (OR3_X1)
     1    4.03    0.02    0.09    0.46 v _3524_/ZN (OR3_X1)
                                         _1182_ (net)
                  0.02    0.00    0.46 v _3526_/B2 (AOI221_X1)
     1    1.98    0.04    0.08    0.54 ^ _3526_/ZN (AOI221_X1)
                                         net280 (net)
                  0.04    0.00    0.54 ^ output280/A (BUF_X1)
     1    0.38    0.01    0.03    0.57 ^ output280/Z (BUF_X1)
                                         count_value[24] (net)
                  0.01    0.00    0.57 ^ count_value[24] (out)
                                  0.57   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_sel[4] (input port clocked by core_clock)
Endpoint: count_value[24] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    2.14    0.00    0.00    0.20 v counter_sel[4] (in)
                                         counter_sel[4] (net)
                  0.00    0.00    0.20 v _3314_/A (CLKBUF_X3)
     6   20.18    0.02    0.04    0.24 v _3314_/Z (CLKBUF_X3)
                                         _0988_ (net)
                  0.02    0.00    0.24 v _3315_/A (BUF_X4)
    10   31.87    0.01    0.04    0.28 v _3315_/Z (BUF_X4)
                                         _0989_ (net)
                  0.01    0.00    0.28 v _3333_/A (INV_X1)
     5    9.44    0.02    0.03    0.31 ^ _3333_/ZN (INV_X1)
                                         _1007_ (net)
                  0.02    0.00    0.31 ^ _3467_/A (CLKBUF_X3)
    10   20.10    0.02    0.05    0.36 ^ _3467_/Z (CLKBUF_X3)
                                         _1130_ (net)
                  0.02    0.00    0.36 ^ _3523_/A1 (NOR2_X1)
     1    1.04    0.01    0.01    0.37 v _3523_/ZN (NOR2_X1)
                                         _1181_ (net)
                  0.01    0.00    0.37 v _3524_/A3 (OR3_X1)
     1    4.03    0.02    0.09    0.46 v _3524_/ZN (OR3_X1)
                                         _1182_ (net)
                  0.02    0.00    0.46 v _3526_/B2 (AOI221_X1)
     1    1.98    0.04    0.08    0.54 ^ _3526_/ZN (AOI221_X1)
                                         net280 (net)
                  0.04    0.00    0.54 ^ output280/A (BUF_X1)
     1    0.38    0.01    0.03    0.57 ^ output280/Z (BUF_X1)
                                         count_value[24] (net)
                  0.01    0.00    0.57 ^ count_value[24] (out)
                                  0.57   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.11834782361984253

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5961

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.35772705078125

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7027

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counters[84]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[89]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.04    0.13 ^ clkbuf_leaf_10_clk/Z (CLKBUF_X3)
   0.00    0.13 ^ counters[84]$_SDFFE_PP0P_/CK (DFF_X2)
   0.13    0.25 ^ counters[84]$_SDFFE_PP0P_/Q (DFF_X2)
   0.03    0.29 v _3214_/ZN (NAND4_X2)
   0.12    0.41 v _3223_/ZN (OR4_X2)
   0.09    0.50 v _3224_/ZN (OR3_X2)
   0.06    0.55 ^ _3234_/ZN (NOR3_X1)
   0.06    0.61 v _3235_/Z (MUX2_X1)
   0.00    0.61 v counters[89]$_SDFFE_PP0P_/D (DFF_X2)
           0.61   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.09 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.04    1.13 ^ clkbuf_leaf_12_clk/Z (CLKBUF_X3)
   0.00    1.13 ^ counters[89]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    1.13   clock reconvergence pessimism
  -0.04    1.09   library setup time
           1.09   data required time
---------------------------------------------------------
           1.09   data required time
          -0.61   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counters[224]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[224]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.04    0.13 ^ clkbuf_leaf_22_clk/Z (CLKBUF_X3)
   0.00    0.13 ^ counters[224]$_SDFFE_PP0P_/CK (DFF_X2)
   0.07    0.20 ^ counters[224]$_SDFFE_PP0P_/QN (DFF_X2)
   0.01    0.22 v _2726_/ZN (AOI21_X1)
   0.03    0.24 ^ _2727_/ZN (NOR2_X1)
   0.00    0.24 ^ counters[224]$_SDFFE_PP0P_/D (DFF_X2)
           0.24   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.04    0.13 ^ clkbuf_leaf_22_clk/Z (CLKBUF_X3)
   0.00    0.13 ^ counters[224]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    0.13   clock reconvergence pessimism
   0.01    0.14   library hold time
           0.14   data required time
---------------------------------------------------------
           0.14   data required time
          -0.24   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1281

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1285

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5689

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.2311

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
40.622253

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-03   1.01e-05   2.38e-05   1.85e-03  53.1%
Combinational          1.90e-04   2.20e-04   5.79e-05   4.67e-04  13.4%
Clock                  5.72e-04   5.99e-04   1.81e-06   1.17e-03  33.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.58e-03   8.29e-04   8.35e-05   3.49e-03 100.0%
                          73.9%      23.7%       2.4%
