{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512091067350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512091067351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 09:17:47 2017 " "Processing started: Fri Dec 01 09:17:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512091067351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512091067351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KeyScan -c KeyScan " "Command: quartus_map --read_settings_files=on --write_settings_files=off KeyScan -c KeyScan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512091067351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512091067486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyScan " "Found entity 1: KeyScan" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512091067511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512091067511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyinput.v 1 1 " "Found 1 design units, including 1 entities, in source file keyinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyInput " "Found entity 1: KeyInput" {  } { { "KeyInput.v" "" { Text "E:/School/Project/Test11/KeyInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512091067511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512091067511 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "key packed KeyScan.v(6) " "Verilog HDL Port Declaration warning at KeyScan.v(6): port declaration for \"key\" declares packed dimensions but the data type declaration does not" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 6 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1512091067545 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "key KeyScan.v(3) " "HDL info at KeyScan.v(3): see declaration for object \"key\"" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512091067545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KeyScan " "Elaborating entity \"KeyScan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512091067670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(13) " "Verilog HDL assignment warning at KeyScan.v(13): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067697 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(14) " "Verilog HDL assignment warning at KeyScan.v(14): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067697 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(15) " "Verilog HDL assignment warning at KeyScan.v(15): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067697 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(16) " "Verilog HDL assignment warning at KeyScan.v(16): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067697 "|KeyScan"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KeyScan.v(12) " "Verilog HDL Case Statement information at KeyScan.v(12): all case item expressions in this case statement are onehot" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1512091067697 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(23) " "Verilog HDL assignment warning at KeyScan.v(23): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067697 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(24) " "Verilog HDL assignment warning at KeyScan.v(24): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067697 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(25) " "Verilog HDL assignment warning at KeyScan.v(25): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067698 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(26) " "Verilog HDL assignment warning at KeyScan.v(26): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067698 "|KeyScan"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KeyScan.v(22) " "Verilog HDL Case Statement information at KeyScan.v(22): all case item expressions in this case statement are onehot" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1512091067698 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(33) " "Verilog HDL assignment warning at KeyScan.v(33): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067698 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(34) " "Verilog HDL assignment warning at KeyScan.v(34): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067698 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(35) " "Verilog HDL assignment warning at KeyScan.v(35): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067698 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(36) " "Verilog HDL assignment warning at KeyScan.v(36): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067698 "|KeyScan"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KeyScan.v(32) " "Verilog HDL Case Statement information at KeyScan.v(32): all case item expressions in this case statement are onehot" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1512091067698 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(43) " "Verilog HDL assignment warning at KeyScan.v(43): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067698 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(44) " "Verilog HDL assignment warning at KeyScan.v(44): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067698 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(45) " "Verilog HDL assignment warning at KeyScan.v(45): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067699 "|KeyScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 KeyScan.v(46) " "Verilog HDL assignment warning at KeyScan.v(46): truncated value with size 4 to match size of target (1)" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512091067699 "|KeyScan"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KeyScan.v(42) " "Verilog HDL Case Statement information at KeyScan.v(42): all case item expressions in this case statement are onehot" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1512091067699 "|KeyScan"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SWC\[3\] VCC " "Pin \"SWC\[3\]\" is stuck at VCC" {  } { { "KeyScan.v" "" { Text "E:/School/Project/Test11/KeyScan.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512091068987 "|KeyScan|SWC[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512091068987 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512091069237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512091069659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512091069659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512091070144 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512091070144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512091070144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512091070144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512091070175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 09:17:50 2017 " "Processing ended: Fri Dec 01 09:17:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512091070175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512091070175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512091070175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512091070175 ""}
