

.PHONY : fdiv_b1-01
fdiv_b1-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b1-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b1-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b1-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b1-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b1 ;

.PHONY : fdiv_b2-01
fdiv_b2-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b2-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b2-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b2-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b2-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b2 ;

.PHONY : fdiv_b20-01
fdiv_b20-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b20-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b20-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b20-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b20-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b20 ;

.PHONY : fdiv_b21-01
fdiv_b21-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b21-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b21-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b21-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b21-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b21 ;

.PHONY : fdiv_b3-01
fdiv_b3-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b3-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b3-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b3-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b3-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b3 ;

.PHONY : fdiv_b4-01
fdiv_b4-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b4-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b4-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b4-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b4-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b4 ;

.PHONY : fdiv_b5-01
fdiv_b5-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b5-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b5-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b5-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b5-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b5 ;

.PHONY : fdiv_b6-01
fdiv_b6-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b6-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b6-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b6-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b6-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b6 ;

.PHONY : fdiv_b7-01
fdiv_b7-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b7-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b7-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b7-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b7-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b7 ;

.PHONY : fdiv_b8-01
fdiv_b8-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b8-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b8-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b8-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b8-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b8 ;

.PHONY : fdiv_b9-01
fdiv_b9-01 :
	@cd /home/anusha/new/RV32H/fdiv/work/fdiv_b9-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fdiv/test/env -mabi=ilp32  /home/anusha/new/RV32H/fdiv/test/fdiv_b9-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fdiv_b9-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fdiv_b9-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fdiv.cgf -x32 -f32 -ix False   -l fdiv_b9 ;