INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 05:45:41 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 oehb3/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            oehb0/data_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.911ns (20.217%)  route 3.595ns (79.783%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 7.144 - 6.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=884, unset)          1.282     1.282    oehb3/clk
    SLICE_X13Y112        FDCE                                         r  oehb3/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDCE (Prop_fdce_C_Q)         0.204     1.486 f  oehb3/data_reg_reg[4]/Q
                         net (fo=4, routed)           0.540     2.026    tehb6/Q[4]
    SLICE_X13Y113        LUT5 (Prop_lut5_I2_O)        0.126     2.152 r  tehb6/dataOutArray[0]0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.152    cmpi2/S[1]
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.419 f  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=22, routed)          0.626     3.045    tehb7/fifo/O158[0]
    SLICE_X13Y118        LUT4 (Prop_lut4_I2_O)        0.049     3.094 f  tehb7/fifo/out_address0[7]_INST_0_i_4/O
                         net (fo=14, routed)          0.613     3.707    tehb7/fifo/Empty_reg_3
    SLICE_X4Y117         LUT6 (Prop_lut6_I0_O)        0.136     3.843 r  tehb7/fifo/Tail[3]_i_5__0/O
                         net (fo=3, routed)           0.462     4.305    tehb5/fifo/q1_reg[16]_1
    SLICE_X13Y119        LUT6 (Prop_lut6_I5_O)        0.043     4.348 f  tehb5/fifo/q0_reg_i_36/O
                         net (fo=5, routed)           0.285     4.633    tehb5/fifo/full_reg_reg_0
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.043     4.676 f  tehb5/fifo/full_reg_i_3/O
                         net (fo=14, routed)          0.456     5.133    tehb5/fifo/Empty_reg_1
    SLICE_X14Y119        LUT5 (Prop_lut5_I2_O)        0.043     5.176 r  tehb5/fifo/data_reg[31]_i_1__5/O
                         net (fo=32, routed)          0.613     5.788    oehb0/E[0]
    SLICE_X14Y129        FDCE                                         r  oehb0/data_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=884, unset)          1.144     7.144    oehb0/clk
    SLICE_X14Y129        FDCE                                         r  oehb0/data_reg_reg[26]/C
                         clock pessimism              0.085     7.229    
                         clock uncertainty           -0.035     7.194    
    SLICE_X14Y129        FDCE (Setup_fdce_C_CE)      -0.178     7.016    oehb0/data_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  1.227    




