/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:07:19 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_EDIS_0_1_H__
#define BCHP_MEMC_EDIS_0_1_H__

/***************************************************************************
 *MEMC_EDIS_0_1 - Enhanced Device Interface Stress (EDIS) Client 1 Registers
 ***************************************************************************/
#define BCHP_MEMC_EDIS_0_1_REV_ID                0x00900a00 /* [RO] Enhanced Device Interface Stress (EDIS) revision ID */
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG             0x00900a04 /* [WO] Control Triggers for actions */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE             0x00900a08 /* [RW] Control Modes for accesses */
#define BCHP_MEMC_EDIS_0_1_CTRL_SIZE             0x00900a0c /* [RW] Control Sizes for accesses */
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_START       0x00900a10 /* [RW] Control Starting Address for accesses */
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_START_EXT   0x00900a14 /* [RW] Control Starting Address Extension for accesses */
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_END         0x00900a18 /* [RW] Control Ending Address for accesses */
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_END_EXT     0x00900a1c /* [RW] Control Ending Address Extension for accesses */
#define BCHP_MEMC_EDIS_0_1_CTRL_WRITE_MASKS      0x00900a20 /* [RW] Control Byte Write Masks */
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES      0x00900a24 /* [RW] Control Interrupt Enables */
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN             0x00900a40 /* [RO] Main Status of EDIS operation */
#define BCHP_MEMC_EDIS_0_1_STAT_WORDS_WRITTEN    0x00900a44 /* [RO] Status Count of 32-byte JWords Written */
#define BCHP_MEMC_EDIS_0_1_STAT_WORDS_READ       0x00900a48 /* [RO] Status Count of 32-byte JWords Read */
#define BCHP_MEMC_EDIS_0_1_STAT_ERROR_COUNT      0x00900a4c /* [RO] Total Error Count on interface */
#define BCHP_MEMC_EDIS_0_1_STAT_ERROR_BITS       0x00900a50 /* [RO] Per Bit Lane Error Flags */
#define BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST        0x00900a54 /* [RO] Last Address Accessed */
#define BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST_EXT    0x00900a58 /* [RO] Last Address Accessed Extension */
#define BCHP_MEMC_EDIS_0_1_STAT_DEBUG            0x00900a7c /* [RO] Debug State */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_0      0x00900a80 /* [RO] Data Port Word 0 */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_1      0x00900a84 /* [RO] Data Port Word 1 */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_2      0x00900a88 /* [RO] Data Port Word 2 */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_3      0x00900a8c /* [RO] Data Port Word 3 */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_4      0x00900a90 /* [RO] Data Port Word 4 */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_5      0x00900a94 /* [RO] Data Port Word 5 */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_6      0x00900a98 /* [RO] Data Port Word 6 */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_7      0x00900a9c /* [RO] Data Port Word 7 */
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_0      0x00900aa0 /* [RW] Generator LFSR 0 State */
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_1      0x00900aa4 /* [RW] Generator LFSR 1 State */
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_2      0x00900aa8 /* [RW] Generator LFSR 2 State */
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_3      0x00900aac /* [RW] Generator LFSR 3 State */
#define BCHP_MEMC_EDIS_0_1_GEN_CLOCK             0x00900ab0 /* [RW] Generator Clock 0 and 1 State */
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN           0x00900ab4 /* [RW] Generator Patterns 0 thru 3 State */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO    0x00900ac0 /* [RW] Byte Lane 0 Control Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI    0x00900ac4 /* [RW] Byte Lane 0 Control High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO    0x00900ac8 /* [RW] Byte Lane 0 Control High Bits, for Bit Lanes 0 thru 3 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI    0x00900acc /* [RW] Byte Lane 1 Control High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO    0x00900ad0 /* [RW] Byte Lane 2 Control Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI    0x00900ad4 /* [RW] Byte Lane 2 Control High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO    0x00900ad8 /* [RW] Byte Lane 3 Control Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI    0x00900adc /* [RW] Byte Lane 3 Control High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO    0x00900ae0 /* [RO] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI    0x00900ae4 /* [RO] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO    0x00900ae8 /* [RO] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI    0x00900aec /* [RO] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO    0x00900af0 /* [RO] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI    0x00900af4 /* [RO] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO    0x00900af8 /* [RO] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI    0x00900afc /* [RO] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */

/***************************************************************************
 *REV_ID - Enhanced Device Interface Stress (EDIS) revision ID
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: REV_ID :: reserved0 [31:16] */
#define BCHP_MEMC_EDIS_0_1_REV_ID_reserved0_MASK                   0xffff0000
#define BCHP_MEMC_EDIS_0_1_REV_ID_reserved0_SHIFT                  16

/* MEMC_EDIS_0_1 :: REV_ID :: MAJOR_REV_ID [15:12] */
#define BCHP_MEMC_EDIS_0_1_REV_ID_MAJOR_REV_ID_MASK                0x0000f000
#define BCHP_MEMC_EDIS_0_1_REV_ID_MAJOR_REV_ID_SHIFT               12
#define BCHP_MEMC_EDIS_0_1_REV_ID_MAJOR_REV_ID_DEFAULT             0x00000001

/* MEMC_EDIS_0_1 :: REV_ID :: MINOR_REV_ID [11:08] */
#define BCHP_MEMC_EDIS_0_1_REV_ID_MINOR_REV_ID_MASK                0x00000f00
#define BCHP_MEMC_EDIS_0_1_REV_ID_MINOR_REV_ID_SHIFT               8
#define BCHP_MEMC_EDIS_0_1_REV_ID_MINOR_REV_ID_DEFAULT             0x00000001

/* MEMC_EDIS_0_1 :: REV_ID :: ALL_LAYER_ID [07:04] */
#define BCHP_MEMC_EDIS_0_1_REV_ID_ALL_LAYER_ID_MASK                0x000000f0
#define BCHP_MEMC_EDIS_0_1_REV_ID_ALL_LAYER_ID_SHIFT               4
#define BCHP_MEMC_EDIS_0_1_REV_ID_ALL_LAYER_ID_DEFAULT             0x00000000

/* MEMC_EDIS_0_1 :: REV_ID :: METAL_LAYER_ID [03:00] */
#define BCHP_MEMC_EDIS_0_1_REV_ID_METAL_LAYER_ID_MASK              0x0000000f
#define BCHP_MEMC_EDIS_0_1_REV_ID_METAL_LAYER_ID_SHIFT             0
#define BCHP_MEMC_EDIS_0_1_REV_ID_METAL_LAYER_ID_DEFAULT           0x00000000

/***************************************************************************
 *CTRL_TRIG - Control Triggers for actions
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: CTRL_TRIG :: reserved0 [31:05] */
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_reserved0_MASK                0xffffffe0
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_reserved0_SHIFT               5

/* MEMC_EDIS_0_1 :: CTRL_TRIG :: CLEAR_STATS [04:04] */
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_CLEAR_STATS_MASK              0x00000010
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_CLEAR_STATS_SHIFT             4
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_CLEAR_STATS_DEFAULT           0x00000000

/* MEMC_EDIS_0_1 :: CTRL_TRIG :: CONTINUE_ACCESSES [03:03] */
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_CONTINUE_ACCESSES_MASK        0x00000008
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_CONTINUE_ACCESSES_SHIFT       3
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_CONTINUE_ACCESSES_DEFAULT     0x00000000

/* MEMC_EDIS_0_1 :: CTRL_TRIG :: STOP_ACCESSES [02:02] */
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_STOP_ACCESSES_MASK            0x00000004
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_STOP_ACCESSES_SHIFT           2
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_STOP_ACCESSES_DEFAULT         0x00000000

/* MEMC_EDIS_0_1 :: CTRL_TRIG :: PAUSE_ACCESSES [01:01] */
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_PAUSE_ACCESSES_MASK           0x00000002
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_PAUSE_ACCESSES_SHIFT          1
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_PAUSE_ACCESSES_DEFAULT        0x00000000

/* MEMC_EDIS_0_1 :: CTRL_TRIG :: START_ACCESSES [00:00] */
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_START_ACCESSES_MASK           0x00000001
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_START_ACCESSES_SHIFT          0
#define BCHP_MEMC_EDIS_0_1_CTRL_TRIG_START_ACCESSES_DEFAULT        0x00000000

/***************************************************************************
 *CTRL_MODE - Control Modes for accesses
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: CTRL_MODE :: reserved0 [31:20] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_reserved0_MASK                0xfff00000
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_reserved0_SHIFT               20

/* MEMC_EDIS_0_1 :: CTRL_MODE :: reserved_for_eco1 [19:13] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_reserved_for_eco1_MASK        0x000fe000
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_reserved_for_eco1_SHIFT       13
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_reserved_for_eco1_DEFAULT     0x00000000

/* MEMC_EDIS_0_1 :: CTRL_MODE :: DATA_IS_ADDRESS_MODE [12:12] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_DATA_IS_ADDRESS_MODE_MASK     0x00001000
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_DATA_IS_ADDRESS_MODE_SHIFT    12
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_DATA_IS_ADDRESS_MODE_DEFAULT  0x00000000

/* MEMC_EDIS_0_1 :: CTRL_MODE :: MASK_ERRORS_P_EDGE [11:11] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_MASK_ERRORS_P_EDGE_MASK       0x00000800
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_MASK_ERRORS_P_EDGE_SHIFT      11
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_MASK_ERRORS_P_EDGE_DEFAULT    0x00000000

/* MEMC_EDIS_0_1 :: CTRL_MODE :: MASK_ERRORS_N_EDGE [10:10] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_MASK_ERRORS_N_EDGE_MASK       0x00000400
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_MASK_ERRORS_N_EDGE_SHIFT      10
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_MASK_ERRORS_N_EDGE_DEFAULT    0x00000000

/* MEMC_EDIS_0_1 :: CTRL_MODE :: DATA_PORT_SEL [09:08] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_DATA_PORT_SEL_MASK            0x00000300
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_DATA_PORT_SEL_SHIFT           8
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_DATA_PORT_SEL_DEFAULT         0x00000000

/* MEMC_EDIS_0_1 :: CTRL_MODE :: WRAP_STAT [07:07] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_WRAP_STAT_MASK                0x00000080
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_WRAP_STAT_SHIFT               7
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_WRAP_STAT_DEFAULT             0x00000000

/* MEMC_EDIS_0_1 :: CTRL_MODE :: DYNAMIC_WRITE_MASKS [06:06] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_DYNAMIC_WRITE_MASKS_MASK      0x00000040
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_DYNAMIC_WRITE_MASKS_SHIFT     6
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_DYNAMIC_WRITE_MASKS_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: CTRL_MODE :: PAUSE_ON_ERROR [05:05] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_PAUSE_ON_ERROR_MASK           0x00000020
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_PAUSE_ON_ERROR_SHIFT          5
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_PAUSE_ON_ERROR_DEFAULT        0x00000000

/* MEMC_EDIS_0_1 :: CTRL_MODE :: LOOP_MODE [04:04] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_LOOP_MODE_MASK                0x00000010
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_LOOP_MODE_SHIFT               4
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_LOOP_MODE_DEFAULT             0x00000000

/* MEMC_EDIS_0_1 :: CTRL_MODE :: ACCESS_MODE [03:00] */
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_ACCESS_MODE_MASK              0x0000000f
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_ACCESS_MODE_SHIFT             0
#define BCHP_MEMC_EDIS_0_1_CTRL_MODE_ACCESS_MODE_DEFAULT           0x00000000

/***************************************************************************
 *CTRL_SIZE - Control Sizes for accesses
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: CTRL_SIZE :: reserved0 [31:29] */
#define BCHP_MEMC_EDIS_0_1_CTRL_SIZE_reserved0_MASK                0xe0000000
#define BCHP_MEMC_EDIS_0_1_CTRL_SIZE_reserved0_SHIFT               29

/* MEMC_EDIS_0_1 :: CTRL_SIZE :: BURST_SIZE [28:24] */
#define BCHP_MEMC_EDIS_0_1_CTRL_SIZE_BURST_SIZE_MASK               0x1f000000
#define BCHP_MEMC_EDIS_0_1_CTRL_SIZE_BURST_SIZE_SHIFT              24
#define BCHP_MEMC_EDIS_0_1_CTRL_SIZE_BURST_SIZE_DEFAULT            0x00000000

/* MEMC_EDIS_0_1 :: CTRL_SIZE :: STEP_SIZE [23:00] */
#define BCHP_MEMC_EDIS_0_1_CTRL_SIZE_STEP_SIZE_MASK                0x00ffffff
#define BCHP_MEMC_EDIS_0_1_CTRL_SIZE_STEP_SIZE_SHIFT               0
#define BCHP_MEMC_EDIS_0_1_CTRL_SIZE_STEP_SIZE_DEFAULT             0x00000000

/***************************************************************************
 *CTRL_ADDR_START - Control Starting Address for accesses
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: CTRL_ADDR_START :: ADDR [31:00] */
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_START_ADDR_MASK               0xffffffff
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_START_ADDR_SHIFT              0
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_START_ADDR_DEFAULT            0x00000000

/***************************************************************************
 *CTRL_ADDR_START_EXT - Control Starting Address Extension for accesses
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: CTRL_ADDR_START_EXT :: reserved0 [31:08] */
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_START_EXT_reserved0_MASK      0xffffff00
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_START_EXT_reserved0_SHIFT     8

/* MEMC_EDIS_0_1 :: CTRL_ADDR_START_EXT :: ADDR_EXT [07:00] */
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_START_EXT_ADDR_EXT_MASK       0x000000ff
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_START_EXT_ADDR_EXT_SHIFT      0
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_START_EXT_ADDR_EXT_DEFAULT    0x00000000

/***************************************************************************
 *CTRL_ADDR_END - Control Ending Address for accesses
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: CTRL_ADDR_END :: ADDR [31:00] */
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_END_ADDR_MASK                 0xffffffff
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_END_ADDR_SHIFT                0
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_END_ADDR_DEFAULT              0x00000000

/***************************************************************************
 *CTRL_ADDR_END_EXT - Control Ending Address Extension for accesses
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: CTRL_ADDR_END_EXT :: reserved0 [31:08] */
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_END_EXT_reserved0_MASK        0xffffff00
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_END_EXT_reserved0_SHIFT       8

/* MEMC_EDIS_0_1 :: CTRL_ADDR_END_EXT :: ADDR_EXT [07:00] */
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_END_EXT_ADDR_EXT_MASK         0x000000ff
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_END_EXT_ADDR_EXT_SHIFT        0
#define BCHP_MEMC_EDIS_0_1_CTRL_ADDR_END_EXT_ADDR_EXT_DEFAULT      0x00000000

/***************************************************************************
 *CTRL_WRITE_MASKS - Control Byte Write Masks
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: CTRL_WRITE_MASKS :: WRITE_MASKS [31:00] */
#define BCHP_MEMC_EDIS_0_1_CTRL_WRITE_MASKS_WRITE_MASKS_MASK       0xffffffff
#define BCHP_MEMC_EDIS_0_1_CTRL_WRITE_MASKS_WRITE_MASKS_SHIFT      0
#define BCHP_MEMC_EDIS_0_1_CTRL_WRITE_MASKS_WRITE_MASKS_DEFAULT    0x00000000

/***************************************************************************
 *CTRL_INT_ENABLES - Control Interrupt Enables
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: CTRL_INT_ENABLES :: reserved0 [31:08] */
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_reserved0_MASK         0xffffff00
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_reserved0_SHIFT        8

/* MEMC_EDIS_0_1 :: CTRL_INT_ENABLES :: reserved_for_eco1 [07:04] */
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_reserved_for_eco1_MASK 0x000000f0
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_reserved_for_eco1_SHIFT 4
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_reserved_for_eco1_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: CTRL_INT_ENABLES :: ENA_READ_ERROR [03:03] */
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_ENA_READ_ERROR_MASK    0x00000008
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_ENA_READ_ERROR_SHIFT   3
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_ENA_READ_ERROR_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: CTRL_INT_ENABLES :: ENA_STALLED [02:02] */
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_ENA_STALLED_MASK       0x00000004
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_ENA_STALLED_SHIFT      2
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_ENA_STALLED_DEFAULT    0x00000000

/* MEMC_EDIS_0_1 :: CTRL_INT_ENABLES :: ENA_DONE [01:01] */
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_ENA_DONE_MASK          0x00000002
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_ENA_DONE_SHIFT         1
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_ENA_DONE_DEFAULT       0x00000000

/* MEMC_EDIS_0_1 :: CTRL_INT_ENABLES :: reserved2 [00:00] */
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_reserved2_MASK         0x00000001
#define BCHP_MEMC_EDIS_0_1_CTRL_INT_ENABLES_reserved2_SHIFT        0

/***************************************************************************
 *STAT_MAIN - Main Status of EDIS operation
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_MAIN :: reserved0 [31:04] */
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_reserved0_MASK                0xfffffff0
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_reserved0_SHIFT               4

/* MEMC_EDIS_0_1 :: STAT_MAIN :: READ_ERROR [03:03] */
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_READ_ERROR_MASK               0x00000008
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_READ_ERROR_SHIFT              3
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_READ_ERROR_DEFAULT            0x00000000

/* MEMC_EDIS_0_1 :: STAT_MAIN :: STALLED [02:02] */
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_STALLED_MASK                  0x00000004
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_STALLED_SHIFT                 2
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_STALLED_DEFAULT               0x00000000

/* MEMC_EDIS_0_1 :: STAT_MAIN :: DONE [01:01] */
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_DONE_MASK                     0x00000002
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_DONE_SHIFT                    1
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_DONE_DEFAULT                  0x00000000

/* MEMC_EDIS_0_1 :: STAT_MAIN :: BUSY [00:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_BUSY_MASK                     0x00000001
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_BUSY_SHIFT                    0
#define BCHP_MEMC_EDIS_0_1_STAT_MAIN_BUSY_DEFAULT                  0x00000000

/***************************************************************************
 *STAT_WORDS_WRITTEN - Status Count of 32-byte JWords Written
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_WORDS_WRITTEN :: WORD_COUNT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_WORDS_WRITTEN_WORD_COUNT_MASK      0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_WORDS_WRITTEN_WORD_COUNT_SHIFT     0
#define BCHP_MEMC_EDIS_0_1_STAT_WORDS_WRITTEN_WORD_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *STAT_WORDS_READ - Status Count of 32-byte JWords Read
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_WORDS_READ :: WORD_COUNT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_WORDS_READ_WORD_COUNT_MASK         0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_WORDS_READ_WORD_COUNT_SHIFT        0
#define BCHP_MEMC_EDIS_0_1_STAT_WORDS_READ_WORD_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *STAT_ERROR_COUNT - Total Error Count on interface
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_ERROR_COUNT :: COUNT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_ERROR_COUNT_COUNT_MASK             0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_ERROR_COUNT_COUNT_SHIFT            0
#define BCHP_MEMC_EDIS_0_1_STAT_ERROR_COUNT_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *STAT_ERROR_BITS - Per Bit Lane Error Flags
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_ERROR_BITS :: BIT_LANE_ERRORS [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_ERROR_BITS_BIT_LANE_ERRORS_MASK    0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_ERROR_BITS_BIT_LANE_ERRORS_SHIFT   0
#define BCHP_MEMC_EDIS_0_1_STAT_ERROR_BITS_BIT_LANE_ERRORS_DEFAULT 0x00000000

/***************************************************************************
 *STAT_ADDR_LAST - Last Address Accessed
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_ADDR_LAST :: ADDR [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST_ADDR_MASK                0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST_ADDR_SHIFT               0
#define BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST_ADDR_DEFAULT             0x00000000

/***************************************************************************
 *STAT_ADDR_LAST_EXT - Last Address Accessed Extension
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_ADDR_LAST_EXT :: reserved0 [31:08] */
#define BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST_EXT_reserved0_MASK       0xffffff00
#define BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST_EXT_reserved0_SHIFT      8

/* MEMC_EDIS_0_1 :: STAT_ADDR_LAST_EXT :: ADDR_EXT [07:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST_EXT_ADDR_EXT_MASK        0x000000ff
#define BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST_EXT_ADDR_EXT_SHIFT       0
#define BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST_EXT_ADDR_EXT_DEFAULT     0x00000000

/***************************************************************************
 *STAT_DEBUG - Debug State
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_DEBUG :: MISC [31:02] */
#define BCHP_MEMC_EDIS_0_1_STAT_DEBUG_MISC_MASK                    0xfffffffc
#define BCHP_MEMC_EDIS_0_1_STAT_DEBUG_MISC_SHIFT                   2

/* MEMC_EDIS_0_1 :: STAT_DEBUG :: FSM_STATE [01:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_DEBUG_FSM_STATE_MASK               0x00000003
#define BCHP_MEMC_EDIS_0_1_STAT_DEBUG_FSM_STATE_SHIFT              0

/***************************************************************************
 *STAT_DATA_PORT_0 - Data Port Word 0
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_DATA_PORT_0 :: DATA_PORT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_0_DATA_PORT_MASK         0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_0_DATA_PORT_SHIFT        0
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_0_DATA_PORT_DEFAULT      0x00000000

/***************************************************************************
 *STAT_DATA_PORT_1 - Data Port Word 1
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_DATA_PORT_1 :: DATA_PORT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_1_DATA_PORT_MASK         0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_1_DATA_PORT_SHIFT        0
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_1_DATA_PORT_DEFAULT      0x00000000

/***************************************************************************
 *STAT_DATA_PORT_2 - Data Port Word 2
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_DATA_PORT_2 :: DATA_PORT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_2_DATA_PORT_MASK         0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_2_DATA_PORT_SHIFT        0
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_2_DATA_PORT_DEFAULT      0x00000000

/***************************************************************************
 *STAT_DATA_PORT_3 - Data Port Word 3
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_DATA_PORT_3 :: DATA_PORT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_3_DATA_PORT_MASK         0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_3_DATA_PORT_SHIFT        0
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_3_DATA_PORT_DEFAULT      0x00000000

/***************************************************************************
 *STAT_DATA_PORT_4 - Data Port Word 4
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_DATA_PORT_4 :: DATA_PORT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_4_DATA_PORT_MASK         0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_4_DATA_PORT_SHIFT        0
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_4_DATA_PORT_DEFAULT      0x00000000

/***************************************************************************
 *STAT_DATA_PORT_5 - Data Port Word 5
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_DATA_PORT_5 :: DATA_PORT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_5_DATA_PORT_MASK         0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_5_DATA_PORT_SHIFT        0
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_5_DATA_PORT_DEFAULT      0x00000000

/***************************************************************************
 *STAT_DATA_PORT_6 - Data Port Word 6
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_DATA_PORT_6 :: DATA_PORT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_6_DATA_PORT_MASK         0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_6_DATA_PORT_SHIFT        0
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_6_DATA_PORT_DEFAULT      0x00000000

/***************************************************************************
 *STAT_DATA_PORT_7 - Data Port Word 7
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: STAT_DATA_PORT_7 :: DATA_PORT [31:00] */
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_7_DATA_PORT_MASK         0xffffffff
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_7_DATA_PORT_SHIFT        0
#define BCHP_MEMC_EDIS_0_1_STAT_DATA_PORT_7_DATA_PORT_DEFAULT      0x00000000

/***************************************************************************
 *GEN_LFSR_STATE_0 - Generator LFSR 0 State
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: GEN_LFSR_STATE_0 :: GEN_LFSR_STATE [31:00] */
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_0_GEN_LFSR_STATE_MASK    0xffffffff
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_0_GEN_LFSR_STATE_SHIFT   0
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_0_GEN_LFSR_STATE_DEFAULT 0x00000000

/***************************************************************************
 *GEN_LFSR_STATE_1 - Generator LFSR 1 State
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: GEN_LFSR_STATE_1 :: GEN_LFSR_STATE [31:00] */
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_1_GEN_LFSR_STATE_MASK    0xffffffff
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_1_GEN_LFSR_STATE_SHIFT   0
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_1_GEN_LFSR_STATE_DEFAULT 0x00000000

/***************************************************************************
 *GEN_LFSR_STATE_2 - Generator LFSR 2 State
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: GEN_LFSR_STATE_2 :: GEN_LFSR_STATE [31:00] */
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_2_GEN_LFSR_STATE_MASK    0xffffffff
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_2_GEN_LFSR_STATE_SHIFT   0
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_2_GEN_LFSR_STATE_DEFAULT 0x00000000

/***************************************************************************
 *GEN_LFSR_STATE_3 - Generator LFSR 3 State
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: GEN_LFSR_STATE_3 :: GEN_LFSR_STATE [31:00] */
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_3_GEN_LFSR_STATE_MASK    0xffffffff
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_3_GEN_LFSR_STATE_SHIFT   0
#define BCHP_MEMC_EDIS_0_1_GEN_LFSR_STATE_3_GEN_LFSR_STATE_DEFAULT 0x00000000

/***************************************************************************
 *GEN_CLOCK - Generator Clock 0 and 1 State
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: GEN_CLOCK :: reserved0 [31:16] */
#define BCHP_MEMC_EDIS_0_1_GEN_CLOCK_reserved0_MASK                0xffff0000
#define BCHP_MEMC_EDIS_0_1_GEN_CLOCK_reserved0_SHIFT               16

/* MEMC_EDIS_0_1 :: GEN_CLOCK :: CLOCK1_PERIOD [15:08] */
#define BCHP_MEMC_EDIS_0_1_GEN_CLOCK_CLOCK1_PERIOD_MASK            0x0000ff00
#define BCHP_MEMC_EDIS_0_1_GEN_CLOCK_CLOCK1_PERIOD_SHIFT           8
#define BCHP_MEMC_EDIS_0_1_GEN_CLOCK_CLOCK1_PERIOD_DEFAULT         0x00000000

/* MEMC_EDIS_0_1 :: GEN_CLOCK :: CLOCK0_PERIOD [07:00] */
#define BCHP_MEMC_EDIS_0_1_GEN_CLOCK_CLOCK0_PERIOD_MASK            0x000000ff
#define BCHP_MEMC_EDIS_0_1_GEN_CLOCK_CLOCK0_PERIOD_SHIFT           0
#define BCHP_MEMC_EDIS_0_1_GEN_CLOCK_CLOCK0_PERIOD_DEFAULT         0x00000000

/***************************************************************************
 *GEN_PATTERN - Generator Patterns 0 thru 3 State
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: GEN_PATTERN :: PATTERN3 [31:24] */
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN3_MASK               0xff000000
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN3_SHIFT              24
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN3_DEFAULT            0x00000000

/* MEMC_EDIS_0_1 :: GEN_PATTERN :: PATTERN2 [23:16] */
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN2_MASK               0x00ff0000
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN2_SHIFT              16
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN2_DEFAULT            0x00000000

/* MEMC_EDIS_0_1 :: GEN_PATTERN :: PATTERN1 [15:08] */
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN1_MASK               0x0000ff00
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN1_SHIFT              8
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN1_DEFAULT            0x00000000

/* MEMC_EDIS_0_1 :: GEN_PATTERN :: PATTERN0 [07:00] */
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN0_MASK               0x000000ff
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN0_SHIFT              0
#define BCHP_MEMC_EDIS_0_1_GEN_PATTERN_PATTERN0_DEFAULT            0x00000000

/***************************************************************************
 *BYTELANE_0_CTRL_LO - Byte Lane 0 Control Low Bits, for Bit Lanes 0 thru 3
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: reserved0 [31:30] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_reserved0_MASK       0xc0000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_reserved0_SHIFT      30

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL3_MASK_READS [29:29] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL3_MASK_READS_MASK  0x20000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL3_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL3_INVERT_SRC [28:28] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_MASK  0x10000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL3_SOURCE [27:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL3_SOURCE_MASK      0x0f000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL3_SOURCE_SHIFT     24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL3_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: reserved1 [23:22] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_reserved1_MASK       0x00c00000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_reserved1_SHIFT      22

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL2_MASK_READS [21:21] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL2_MASK_READS_MASK  0x00200000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL2_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL2_INVERT_SRC [20:20] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_MASK  0x00100000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL2_SOURCE [19:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL2_SOURCE_MASK      0x000f0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL2_SOURCE_SHIFT     16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL2_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: reserved2 [15:14] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_reserved2_MASK       0x0000c000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_reserved2_SHIFT      14

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL1_MASK_READS [13:13] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL1_MASK_READS_MASK  0x00002000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL1_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL1_INVERT_SRC [12:12] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_MASK  0x00001000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL1_SOURCE [11:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL1_SOURCE_MASK      0x00000f00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL1_SOURCE_SHIFT     8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL1_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: reserved3 [07:06] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_reserved3_MASK       0x000000c0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_reserved3_SHIFT      6

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL0_MASK_READS [05:05] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL0_MASK_READS_MASK  0x00000020
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL0_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL0_INVERT_SRC [04:04] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_MASK  0x00000010
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_LO :: BL0_SOURCE [03:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL0_SOURCE_MASK      0x0000000f
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL0_SOURCE_SHIFT     0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_LO_BL0_SOURCE_DEFAULT   0x00000000

/***************************************************************************
 *BYTELANE_0_CTRL_HI - Byte Lane 0 Control High Bits, for Bit Lanes 4 thru 7
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: reserved0 [31:30] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_reserved0_MASK       0xc0000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_reserved0_SHIFT      30

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL7_MASK_READS [29:29] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL7_MASK_READS_MASK  0x20000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL7_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL7_INVERT_SRC [28:28] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_MASK  0x10000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL7_SOURCE [27:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL7_SOURCE_MASK      0x0f000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL7_SOURCE_SHIFT     24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL7_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: reserved1 [23:22] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_reserved1_MASK       0x00c00000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_reserved1_SHIFT      22

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL6_MASK_READS [21:21] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL6_MASK_READS_MASK  0x00200000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL6_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL6_INVERT_SRC [20:20] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_MASK  0x00100000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL6_SOURCE [19:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL6_SOURCE_MASK      0x000f0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL6_SOURCE_SHIFT     16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL6_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: reserved2 [15:14] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_reserved2_MASK       0x0000c000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_reserved2_SHIFT      14

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL5_MASK_READS [13:13] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL5_MASK_READS_MASK  0x00002000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL5_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL5_INVERT_SRC [12:12] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_MASK  0x00001000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL5_SOURCE [11:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL5_SOURCE_MASK      0x00000f00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL5_SOURCE_SHIFT     8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL5_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: reserved3 [07:06] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_reserved3_MASK       0x000000c0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_reserved3_SHIFT      6

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL4_MASK_READS [05:05] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL4_MASK_READS_MASK  0x00000020
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL4_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL4_INVERT_SRC [04:04] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_MASK  0x00000010
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_CTRL_HI :: BL4_SOURCE [03:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL4_SOURCE_MASK      0x0000000f
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL4_SOURCE_SHIFT     0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_CTRL_HI_BL4_SOURCE_DEFAULT   0x00000000

/***************************************************************************
 *BYTELANE_1_CTRL_LO - Byte Lane 0 Control High Bits, for Bit Lanes 0 thru 3
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: reserved0 [31:30] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_reserved0_MASK       0xc0000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_reserved0_SHIFT      30

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL3_MASK_READS [29:29] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL3_MASK_READS_MASK  0x20000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL3_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL3_INVERT_SRC [28:28] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_MASK  0x10000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL3_SOURCE [27:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL3_SOURCE_MASK      0x0f000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL3_SOURCE_SHIFT     24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL3_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: reserved1 [23:22] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_reserved1_MASK       0x00c00000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_reserved1_SHIFT      22

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL2_MASK_READS [21:21] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL2_MASK_READS_MASK  0x00200000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL2_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL2_INVERT_SRC [20:20] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_MASK  0x00100000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL2_SOURCE [19:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL2_SOURCE_MASK      0x000f0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL2_SOURCE_SHIFT     16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL2_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: reserved2 [15:14] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_reserved2_MASK       0x0000c000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_reserved2_SHIFT      14

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL1_MASK_READS [13:13] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL1_MASK_READS_MASK  0x00002000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL1_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL1_INVERT_SRC [12:12] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_MASK  0x00001000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL1_SOURCE [11:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL1_SOURCE_MASK      0x00000f00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL1_SOURCE_SHIFT     8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL1_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: reserved3 [07:06] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_reserved3_MASK       0x000000c0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_reserved3_SHIFT      6

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL0_MASK_READS [05:05] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL0_MASK_READS_MASK  0x00000020
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL0_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL0_INVERT_SRC [04:04] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_MASK  0x00000010
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_LO :: BL0_SOURCE [03:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL0_SOURCE_MASK      0x0000000f
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL0_SOURCE_SHIFT     0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_LO_BL0_SOURCE_DEFAULT   0x00000000

/***************************************************************************
 *BYTELANE_1_CTRL_HI - Byte Lane 1 Control High Bits, for Bit Lanes 4 thru 7
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: reserved0 [31:30] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_reserved0_MASK       0xc0000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_reserved0_SHIFT      30

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL7_MASK_READS [29:29] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL7_MASK_READS_MASK  0x20000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL7_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL7_INVERT_SRC [28:28] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_MASK  0x10000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL7_SOURCE [27:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL7_SOURCE_MASK      0x0f000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL7_SOURCE_SHIFT     24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL7_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: reserved1 [23:22] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_reserved1_MASK       0x00c00000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_reserved1_SHIFT      22

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL6_MASK_READS [21:21] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL6_MASK_READS_MASK  0x00200000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL6_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL6_INVERT_SRC [20:20] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_MASK  0x00100000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL6_SOURCE [19:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL6_SOURCE_MASK      0x000f0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL6_SOURCE_SHIFT     16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL6_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: reserved2 [15:14] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_reserved2_MASK       0x0000c000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_reserved2_SHIFT      14

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL5_MASK_READS [13:13] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL5_MASK_READS_MASK  0x00002000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL5_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL5_INVERT_SRC [12:12] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_MASK  0x00001000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL5_SOURCE [11:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL5_SOURCE_MASK      0x00000f00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL5_SOURCE_SHIFT     8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL5_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: reserved3 [07:06] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_reserved3_MASK       0x000000c0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_reserved3_SHIFT      6

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL4_MASK_READS [05:05] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL4_MASK_READS_MASK  0x00000020
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL4_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL4_INVERT_SRC [04:04] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_MASK  0x00000010
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_CTRL_HI :: BL4_SOURCE [03:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL4_SOURCE_MASK      0x0000000f
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL4_SOURCE_SHIFT     0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_CTRL_HI_BL4_SOURCE_DEFAULT   0x00000000

/***************************************************************************
 *BYTELANE_2_CTRL_LO - Byte Lane 2 Control Low Bits, for Bit Lanes 0 thru 3
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: reserved0 [31:30] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_reserved0_MASK       0xc0000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_reserved0_SHIFT      30

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL3_MASK_READS [29:29] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL3_MASK_READS_MASK  0x20000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL3_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL3_INVERT_SRC [28:28] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_MASK  0x10000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL3_SOURCE [27:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL3_SOURCE_MASK      0x0f000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL3_SOURCE_SHIFT     24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL3_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: reserved1 [23:22] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_reserved1_MASK       0x00c00000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_reserved1_SHIFT      22

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL2_MASK_READS [21:21] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL2_MASK_READS_MASK  0x00200000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL2_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL2_INVERT_SRC [20:20] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_MASK  0x00100000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL2_SOURCE [19:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL2_SOURCE_MASK      0x000f0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL2_SOURCE_SHIFT     16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL2_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: reserved2 [15:14] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_reserved2_MASK       0x0000c000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_reserved2_SHIFT      14

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL1_MASK_READS [13:13] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL1_MASK_READS_MASK  0x00002000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL1_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL1_INVERT_SRC [12:12] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_MASK  0x00001000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL1_SOURCE [11:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL1_SOURCE_MASK      0x00000f00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL1_SOURCE_SHIFT     8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL1_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: reserved3 [07:06] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_reserved3_MASK       0x000000c0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_reserved3_SHIFT      6

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL0_MASK_READS [05:05] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL0_MASK_READS_MASK  0x00000020
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL0_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL0_INVERT_SRC [04:04] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_MASK  0x00000010
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_LO :: BL0_SOURCE [03:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL0_SOURCE_MASK      0x0000000f
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL0_SOURCE_SHIFT     0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_LO_BL0_SOURCE_DEFAULT   0x00000000

/***************************************************************************
 *BYTELANE_2_CTRL_HI - Byte Lane 2 Control High Bits, for Bit Lanes 4 thru 7
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: reserved0 [31:30] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_reserved0_MASK       0xc0000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_reserved0_SHIFT      30

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL7_MASK_READS [29:29] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL7_MASK_READS_MASK  0x20000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL7_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL7_INVERT_SRC [28:28] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_MASK  0x10000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL7_SOURCE [27:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL7_SOURCE_MASK      0x0f000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL7_SOURCE_SHIFT     24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL7_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: reserved1 [23:22] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_reserved1_MASK       0x00c00000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_reserved1_SHIFT      22

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL6_MASK_READS [21:21] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL6_MASK_READS_MASK  0x00200000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL6_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL6_INVERT_SRC [20:20] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_MASK  0x00100000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL6_SOURCE [19:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL6_SOURCE_MASK      0x000f0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL6_SOURCE_SHIFT     16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL6_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: reserved2 [15:14] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_reserved2_MASK       0x0000c000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_reserved2_SHIFT      14

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL5_MASK_READS [13:13] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL5_MASK_READS_MASK  0x00002000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL5_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL5_INVERT_SRC [12:12] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_MASK  0x00001000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL5_SOURCE [11:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL5_SOURCE_MASK      0x00000f00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL5_SOURCE_SHIFT     8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL5_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: reserved3 [07:06] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_reserved3_MASK       0x000000c0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_reserved3_SHIFT      6

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL4_MASK_READS [05:05] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL4_MASK_READS_MASK  0x00000020
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL4_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL4_INVERT_SRC [04:04] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_MASK  0x00000010
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_CTRL_HI :: BL4_SOURCE [03:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL4_SOURCE_MASK      0x0000000f
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL4_SOURCE_SHIFT     0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_CTRL_HI_BL4_SOURCE_DEFAULT   0x00000000

/***************************************************************************
 *BYTELANE_3_CTRL_LO - Byte Lane 3 Control Low Bits, for Bit Lanes 0 thru 3
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: reserved0 [31:30] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_reserved0_MASK       0xc0000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_reserved0_SHIFT      30

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL3_MASK_READS [29:29] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL3_MASK_READS_MASK  0x20000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL3_MASK_READS_SHIFT 29
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL3_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL3_INVERT_SRC [28:28] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_MASK  0x10000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_SHIFT 28
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL3_SOURCE [27:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL3_SOURCE_MASK      0x0f000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL3_SOURCE_SHIFT     24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL3_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: reserved1 [23:22] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_reserved1_MASK       0x00c00000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_reserved1_SHIFT      22

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL2_MASK_READS [21:21] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL2_MASK_READS_MASK  0x00200000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL2_MASK_READS_SHIFT 21
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL2_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL2_INVERT_SRC [20:20] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_MASK  0x00100000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_SHIFT 20
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL2_SOURCE [19:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL2_SOURCE_MASK      0x000f0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL2_SOURCE_SHIFT     16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL2_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: reserved2 [15:14] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_reserved2_MASK       0x0000c000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_reserved2_SHIFT      14

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL1_MASK_READS [13:13] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL1_MASK_READS_MASK  0x00002000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL1_MASK_READS_SHIFT 13
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL1_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL1_INVERT_SRC [12:12] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_MASK  0x00001000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_SHIFT 12
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL1_SOURCE [11:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL1_SOURCE_MASK      0x00000f00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL1_SOURCE_SHIFT     8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL1_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: reserved3 [07:06] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_reserved3_MASK       0x000000c0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_reserved3_SHIFT      6

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL0_MASK_READS [05:05] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL0_MASK_READS_MASK  0x00000020
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL0_MASK_READS_SHIFT 5
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL0_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL0_INVERT_SRC [04:04] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_MASK  0x00000010
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_SHIFT 4
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_LO :: BL0_SOURCE [03:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL0_SOURCE_MASK      0x0000000f
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL0_SOURCE_SHIFT     0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_LO_BL0_SOURCE_DEFAULT   0x00000000

/***************************************************************************
 *BYTELANE_3_CTRL_HI - Byte Lane 3 Control High Bits, for Bit Lanes 4 thru 7
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: reserved0 [31:30] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_reserved0_MASK       0xc0000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_reserved0_SHIFT      30

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL7_MASK_READS [29:29] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL7_MASK_READS_MASK  0x20000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL7_MASK_READS_SHIFT 29
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL7_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL7_INVERT_SRC [28:28] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_MASK  0x10000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_SHIFT 28
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL7_SOURCE [27:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL7_SOURCE_MASK      0x0f000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL7_SOURCE_SHIFT     24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL7_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: reserved1 [23:22] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_reserved1_MASK       0x00c00000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_reserved1_SHIFT      22

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL6_MASK_READS [21:21] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL6_MASK_READS_MASK  0x00200000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL6_MASK_READS_SHIFT 21
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL6_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL6_INVERT_SRC [20:20] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_MASK  0x00100000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_SHIFT 20
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL6_SOURCE [19:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL6_SOURCE_MASK      0x000f0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL6_SOURCE_SHIFT     16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL6_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: reserved2 [15:14] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_reserved2_MASK       0x0000c000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_reserved2_SHIFT      14

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL5_MASK_READS [13:13] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL5_MASK_READS_MASK  0x00002000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL5_MASK_READS_SHIFT 13
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL5_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL5_INVERT_SRC [12:12] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_MASK  0x00001000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_SHIFT 12
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL5_SOURCE [11:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL5_SOURCE_MASK      0x00000f00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL5_SOURCE_SHIFT     8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL5_SOURCE_DEFAULT   0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: reserved3 [07:06] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_reserved3_MASK       0x000000c0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_reserved3_SHIFT      6

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL4_MASK_READS [05:05] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL4_MASK_READS_MASK  0x00000020
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL4_MASK_READS_SHIFT 5
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL4_MASK_READS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL4_INVERT_SRC [04:04] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_MASK  0x00000010
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_SHIFT 4
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_CTRL_HI :: BL4_SOURCE [03:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL4_SOURCE_MASK      0x0000000f
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL4_SOURCE_SHIFT     0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_CTRL_HI_BL4_SOURCE_DEFAULT   0x00000000

/***************************************************************************
 *BYTELANE_0_STAT_LO - Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_0_STAT_LO :: BL3_STAT_ERRORS [31:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_STAT_LO :: BL2_STAT_ERRORS [23:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_STAT_LO :: BL1_STAT_ERRORS [15:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_STAT_LO :: BL0_STAT_ERRORS [07:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_SHIFT 0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_DEFAULT 0x00000000

/***************************************************************************
 *BYTELANE_0_STAT_HI - Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_0_STAT_HI :: BL7_STAT_ERRORS [31:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_STAT_HI :: BL6_STAT_ERRORS [23:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_STAT_HI :: BL5_STAT_ERRORS [15:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_0_STAT_HI :: BL4_STAT_ERRORS [07:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_SHIFT 0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_DEFAULT 0x00000000

/***************************************************************************
 *BYTELANE_1_STAT_LO - Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_1_STAT_LO :: BL3_STAT_ERRORS [31:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_STAT_LO :: BL2_STAT_ERRORS [23:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_STAT_LO :: BL1_STAT_ERRORS [15:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_STAT_LO :: BL0_STAT_ERRORS [07:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_SHIFT 0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_DEFAULT 0x00000000

/***************************************************************************
 *BYTELANE_1_STAT_HI - Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_1_STAT_HI :: BL7_STAT_ERRORS [31:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_STAT_HI :: BL6_STAT_ERRORS [23:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_STAT_HI :: BL5_STAT_ERRORS [15:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_1_STAT_HI :: BL4_STAT_ERRORS [07:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_SHIFT 0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_DEFAULT 0x00000000

/***************************************************************************
 *BYTELANE_2_STAT_LO - Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_2_STAT_LO :: BL3_STAT_ERRORS [31:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_STAT_LO :: BL2_STAT_ERRORS [23:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_STAT_LO :: BL1_STAT_ERRORS [15:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_STAT_LO :: BL0_STAT_ERRORS [07:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_SHIFT 0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_DEFAULT 0x00000000

/***************************************************************************
 *BYTELANE_2_STAT_HI - Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_2_STAT_HI :: BL7_STAT_ERRORS [31:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_STAT_HI :: BL6_STAT_ERRORS [23:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_STAT_HI :: BL5_STAT_ERRORS [15:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_2_STAT_HI :: BL4_STAT_ERRORS [07:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_SHIFT 0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_DEFAULT 0x00000000

/***************************************************************************
 *BYTELANE_3_STAT_LO - Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_3_STAT_LO :: BL3_STAT_ERRORS [31:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_MASK 0xff000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_SHIFT 24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_STAT_LO :: BL2_STAT_ERRORS [23:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_MASK 0x00ff0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_SHIFT 16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_STAT_LO :: BL1_STAT_ERRORS [15:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_MASK 0x0000ff00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_SHIFT 8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_STAT_LO :: BL0_STAT_ERRORS [07:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_MASK 0x000000ff
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_SHIFT 0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_DEFAULT 0x00000000

/***************************************************************************
 *BYTELANE_3_STAT_HI - Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7
 ***************************************************************************/
/* MEMC_EDIS_0_1 :: BYTELANE_3_STAT_HI :: BL7_STAT_ERRORS [31:24] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_MASK 0xff000000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_SHIFT 24
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_STAT_HI :: BL6_STAT_ERRORS [23:16] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_MASK 0x00ff0000
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_SHIFT 16
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_STAT_HI :: BL5_STAT_ERRORS [15:08] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_MASK 0x0000ff00
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_SHIFT 8
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_DEFAULT 0x00000000

/* MEMC_EDIS_0_1 :: BYTELANE_3_STAT_HI :: BL4_STAT_ERRORS [07:00] */
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_MASK 0x000000ff
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_SHIFT 0
#define BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_DEFAULT 0x00000000

#endif /* #ifndef BCHP_MEMC_EDIS_0_1_H__ */

/* End of File */
