Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Oct 29 12:36:18 2023
| Host         : DESKTOP-0TSH46O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |           13 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |             364 |           74 |
| Yes          | Yes                   | No                     |              40 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------------------+------------------------------------------------+------------------+----------------+
|      Clock Signal     |                   Enable Signal                   |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------------------------------+------------------------------------------------+------------------+----------------+
| ~jtag_TCK_IBUF_BUFG   |                                                   | u_jtag_top/u_jtag_driver//i__n_0               |                1 |              1 |
|  jtag_TCK_IBUF_BUFG   | u_jtag_top/u_jtag_driver/shift_reg_1              |                                                |                2 |              5 |
| ~jtag_TCK_IBUF_BUFG   | u_jtag_top/u_jtag_driver/ir_reg[4]_i_1_n_0        | u_jtag_top/u_jtag_driver/ir_reg_n_0            |                1 |              5 |
|  clk_wiz/inst/clk_out |                                                   | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |                6 |             19 |
|  jtag_TCK_IBUF_BUFG   |                                                   | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |                7 |             19 |
|  clk_wiz/inst/clk_out | u_jtag_top/u_jtag_dm/rx/E[0]                      | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |               13 |             32 |
|  clk_wiz/inst/clk_out | u_jtag_top/u_jtag_dm/rx/data0_reg[0][0]           | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |               10 |             32 |
|  clk_wiz/inst/clk_out | u_jtag_top/u_jtag_dm/rx/dmcontrol_reg[0][0]       | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |                7 |             32 |
|  clk_wiz/inst/clk_out | u_jtag_top/u_jtag_dm/rx/sbcs_reg[0][0]            | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |                8 |             32 |
|  jtag_TCK_IBUF_BUFG   | u_jtag_top/u_jtag_driver/shift_reg_1              | u_jtag_top/u_jtag_driver/shift_reg[39]_i_1_n_0 |               11 |             35 |
|  clk_wiz/inst/clk_out | u_jtag_top/u_jtag_dm/tx/req_data[39]_i_1_n_0      | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |                7 |             38 |
|  jtag_TCK_IBUF_BUFG   | u_jtag_top/u_jtag_driver/rx/E[0]                  | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |                5 |             38 |
|  jtag_TCK_IBUF_BUFG   | u_jtag_top/u_jtag_driver/rx/recv_data[39]_i_1_n_0 | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |                5 |             39 |
|  jtag_TCK_IBUF_BUFG   | u_jtag_top/u_jtag_driver/tx/req_data_n_0          | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |                5 |             40 |
|  jtag_TCK_IBUF_BUFG   | u_jtag_top/u_jtag_driver/dtm_req_data__0_0        | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |                7 |             40 |
|  clk_wiz/inst/clk_out | u_jtag_top/u_jtag_dm/rx/recv_data[39]_i_1__0_n_0  | u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]_0     |                7 |             41 |
+-----------------------+---------------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     2 |
| 16+    |                    13 |
+--------+-----------------------+


