0.6
2018.2
Jun 14 2018
20:41:02
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.srcs/sim_1/imports/16_bit/lampFPU_M_top_tb.sv,1588343882,systemVerilog,,,,lampFPU_M_top_tb,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.srcs/sources_1/imports/16_bit/lampFPU_M_mul.sv,1588340438,systemVerilog,,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.srcs/sources_1/imports/16_bit/lampFPU_M_top.sv,,lampFPU_M_mul,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.srcs/sources_1/imports/16_bit/lampFPU_M_pkg.sv,1588340263,systemVerilog,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.srcs/sim_1/imports/16_bit/lampFPU_M_top_tb.sv;C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.srcs/sources_1/imports/16_bit/lampFPU_M_mul.sv;C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.srcs/sources_1/imports/16_bit/lampFPU_M_top.sv,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.srcs/sources_1/imports/16_bit/lampFPU_M_mul.sv,,lampFPU_M_pkg,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.srcs/sources_1/imports/16_bit/lampFPU_M_top.sv,1588341448,systemVerilog,,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Mul_16_project/Mul_16_project.srcs/sim_1/imports/16_bit/lampFPU_M_top_tb.sv,,lampFPU_M_top,,,,,,,,
