

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_92_261'
================================================================
* Date:           Tue Feb  8 11:02:37 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_92_2  |        1|        3|         2|          1|          1|  1 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     116|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     112|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     112|     179|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln93_10_fu_171_p2  |         +|   0|  0|  10|           3|           1|
    |add_ln93_8_fu_148_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln93_9_fu_161_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln93_fu_135_p2     |         +|   0|  0|   9|           2|           1|
    |addr_cmp_fu_180_p2     |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln92_fu_130_p2    |      icmp|   0|  0|   8|           2|           2|
    |b_num_d0               |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 116|          85|         114|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |base_fu_52               |   9|          2|    2|          4|
    |idx_fu_56                |   9|          2|    3|          6|
    |reuse_addr_reg_fu_44     |   9|          2|   64|        128|
    |reuse_reg_fu_48          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  104|        208|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |addr_cmp_reg_269         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |base_fu_52               |   2|   0|    2|          0|
    |idx_fu_56                |   3|   0|    3|          0|
    |reuse_addr_reg_fu_44     |  64|   0|   64|          0|
    |reuse_reg_fu_48          |  32|   0|   32|          0|
    |zext_ln93_1_reg_259      |   6|   0|   64|         58|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 112|   0|  170|         58|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_261|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_261|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_261|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_261|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_261|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_261|  return value|
|zext_ln92_11    |   in|    2|     ap_none|                     zext_ln92_11|        scalar|
|select_ln92_8   |   in|    2|     ap_none|                    select_ln92_8|        scalar|
|sub_ln542       |   in|    6|     ap_none|                        sub_ln542|        scalar|
|b_num_address0  |  out|    6|   ap_memory|                            b_num|         array|
|b_num_ce0       |  out|    1|   ap_memory|                            b_num|         array|
|b_num_we0       |  out|    1|   ap_memory|                            b_num|         array|
|b_num_d0        |  out|   32|   ap_memory|                            b_num|         array|
|b_num_address1  |  out|    6|   ap_memory|                            b_num|         array|
|b_num_ce1       |  out|    1|   ap_memory|                            b_num|         array|
|b_num_q1        |   in|   32|   ap_memory|                            b_num|         array|
+----------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%base = alloca i32 1"   --->   Operation 7 'alloca' 'base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 9 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln92_8_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln92_8"   --->   Operation 10 'read' 'select_ln92_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln92_11_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln92_11"   --->   Operation 11 'read' 'zext_ln92_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln92_11_cast = zext i2 %zext_ln92_11_read"   --->   Operation 12 'zext' 'zext_ln92_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 %zext_ln92_11_cast, i3 %idx"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %base"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%base_18 = load i2 %base" [../src/ban.cpp:93]   --->   Operation 18 'load' 'base_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.44ns)   --->   "%icmp_ln92 = icmp_eq  i2 %base_18, i2 %select_ln92_8_read" [../src/ban.cpp:92]   --->   Operation 20 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.54ns)   --->   "%add_ln93 = add i2 %base_18, i2 1" [../src/ban.cpp:93]   --->   Operation 22 'add' 'add_ln93' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split139, void %._crit_edge13.i.i965.exitStub" [../src/ban.cpp:92]   --->   Operation 23 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%idx_load = load i3 %idx" [../src/ban.cpp:93]   --->   Operation 24 'load' 'idx_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i2 %base_18" [../src/ban.cpp:93]   --->   Operation 25 'zext' 'zext_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln93_8 = add i6 %sub_ln542_read, i6 %zext_ln93" [../src/ban.cpp:93]   --->   Operation 26 'add' 'add_ln93_8' <Predicate = (!icmp_ln92)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i6 %add_ln93_8" [../src/ban.cpp:93]   --->   Operation 27 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i3 %idx_load" [../src/ban.cpp:93]   --->   Operation 28 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln93_9 = add i6 %sub_ln542_read, i6 %zext_ln93_2" [../src/ban.cpp:93]   --->   Operation 29 'add' 'add_ln93_9' <Predicate = (!icmp_ln92)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i6 %add_ln93_9" [../src/ban.cpp:93]   --->   Operation 30 'zext' 'zext_ln93_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b_num_addr_1 = getelementptr i32 %b_num, i64 0, i64 %zext_ln93_3" [../src/ban.cpp:93]   --->   Operation 31 'getelementptr' 'b_num_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.67ns)   --->   "%add_ln93_10 = add i3 %idx_load, i3 1" [../src/ban.cpp:93]   --->   Operation 32 'add' 'add_ln93_10' <Predicate = (!icmp_ln92)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 33 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr_1" [../src/ban.cpp:93]   --->   Operation 34 'load' 'b_num_load' <Predicate = (!icmp_ln92)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 35 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln93_3" [../src/ban.cpp:93]   --->   Operation 35 'icmp' 'addr_cmp' <Predicate = (!icmp_ln92)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln93 = store i64 %zext_ln93_1, i64 %reuse_addr_reg" [../src/ban.cpp:93]   --->   Operation 36 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln93 = store i3 %add_ln93_10, i3 %idx" [../src/ban.cpp:93]   --->   Operation 37 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln93 = store i2 %add_ln93, i2 %base" [../src/ban.cpp:93]   --->   Operation 38 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln93_1" [../src/ban.cpp:93]   --->   Operation 39 'getelementptr' 'b_num_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/ban.cpp:81]   --->   Operation 40 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 41 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr_1" [../src/ban.cpp:93]   --->   Operation 42 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 43 [1/1] (0.44ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %b_num_load" [../src/ban.cpp:93]   --->   Operation 43 'select' 'reuse_select' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 %reuse_select, i6 %b_num_addr" [../src/ban.cpp:93]   --->   Operation 44 'store' 'store_ln93' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %reuse_select, i32 %reuse_reg" [../src/ban.cpp:93]   --->   Operation 45 'store' 'store_ln93' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln92_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln92_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln542]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 0110]
reuse_reg           (alloca           ) [ 0111]
base                (alloca           ) [ 0110]
idx                 (alloca           ) [ 0110]
sub_ln542_read      (read             ) [ 0110]
select_ln92_8_read  (read             ) [ 0110]
zext_ln92_11_read   (read             ) [ 0000]
zext_ln92_11_cast   (zext             ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
base_18             (load             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln92           (icmp             ) [ 0110]
empty               (speclooptripcount) [ 0000]
add_ln93            (add              ) [ 0000]
br_ln92             (br               ) [ 0000]
idx_load            (load             ) [ 0000]
zext_ln93           (zext             ) [ 0000]
add_ln93_8          (add              ) [ 0000]
zext_ln93_1         (zext             ) [ 0101]
zext_ln93_2         (zext             ) [ 0000]
add_ln93_9          (add              ) [ 0000]
zext_ln93_3         (zext             ) [ 0000]
b_num_addr_1        (getelementptr    ) [ 0101]
add_ln93_10         (add              ) [ 0000]
reuse_addr_reg_load (load             ) [ 0000]
addr_cmp            (icmp             ) [ 0101]
store_ln93          (store            ) [ 0000]
store_ln93          (store            ) [ 0000]
store_ln93          (store            ) [ 0000]
b_num_addr          (getelementptr    ) [ 0000]
specloopname_ln81   (specloopname     ) [ 0000]
reuse_reg_load      (load             ) [ 0000]
b_num_load          (load             ) [ 0000]
reuse_select        (select           ) [ 0000]
store_ln93          (store            ) [ 0000]
store_ln93          (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln92_11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln92_11"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln92_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln92_8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln542">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_num">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_addr_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="base_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="base/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="idx_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sub_ln542_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="6" slack="0"/>
<pin id="63" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln542_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="select_ln92_8_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln92_8_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln92_11_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln92_11_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_num_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr_1/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="93" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="b_num_load/2 store_ln93/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="b_num_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="1"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln92_11_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="0"/>
<pin id="105" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_11_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="3" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="2" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="base_18_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="1"/>
<pin id="129" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="base_18/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln92_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="1"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln93_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="idx_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="1"/>
<pin id="143" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln93_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln93_8_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="1"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_8/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln93_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln93_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_2/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln93_9_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="1"/>
<pin id="163" dir="0" index="1" bw="3" slack="0"/>
<pin id="164" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_9/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln93_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_3/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln93_10_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_10/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="reuse_addr_reg_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="addr_cmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln93_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="1"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln93_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="1"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln93_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="1"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="reuse_reg_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="reuse_select_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln93_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="reuse_addr_reg_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="224" class="1005" name="reuse_reg_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="231" class="1005" name="base_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="238" class="1005" name="idx_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="245" class="1005" name="sub_ln542_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="1"/>
<pin id="247" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln542_read "/>
</bind>
</comp>

<comp id="251" class="1005" name="select_ln92_8_read_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="1"/>
<pin id="253" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92_8_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="zext_ln93_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln93_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="b_num_addr_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="1"/>
<pin id="266" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr_1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="addr_cmp_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="78" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="106"><net_src comp="72" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="127" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="127" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="148" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="141" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="175"><net_src comp="141" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="166" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="153" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="171" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="135" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="85" pin="7"/><net_sink comp="204" pin=2"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="85" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="44" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="227"><net_src comp="48" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="234"><net_src comp="52" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="241"><net_src comp="56" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="248"><net_src comp="60" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="254"><net_src comp="66" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="262"><net_src comp="153" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="267"><net_src comp="78" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="272"><net_src comp="180" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="204" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b_num | {3 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_92_261 : zext_ln92_11 | {1 }
	Port: main_Pipeline_VITIS_LOOP_92_261 : select_ln92_8 | {1 }
	Port: main_Pipeline_VITIS_LOOP_92_261 : sub_ln542 | {1 }
	Port: main_Pipeline_VITIS_LOOP_92_261 : b_num | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln92 : 1
		add_ln93 : 1
		br_ln92 : 2
		zext_ln93 : 1
		add_ln93_8 : 2
		zext_ln93_1 : 3
		zext_ln93_2 : 1
		add_ln93_9 : 2
		zext_ln93_3 : 3
		b_num_addr_1 : 4
		add_ln93_10 : 1
		b_num_load : 5
		addr_cmp : 4
		store_ln93 : 4
		store_ln93 : 2
		store_ln93 : 2
	State 3
		reuse_select : 1
		store_ln93 : 2
		store_ln93 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln93_fu_135        |    0    |    9    |
|    add   |       add_ln93_8_fu_148       |    0    |    13   |
|          |       add_ln93_9_fu_161       |    0    |    13   |
|          |       add_ln93_10_fu_171      |    0    |    10   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln92_fu_130       |    0    |    8    |
|          |        addr_cmp_fu_180        |    0    |    29   |
|----------|-------------------------------|---------|---------|
|  select  |      reuse_select_fu_204      |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |   sub_ln542_read_read_fu_60   |    0    |    0    |
|   read   | select_ln92_8_read_read_fu_66 |    0    |    0    |
|          |  zext_ln92_11_read_read_fu_72 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln92_11_cast_fu_103   |    0    |    0    |
|          |        zext_ln93_fu_144       |    0    |    0    |
|   zext   |       zext_ln93_1_fu_153      |    0    |    0    |
|          |       zext_ln93_2_fu_157      |    0    |    0    |
|          |       zext_ln93_3_fu_166      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   114   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     addr_cmp_reg_269     |    1   |
|   b_num_addr_1_reg_264   |    6   |
|       base_reg_231       |    2   |
|        idx_reg_238       |    3   |
|  reuse_addr_reg_reg_217  |   64   |
|     reuse_reg_reg_224    |   32   |
|select_ln92_8_read_reg_251|    2   |
|  sub_ln542_read_reg_245  |    6   |
|    zext_ln93_1_reg_259   |   64   |
+--------------------------+--------+
|           Total          |   180  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   180  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   180  |   123  |
+-----------+--------+--------+--------+
