#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Feb 28 15:55:29 2014
# Process ID: 776
# Log file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/Throughput_top.rds
# Journal file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source Throughput_top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files c:/CHALMERS/DAT096/DAT096/ADCDAC/filtercoeff.coe
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/ADC_synth_1/ADC.dcp
# set_property used_in_implementation false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/ADC_synth_1/ADC.dcp]
# set_property use_blackbox_stub false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/ADC_synth_1/ADC.dcp]
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/DMC_synth_1/DMC.dcp
# set_property used_in_implementation false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/DMC_synth_1/DMC.dcp]
# set_property use_blackbox_stub false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/DMC_synth_1/DMC.dcp]
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp
# set_property used_in_implementation false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp]
# set_property use_blackbox_stub false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp]
# read_verilog {
#   c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/ADC/ADC_stub.v
#   c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/DMC/DMC_stub.v
#   c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.v
# }
# read_vhdl {
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Decimator.vhd
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/PWM.vhd
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/ADC_TOP.vhd
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/top.vhd
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Throughput_top.vhd
# }
# read_xdc C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/constrs_1/new/ADC_TOP.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/constrs_1/new/ADC_TOP.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.data/wt [current_project]
# set_property parent.project_dir C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC [current_project]
# synth_design -top Throughput_top -part xc7a100tcsg324-1
Command: synth_design -top Throughput_top -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 333.840 ; gain = 79.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Throughput_top' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Throughput_top.vhd:49]
INFO: [Synth 8-3491] module 'ADC_TOP' declared at 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/ADC_TOP.vhd:34' bound to instance 'inst_ADC_TOP' of component 'ADC_TOP' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Throughput_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ADC_TOP' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/ADC_TOP.vhd:45]
INFO: [Synth 8-637] synthesizing blackbox instance 'inst_fir' of component 'fir_compiler_0' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/ADC_TOP.vhd:134]
INFO: [Synth 8-3491] module 'Decimator' declared at 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Decimator.vhd:35' bound to instance 'inst_Decimator' of component 'Decimator' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/ADC_TOP.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Decimator' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Decimator.vhd:46]
	Parameter inwidth bound to: 32 - type: integer 
	Parameter outwidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Decimator' (1#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Decimator.vhd:46]
INFO: [Synth 8-3491] module 'ADC' declared at 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/ADC/ADC_stub.v:16' bound to instance 'inst_ADC' of component 'ADC' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/ADC_TOP.vhd:159]
INFO: [Synth 8-638] synthesizing module 'ADC' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/ip/ADC/ADC_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'ADC_TOP' (2#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/ADC_TOP.vhd:45]
INFO: [Synth 8-3491] module 'DAC_top' declared at 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/top.vhd:32' bound to instance 'inst_top' of component 'DAC_top' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Throughput_top.vhd:90]
INFO: [Synth 8-638] synthesizing module 'DAC_top' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/top.vhd:40]
INFO: [Synth 8-637] synthesizing blackbox instance 'inst_DMC' of component 'DMC' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/top.vhd:75]
	Parameter Resolution bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'PWM' declared at 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/PWM.vhd:33' bound to instance 'Inst_PWM' of component 'PWM' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'PWM__parameterized0' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/PWM.vhd:43]
	Parameter Resolution bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM__parameterized0' (3#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/PWM.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DAC_top' (4#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/top.vhd:40]
WARNING: [Synth 8-3848] Net sampleclk2out in module/entity Throughput_top does not have driver. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Throughput_top.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Throughput_top' (5#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Throughput_top.vhd:49]
WARNING: [Synth 8-3917] design Throughput_top has port opena driven by constant 1
WARNING: [Synth 8-3331] design Throughput_top has unconnected port sampleclk2out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 357.953 ; gain = 103.625
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/.Xil/Vivado-776-/dcp_2/DMC_in_context.xdc] for cell 'inst_top/inst_DMC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/.Xil/Vivado-776-/dcp_2/DMC_in_context.xdc] for cell 'inst_top/inst_DMC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/constrs_1/new/ADC_TOP.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/constrs_1/new/ADC_TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/constrs_1/new/ADC_TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/.Xil/Throughput_top_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/.Xil/Throughput_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.runs/synth_1/dont_buffer.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 481.285 ; gain = 226.957
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 481.285 ; gain = 226.957
---------------------------------------------------------------------------------

WARNING: [Synth 8-3936] Found unconnected internal register 'lastcnt_reg' and it is trimmed from '11' to '9' bits. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/PWM.vhd:68]
WARNING: [Synth 8-3848] Net sampleclk2out in module/entity Throughput_top does not have driver. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/new/Throughput_top.vhd:45]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 523.375 ; gain = 269.047
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Throughput_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Decimator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ADC_TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module PWM__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DAC_top 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[0][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[0][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[0][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[0][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[1][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[1][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[1][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[1][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[2][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[2][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[2][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[2][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[3][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[3][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[3][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[3][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[4][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[4][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[4][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[4][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[5][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[5][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[5][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[5][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[6][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[6][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[6][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[6][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[7][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[7][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[7][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[7][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[8][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[8][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[8][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[8][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[9][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[9][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[9][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[9][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[10][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[10][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[10][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[10][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[11][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[11][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[11][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[11][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[12][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[12][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[12][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[12][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[13][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[13][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[13][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[13][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[14][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[14][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[14][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[14][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[15][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[15][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[15][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[15][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_top/Inst_PWM/lastcnt_reg[8] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_top/Inst_PWM/lastcnt_reg[7] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_top/Inst_PWM/lastcnt_reg' and it is trimmed from '9' to '7' bits. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC/ADC.srcs/sources_1/imports/DAC/PWM.vhd:68]
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[15][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[15][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[15][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[15][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[14][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[14][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[14][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[14][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[13][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[13][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[13][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[13][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[12][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[12][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[12][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[12][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[11][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[11][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[11][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[11][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[10][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[10][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[10][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[10][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[9][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[9][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[9][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[9][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[8][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[8][2] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[8][1] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[8][0] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[7][3] ) is unused and will be removed from module Throughput_top.
WARNING: [Synth 8-3332] Sequential element (\inst_ADC_TOP/inst_Decimator/sample_reg[7][2] ) is unused and will be removed from module Throughput_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design Throughput_top has port opena driven by constant 1
WARNING: [Synth 8-3331] design Throughput_top has unconnected port sampleclk2out
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 529.063 ; gain = 274.734
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 544.512 ; gain = 290.184
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 544.512 ; gain = 290.184
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 544.512 ; gain = 290.184
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 544.512 ; gain = 290.184
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 544.512 ; gain = 290.184
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 544.512 ; gain = 290.184
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 544.512 ; gain = 290.184
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |fir_compiler_0 |         1|
|2     |ADC            |         1|
|3     |DMC            |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |ADC_bbox            |     1|
|2     |DMC_bbox            |     1|
|3     |fir_compiler_0_bbox |     1|
|4     |BUFG                |     1|
|5     |CARRY4              |    19|
|6     |LUT1                |     9|
|7     |LUT2                |    45|
|8     |LUT3                |    40|
|9     |LUT4                |     4|
|10    |LUT5                |    30|
|11    |LUT6                |   173|
|12    |MUXF7               |    56|
|13    |MUXF8               |     4|
|14    |FDCE                |   519|
|15    |FDPE                |    11|
|16    |FDRE                |    18|
|17    |IBUF                |     3|
|18    |OBUF                |    18|
|19    |OBUFT               |     1|
+------+--------------------+------+

Report Instance Areas: 
+------+-------------------+--------------------+------+
|      |Instance           |Module              |Cells |
+------+-------------------+--------------------+------+
|1     |top                |                    |  1016|
|2     |  inst_ADC_TOP     |ADC_TOP             |   927|
|3     |    inst_Decimator |Decimator           |   824|
|4     |  inst_top         |DAC_top             |    66|
|5     |    Inst_PWM       |PWM__parameterized0 |    65|
+------+-------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 544.512 ; gain = 290.184
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 544.512 ; gain = 290.184
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 766.109 ; gain = 464.602
# write_checkpoint Throughput_top.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file Throughput_top_utilization_synth.rpt -pb Throughput_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 766.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 15:56:58 2014...
