Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan 22 15:37:39 2024
| Host         : Notebook-GMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2C_slave_timing_summary_routed.rpt -pb I2C_slave_timing_summary_routed.pb -rpx I2C_slave_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_slave
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (125)
5. checking no_input_delay (19)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 50 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (125)
--------------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  145          inf        0.000                      0                  145           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address_i_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 3.104ns (51.996%)  route 2.866ns (48.004%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE                         0.000     0.000 r  address_i_reg[0]/C
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  address_i_reg[0]/Q
                         net (fo=8, routed)           2.866     3.322    ADDRESS_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     5.971 r  ADDRESS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.971    ADDRESS[0]
    R10                                                               r  ADDRESS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_i_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.403ns  (logic 3.126ns (57.856%)  route 2.277ns (42.144%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE                         0.000     0.000 r  address_i_reg[1]/C
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  address_i_reg[1]/Q
                         net (fo=7, routed)           2.277     2.733    ADDRESS_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     5.403 r  ADDRESS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.403    ADDRESS[1]
    T10                                                               r  ADDRESS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.376ns  (logic 3.123ns (58.102%)  route 2.252ns (41.898%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE                         0.000     0.000 r  address_i_reg[2]/C
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  address_i_reg[2]/Q
                         net (fo=6, routed)           2.252     2.708    ADDRESS_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.667     5.376 r  ADDRESS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.376    ADDRESS[2]
    T9                                                                r  ADDRESS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDA_OUT_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.344ns  (logic 3.099ns (57.978%)  route 2.246ns (42.022%))
  Logic Levels:           2  (FDPE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDPE                         0.000     0.000 r  SDA_OUT_reg/C
    SLICE_X0Y73          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  SDA_OUT_reg/Q
                         net (fo=2, routed)           2.246     2.702    SDA_IOBUF_inst/T
    L13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.643     5.344 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.344    SDA
    L13                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_i_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.211ns  (logic 3.102ns (59.530%)  route 2.109ns (40.470%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE                         0.000     0.000 r  address_i_reg[3]/C
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  address_i_reg[3]/Q
                         net (fo=5, routed)           2.109     2.565    ADDRESS_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646     5.211 r  ADDRESS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.211    ADDRESS[3]
    U13                                                               r  ADDRESS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_i_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.210ns  (logic 3.106ns (59.611%)  route 2.104ns (40.389%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE                         0.000     0.000 r  address_i_reg[4]/C
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  address_i_reg[4]/Q
                         net (fo=4, routed)           2.104     2.560    ADDRESS_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.650     5.210 r  ADDRESS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.210    ADDRESS[4]
    T13                                                               r  ADDRESS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_i_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.149ns  (logic 3.103ns (60.269%)  route 2.046ns (39.731%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE                         0.000     0.000 r  address_i_reg[5]/C
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  address_i_reg[5]/Q
                         net (fo=3, routed)           2.046     2.502    ADDRESS_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.647     5.149 r  ADDRESS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.149    ADDRESS[5]
    V14                                                               r  ADDRESS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEVICE[4]
                            (input port)
  Destination:            rd_d_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.063ns  (logic 1.334ns (26.339%)  route 3.729ns (73.661%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  DEVICE[4] (IN)
                         net (fo=0)                   0.000     0.000    DEVICE[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  DEVICE_IBUF[4]_inst/O
                         net (fo=1, routed)           1.738     2.700    DEVICE_IBUF[4]
    SLICE_X0Y74          LUT6 (Prop_lut6_I3_O)        0.124     2.824 f  state[1]_i_8/O
                         net (fo=5, routed)           0.839     3.663    state[1]_i_8_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.124     3.787 r  rd_d_i_4/O
                         net (fo=1, routed)           1.152     4.939    rd_d_i_4_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I3_O)        0.124     5.063 r  rd_d_i_1/O
                         net (fo=1, routed)           0.000     5.063    rd_d_i_1_n_0
    SLICE_X1Y70          FDCE                                         r  rd_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.063ns  (logic 1.604ns (31.681%)  route 3.459ns (68.319%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.982     0.982 f  rst_IBUF_inst/O
                         net (fo=45, routed)          1.923     2.905    rst_IBUF
    SLICE_X2Y71          LUT3 (Prop_lut3_I2_O)        0.150     3.055 r  next_state[3]_i_3/O
                         net (fo=5, routed)           0.856     3.911    next_state[3]_i_3_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I2_O)        0.348     4.259 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.680     4.939    counter[0]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.124     5.063 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.063    counter[0]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 3.128ns (62.521%)  route 1.875ns (37.479%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE                         0.000     0.000 r  DATA_OUT_reg[0]/C
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           1.875     2.331    DATA_OUT_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.672     5.003 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.003    DATA_OUT[0]
    V10                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rd_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RD_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE                         0.000     0.000 r  rd_d_reg/C
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rd_d_reg/Q
                         net (fo=2, routed)           0.067     0.208    rd_d_reg_n_0
    SLICE_X1Y70          FDCE                                         r  RD_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scl_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            scl_qq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDPE                         0.000     0.000 r  scl_q_reg/C
    SLICE_X0Y73          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  scl_q_reg/Q
                         net (fo=1, routed)           0.119     0.247    scl_q
    SLICE_X0Y73          FDPE                                         r  scl_qq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftreg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shiftreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.324%)  route 0.122ns (39.676%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE                         0.000     0.000 r  shiftreg_reg[5]/C
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shiftreg_reg[5]/Q
                         net (fo=4, routed)           0.122     0.263    data2[6]
    SLICE_X0Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.308 r  shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    p_0_out[6]
    SLICE_X0Y74          FDCE                                         r  shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_i_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            address_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE                         0.000     0.000 r  address_i_reg[6]/C
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  address_i_reg[6]/Q
                         net (fo=3, routed)           0.134     0.275    ADDRESS_OBUF[6]
    SLICE_X1Y64          LUT4 (Prop_lut4_I1_O)        0.045     0.320 r  address_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.320    address_i[6]_i_1_n_0
    SLICE_X1Y64          FDCE                                         r  address_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftreg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shiftreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.663%)  route 0.142ns (43.337%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  shiftreg_reg[6]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shiftreg_reg[6]/Q
                         net (fo=5, routed)           0.142     0.283    data2[7]
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.328 r  shiftreg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.328    p_0_out[7]
    SLICE_X1Y74          FDCE                                         r  shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda_qqq_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            stop_cond_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDPE                         0.000     0.000 r  sda_qqq_reg/C
    SLICE_X3Y72          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  sda_qqq_reg/Q
                         net (fo=2, routed)           0.158     0.299    sda_qqq
    SLICE_X3Y72          LUT3 (Prop_lut3_I2_O)        0.043     0.342 r  stop_cond_i_1/O
                         net (fo=1, routed)           0.000     0.342    stop_cond0
    SLICE_X3Y72          FDCE                                         r  stop_cond_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda_qqq_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            start_cond_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDPE                         0.000     0.000 r  sda_qqq_reg/C
    SLICE_X3Y72          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  sda_qqq_reg/Q
                         net (fo=2, routed)           0.158     0.299    sda_qqq
    SLICE_X3Y72          LUT3 (Prop_lut3_I1_O)        0.045     0.344 r  start_cond_i_1/O
                         net (fo=1, routed)           0.000     0.344    start_cond_i_1_n_0
    SLICE_X3Y72          FDCE                                         r  start_cond_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rd_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE                         0.000     0.000 r  rd_d_reg/C
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rd_d_reg/Q
                         net (fo=2, routed)           0.167     0.308    rd_d_reg_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  rd_d_i_1/O
                         net (fo=1, routed)           0.000     0.353    rd_d_i_1_n_0
    SLICE_X1Y70          FDCE                                         r  rd_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_i_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            address_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE                         0.000     0.000 r  address_i_reg[0]/C
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  address_i_reg[0]/Q
                         net (fo=8, routed)           0.185     0.326    ADDRESS_OBUF[0]
    SLICE_X0Y69          LUT5 (Prop_lut5_I0_O)        0.045     0.371 r  address_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    address_i[0]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  address_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_i_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            address_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE                         0.000     0.000 r  address_i_reg[1]/C
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  address_i_reg[1]/Q
                         net (fo=7, routed)           0.185     0.326    ADDRESS_OBUF[1]
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  address_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    address_i[2]_i_1_n_0
    SLICE_X0Y66          FDCE                                         r  address_i_reg[2]/D
  -------------------------------------------------------------------    -------------------





