<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_DOUT0: FDCPE port map (DOUT(0),DIN(0),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT1: FDCPE port map (DOUT(1),DIN(1),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT2: FDCPE port map (DOUT(2),DIN(2),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT3: FDCPE port map (DOUT(3),DIN(3),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT4: FDCPE port map (DOUT(4),DIN(4),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT5: FDCPE port map (DOUT(5),DIN(5),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT6: FDCPE port map (DOUT(6),DIN(6),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT7: FDCPE port map (DOUT(7),DIN(7),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT8: FDCPE port map (DOUT(8),DIN(8),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT9: FDCPE port map (DOUT(9),DIN(9),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT10: FDCPE port map (DOUT(10),DIN(10),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT11: FDCPE port map (DOUT(11),DIN(11),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT12: FDCPE port map (DOUT(12),DIN(12),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT13: FDCPE port map (DOUT(13),DIN(13),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT14: FDCPE port map (DOUT(14),DIN(14),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT15: FDCPE port map (DOUT(15),DIN(15),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT16: FDCPE port map (DOUT(16),DIN(16),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT17: FDCPE port map (DOUT(17),DIN(17),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT18: FDCPE port map (DOUT(18),DIN(18),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT19: FDCPE port map (DOUT(19),DIN(19),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT20: FDCPE port map (DOUT(20),DIN(20),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT21: FDCPE port map (DOUT(21),DIN(21),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT22: FDCPE port map (DOUT(22),DIN(22),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT23: FDCPE port map (DOUT(23),DIN(23),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT24: FDCPE port map (DOUT(24),DIN(24),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT25: FDCPE port map (DOUT(25),DIN(25),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT26: FDCPE port map (DOUT(26),DIN(26),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT27: FDCPE port map (DOUT(27),DIN(27),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT28: FDCPE port map (DOUT(28),DIN(28),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT29: FDCPE port map (DOUT(29),DIN(29),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT30: FDCPE port map (DOUT(30),DIN(30),clock,'0','0');
</td></tr><tr><td>
FDCPE_DOUT31: FDCPE port map (DOUT(31),DIN(31),clock,'0','0');
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
