#ifndef __DM9051_VER_H
#define __DM9051_VER_H
#include <stdio.h>
#include <string.h>

//#define PLUG_ENABLE_INT
#ifdef PLUG_ENABLE_INT
    #define DMPLUG_INT //(INT39)
#endif

#define DEFAULT_TX_CHECKSUM_OFF 0
#define DEFAULT_TX_CHECKSUM_ON 1
#define DEFAULT_RX_CHECKSUM_OFF 0
#define DEFAULT_RX_CHECKSUM_ON 1

#define FORCE_MODE_10M_OFF 0
#define FORCE_MODE_10M_ON 1 // 10M mode (Not implement in this version)

#define FORCE_FLOW_CONTROL_OFF 0
#define FORCE_FLOW_CONTROL_ON 1 // flow control mode

#define FORCE_RCR_ALL_OFF 0
#define FORCE_RCR_ALL_ON 1 // Pass all multi-cast

#define FORCE_STOP_IF_DM9051_NOT_FOUND_OFF 0
#define FORCE_STOP_IF_DM9051_NOT_FOUND_ON 1 // not pass through mode

#define DMS_NETCARD_NOT_YET 0
#define DMS_NETCARD_FOUND 1

const struct instance_data {
		int tx_checksuming;
			//~ int tx_stack_ip_gen_checksuming;
			//~ int tx_stack_udp_gen_checksuming;
			//~ int tx_stack_tcp_gen_checksuming;
		int rx_checksuming;
			// ! (int) rx_stack_check_checksuming;
        int force_mode_10m;
        int force_flow_control;
        int force_rcr_all;
        int force_stop_if_dm9051_not_found;
} dm9051_def_inf =
/* Instances Configuration */
/*const struct instance_data dm9051_def_inf = */ {
	DEFAULT_TX_CHECKSUM_ON,
    DEFAULT_RX_CHECKSUM_OFF,
    FORCE_MODE_10M_OFF,
    FORCE_FLOW_CONTROL_ON,
    FORCE_RCR_ALL_OFF,
    FORCE_STOP_IF_DM9051_NOT_FOUND_OFF,
};
const struct instance_data *dm9051_inf = &dm9051_def_inf;

/* inint internal */
struct innr_data
{
	struct internal_config
	{
		int dev_found; // individual on/off, on if chip_id found
		uint32_t ext_line;
	} dev;
} lab_data = {
	{
		DMS_NETCARD_NOT_YET,
		0xffffffff,
	},
};

struct internal_config *lab_inf = &lab_data.dev;
volatile int dm9051_interrupt_event = 0; // original as 'flgSemaphore_r'
mac_t final_mac = {0, 0, 0, 0, 0, 0};

/* internal */
#define DM9051_NCR                (0x00)
#define DM9051_NSR                (0x01)
#define DM9051_TCR                (0x02)
#define DM9051_TSR1               (0x03)
#define DM9051_TSR2               (0x04)
#define DM9051_RCR                (0x05)
#define DM9051_RSR                (0x06)
#define DM9051_ROCR               (0x07)
#define DM9051_BPTR               (0x08)
#define DM9051_FCTR               (0x09)
#define DM9051_FCR                (0x0A)
#define DM9051_EPCR               (0x0B)
#define DM9051_EPAR               (0x0C)
#define DM9051_EPDRL              (0x0D)
#define DM9051_EPDRH              (0x0E)
#define DM9051_WCR                (0x0F)

#define DM9051_PAR                (0x10)
#define DM9051_MAR                (0x16)

#define DM9051_GPCR               (0x1e)
#define DM9051_GPR                (0x1f)
#define DM9051_TRPAL              (0x22)
#define DM9051_TRPAH              (0x23)
#define DM9051_RWPAL              (0x24)
#define DM9051_RWPAH              (0x25)

#define DM9051_VIDL               (0x28)
#define DM9051_VIDH               (0x29)
#define DM9051_PIDL               (0x2A)
#define DM9051_PIDH               (0x2B)

#define DM9051_CHIPR              (0x2C)
#define DM9051_TCR2               (0x2D)
#define DM9051_OTCR               (0x2E)
#define DM9051_SMCR               (0x2F)

#define DM9051_ATCR               (0x30)           /* early transmit control/status register */
#define DM9051_CSCR               (0x31)           /* check sum control register */
#define DM9051_RCSSR              (0x32)           /* receive check sum status register */

#define DM9051_PBCR               (0x38)
#define DM9051_INTR               (0x39)
#define DM9051_TXFSSR             (0x3B)
#define DM9051_PPCR               (0x3D)
#define DM9051_IPCOCR             (0x54)
#define DM9051_MPCR               (0x55)
#define DM9051_LMCR               (0x57)
#define DM9051_MBNDRY             (0x5E)
#define DM9051_MRCMDX             (0x70)
//#define DM9051_MRCMD              (0x72)
#define DM9051_MRRL               (0x74)
#define DM9051_MRRH               (0x75)
#define DM9051_MWCMDX             (0x76)
//#define DM9051_MWCMD              (0x78)
#define DM9051_MWRL               (0x7A)
#define DM9051_MWRH               (0x7B)
#define DM9051_TXPLL              (0x7C)
#define DM9051_TXPLH              (0x7D)
#define DM9051_ISR                (0x7E)
#define DM9051_IMR                (0x7F)

/* Parameters for read operation used in _spi_data_read()/_spi_mem2x_read()/_spi_mem_read() */
//#define OPC_REG_W                 0x80             // Register Write
//#define OPC_REG_R                 0x00             // Register Read

#define CHIPR_DM9051A            (0x19)
#define CHIPR_DM9051B            (0x1B)

#define DM9051_NCR_RESET         (0x01)
#define DM9051_IMR_OFF           (0x80)
#define DM9051_TCR2_SET          (0x90)           /* set one packet */
#define DM9051_RCR_SET           (0x31)
#define DM9051_BPTR_SET          (0x37)
#define DM9051_FCTR_SET          (0x38)
#define DM9051_FCR_SET           (0x28)
// #define DM9051_TCR_SET        (0x01)

#define NCR_EXT_PHY              (1 << 7)
#define NCR_WAKEEN               (1 << 6)
#define NCR_FCOL                 (1 << 4)
#define NCR_FDX                  (1 << 3)
#define NCR_LBK                  (3 << 1)
#define NCR_RST                  (1 << 0)
#define NCR_DEFAULT              (0x0)             /* Disable Wakeup */

#define NSR_SPEED                (1 << 7)
#define NSR_LINKST               (1 << 6)
#define NSR_WAKEST               (1 << 5)
#define NSR_TX2END               (1 << 3)
#define NSR_TX1END               (1 << 2)
#define NSR_RXOV                 (1 << 1)
#define NSR_RXRDY                (1 << 0)
#define NSR_CLR_STATUS          (NSR_WAKEST | NSR_TX2END | NSR_TX1END)

#define TCR_RSV_BIT7           	 (1 << 7)		/* _15888_ */
#define TCR_TJDIS                (1 << 6)		/* _15888_ too */
#define TCR_EXCECM               (1 << 5)
#define TCR_PAD_DIS2             (1 << 4)
#define TCR_CRC_DIS2             (1 << 3)
#define TCR_PAD_DIS1             (1 << 2)
#define TCR_CRC_DIS1             (1 << 1)
#define TCR_TXREQ                (1 << 0)          /* Start TX */
#define TCR_DEFAULT              (0x0)

#define TSR_TJTO                 (1 << 7)
#define TSR_LC                   (1 << 6)
#define TSR_NC                   (1 << 5)
#define TSR_LCOL                 (1 << 4)
#define TSR_COL                  (1 << 3)
#define TSR_EC                   (1 << 2)

#define RCR_WTDIS                (1 << 6)
#define RCR_DIS_LONG             (1 << 5)
#define RCR_DIS_CRC              (1 << 4)
#define RCR_ALL                  (1 << 3)
#define RCR_RUNT                 (1 << 2)
#define RCR_PRMSC                (1 << 1)
#define RCR_RXEN                 (1 << 0)
// #ifdef FORCE_RCR_ALL
// #define RCR_DEFAULT           (RCR_DIS_LONG | RCR_DIS_CRC | RCR_ALL)
// #else
// #endif
#define RCR_DEFAULT              (RCR_DIS_LONG | RCR_DIS_CRC)

#define RSR_RF                   (1 << 7)
#define RSR_MF                   (1 << 6)
#define RSR_LCS                  (1 << 5)
#define RSR_RWTO                 (1 << 4)
#define RSR_PLE                  (1 << 3)
#define RSR_AE                   (1 << 2)
#define RSR_CE                   (1 << 1)
#define RSR_FOE                  (1 << 0)

#define INTR_ACTIVE_LOW          (1 << 0)

/* 0x0A */
#define FCR_TXPEN                (1 << 5)
#define FCR_BKPA                 (1 << 4)
#define FCR_BKPM                 (1 << 3)
#define FCR_FLCE                 (1 << 0)

/* 0x30 */
#define ATCR_TX_MODE2            (1 << 4)

/* 0x31 */
// #define _DM9051_CSCR         (0x31)            /* check sum control register */
#define TCSCR_UDPCS_ENABLE       (1 << 2)
#define TCSCR_TCPCS_ENABLE       (1 << 1)
#define TCSCR_IPCS_ENABLE        (1 << 0)

/* 0x32 */
// #define _DM9051_RCSSR        (0x32)            /* receive check sum status register */
#define RCSSR_UDPS               (1 << 7)
#define RCSSR_TCPS               (1 << 6)
#define RCSSR_IPS                (1 << 5)
#define RCSSR_UDPP               (1 << 4)
#define RCSSR_TCPP               (1 << 3)
#define RCSSR_IPP                (1 << 2)
#define RCSSR_RCSEN              (1 << 1)          // Receive Checksum Checking Enable
#define RCSSR_DCSE               (1 << 0)          // Discard Checksum Error Packet

/* rxb */
#define RXB_ERR                  (1 << 1)
#define RXB_RDY                  (1 << 0)

/* 0x3D */
/* Pause Packet Control Register - default = 1 */
#define PPCR_PAUSE_COUNT         0xF               // 0x08

/* 0x54 */
#define IPCOCR_CLKOUT            (1 << 7)
#define IPCOCR_DUTY_LEN          1

/* 0x57 */
/* LEDMode Control Register - LEDMode1 */
/* Value 0x81 : bit[7] = 1, bit[2] = 0, bit[1:0] = 01b */
#define LMCR_NEWMOD              (1 << 7)
#define LMCR_TYPED1              (1 << 1)
#define LMCR_TYPED0              (1 << 0)
#define LMCR_MODE1               (LMCR_NEWMOD | LMCR_TYPED0)

/* 0x5E */
#define MBNDRY_WORD              0
#define MBNDRY_BYTE              (1 << 7)
// #define MBNDRY_DEFAULTx      MBNDRY_WORD //MBNDRY_BYTE

/* 0x7E */
#define ISR_PR                   (1 << 0)

/* 0x7F */
#define IMR_PAR                  (1 << 7)
#define IMR_PRM                  (1 << 0)
#define IMR_INT_DEFAULT          (IMR_PAR | IMR_PRM)
#define IMR_POL_DEFAULT          (IMR_PAR)

/* Pack */
#define RSR_ERR_BITS             (RSR_RF | RSR_LCS | RSR_RWTO | \
                                RSR_AE | RSR_CE | RSR_FOE)      /* | RSR_PLE */
#define BPTR_DEFAULT             (0x3f)
#define FCTR_DEAFULT             (0x38)
#define FCR_DEFAULT              (FCR_TXPEN | FCR_BKPA | FCR_BKPM | FCR_FLCE)
// #define FCR_DEFAULT1         (0x39)
// #define FCR_DEFAULT_CONF     FCR_DEFAULT
#define SMCR_DEFAULT             (0x0)
#define PBCR_MAXDRIVE           (0x44)

/* internal */
#define DRIVER_VERSION "dm9051_edriver %s"
static char version_string[60];

static void ver_string_get(char *ver_buf, char *path_info)
{
	int found = 0;
	int i, j = 0, n = strlen(path_info);

	for (i = 0; i < n; i++)
	{
		if (found && path_info[i] == '\\')
			break;
		if (path_info[i] == 'v' && path_info[i - 1] == '_')
		{
			found = 1;
			j = 0;
			ver_buf[j++] = path_info[i];
			continue;
		}
		ver_buf[j++] = path_info[i];
	}
	ver_buf[j++] = 0;
}

static char *dm_version_info(void) //(char *version_string)
{
	char path_info[42];
	sprintf(path_info, "%s", __FILE__); // dm_version_display(path_info);
	printf("\r\n\r\n\r\n");
	printf("[%s]\r\n\r\n", "POWER-ON");

	do
	{
		char ver_buf[12];
		ver_string_get(ver_buf, path_info);
		sprintf(version_string, DRIVER_VERSION, ver_buf);
	} while (0);
	printf("[DRIVER ver] %s\r\n\r\n", version_string);
	return version_string;
}

/* internal */
const uint8_t *init_setup(const uint8_t *adr);
int hal_active_interrupt_mode(void);
char *hal_active_interrupt_desc(void);
int env_chip_id_and_ticks(void);
void check_force_stop(void);
uint16_t cspi_get_chipid(void);
uint16_t cspi_get_control_status(void);
/* internal subroutines */
int cspi_rx_ready(void);
uint16_t rx_head_takelen(uint8_t *receivedata);
uint16_t cspi_rx_head(void);
uint16_t cspi_rx_read(uint8_t *buff, uint16_t rx_len);
void cspi_rx_discard(uint16_t rx_len);
uint16_t cspi_tx_packet_len(uint16_t len);
void cspi_tx_write(uint8_t *buf, uint16_t len);
void cspi_tx_req(uint8_t *buf, uint8_t tcr_wrt);

/* hal */
/* [trans code] */
#define HAL_boards_initialize_spi	hal_spi_initialize
#define HAL_read_reg			hal_read_reg
#define HAL_write_reg			hal_write_reg
#define HAL_read_mem			hal_read_mem
#define HAL_write_mem			hal_write_mem
#define HAL_spi_info			hal_spi_info
#define HAL_boards_initialize_int	hal_int_initialize
#define HAL_disable_mcu_irq		hal_disable_mcu_irq
#define HAL_enable_mcu_irq		hal_enable_mcu_irq
//#define HAL_IRQLine			hal_irqline
#define HAL_int_info			hal_int_info
void	  hal_spi_initialize(void);
uint8_t   hal_read_reg(uint8_t reg);
void      hal_write_reg(uint8_t reg, uint8_t val);
void      hal_read_mem(uint8_t *buf, uint16_t len);
void      hal_write_mem(const uint8_t *buf, uint16_t len);
char *hal_spi_info(int idx);
uint32_t hal_int_initialize(void);
void hal_enable_mcu_irq(void);
void hal_disable_mcu_irq(void);
//uint32_t hal_irqline(void);
char *hal_int_info(int idx);

// "ver.c"
#define DRVBUF_POOL_BUFSIZE        (1514 + 4)      /* Maximum Ethernet frame size + header */
#define TX_CM_HEADLEN              4			   /* tx conti mode */
#define TIMES_TO_RST               10

#define PHY_ADV_REG                (0x04)
#define DM9051_PHY                 (0x40)          /* PHY address 0x01 */
#define DM9051_PKT_RDY             (0x01)          /* Packet ready to receive */

#define setup_not_found_str                      "DM9051 not found"
#define setup_found_str                          "DM9051 found"

#define DM9051_RX_BREAK(expression, handler)      \
        do {                                      \
                if ((expression)) {               \
                        handler;                  \
                }                                 \
        } while (0)

//(wd fake),(crypt fake),(tx conti fake)
#define BOUND_CONF_BIT        	  MBNDRY_BYTE
#define BUS_SETUP1(f)
#define BUS_OPS1(f, bf, l)
#define SET_RCR()                 cspi_set_rcr()
#define SET_TXPL(l)				  cspi_tx_len(l)
#define PAD_LEN(len)          	  len

#define davicom_haltickcount     dm9051_clock_time //(sys_now)(dm9051_boards_heartbeat_now)
void cspi_get_par(uint8_t *adr);
void cspi_set_par(const uint8_t *adr);
void cspi_disble_irq(void);
void cspi_enable_irq(void);
void cspi_set_recv(void);
uint16_t env_err_rsthdlr3(const char *format, ...);

#endif //__DM9051_VER_H
