// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="crc24a_crc24a,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.737800,HLS_SYN_LAT=133,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=218,HLS_SYN_LUT=2103,HLS_VERSION=2022_2}" *)

module crc24a (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_TDATA,
        a_TVALID,
        a_TREADY,
        c_TDATA,
        c_TVALID,
        c_TREADY,
        last_TDATA,
        last_TVALID,
        last_TREADY
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] a_TDATA;
input   a_TVALID;
output   a_TREADY;
output  [63:0] c_TDATA;
output   c_TVALID;
input   c_TREADY;
output  [7:0] last_TDATA;
output   last_TVALID;
input   last_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] last_TDATA;
reg last_TVALID;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    a_TDATA_blk_n;
reg    c_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
reg    last_TDATA_blk_n;
reg   [0:0] tmp_1_reg_1724;
reg   [0:0] tmp_2_reg_1729;
reg   [0:0] tmp_3_reg_1734;
reg   [0:0] tmp_4_reg_1739;
reg   [0:0] tmp_5_reg_1744;
reg   [0:0] tmp_6_reg_1749;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_return;
reg   [0:0] targetBlock_reg_1946;
wire    ap_CS_fsm_state10;
wire   [0:0] and_ln55_fu_1218_p2;
reg   [0:0] and_ln55_reg_1954;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state15;
wire   [0:0] g_bits_V_q1;
reg   [0:0] g_bits_V_load_reg_1969;
wire    ap_CS_fsm_state16;
wire   [0:0] g_bits_V_q0;
reg   [0:0] g_bits_V_load_1_reg_1974;
reg   [0:0] g_bits_V_load_2_reg_1989;
wire    ap_CS_fsm_state17;
reg   [0:0] g_bits_V_load_3_reg_1994;
reg   [0:0] g_bits_V_load_4_reg_2019;
wire    ap_CS_fsm_state18;
reg   [0:0] g_bits_V_load_5_reg_2024;
wire   [0:0] h_bits_V_q1;
reg   [0:0] h_bits_V_load_reg_2039;
wire   [0:0] h_bits_V_q0;
reg   [0:0] h_bits_V_load_1_reg_2044;
wire   [63:0] zext_ln87_fu_1252_p1;
reg   [0:0] h_bits_V_load_2_reg_2064;
reg   [0:0] h_bits_V_load_3_reg_2069;
reg   [0:0] h_bits_V_load_4_reg_2094;
reg   [0:0] h_bits_V_load_5_reg_2099;
wire   [0:0] m_bits_V_q1;
reg   [0:0] m_bits_V_load_reg_2114;
wire   [0:0] m_bits_V_q0;
reg   [0:0] m_bits_V_load_1_reg_2119;
wire   [63:0] zext_ln88_fu_1285_p1;
reg   [0:0] m_bits_V_load_2_reg_2139;
reg   [0:0] m_bits_V_load_3_reg_2144;
reg   [0:0] m_bits_V_load_4_reg_2159;
reg   [0:0] m_bits_V_load_5_reg_2164;
wire   [63:0] zext_ln89_fu_1318_p1;
reg   [2:0] d_bits_V_address0;
reg    d_bits_V_ce0;
reg    d_bits_V_we0;
reg   [0:0] d_bits_V_d0;
wire   [0:0] d_bits_V_q0;
reg   [2:0] d_bits_V_address1;
reg    d_bits_V_ce1;
reg    d_bits_V_we1;
reg   [0:0] d_bits_V_d1;
reg   [4:0] f_V_address0;
reg    f_V_ce0;
reg    f_V_we0;
wire   [0:0] f_V_q0;
reg   [2:0] g_bits_V_address0;
reg    g_bits_V_ce0;
reg    g_bits_V_we0;
reg   [2:0] g_bits_V_address1;
reg    g_bits_V_ce1;
reg   [2:0] h_bits_V_address0;
reg    h_bits_V_ce0;
reg    h_bits_V_we0;
reg   [2:0] h_bits_V_address1;
reg    h_bits_V_ce1;
reg   [2:0] m_bits_V_address0;
reg    m_bits_V_ce0;
reg    m_bits_V_we0;
reg   [2:0] m_bits_V_address1;
reg    m_bits_V_ce1;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_ready;
wire   [2:0] grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_d_bits_V_address0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_d_bits_V_ce0;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211869_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211869_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211866_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211866_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211863_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211863_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211860_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211860_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211857_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211857_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211854_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211854_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211851_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211851_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211848_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211848_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out1;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out1_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out2;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out2_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out3;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out3_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out4;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out4_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out5;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out5_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out6;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out6_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out7;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out7_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out8;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out8_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out9;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out9_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out10;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out10_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out11;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out11_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out12;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out12_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out13;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out13_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out14;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out14_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out15;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out15_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out16;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out16_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out17;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out17_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out18;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out18_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out19;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out19_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out20;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out20_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out21;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out21_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out22;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out22_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out23;
wire    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out23_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_3141016281799_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_3141016281799_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_13_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_13_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_12_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_12_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2814341790_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2814341790_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_11_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_11_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_10_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_10_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_9_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_9_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_8_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_8_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_7_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_7_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2210441772_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2210441772_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_219491769_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_219491769_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_6_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_6_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_5_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_5_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_188501760_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_188501760_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_177551757_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_177551757_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_4_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_4_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_157531751_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_157531751_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_146581748_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_146581748_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_3_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_3_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_2_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_115591739_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_115591739_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_105581736_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_105581736_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_95571733_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_95571733_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_84641730_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_84641730_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_1_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_1_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_65651724_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_65651724_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15241721_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15241721_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15101718_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15101718_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14961715_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14961715_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14821712_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14821712_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14681709_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14681709_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_01706_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_01706_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_ready;
wire   [4:0] grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_startIdx_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_startIdx_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_icmp_ln55_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_icmp_ln55_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_ready;
wire   [4:0] grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_address0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_ce0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_we0;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_d0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_ready;
wire   [4:0] grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_f_V_address0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_f_V_ce0;
wire   [2:0] grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_address0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_ce0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_we0;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_d0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_ready;
wire   [4:0] grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_f_V_address0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_f_V_ce0;
wire   [2:0] grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_address0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_ce0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_we0;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_d0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_ready;
wire   [4:0] grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_f_V_address0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_f_V_ce0;
wire   [2:0] grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_address0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_ce0;
wire    grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_we0;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_d0;
reg    grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_start_reg;
reg    grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [0:0] mux_case_3141016281799_loc_fu_220;
reg   [0:0] lhs_V_13_loc_fu_216;
reg   [0:0] lhs_V_12_loc_fu_212;
reg   [0:0] mux_case_2814341790_loc_fu_208;
reg   [0:0] lhs_V_11_loc_fu_204;
reg   [0:0] lhs_V_10_loc_fu_200;
reg   [0:0] lhs_V_9_loc_fu_196;
reg   [0:0] lhs_V_8_loc_fu_192;
reg   [0:0] lhs_V_7_loc_fu_188;
reg   [0:0] mux_case_2210441772_loc_fu_184;
reg   [0:0] mux_case_219491769_loc_fu_180;
reg   [0:0] lhs_V_6_loc_fu_176;
reg   [0:0] lhs_V_5_loc_fu_172;
reg   [0:0] mux_case_188501760_loc_fu_168;
reg   [0:0] mux_case_177551757_loc_fu_164;
reg   [0:0] lhs_V_4_loc_fu_160;
reg   [0:0] mux_case_157531751_loc_fu_156;
reg   [0:0] mux_case_146581748_loc_fu_152;
reg   [0:0] lhs_V_3_loc_fu_148;
reg   [0:0] lhs_V_2_loc_fu_144;
reg   [0:0] mux_case_115591739_loc_fu_140;
reg   [0:0] mux_case_105581736_loc_fu_136;
reg   [0:0] mux_case_95571733_loc_fu_132;
reg   [0:0] mux_case_84641730_loc_fu_128;
reg   [0:0] lhs_V_1_loc_fu_124;
reg   [0:0] conv3_i_65651724_loc_fu_120;
reg   [0:0] conv3_i_15241721_loc_fu_116;
reg   [0:0] conv3_i_15101718_loc_fu_112;
reg   [0:0] conv3_i_14961715_loc_fu_108;
reg   [0:0] conv3_i_14821712_loc_fu_104;
reg   [0:0] conv3_i_14681709_loc_fu_100;
reg   [0:0] mux_case_01706_loc_fu_96;
reg    grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_start_reg;
wire    ap_CS_fsm_state9;
reg   [4:0] startIdx_loc_fu_92;
reg   [0:0] icmp_ln55_loc_fu_88;
reg    grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_start_reg;
reg    grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    ap_block_state1;
reg    ap_block_state1_io;
reg    ap_block_state19;
reg    ap_block_state19_io;
wire   [0:0] trunc_ln15_fu_893_p1;
wire   [56:0] tmp_7_fu_1224_p16;
wire   [56:0] tmp_9_fu_1257_p16;
wire   [56:0] tmp_s_fu_1290_p16;
wire    regslice_both_c_U_apdone_blk;
reg    ap_block_state24;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_block_state6_on_subcall_done;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    regslice_both_a_U_apdone_blk;
wire   [63:0] a_TDATA_int_regslice;
wire    a_TVALID_int_regslice;
reg    a_TREADY_int_regslice;
wire    regslice_both_a_U_ack_in;
reg   [63:0] c_TDATA_int_regslice;
reg    c_TVALID_int_regslice;
wire    c_TREADY_int_regslice;
wire    regslice_both_c_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_start_reg = 1'b0;
end

crc24a_d_bits_V_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
d_bits_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(d_bits_V_address0),
    .ce0(d_bits_V_ce0),
    .we0(d_bits_V_we0),
    .d0(d_bits_V_d0),
    .q0(d_bits_V_q0),
    .address1(d_bits_V_address1),
    .ce1(d_bits_V_ce1),
    .we1(d_bits_V_we1),
    .d1(d_bits_V_d1)
);

crc24a_f_V_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
f_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(f_V_address0),
    .ce0(f_V_ce0),
    .we0(f_V_we0),
    .d0(grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_d0),
    .q0(f_V_q0)
);

crc24a_g_bits_V_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
g_bits_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_bits_V_address0),
    .ce0(g_bits_V_ce0),
    .we0(g_bits_V_we0),
    .d0(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_d0),
    .q0(g_bits_V_q0),
    .address1(g_bits_V_address1),
    .ce1(g_bits_V_ce1),
    .q1(g_bits_V_q1)
);

crc24a_g_bits_V_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
h_bits_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(h_bits_V_address0),
    .ce0(h_bits_V_ce0),
    .we0(h_bits_V_we0),
    .d0(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_d0),
    .q0(h_bits_V_q0),
    .address1(h_bits_V_address1),
    .ce1(h_bits_V_ce1),
    .q1(h_bits_V_q1)
);

crc24a_g_bits_V_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
m_bits_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(m_bits_V_address0),
    .ce0(m_bits_V_ce0),
    .we0(m_bits_V_we0),
    .d0(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_d0),
    .q0(m_bits_V_q0),
    .address1(m_bits_V_address1),
    .ce1(m_bits_V_ce1),
    .q1(m_bits_V_q1)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_16_1 grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_ready),
    .d_bits_V_address0(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_d_bits_V_address0),
    .d_bits_V_ce0(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_d_bits_V_ce0),
    .d_bits_V_q0(d_bits_V_q0),
    .p_0_0_01211869_out(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211869_out),
    .p_0_0_01211869_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211869_out_ap_vld),
    .p_0_0_01211866_out(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211866_out),
    .p_0_0_01211866_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211866_out_ap_vld),
    .p_0_0_01211863_out(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211863_out),
    .p_0_0_01211863_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211863_out_ap_vld),
    .p_0_0_01211860_out(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211860_out),
    .p_0_0_01211860_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211860_out_ap_vld),
    .p_0_0_01211857_out(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211857_out),
    .p_0_0_01211857_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211857_out_ap_vld),
    .p_0_0_01211854_out(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211854_out),
    .p_0_0_01211854_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211854_out_ap_vld),
    .p_0_0_01211851_out(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211851_out),
    .p_0_0_01211851_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211851_out_ap_vld),
    .p_0_0_01211848_out(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211848_out),
    .p_0_0_01211848_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211848_out_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_36_2 grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_ready),
    .p_out(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out),
    .p_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out_ap_vld),
    .p_out1(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out1),
    .p_out1_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out1_ap_vld),
    .p_out2(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out2),
    .p_out2_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out2_ap_vld),
    .p_out3(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out3),
    .p_out3_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out3_ap_vld),
    .p_out4(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out4),
    .p_out4_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out4_ap_vld),
    .p_out5(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out5),
    .p_out5_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out5_ap_vld),
    .p_out6(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out6),
    .p_out6_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out6_ap_vld),
    .p_out7(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out7),
    .p_out7_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out7_ap_vld),
    .p_out8(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out8),
    .p_out8_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out8_ap_vld),
    .p_out9(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out9),
    .p_out9_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out9_ap_vld),
    .p_out10(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out10),
    .p_out10_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out10_ap_vld),
    .p_out11(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out11),
    .p_out11_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out11_ap_vld),
    .p_out12(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out12),
    .p_out12_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out12_ap_vld),
    .p_out13(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out13),
    .p_out13_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out13_ap_vld),
    .p_out14(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out14),
    .p_out14_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out14_ap_vld),
    .p_out15(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out15),
    .p_out15_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out15_ap_vld),
    .p_out16(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out16),
    .p_out16_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out16_ap_vld),
    .p_out17(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out17),
    .p_out17_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out17_ap_vld),
    .p_out18(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out18),
    .p_out18_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out18_ap_vld),
    .p_out19(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out19),
    .p_out19_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out19_ap_vld),
    .p_out20(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out20),
    .p_out20_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out20_ap_vld),
    .p_out21(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out21),
    .p_out21_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out21_ap_vld),
    .p_out22(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out22),
    .p_out22_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out22_ap_vld),
    .p_out23(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out23),
    .p_out23_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out23_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_43_3 grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_ready),
    .p_reload(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out),
    .p_reload93(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out23),
    .p_reload92(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out22),
    .p_reload91(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out21),
    .p_reload90(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out20),
    .p_reload89(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out19),
    .p_reload88(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out18),
    .p_reload87(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out17),
    .p_reload86(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out16),
    .p_reload85(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out15),
    .p_reload84(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out14),
    .p_reload83(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out13),
    .p_reload82(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out12),
    .p_reload81(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out11),
    .p_reload80(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out10),
    .p_reload79(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out9),
    .p_reload78(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out8),
    .p_reload77(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out7),
    .p_reload76(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out6),
    .p_reload75(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out5),
    .p_reload74(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out4),
    .p_reload73(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out3),
    .p_reload72(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out2),
    .p_reload71(grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_p_out1),
    .p_0_0_01211869_reload(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211869_out),
    .p_0_0_01211848_reload(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211848_out),
    .p_0_0_01211851_reload(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211851_out),
    .p_0_0_01211854_reload(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211854_out),
    .p_0_0_01211857_reload(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211857_out),
    .p_0_0_01211860_reload(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211860_out),
    .p_0_0_01211863_reload(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211863_out),
    .p_0_0_01211866_reload(grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_p_0_0_01211866_out),
    .mux_case_3141016281799_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_3141016281799_out),
    .mux_case_3141016281799_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_3141016281799_out_ap_vld),
    .lhs_V_13_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_13_out),
    .lhs_V_13_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_13_out_ap_vld),
    .lhs_V_12_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_12_out),
    .lhs_V_12_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_12_out_ap_vld),
    .mux_case_2814341790_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2814341790_out),
    .mux_case_2814341790_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2814341790_out_ap_vld),
    .lhs_V_11_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_11_out),
    .lhs_V_11_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_11_out_ap_vld),
    .lhs_V_10_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_10_out),
    .lhs_V_10_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_10_out_ap_vld),
    .lhs_V_9_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_9_out),
    .lhs_V_9_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_9_out_ap_vld),
    .lhs_V_8_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_8_out),
    .lhs_V_8_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_8_out_ap_vld),
    .lhs_V_7_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_7_out),
    .lhs_V_7_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_7_out_ap_vld),
    .mux_case_2210441772_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2210441772_out),
    .mux_case_2210441772_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2210441772_out_ap_vld),
    .mux_case_219491769_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_219491769_out),
    .mux_case_219491769_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_219491769_out_ap_vld),
    .lhs_V_6_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_6_out),
    .lhs_V_6_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_6_out_ap_vld),
    .lhs_V_5_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_5_out),
    .lhs_V_5_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_5_out_ap_vld),
    .mux_case_188501760_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_188501760_out),
    .mux_case_188501760_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_188501760_out_ap_vld),
    .mux_case_177551757_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_177551757_out),
    .mux_case_177551757_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_177551757_out_ap_vld),
    .lhs_V_4_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_4_out),
    .lhs_V_4_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_4_out_ap_vld),
    .mux_case_157531751_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_157531751_out),
    .mux_case_157531751_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_157531751_out_ap_vld),
    .mux_case_146581748_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_146581748_out),
    .mux_case_146581748_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_146581748_out_ap_vld),
    .lhs_V_3_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_3_out),
    .lhs_V_3_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_3_out_ap_vld),
    .lhs_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_2_out),
    .lhs_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_2_out_ap_vld),
    .mux_case_115591739_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_115591739_out),
    .mux_case_115591739_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_115591739_out_ap_vld),
    .mux_case_105581736_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_105581736_out),
    .mux_case_105581736_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_105581736_out_ap_vld),
    .mux_case_95571733_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_95571733_out),
    .mux_case_95571733_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_95571733_out_ap_vld),
    .mux_case_84641730_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_84641730_out),
    .mux_case_84641730_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_84641730_out_ap_vld),
    .lhs_V_1_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_1_out),
    .lhs_V_1_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_1_out_ap_vld),
    .conv3_i_65651724_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_65651724_out),
    .conv3_i_65651724_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_65651724_out_ap_vld),
    .conv3_i_15241721_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15241721_out),
    .conv3_i_15241721_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15241721_out_ap_vld),
    .conv3_i_15101718_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15101718_out),
    .conv3_i_15101718_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15101718_out_ap_vld),
    .conv3_i_14961715_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14961715_out),
    .conv3_i_14961715_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14961715_out_ap_vld),
    .conv3_i_14821712_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14821712_out),
    .conv3_i_14821712_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14821712_out_ap_vld),
    .conv3_i_14681709_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14681709_out),
    .conv3_i_14681709_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14681709_out_ap_vld),
    .mux_case_01706_out(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_01706_out),
    .mux_case_01706_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_01706_out_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_55_5 grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_ready),
    .mux_case_01706_reload(mux_case_01706_loc_fu_96),
    .conv3_i_14681709_reload(conv3_i_14681709_loc_fu_100),
    .conv3_i_14821712_reload(conv3_i_14821712_loc_fu_104),
    .conv3_i_14961715_reload(conv3_i_14961715_loc_fu_108),
    .conv3_i_15101718_reload(conv3_i_15101718_loc_fu_112),
    .conv3_i_15241721_reload(conv3_i_15241721_loc_fu_116),
    .conv3_i_65651724_reload(conv3_i_65651724_loc_fu_120),
    .lhs_V_1_reload(lhs_V_1_loc_fu_124),
    .mux_case_84641730_reload(mux_case_84641730_loc_fu_128),
    .mux_case_95571733_reload(mux_case_95571733_loc_fu_132),
    .mux_case_105581736_reload(mux_case_105581736_loc_fu_136),
    .mux_case_115591739_reload(mux_case_115591739_loc_fu_140),
    .lhs_V_2_reload(lhs_V_2_loc_fu_144),
    .lhs_V_3_reload(lhs_V_3_loc_fu_148),
    .mux_case_146581748_reload(mux_case_146581748_loc_fu_152),
    .mux_case_157531751_reload(mux_case_157531751_loc_fu_156),
    .lhs_V_4_reload(lhs_V_4_loc_fu_160),
    .mux_case_177551757_reload(mux_case_177551757_loc_fu_164),
    .mux_case_188501760_reload(mux_case_188501760_loc_fu_168),
    .lhs_V_5_reload(lhs_V_5_loc_fu_172),
    .lhs_V_6_reload(lhs_V_6_loc_fu_176),
    .mux_case_219491769_reload(mux_case_219491769_loc_fu_180),
    .mux_case_2210441772_reload(mux_case_2210441772_loc_fu_184),
    .lhs_V_7_reload(lhs_V_7_loc_fu_188),
    .lhs_V_8_reload(lhs_V_8_loc_fu_192),
    .lhs_V_9_reload(lhs_V_9_loc_fu_196),
    .lhs_V_10_reload(lhs_V_10_loc_fu_200),
    .lhs_V_11_reload(lhs_V_11_loc_fu_204),
    .mux_case_2814341790_reload(mux_case_2814341790_loc_fu_208),
    .lhs_V_12_reload(lhs_V_12_loc_fu_212),
    .lhs_V_13_reload(lhs_V_13_loc_fu_216),
    .mux_case_3141016281799_reload(mux_case_3141016281799_loc_fu_220),
    .startIdx_out(grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_startIdx_out),
    .startIdx_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_startIdx_out_ap_vld),
    .icmp_ln55_out(grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_icmp_ln55_out),
    .icmp_ln55_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_icmp_ln55_out_ap_vld),
    .ap_return(grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_return)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_64_6 grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_ready),
    .trunc_ln4(startIdx_loc_fu_92),
    .icmp_ln55_lcssa(and_ln55_reg_1954),
    .mux_case_01706_reload(mux_case_01706_loc_fu_96),
    .conv3_i_14681709_reload(conv3_i_14681709_loc_fu_100),
    .conv3_i_14821712_reload(conv3_i_14821712_loc_fu_104),
    .conv3_i_14961715_reload(conv3_i_14961715_loc_fu_108),
    .conv3_i_15101718_reload(conv3_i_15101718_loc_fu_112),
    .conv3_i_15241721_reload(conv3_i_15241721_loc_fu_116),
    .conv3_i_65651724_reload(conv3_i_65651724_loc_fu_120),
    .lhs_V_1_reload(lhs_V_1_loc_fu_124),
    .mux_case_84641730_reload(mux_case_84641730_loc_fu_128),
    .mux_case_95571733_reload(mux_case_95571733_loc_fu_132),
    .mux_case_105581736_reload(mux_case_105581736_loc_fu_136),
    .mux_case_115591739_reload(mux_case_115591739_loc_fu_140),
    .lhs_V_2_reload(lhs_V_2_loc_fu_144),
    .lhs_V_3_reload(lhs_V_3_loc_fu_148),
    .mux_case_146581748_reload(mux_case_146581748_loc_fu_152),
    .mux_case_157531751_reload(mux_case_157531751_loc_fu_156),
    .lhs_V_4_reload(lhs_V_4_loc_fu_160),
    .mux_case_177551757_reload(mux_case_177551757_loc_fu_164),
    .mux_case_188501760_reload(mux_case_188501760_loc_fu_168),
    .lhs_V_5_reload(lhs_V_5_loc_fu_172),
    .lhs_V_6_reload(lhs_V_6_loc_fu_176),
    .mux_case_219491769_reload(mux_case_219491769_loc_fu_180),
    .mux_case_2210441772_reload(mux_case_2210441772_loc_fu_184),
    .lhs_V_7_reload(lhs_V_7_loc_fu_188),
    .lhs_V_8_reload(lhs_V_8_loc_fu_192),
    .lhs_V_9_reload(lhs_V_9_loc_fu_196),
    .lhs_V_10_reload(lhs_V_10_loc_fu_200),
    .lhs_V_11_reload(lhs_V_11_loc_fu_204),
    .mux_case_2814341790_reload(mux_case_2814341790_loc_fu_208),
    .lhs_V_12_reload(lhs_V_12_loc_fu_212),
    .lhs_V_13_reload(lhs_V_13_loc_fu_216),
    .mux_case_3141016281799_reload(mux_case_3141016281799_loc_fu_220),
    .f_V_address0(grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_address0),
    .f_V_ce0(grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_ce0),
    .f_V_we0(grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_we0),
    .f_V_d0(grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_d0)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_74_7 grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_ready),
    .f_V_address0(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_f_V_address0),
    .f_V_ce0(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_f_V_ce0),
    .f_V_q0(f_V_q0),
    .g_bits_V_address0(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_address0),
    .g_bits_V_ce0(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_ce0),
    .g_bits_V_we0(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_we0),
    .g_bits_V_d0(grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_d0)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_78_8 grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_ready),
    .f_V_address0(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_f_V_address0),
    .f_V_ce0(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_f_V_ce0),
    .f_V_q0(f_V_q0),
    .h_bits_V_address0(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_address0),
    .h_bits_V_ce0(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_ce0),
    .h_bits_V_we0(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_we0),
    .h_bits_V_d0(grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_d0)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_82_9 grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_ready),
    .f_V_address0(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_f_V_address0),
    .f_V_ce0(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_f_V_ce0),
    .f_V_q0(f_V_q0),
    .m_bits_V_address0(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_address0),
    .m_bits_V_ce0(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_ce0),
    .m_bits_V_we0(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_we0),
    .m_bits_V_d0(grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_d0)
);

crc24a_regslice_both #(
    .DataWidth( 64 ))
regslice_both_a_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(a_TDATA),
    .vld_in(a_TVALID),
    .ack_in(regslice_both_a_U_ack_in),
    .data_out(a_TDATA_int_regslice),
    .vld_out(a_TVALID_int_regslice),
    .ack_out(a_TREADY_int_regslice),
    .apdone_blk(regslice_both_a_U_apdone_blk)
);

crc24a_regslice_both #(
    .DataWidth( 64 ))
regslice_both_c_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(c_TDATA_int_regslice),
    .vld_in(c_TVALID_int_regslice),
    .ack_in(c_TREADY_int_regslice),
    .data_out(c_TDATA),
    .vld_out(regslice_both_c_U_vld_out),
    .ack_out(c_TREADY),
    .apdone_blk(regslice_both_c_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        and_ln55_reg_1954 <= and_ln55_fu_1218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14681709_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        conv3_i_14681709_loc_fu_100 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14681709_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14821712_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        conv3_i_14821712_loc_fu_104 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14821712_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14961715_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        conv3_i_14961715_loc_fu_108 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_14961715_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15101718_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        conv3_i_15101718_loc_fu_112 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15101718_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15241721_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        conv3_i_15241721_loc_fu_116 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_15241721_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_65651724_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        conv3_i_65651724_loc_fu_120 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_conv3_i_65651724_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        g_bits_V_load_1_reg_1974 <= g_bits_V_q0;
        g_bits_V_load_reg_1969 <= g_bits_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        g_bits_V_load_2_reg_1989 <= g_bits_V_q1;
        g_bits_V_load_3_reg_1994 <= g_bits_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        g_bits_V_load_4_reg_2019 <= g_bits_V_q1;
        g_bits_V_load_5_reg_2024 <= g_bits_V_q0;
        h_bits_V_load_1_reg_2044 <= h_bits_V_q0;
        h_bits_V_load_reg_2039 <= h_bits_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        h_bits_V_load_2_reg_2064 <= h_bits_V_q1;
        h_bits_V_load_3_reg_2069 <= h_bits_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        h_bits_V_load_4_reg_2094 <= h_bits_V_q1;
        h_bits_V_load_5_reg_2099 <= h_bits_V_q0;
        m_bits_V_load_1_reg_2119 <= m_bits_V_q0;
        m_bits_V_load_reg_2114 <= m_bits_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_icmp_ln55_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        icmp_ln55_loc_fu_88 <= grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_icmp_ln55_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_10_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_10_loc_fu_200 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_10_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_11_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_11_loc_fu_204 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_12_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_12_loc_fu_212 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_12_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_13_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_13_loc_fu_216 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_13_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_1_loc_fu_124 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_2_loc_fu_144 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_3_loc_fu_148 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_4_loc_fu_160 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_5_loc_fu_172 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_6_loc_fu_176 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_7_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_7_loc_fu_188 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_8_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_8_loc_fu_192 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_9_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_9_loc_fu_196 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_lhs_V_9_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        m_bits_V_load_2_reg_2139 <= m_bits_V_q1;
        m_bits_V_load_3_reg_2144 <= m_bits_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        m_bits_V_load_4_reg_2159 <= m_bits_V_q1;
        m_bits_V_load_5_reg_2164 <= m_bits_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_01706_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_01706_loc_fu_96 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_01706_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_105581736_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_105581736_loc_fu_136 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_105581736_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_115591739_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_115591739_loc_fu_140 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_115591739_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_146581748_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_146581748_loc_fu_152 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_146581748_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_157531751_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_157531751_loc_fu_156 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_157531751_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_177551757_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_177551757_loc_fu_164 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_177551757_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_188501760_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_188501760_loc_fu_168 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_188501760_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_219491769_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_219491769_loc_fu_180 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_219491769_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2210441772_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_2210441772_loc_fu_184 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2210441772_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2814341790_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_2814341790_loc_fu_208 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_2814341790_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_3141016281799_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_3141016281799_loc_fu_220 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_3141016281799_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_84641730_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_84641730_loc_fu_128 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_84641730_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_95571733_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        mux_case_95571733_loc_fu_132 <= grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_mux_case_95571733_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_startIdx_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        startIdx_loc_fu_92 <= grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_startIdx_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        targetBlock_reg_1946 <= grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_1_reg_1724 <= a_TDATA_int_regslice[64'd16];
        tmp_2_reg_1729 <= a_TDATA_int_regslice[64'd24];
        tmp_3_reg_1734 <= a_TDATA_int_regslice[64'd32];
        tmp_4_reg_1739 <= a_TDATA_int_regslice[64'd40];
        tmp_5_reg_1744 <= a_TDATA_int_regslice[64'd48];
        tmp_6_reg_1749 <= a_TDATA_int_regslice[64'd56];
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        a_TDATA_blk_n = a_TVALID_int_regslice;
    end else begin
        a_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((last_TREADY == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        a_TREADY_int_regslice = 1'b1;
    end else begin
        a_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if (((last_TREADY == 1'b0) | (1'b1 == ap_block_state19_io) | (c_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if (((last_TREADY == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if (((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        c_TDATA_blk_n = c_TREADY_int_regslice;
    end else begin
        c_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (c_TREADY_int_regslice == 1'b1))) begin
        c_TDATA_int_regslice = zext_ln89_fu_1318_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (c_TREADY_int_regslice == 1'b1))) begin
        c_TDATA_int_regslice = zext_ln88_fu_1285_p1;
    end else if ((~((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
        c_TDATA_int_regslice = zext_ln87_fu_1252_p1;
    end else if ((~((last_TREADY == 1'b0) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c_TDATA_int_regslice = a_TDATA_int_regslice;
    end else begin
        c_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (c_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state21) & (c_TREADY_int_regslice == 1'b1)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state19_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        c_TVALID_int_regslice = 1'b1;
    end else begin
        c_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        d_bits_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_bits_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_bits_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_bits_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_bits_V_address0 = grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_d_bits_V_address0;
    end else begin
        d_bits_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        d_bits_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_bits_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_bits_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_bits_V_address1 = 64'd0;
    end else begin
        d_bits_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (c_TREADY_int_regslice == 1'b1)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        d_bits_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_bits_V_ce0 = grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_d_bits_V_ce0;
    end else begin
        d_bits_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (c_TREADY_int_regslice == 1'b1)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        d_bits_V_ce1 = 1'b1;
    end else begin
        d_bits_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        d_bits_V_d0 = tmp_6_reg_1749;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_bits_V_d0 = tmp_4_reg_1739;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_bits_V_d0 = tmp_2_reg_1729;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_bits_V_d0 = a_TDATA_int_regslice[64'd8];
    end else begin
        d_bits_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        d_bits_V_d1 = tmp_5_reg_1744;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_bits_V_d1 = tmp_3_reg_1734;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_bits_V_d1 = tmp_1_reg_1724;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_bits_V_d1 = trunc_ln15_fu_893_p1;
    end else begin
        d_bits_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (c_TREADY_int_regslice == 1'b1)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        d_bits_V_we0 = 1'b1;
    end else begin
        d_bits_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (c_TREADY_int_regslice == 1'b1)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        d_bits_V_we1 = 1'b1;
    end else begin
        d_bits_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        f_V_address0 = grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_f_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        f_V_address0 = grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_f_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        f_V_address0 = grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_f_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        f_V_address0 = grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_address0;
    end else begin
        f_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        f_V_ce0 = grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_f_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        f_V_ce0 = grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_f_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        f_V_ce0 = grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_f_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        f_V_ce0 = grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_ce0;
    end else begin
        f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        f_V_we0 = grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_f_V_we0;
    end else begin
        f_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        g_bits_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        g_bits_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        g_bits_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        g_bits_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        g_bits_V_address0 = grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_address0;
    end else begin
        g_bits_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        g_bits_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        g_bits_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        g_bits_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        g_bits_V_address1 = 64'd0;
    end else begin
        g_bits_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | ((grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)))) begin
        g_bits_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        g_bits_V_ce0 = grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_ce0;
    end else begin
        g_bits_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | ((grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)))) begin
        g_bits_V_ce1 = 1'b1;
    end else begin
        g_bits_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        g_bits_V_we0 = grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_g_bits_V_we0;
    end else begin
        g_bits_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        h_bits_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        h_bits_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        h_bits_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        h_bits_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        h_bits_V_address0 = grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_address0;
    end else begin
        h_bits_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        h_bits_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        h_bits_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        h_bits_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        h_bits_V_address1 = 64'd0;
    end else begin
        h_bits_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state20) & (c_TREADY_int_regslice == 1'b1)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state19_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | ((grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18)))) begin
        h_bits_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        h_bits_V_ce0 = grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_ce0;
    end else begin
        h_bits_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state20) & (c_TREADY_int_regslice == 1'b1)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state19_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | ((grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18)))) begin
        h_bits_V_ce1 = 1'b1;
    end else begin
        h_bits_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        h_bits_V_we0 = grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_h_bits_V_we0;
    end else begin
        h_bits_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
        last_TDATA = 8'd0;
    end else if ((~((last_TREADY == 1'b0) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        last_TDATA = 8'd1;
    end else begin
        last_TDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        last_TDATA_blk_n = last_TREADY;
    end else begin
        last_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((last_TREADY == 1'b0) | (1'b1 == ap_block_state19_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        last_TVALID = 1'b1;
    end else begin
        last_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        m_bits_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        m_bits_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        m_bits_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        m_bits_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        m_bits_V_address0 = grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_address0;
    end else begin
        m_bits_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        m_bits_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        m_bits_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        m_bits_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        m_bits_V_address1 = 64'd0;
    end else begin
        m_bits_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state22) & (c_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state21) & (c_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state20) & (c_TREADY_int_regslice == 1'b1)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state19_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        m_bits_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        m_bits_V_ce0 = grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_ce0;
    end else begin
        m_bits_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state22) & (c_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state21) & (c_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state20) & (c_TREADY_int_regslice == 1'b1)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state19_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        m_bits_V_ce1 = 1'b1;
    end else begin
        m_bits_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        m_bits_V_we0 = grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_m_bits_V_we0;
    end else begin
        m_bits_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((last_TREADY == 1'b0) | (1'b1 == ap_block_state1_io) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if ((~((last_TREADY == 1'b0) | (1'b1 == ap_block_state19_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if ((~((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_TREADY = regslice_both_a_U_ack_in;

assign and_ln55_fu_1218_p2 = (targetBlock_reg_1946 & icmp_ln55_loc_fu_88);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((last_TREADY == 1'b0) | (ap_start == 1'b0) | (1'b0 == a_TVALID_int_regslice) | (c_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state19 = ((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state19_io = ((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state1_io = ((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state24 = ((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_done == 1'b0) | (grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign c_TVALID = regslice_both_c_U_vld_out;

assign grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_689_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_36_2_fu_702_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_43_3_fu_730_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_55_5_fu_798_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_64_6_fu_836_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_74_7_fu_875_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_78_8_fu_881_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_82_9_fu_887_ap_start_reg;

assign tmp_7_fu_1224_p16 = {{{{{{{{{{{{{{{g_bits_V_q0}, {7'd0}}, {g_bits_V_q1}}, {7'd0}}, {g_bits_V_load_5_reg_2024}}, {7'd0}}, {g_bits_V_load_4_reg_2019}}, {7'd0}}, {g_bits_V_load_3_reg_1994}}, {7'd0}}, {g_bits_V_load_2_reg_1989}}, {7'd0}}, {g_bits_V_load_1_reg_1974}}, {7'd0}}, {g_bits_V_load_reg_1969}};

assign tmp_9_fu_1257_p16 = {{{{{{{{{{{{{{{h_bits_V_q0}, {7'd0}}, {h_bits_V_q1}}, {7'd0}}, {h_bits_V_load_5_reg_2099}}, {7'd0}}, {h_bits_V_load_4_reg_2094}}, {7'd0}}, {h_bits_V_load_3_reg_2069}}, {7'd0}}, {h_bits_V_load_2_reg_2064}}, {7'd0}}, {h_bits_V_load_1_reg_2044}}, {7'd0}}, {h_bits_V_load_reg_2039}};

assign tmp_s_fu_1290_p16 = {{{{{{{{{{{{{{{m_bits_V_q0}, {7'd0}}, {m_bits_V_q1}}, {7'd0}}, {m_bits_V_load_5_reg_2164}}, {7'd0}}, {m_bits_V_load_4_reg_2159}}, {7'd0}}, {m_bits_V_load_3_reg_2144}}, {7'd0}}, {m_bits_V_load_2_reg_2139}}, {7'd0}}, {m_bits_V_load_1_reg_2119}}, {7'd0}}, {m_bits_V_load_reg_2114}};

assign trunc_ln15_fu_893_p1 = a_TDATA_int_regslice[0:0];

assign zext_ln87_fu_1252_p1 = tmp_7_fu_1224_p16;

assign zext_ln88_fu_1285_p1 = tmp_9_fu_1257_p16;

assign zext_ln89_fu_1318_p1 = tmp_s_fu_1290_p16;


reg find_kernel_block = 0;
// synthesis translate_off
`include "crc24a_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //crc24a

