// Seed: 3723486648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_9 = -1'd0;
  assign id_2 = -1'b0;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1
);
  wire id_3;
  logic [7:0][1] id_4;
  assign id_3 = id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5
  );
  wire id_6, id_7, id_8;
endmodule
