# Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
autoidx 331
attribute \src "timer_wb.sv:8.1-149.10"
attribute \top 1
attribute \hdlname "timer_wb"
module \timer_wb
  attribute \src "timer_wb.sv:38.22-38.24"
  wire \we
  attribute \src "timer_wb.sv:17.25-17.32"
  wire input 5 \wb_we_i
  attribute \src "timer_wb.sv:18.25-18.33"
  wire input 6 \wb_stb_i
  attribute \src "timer_wb.sv:26.25-26.35"
  wire output 12 \wb_stall_o
  attribute \src "timer_wb.sv:21.25-21.33"
  wire width 4 input 8 \wb_sel_i
  attribute \src "timer_wb.sv:10.25-10.33"
  wire input 2 \wb_rst_i
  attribute \src "timer_wb.sv:25.25-25.33"
  wire output 11 \wb_err_o
  attribute \src "timer_wb.sv:23.25-23.33"
  wire width 32 output 9 \wb_dat_o
  attribute \src "timer_wb.sv:16.25-16.33"
  wire width 32 input 4 \wb_dat_i
  attribute \src "timer_wb.sv:19.25-19.33"
  wire input 7 \wb_cyc_i
  attribute \src "timer_wb.sv:9.25-9.33"
  wire input 1 \wb_clk_i
  attribute \src "timer_wb.sv:14.25-14.33"
  wire width 32 input 3 \wb_adr_i
  attribute \src "timer_wb.sv:24.25-24.33"
  wire output 10 \wb_ack_o
  attribute \src "timer_wb.sv:32.25-32.34"
  wire output 16 \trigger_o
  attribute \src "timer_wb.sv:52.11-52.17"
  wire \reg_we
  attribute \src "timer_wb.sv:54.18-54.27"
  wire width 32 \reg_wdata
  attribute \src "timer_wb.sv:52.19-52.25"
  wire \reg_re
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  attribute \src "timer_wb.sv:53.18-53.31"
  wire width 32 \reg_addr_wire
  attribute \src "timer_wb.sv:40.18-40.23"
  wire width 32 \rdata
  attribute \src "timer_wb.sv:31.25-31.30"
  wire output 15 \pwm_o
  attribute \src "timer_wb.sv:43.33-43.39"
  wire \pwm_en
  attribute \src "timer_wb.sv:38.26-38.33"
  wire \presetn
  attribute \src "timer_wb.sv:46.18-46.25"
  wire width 16 \pre_val
  attribute \src "timer_wb.sv:43.57-43.63"
  wire \pre_en
  attribute \src "timer_wb.sv:43.22-43.26"
  wire \mode
  attribute \src "timer_wb.sv:47.18-47.26"
  wire width 32 \load_val
  attribute \src "timer_wb.sv:43.65-43.73"
  wire \load_cmd
  attribute \src "timer_wb.sv:34.25-34.28"
  wire output 17 \irq
  attribute \src "timer_wb.sv:29.25-29.35"
  wire input 13 \ext_meas_i
  attribute \src "timer_wb.sv:43.41-43.47"
  wire \ext_en
  attribute \src "timer_wb.sv:43.18-43.20"
  wire \en
  attribute \src "timer_wb.sv:43.28-43.31"
  wire \dir
  attribute \src "timer_wb.sv:47.37-47.48"
  wire width 32 \current_val
  attribute \src "timer_wb.sv:38.18-38.20"
  wire \cs
  attribute \src "timer_wb.sv:45.18-45.32"
  wire \core_irq_pulse
  attribute \src "timer_wb.sv:45.47-45.56"
  wire \core_intr
  attribute \src "timer_wb.sv:47.28-47.35"
  wire width 32 \cmp_val
  attribute \src "timer_wb.sv:47.50-47.61"
  wire width 32 \capture_val
  attribute \src "timer_wb.sv:45.34-45.45"
  wire \capture_stb
  attribute \src "timer_wb.sv:30.25-30.34"
  wire input 14 \capture_i
  attribute \unused_bits "0"
  attribute \src "timer_wb.sv:43.49-43.55"
  wire \cap_en
  attribute \src "timer_wb.sv:39.18-39.22"
  wire width 6 \addr
  attribute \src "timer_wb.sv:61.7-82.6"
  attribute \module_not_derived 1
  cell $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417\wb_slave_adapter \u_wb_adapter
    connect \wb_we_i \wb_we_i
    connect \wb_stb_i \wb_stb_i
    connect \wb_stall_o \wb_stall_o
    connect \wb_sel_i \wb_sel_i
    connect \wb_rst_i \wb_rst_i
    connect \wb_err_o \wb_err_o
    connect \wb_dat_o \wb_dat_o
    connect \wb_dat_i \wb_dat_i
    connect \wb_cyc_i \wb_cyc_i
    connect \wb_clk_i \wb_clk_i
    connect \wb_adr_i \wb_adr_i
    connect \wb_ack_o \wb_ack_o
    connect \reg_we \reg_we
    connect \reg_wdata \reg_wdata
    connect \reg_re \reg_re
    connect \reg_rdata \rdata
    connect \reg_be { }
    connect \reg_addr \reg_addr_wire
  end
  attribute \src "timer_wb.sv:98.16-123.6"
  attribute \module_not_derived 1
  cell \timer_regs \u_timer_regs
    connect \we \reg_we
    connect \wdata \reg_wdata
    connect \rst_n \presetn
    connect \rdata \rdata
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \intr_o \core_intr
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cs \cs
    connect \core_irq \core_irq_pulse
    connect \cmp_val \cmp_val
    connect \clk \wb_clk_i
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \cap_en \cap_en
    connect \addr \reg_addr_wire [5:0]
  end
  attribute \src "timer_wb.sv:126.16-147.6"
  attribute \module_not_derived 1
  cell \timer_core \u_timer_core
    connect \trigger_o \trigger_o
    connect \rst_n \presetn
    connect \pwm_o \pwm_o
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \irq \core_irq_pulse
    connect \ext_meas_i \ext_meas_i
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cmp_val \cmp_val
    connect \clk \wb_clk_i
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \capture_i \capture_i
  end
  attribute \src "timer_wb.sv:49.22-49.31"
  cell $not $not$timer_wb.sv:49$1
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \presetn
    connect \A \wb_rst_i
  end
  attribute \src "timer_wb.sv:88.19-88.35"
  cell $logic_or $logic_or$timer_wb.sv:88$2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \cs
    connect \B \reg_re
    connect \A \reg_we
  end
  connect \addr \reg_addr_wire [5:0]
  connect \irq \core_intr
  connect \we \reg_we
end
attribute \src "timer_regs.sv:9.1-140.10"
attribute \hdlname "timer_regs"
module \timer_regs
  attribute \src "timer_regs.sv:15.25-15.27"
  wire input 4 \we
  attribute \src "timer_regs.sv:17.25-17.30"
  wire width 32 input 6 \wdata
  attribute \src "timer_regs.sv:11.25-11.30"
  wire input 2 \rst_n
  attribute \src "timer_regs.sv:54.18-54.25"
  wire width 32 \reg_pre
  attribute \src "timer_regs.sv:53.18-53.26"
  wire width 32 \reg_load
  attribute \src "timer_regs.sv:58.18-58.29"
  wire width 32 \reg_int_sts
  attribute \src "timer_regs.sv:57.18-57.28"
  wire width 32 \reg_int_en
  attribute \src "timer_regs.sv:52.18-52.26"
  wire width 32 \reg_ctrl
  attribute \src "timer_regs.sv:55.18-55.25"
  wire width 32 \reg_cmp
  attribute \src "timer_regs.sv:56.18-56.25"
  wire width 32 \reg_cap
  attribute \src "timer_regs.sv:18.25-18.30"
  wire width 32 output 7 \rdata
  attribute \src "timer_regs.sv:24.25-24.31"
  wire output 11 \pwm_en
  attribute \src "timer_regs.sv:28.25-28.32"
  wire width 16 output 15 \pre_val
  attribute \src "timer_regs.sv:27.25-27.31"
  wire output 14 \pre_en
  attribute \src "timer_regs.sv:22.25-22.29"
  wire output 9 \mode
  attribute \src "timer_regs.sv:29.25-29.33"
  wire width 32 output 16 \load_val
  attribute \src "timer_regs.sv:31.25-31.33"
  wire output 18 \load_cmd
  attribute \src "timer_regs.sv:38.25-38.31"
  wire output 23 \intr_o
  attribute \src "timer_regs.sv:25.25-25.31"
  wire output 12 \ext_en
  attribute \src "timer_regs.sv:21.25-21.27"
  wire output 8 \en
  attribute \src "timer_regs.sv:23.25-23.28"
  wire output 10 \dir
  attribute \src "timer_regs.sv:32.25-32.36"
  wire width 32 input 19 \current_val
  attribute \src "timer_regs.sv:14.25-14.27"
  wire input 3 \cs
  attribute \src "timer_regs.sv:35.25-35.33"
  wire input 22 \core_irq
  attribute \src "timer_regs.sv:30.25-30.32"
  wire width 32 output 17 \cmp_val
  attribute \src "timer_regs.sv:10.25-10.28"
  wire input 1 \clk
  attribute \src "timer_regs.sv:33.25-33.36"
  wire width 32 input 20 \capture_val
  attribute \src "timer_regs.sv:34.25-34.36"
  wire input 21 \capture_stb
  attribute \src "timer_regs.sv:26.25-26.31"
  wire output 13 \cap_en
  attribute \src "timer_regs.sv:16.25-16.29"
  wire width 6 input 5 \addr
  wire $procmux$234_CMP
  wire $procmux$229_CMP
  wire $procmux$223_CMP
  wire width 32 $procmux$222_Y
  wire width 32 $procmux$213_Y
  wire $procmux$206_CMP
  wire width 32 $procmux$205_Y
  wire $procmux$199_CMP
  wire width 32 $procmux$198_Y
  wire $procmux$191_CMP
  wire width 32 $procmux$190_Y
  wire $procmux$185_Y
  wire $procmux$183_Y
  wire $procmux$181_Y
  wire $procmux$178_CMP
  wire $procmux$177_Y
  wire $procmux$175_Y
  wire $procmux$173_Y
  attribute \src "timer_regs.sv:122.17-122.25"
  wire $logic_and$timer_regs.sv:122$58_Y
  attribute \src "timer_regs.sv:117.17-117.38"
  wire $logic_and$timer_regs.sv:117$57_Y
  attribute \src "timer_regs.sv:73.37-73.54"
  wire $eq$timer_regs.sv:73$49_Y
  attribute \src "timer_regs.sv:80.23-80.47"
  wire width 32 $and$timer_regs.sv:80$52_Y
  attribute \src "timer_regs.sv:83.16-83.16"
  wire width 32 $2\rdata[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_pre[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_load[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_int_sts[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_int_en[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_ctrl[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_cmp[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_cap[31:0]
  attribute \src "timer_regs.sv:76.23-76.52"
  cell $mux $ternary$timer_regs.sv:76$51
    parameter \WIDTH 32
    connect \Y \load_val
    connect \S \load_cmd
    connect \B \wdata
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:80.21-80.48"
  cell $reduce_or $reduce_or$timer_regs.sv:80$53
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \intr_o
    connect \A $and$timer_regs.sv:80$52_Y
  end
  attribute \src "timer_regs.sv:85.13-85.15|timer_regs.sv:85.9-97.12"
  attribute \full_case 1
  cell $mux $procmux$240
    parameter \WIDTH 32
    connect \Y \rdata
    connect \S \cs
    connect \B $2\rdata[31:0]
    connect \A 0
  end
  attribute \src "timer_regs.sv:88.48-88.48|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$234_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$234_CMP
    connect \B 4'1000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:93.47-93.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$229_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$229_CMP
    connect \B 5'11100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:93.47-93.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $pmux $procmux$228
    parameter \WIDTH 32
    parameter \S_WIDTH 8
    connect \Y $2\rdata[31:0]
    connect \S { $procmux$223_CMP $eq$timer_regs.sv:73$49_Y $procmux$234_CMP $procmux$206_CMP $procmux$191_CMP $procmux$178_CMP $procmux$199_CMP $procmux$229_CMP }
    connect \B { \reg_ctrl \reg_load \current_val \reg_pre \reg_int_en \reg_int_sts \reg_cmp \reg_cap }
    connect \A 0
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$224
    parameter \WIDTH 32
    connect \Y $0\reg_ctrl[31:0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$222_Y
    connect \A \reg_ctrl
  end
  attribute \src "timer_regs.sv:123.28-123.28|timer_regs.sv:123.17-135.24"
  cell $logic_not $procmux$223_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$223_CMP
    connect \A \addr
  end
  attribute \src "timer_regs.sv:123.28-123.28|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$222
    parameter \WIDTH 32
    connect \Y $procmux$222_Y
    connect \S $procmux$223_CMP
    connect \B \wdata
    connect \A \reg_ctrl
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$215
    parameter \WIDTH 32
    connect \Y $0\reg_load[31:0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$213_Y
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:124.53-124.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$213
    parameter \WIDTH 32
    connect \Y $procmux$213_Y
    connect \S $eq$timer_regs.sv:73$49_Y
    connect \B \wdata
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$207
    parameter \WIDTH 32
    connect \Y $0\reg_pre[31:0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$205_Y
    connect \A \reg_pre
  end
  attribute \src "timer_regs.sv:125.53-125.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$206_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$206_CMP
    connect \B 4'1100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:125.53-125.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$205
    parameter \WIDTH 32
    connect \Y $procmux$205_Y
    connect \S $procmux$206_CMP
    connect \B \wdata
    connect \A \reg_pre
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$200
    parameter \WIDTH 32
    connect \Y $0\reg_cmp[31:0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$198_Y
    connect \A \reg_cmp
  end
  attribute \src "timer_regs.sv:126.53-126.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$199_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$199_CMP
    connect \B 5'11000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:126.53-126.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$198
    parameter \WIDTH 32
    connect \Y $procmux$198_Y
    connect \S $procmux$199_CMP
    connect \B \wdata
    connect \A \reg_cmp
  end
  attribute \src "timer_regs.sv:117.17-117.38|timer_regs.sv:117.13-119.16"
  cell $mux $procmux$194
    parameter \WIDTH 32
    connect \Y $0\reg_cap[31:0]
    connect \S $logic_and$timer_regs.sv:117$57_Y
    connect \B \capture_val
    connect \A \reg_cap
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$192
    parameter \WIDTH 32
    connect \Y $0\reg_int_en[31:0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$190_Y
    connect \A \reg_int_en
  end
  attribute \src "timer_regs.sv:127.53-127.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$191_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$191_CMP
    connect \B 5'10000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:127.53-127.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$190
    parameter \WIDTH 32
    connect \Y $procmux$190_Y
    connect \S $procmux$191_CMP
    connect \B \wdata
    connect \A \reg_int_en
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$187
    parameter \WIDTH 1
    connect \Y $0\reg_int_sts[31:0] [0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$185_Y
    connect \A $procmux$181_Y
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$185
    parameter \WIDTH 1
    connect \Y $procmux$185_Y
    connect \S $procmux$178_CMP
    connect \B $procmux$183_Y
    connect \A $procmux$181_Y
  end
  attribute \src "timer_regs.sv:131.29-131.37|timer_regs.sv:131.25-131.62"
  cell $mux $procmux$183
    parameter \WIDTH 1
    connect \Y $procmux$183_Y
    connect \S \wdata [0]
    connect \B 1'0
    connect \A $procmux$181_Y
  end
  attribute \src "timer_regs.sv:112.17-112.25|timer_regs.sv:112.13-112.55"
  cell $mux $procmux$181
    parameter \WIDTH 1
    connect \Y $procmux$181_Y
    connect \S \core_irq
    connect \B 1'1
    connect \A \reg_int_sts [0]
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$179
    parameter \WIDTH 1
    connect \Y $0\reg_int_sts[31:0] [1]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$177_Y
    connect \A $procmux$173_Y
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$178_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$178_CMP
    connect \B 5'10100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$177
    parameter \WIDTH 1
    connect \Y $procmux$177_Y
    connect \S $procmux$178_CMP
    connect \B $procmux$175_Y
    connect \A $procmux$173_Y
  end
  attribute \src "timer_regs.sv:132.29-132.37|timer_regs.sv:132.25-132.62"
  cell $mux $procmux$175
    parameter \WIDTH 1
    connect \Y $procmux$175_Y
    connect \S \wdata [1]
    connect \B 1'0
    connect \A $procmux$173_Y
  end
  attribute \src "timer_regs.sv:113.17-113.28|timer_regs.sv:113.13-113.55"
  cell $mux $procmux$173
    parameter \WIDTH 1
    connect \Y $procmux$173_Y
    connect \S \capture_stb
    connect \B 1'1
    connect \A \reg_int_sts [1]
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$329
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_int_sts
    connect \D { \reg_int_sts [31:2] $0\reg_int_sts[31:0] [1:0] }
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$324
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_int_en
    connect \D $0\reg_int_en[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$319
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_cap
    connect \D $0\reg_cap[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$314
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_cmp
    connect \D $0\reg_cmp[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$309
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_pre
    connect \D $0\reg_pre[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$304
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_load
    connect \D $0\reg_load[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$299
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_ctrl
    connect \D $0\reg_ctrl[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:73.24-73.55"
  cell $logic_and $logic_and$timer_regs.sv:73$50
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \load_cmd
    connect \B $eq$timer_regs.sv:73$49_Y
    connect \A $logic_and$timer_regs.sv:122$58_Y
  end
  attribute \src "timer_regs.sv:122.17-122.25"
  cell $logic_and $logic_and$timer_regs.sv:122$58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_regs.sv:122$58_Y
    connect \B \we
    connect \A \cs
  end
  attribute \src "timer_regs.sv:117.17-117.38"
  cell $logic_and $logic_and$timer_regs.sv:117$57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_regs.sv:117$57_Y
    connect \B \reg_ctrl [6]
    connect \A \capture_stb
  end
  attribute \src "timer_regs.sv:73.37-73.54"
  cell $eq $eq$timer_regs.sv:73$49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $eq$timer_regs.sv:73$49_Y
    connect \B 3'100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:80.23-80.47"
  cell $and $and$timer_regs.sv:80$52
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $and$timer_regs.sv:80$52_Y
    connect \B \reg_int_en
    connect \A \reg_int_sts
  end
  connect $0\reg_int_sts[31:0] [31:2] \reg_int_sts [31:2]
  connect \cap_en \reg_ctrl [6]
  connect \cmp_val \reg_cmp
  connect \dir \reg_ctrl [3]
  connect \en \reg_ctrl [0]
  connect \ext_en \reg_ctrl [5]
  connect \mode \reg_ctrl [1]
  connect \pre_en \reg_ctrl [2]
  connect \pre_val \reg_pre [15:0]
  connect \pwm_en \reg_ctrl [4]
end
attribute \src "timer_core.sv:9.1-192.10"
attribute \hdlname "timer_core"
module \timer_core
  attribute \src "timer_core.sv:34.25-34.34"
  wire output 19 \trigger_o
  attribute \src "timer_core.sv:41.18-41.22"
  wire \tick
  attribute \src "timer_core.sv:11.25-11.30"
  wire input 2 \rst_n
  attribute \src "timer_core.sv:33.25-33.30"
  wire output 18 \pwm_o
  attribute \src "timer_core.sv:17.25-17.31"
  wire input 6 \pwm_en
  attribute \src "timer_core.sv:40.18-40.27"
  wire width 16 \prescaler
  attribute \src "timer_core.sv:20.25-20.32"
  wire width 16 input 9 \pre_val
  attribute \src "timer_core.sv:19.25-19.31"
  wire input 8 \pre_en
  attribute \src "timer_core.sv:110.11-110.18"
  wire \op_done
  attribute \src "timer_core.sv:15.25-15.29"
  wire input 4 \mode
  attribute \src "timer_core.sv:21.25-21.33"
  wire width 32 input 10 \load_val
  attribute \src "timer_core.sv:23.25-23.33"
  wire input 12 \load_cmd
  attribute \src "timer_core.sv:35.25-35.28"
  wire output 20 \irq
  attribute \src "timer_core.sv:43.18-43.26"
  wire \ext_tick
  attribute \src "timer_core.sv:46.23-46.34"
  wire \ext_meas_re
  attribute \src "timer_core.sv:26.25-26.35"
  wire input 13 \ext_meas_i
  attribute \src "timer_core.sv:46.11-46.21"
  wire \ext_meas_d
  attribute \src "timer_core.sv:18.25-18.31"
  wire input 7 \ext_en
  attribute \src "timer_core.sv:14.25-14.27"
  wire input 3 \en
  attribute \src "timer_core.sv:16.25-16.28"
  wire input 5 \dir
  attribute \src "timer_core.sv:30.25-30.36"
  wire width 32 output 15 \current_val
  attribute \src "timer_core.sv:39.18-39.25"
  wire width 32 \counter
  attribute \src "timer_core.sv:22.25-22.32"
  wire width 32 input 11 \cmp_val
  attribute \src "timer_core.sv:42.18-42.26"
  wire \clk_tick
  attribute \src "timer_core.sv:10.25-10.28"
  wire input 1 \clk
  attribute \src "timer_core.sv:31.25-31.36"
  wire width 32 output 16 \capture_val
  attribute \src "timer_core.sv:32.25-32.36"
  wire output 17 \capture_stb
  attribute \src "timer_core.sv:47.22-47.32"
  wire \capture_re
  attribute \src "timer_core.sv:27.25-27.34"
  wire input 14 \capture_i
  attribute \src "timer_core.sv:47.11-47.20"
  wire \capture_d
  attribute \src "timer_core.sv:141.34-141.45"
  wire width 32 $sub$timer_core.sv:141$40_Y
  wire $procmux$81_Y
  wire width 16 $procmux$159_Y
  wire width 16 $procmux$157_Y
  wire width 16 $procmux$155_Y
  wire $procmux$147_Y
  wire $procmux$145_Y
  wire $procmux$143_Y
  wire $procmux$135_Y
  wire $procmux$133_Y
  wire $procmux$130_Y
  wire width 32 $procmux$125_Y
  wire width 32 $procmux$123_Y
  wire width 32 $procmux$121_Y
  wire width 32 $procmux$119_Y
  wire width 32 $procmux$114_Y
  wire width 32 $procmux$112_Y
  wire $procmux$104_Y
  wire $procmux$102_Y
  wire $procmux$100_Y
  attribute \src "timer_core.sv:188.26-188.43"
  wire $lt$timer_core.sv:188$47_Y
  attribute \src "timer_core.sv:114.22-114.37"
  wire $logic_or$timer_core.sv:114$21_Y
  attribute \src "timer_core.sv:87.28-87.35"
  wire $logic_not$timer_core.sv:87$13_Y
  attribute \src "timer_core.sv:63.39-63.49"
  wire $logic_not$timer_core.sv:63$7_Y
  attribute \src "timer_core.sv:62.40-62.51"
  wire $logic_not$timer_core.sv:62$5_Y
  attribute \src "timer_core.sv:116.45-116.53"
  wire $logic_not$timer_core.sv:116$25_Y
  attribute \src "timer_core.sv:116.36-116.41"
  wire $logic_not$timer_core.sv:116$23_Y
  attribute \src "timer_core.sv:114.34-114.37"
  wire $logic_not$timer_core.sv:114$20_Y
  attribute \src "timer_core.sv:87.22-87.35"
  wire $logic_and$timer_core.sv:87$14_Y
  attribute \src "timer_core.sv:132.22-132.44"
  wire $logic_and$timer_core.sv:132$37_Y
  attribute \src "timer_core.sv:118.22-118.56"
  wire $logic_and$timer_core.sv:118$32_Y
  attribute \src "timer_core.sv:117.17-117.44"
  wire $logic_and$timer_core.sv:117$29_Y
  attribute \src "timer_core.sv:116.22-116.53"
  wire $logic_and$timer_core.sv:116$26_Y
  attribute \src "timer_core.sv:116.22-116.41"
  wire $logic_and$timer_core.sv:116$24_Y
  attribute \src "timer_core.sv:116.22-116.32"
  wire $logic_and$timer_core.sv:116$22_Y
  attribute \src "timer_core.sv:184.26-184.44"
  wire $le$timer_core.sv:184$46_Y
  attribute \src "timer_core.sv:89.21-89.35"
  wire $eq$timer_core.sv:89$15_Y
  attribute \src "timer_core.sv:118.37-118.56"
  wire $eq$timer_core.sv:118$31_Y
  attribute \src "timer_core.sv:117.32-117.44"
  wire $eq$timer_core.sv:117$28_Y
  attribute \src "timer_core.sv:117.17-117.28"
  wire $eq$timer_core.sv:117$27_Y
  attribute \unused_bits "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  attribute \src "timer_core.sv:93.34-93.47"
  wire width 32 $auto$wreduce.cc:514:run$330
  attribute \src "timer_core.sv:153.34-153.45"
  wire width 32 $add$timer_core.sv:153$42_Y
  attribute \src "timer_core.sv:176.16-176.16"
  wire $2\pwm_o[0:0]
  attribute \src "timer_core.sv:80.5-104.8"
  wire width 16 $0\prescaler[15:0]
  attribute \src "timer_core.sv:111.5-120.8"
  wire $0\op_done[0:0]
  attribute \src "timer_core.sv:123.5-162.8"
  wire $0\irq[0:0]
  attribute \src "timer_core.sv:123.5-162.8"
  wire width 32 $0\counter[31:0]
  attribute \src "timer_core.sv:80.5-104.8"
  wire $0\clk_tick[0:0]
  attribute \src "timer_core.sv:67.5-77.8"
  wire width 32 $0\capture_val[31:0]
  attribute \src "timer_core.sv:67.5-77.8"
  wire $0\capture_stb[0:0]
  attribute \src "timer_core.sv:107.19-107.47"
  cell $mux $ternary$timer_core.sv:107$17
    parameter \WIDTH 1
    connect \Y \tick
    connect \S \ext_en
    connect \B \ext_tick
    connect \A \clk_tick
  end
  attribute \src "timer_core.sv:93.34-93.47"
  cell $sub $sub$timer_core.sv:93$16
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$wreduce.cc:514:run$330 [15:0]
    connect \B 1'1
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:141.34-141.45"
  cell $sub $sub$timer_core.sv:141$40
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $sub$timer_core.sv:141$40_Y
    connect \B 1'1
    connect \A \counter
  end
  attribute \src "timer_core.sv:147.21-147.40|timer_core.sv:147.17-156.20"
  attribute \full_case 1
  cell $mux $procmux$81
    parameter \WIDTH 1
    connect \Y $procmux$81_Y
    connect \S $eq$timer_core.sv:118$31_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:177.13-177.20|timer_core.sv:177.9-190.12"
  attribute \full_case 1
  cell $mux $procmux$77
    parameter \WIDTH 1
    connect \Y \pwm_o
    connect \S \pwm_en
    connect \B $2\pwm_o[0:0]
    connect \A 1'0
  end
  attribute \src "timer_core.sv:180.17-180.28|timer_core.sv:180.13-189.16"
  attribute \full_case 1
  cell $mux $procmux$71
    parameter \WIDTH 1
    connect \Y $2\pwm_o[0:0]
    connect \S \dir
    connect \B $lt$timer_core.sv:188$47_Y
    connect \A $le$timer_core.sv:184$46_Y
  end
  attribute \src "timer_core.sv:71.22-71.32|timer_core.sv:71.18-76.12"
  attribute \full_case 1
  cell $mux $procmux$168
    parameter \WIDTH 32
    connect \Y $0\capture_val[31:0]
    connect \S \capture_re
    connect \B \counter
    connect \A \capture_val
  end
  attribute \src "timer_core.sv:71.22-71.32|timer_core.sv:71.18-76.12"
  attribute \full_case 1
  cell $mux $procmux$165
    parameter \WIDTH 1
    connect \Y $0\capture_stb[0:0]
    connect \S \capture_re
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:84.22-84.30|timer_core.sv:84.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$162
    parameter \WIDTH 16
    connect \Y $0\prescaler[15:0]
    connect \S \load_cmd
    connect \B \pre_val
    connect \A $procmux$159_Y
  end
  attribute \src "timer_core.sv:87.22-87.35|timer_core.sv:87.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$159
    parameter \WIDTH 16
    connect \Y $procmux$159_Y
    connect \S $logic_and$timer_core.sv:87$14_Y
    connect \B $procmux$157_Y
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:88.17-88.23|timer_core.sv:88.13-100.16"
  attribute \full_case 1
  cell $mux $procmux$157
    parameter \WIDTH 16
    connect \Y $procmux$157_Y
    connect \S \pre_en
    connect \B $procmux$155_Y
    connect \A 16'0000000000000000
  end
  attribute \src "timer_core.sv:89.21-89.35|timer_core.sv:89.17-95.20"
  attribute \full_case 1
  cell $mux $procmux$155
    parameter \WIDTH 16
    connect \Y $procmux$155_Y
    connect \S $eq$timer_core.sv:89$15_Y
    connect \B \pre_val
    connect \A $auto$wreduce.cc:514:run$330 [15:0]
  end
  attribute \src "timer_core.sv:84.22-84.30|timer_core.sv:84.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$150
    parameter \WIDTH 1
    connect \Y $0\clk_tick[0:0]
    connect \S \load_cmd
    connect \B 1'0
    connect \A $procmux$147_Y
  end
  attribute \src "timer_core.sv:87.22-87.35|timer_core.sv:87.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$147
    parameter \WIDTH 1
    connect \Y $procmux$147_Y
    connect \S $logic_and$timer_core.sv:87$14_Y
    connect \B $procmux$145_Y
    connect \A 1'0
  end
  attribute \src "timer_core.sv:88.17-88.23|timer_core.sv:88.13-100.16"
  attribute \full_case 1
  cell $mux $procmux$145
    parameter \WIDTH 1
    connect \Y $procmux$145_Y
    connect \S \pre_en
    connect \B $procmux$143_Y
    connect \A 1'1
  end
  attribute \src "timer_core.sv:89.21-89.35|timer_core.sv:89.17-95.20"
  attribute \full_case 1
  cell $mux $procmux$143
    parameter \WIDTH 1
    connect \Y $procmux$143_Y
    connect \S $eq$timer_core.sv:89$15_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:114.22-114.37|timer_core.sv:114.18-119.12"
  attribute \full_case 1
  cell $mux $procmux$138
    parameter \WIDTH 1
    connect \Y $0\op_done[0:0]
    connect \S $logic_or$timer_core.sv:114$21_Y
    connect \B 1'0
    connect \A $procmux$135_Y
  end
  attribute \src "timer_core.sv:116.22-116.53|timer_core.sv:116.18-119.12"
  cell $mux $procmux$135
    parameter \WIDTH 1
    connect \Y $procmux$135_Y
    connect \S $logic_and$timer_core.sv:116$26_Y
    connect \B $procmux$133_Y
    connect \A \op_done
  end
  attribute \src "timer_core.sv:117.17-117.44|timer_core.sv:117.13-118.74"
  attribute \full_case 1
  cell $mux $procmux$133
    parameter \WIDTH 1
    connect \Y $procmux$133_Y
    connect \S $logic_and$timer_core.sv:117$29_Y
    connect \B 1'1
    connect \A $procmux$130_Y
  end
  attribute \src "timer_core.sv:118.22-118.56|timer_core.sv:118.18-118.74"
  cell $mux $procmux$130
    parameter \WIDTH 1
    connect \Y $procmux$130_Y
    connect \S $logic_and$timer_core.sv:118$32_Y
    connect \B 1'1
    connect \A \op_done
  end
  attribute \src "timer_core.sv:128.22-128.30|timer_core.sv:128.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$128
    parameter \WIDTH 32
    connect \Y $0\counter[31:0]
    connect \S \load_cmd
    connect \B \load_val
    connect \A $procmux$125_Y
  end
  attribute \src "timer_core.sv:132.22-132.44|timer_core.sv:132.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$125
    parameter \WIDTH 32
    connect \Y $procmux$125_Y
    connect \S $logic_and$timer_core.sv:132$37_Y
    connect \B $procmux$123_Y
    connect \A \counter
  end
  attribute \src "timer_core.sv:133.17-133.28|timer_core.sv:133.13-157.16"
  attribute \full_case 1
  cell $mux $procmux$123
    parameter \WIDTH 32
    connect \Y $procmux$123_Y
    connect \S \dir
    connect \B $procmux$114_Y
    connect \A $procmux$121_Y
  end
  attribute \src "timer_core.sv:135.21-135.33|timer_core.sv:135.17-144.20"
  attribute \full_case 1
  cell $mux $procmux$121
    parameter \WIDTH 32
    connect \Y $procmux$121_Y
    connect \S $eq$timer_core.sv:117$28_Y
    connect \B $procmux$119_Y
    connect \A $sub$timer_core.sv:141$40_Y
  end
  attribute \src "timer_core.sv:138.25-138.29|timer_core.sv:138.21-139.48"
  attribute \full_case 1
  cell $mux $procmux$119
    parameter \WIDTH 32
    connect \Y $procmux$119_Y
    connect \S \mode
    connect \B \load_val
    connect \A 0
  end
  attribute \src "timer_core.sv:147.21-147.40|timer_core.sv:147.17-156.20"
  attribute \full_case 1
  cell $mux $procmux$114
    parameter \WIDTH 32
    connect \Y $procmux$114_Y
    connect \S $eq$timer_core.sv:118$31_Y
    connect \B $procmux$112_Y
    connect \A $add$timer_core.sv:153$42_Y
  end
  attribute \src "timer_core.sv:150.25-150.29|timer_core.sv:150.21-151.51"
  attribute \full_case 1
  cell $mux $procmux$112
    parameter \WIDTH 32
    connect \Y $procmux$112_Y
    connect \S \mode
    connect \B 0
    connect \A \load_val
  end
  attribute \src "timer_core.sv:128.22-128.30|timer_core.sv:128.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$107
    parameter \WIDTH 1
    connect \Y $0\irq[0:0]
    connect \S \load_cmd
    connect \B 1'0
    connect \A $procmux$104_Y
  end
  attribute \src "timer_core.sv:132.22-132.44|timer_core.sv:132.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$104
    parameter \WIDTH 1
    connect \Y $procmux$104_Y
    connect \S $logic_and$timer_core.sv:132$37_Y
    connect \B $procmux$102_Y
    connect \A 1'0
  end
  attribute \src "timer_core.sv:133.17-133.28|timer_core.sv:133.13-157.16"
  attribute \full_case 1
  cell $mux $procmux$102
    parameter \WIDTH 1
    connect \Y $procmux$102_Y
    connect \S \dir
    connect \B $procmux$81_Y
    connect \A $procmux$100_Y
  end
  attribute \src "timer_core.sv:135.21-135.33|timer_core.sv:135.17-144.20"
  attribute \full_case 1
  cell $mux $procmux$100
    parameter \WIDTH 1
    connect \Y $procmux$100_Y
    connect \S $eq$timer_core.sv:117$28_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:53.5-61.8"
  attribute \always_ff 1
  cell $adff $procdff$291
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \capture_d
    connect \D \capture_i
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:53.5-61.8"
  attribute \always_ff 1
  cell $adff $procdff$286
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \ext_meas_d
    connect \D \ext_meas_i
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:67.5-77.8"
  attribute \always_ff 1
  cell $adff $procdff$281
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \capture_val
    connect \D $0\capture_val[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:67.5-77.8"
  attribute \always_ff 1
  cell $adff $procdff$276
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \capture_stb
    connect \D $0\capture_stb[0:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:80.5-104.8"
  attribute \always_ff 1
  cell $adff $procdff$271
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \clk_tick
    connect \D $0\clk_tick[0:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:80.5-104.8"
  attribute \always_ff 1
  cell $adff $procdff$266
    parameter \WIDTH 16
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 16'0000000000000000
    parameter \ARST_POLARITY 0
    connect \Q \prescaler
    connect \D $0\prescaler[15:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:111.5-120.8"
  attribute \always_ff 1
  cell $adff $procdff$261
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \op_done
    connect \D $0\op_done[0:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $adff $procdff$256
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \counter
    connect \D $0\counter[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $adff $procdff$251
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \irq
    connect \D $0\irq[0:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $adff $procdff$246
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \trigger_o
    connect \D $0\irq[0:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:188.26-188.43"
  cell $lt $lt$timer_core.sv:188$47
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $lt$timer_core.sv:188$47_Y
    connect \B \cmp_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:114.22-114.37"
  cell $logic_or $logic_or$timer_core.sv:114$21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_or$timer_core.sv:114$21_Y
    connect \B $logic_not$timer_core.sv:114$20_Y
    connect \A \load_cmd
  end
  attribute \src "timer_core.sv:87.28-87.35"
  cell $logic_not $logic_not$timer_core.sv:87$13
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:87$13_Y
    connect \A \ext_en
  end
  attribute \src "timer_core.sv:63.39-63.49"
  cell $logic_not $logic_not$timer_core.sv:63$7
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:63$7_Y
    connect \A \capture_d
  end
  attribute \src "timer_core.sv:62.40-62.51"
  cell $logic_not $logic_not$timer_core.sv:62$5
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:62$5_Y
    connect \A \ext_meas_d
  end
  attribute \src "timer_core.sv:116.45-116.53"
  cell $logic_not $logic_not$timer_core.sv:116$25
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:116$25_Y
    connect \A \op_done
  end
  attribute \src "timer_core.sv:116.36-116.41"
  cell $logic_not $logic_not$timer_core.sv:116$23
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:116$23_Y
    connect \A \mode
  end
  attribute \src "timer_core.sv:114.34-114.37"
  cell $logic_not $logic_not$timer_core.sv:114$20
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:114$20_Y
    connect \A \en
  end
  attribute \src "timer_core.sv:87.22-87.35"
  cell $logic_and $logic_and$timer_core.sv:87$14
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:87$14_Y
    connect \B $logic_not$timer_core.sv:87$13_Y
    connect \A \en
  end
  attribute \src "timer_core.sv:63.26-63.49"
  cell $logic_and $logic_and$timer_core.sv:63$8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \capture_re
    connect \B $logic_not$timer_core.sv:63$7_Y
    connect \A \capture_i
  end
  attribute \src "timer_core.sv:62.26-62.51"
  cell $logic_and $logic_and$timer_core.sv:62$6
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \ext_tick
    connect \B $logic_not$timer_core.sv:62$5_Y
    connect \A \ext_meas_i
  end
  attribute \src "timer_core.sv:132.22-132.44"
  cell $logic_and $logic_and$timer_core.sv:132$37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:132$37_Y
    connect \B $logic_not$timer_core.sv:116$25_Y
    connect \A $logic_and$timer_core.sv:116$22_Y
  end
  attribute \src "timer_core.sv:118.22-118.56"
  cell $logic_and $logic_and$timer_core.sv:118$32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:118$32_Y
    connect \B $eq$timer_core.sv:118$31_Y
    connect \A \dir
  end
  attribute \src "timer_core.sv:117.17-117.44"
  cell $logic_and $logic_and$timer_core.sv:117$29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:117$29_Y
    connect \B $eq$timer_core.sv:117$28_Y
    connect \A $eq$timer_core.sv:117$27_Y
  end
  attribute \src "timer_core.sv:116.22-116.53"
  cell $logic_and $logic_and$timer_core.sv:116$26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$26_Y
    connect \B $logic_not$timer_core.sv:116$25_Y
    connect \A $logic_and$timer_core.sv:116$24_Y
  end
  attribute \src "timer_core.sv:116.22-116.41"
  cell $logic_and $logic_and$timer_core.sv:116$24
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$24_Y
    connect \B $logic_not$timer_core.sv:116$23_Y
    connect \A $logic_and$timer_core.sv:116$22_Y
  end
  attribute \src "timer_core.sv:116.22-116.32"
  cell $logic_and $logic_and$timer_core.sv:116$22
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$22_Y
    connect \B \tick
    connect \A \en
  end
  attribute \src "timer_core.sv:184.26-184.44"
  cell $le $le$timer_core.sv:184$46
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $le$timer_core.sv:184$46_Y
    connect \B \cmp_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:89.21-89.35"
  cell $logic_not $eq$timer_core.sv:89$15
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:89$15_Y
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:118.37-118.56"
  cell $eq $eq$timer_core.sv:118$31
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:118$31_Y
    connect \B \load_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:117.32-117.44"
  cell $logic_not $eq$timer_core.sv:117$28
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:117$28_Y
    connect \A \counter
  end
  attribute \src "timer_core.sv:117.17-117.28"
  cell $not $eq$timer_core.sv:117$27
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:117$27_Y
    connect \A \dir
  end
  attribute \src "timer_core.sv:153.34-153.45"
  cell $add $add$timer_core.sv:153$42
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $add$timer_core.sv:153$42_Y
    connect \B 1'1
    connect \A \counter
  end
  connect \current_val \counter
  connect \ext_meas_re \ext_tick
end
attribute \src "wb_slave_adapter.sv:10.1-73.10"
attribute \hdlname "wb_slave_adapter"
attribute \dynports 1
module $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417\wb_slave_adapter
  parameter \ADDR_WIDTH 32
  parameter \DATA_WIDTH 32
  attribute \src "wb_slave_adapter.sv:21.37-21.44"
  wire input 6 \wb_we_i
  attribute \src "wb_slave_adapter.sv:22.37-22.45"
  wire input 7 \wb_stb_i
  attribute \src "wb_slave_adapter.sv:27.37-27.47"
  wire output 12 \wb_stall_o
  attribute \src "wb_slave_adapter.sv:24.39-24.47"
  wire width 4 input 9 \wb_sel_i
  attribute \src "wb_slave_adapter.sv:15.37-15.45"
  wire input 2 \wb_rst_i
  attribute \src "wb_slave_adapter.sv:26.37-26.45"
  wire output 11 \wb_err_o
  attribute \src "wb_slave_adapter.sv:20.37-20.45"
  wire width 32 output 5 \wb_dat_o
  attribute \src "wb_slave_adapter.sv:19.37-19.45"
  wire width 32 input 4 \wb_dat_i
  attribute \src "wb_slave_adapter.sv:23.37-23.45"
  wire input 8 \wb_cyc_i
  attribute \src "wb_slave_adapter.sv:14.37-14.45"
  wire input 1 \wb_clk_i
  attribute \src "wb_slave_adapter.sv:18.37-18.45"
  wire width 32 input 3 \wb_adr_i
  attribute \src "wb_slave_adapter.sv:25.37-25.45"
  wire output 10 \wb_ack_o
  attribute \src "wb_slave_adapter.sv:33.37-33.43"
  wire output 16 \reg_we
  attribute \src "wb_slave_adapter.sv:31.37-31.46"
  wire width 32 output 14 \reg_wdata
  attribute \src "wb_slave_adapter.sv:34.37-34.43"
  wire output 17 \reg_re
  attribute \src "wb_slave_adapter.sv:32.37-32.46"
  wire width 32 input 15 \reg_rdata
  attribute \src "wb_slave_adapter.sv:35.39-35.45"
  wire width 4 output 18 \reg_be
  attribute \src "wb_slave_adapter.sv:30.37-30.45"
  wire width 32 output 13 \reg_addr
  attribute \src "wb_slave_adapter.sv:39.11-39.16"
  wire \ack_q
  attribute \src "wb_slave_adapter.sv:69.48-69.56"
  wire $logic_not$wb_slave_adapter.sv:69$68_Y
  attribute \src "wb_slave_adapter.sv:52.41-52.47"
  wire $logic_not$wb_slave_adapter.sv:52$61_Y
  attribute \src "wb_slave_adapter.sv:68.24-68.55"
  wire $logic_and$wb_slave_adapter.sv:68$64_Y
  attribute \src "wb_slave_adapter.sv:52.17-52.47"
  wire $logic_and$wb_slave_adapter.sv:52$62_Y
  attribute \src "wb_slave_adapter.sv:52.17-52.37"
  wire $logic_and$wb_slave_adapter.sv:52$60_Y
  attribute \src "wb_slave_adapter.sv:48.5-58.8"
  wire $0\ack_q[0:0]
  attribute \src "wb_slave_adapter.sv:52.17-52.47|wb_slave_adapter.sv:52.13-56.16"
  attribute \full_case 1
  cell $mux $procmux$171
    parameter \WIDTH 1
    connect \Y $0\ack_q[0:0]
    connect \S $logic_and$wb_slave_adapter.sv:52$62_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "wb_slave_adapter.sv:48.5-58.8"
  attribute \always_ff 1
  cell $adff $procdff$294
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1'1
    connect \Q \ack_q
    connect \D $0\ack_q[0:0]
    connect \CLK \wb_clk_i
    connect \ARST \wb_rst_i
  end
  attribute \src "wb_slave_adapter.sv:69.48-69.56"
  cell $logic_not $logic_not$wb_slave_adapter.sv:69$68
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$wb_slave_adapter.sv:69$68_Y
    connect \A \wb_we_i
  end
  attribute \src "wb_slave_adapter.sv:52.41-52.47"
  cell $logic_not $logic_not$wb_slave_adapter.sv:52$61
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$wb_slave_adapter.sv:52$61_Y
    connect \A \ack_q
  end
  attribute \src "wb_slave_adapter.sv:69.24-69.56"
  cell $logic_and $logic_and$wb_slave_adapter.sv:69$69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \reg_re
    connect \B $logic_not$wb_slave_adapter.sv:69$68_Y
    connect \A $logic_and$wb_slave_adapter.sv:52$60_Y
  end
  attribute \src "wb_slave_adapter.sv:68.24-68.68"
  cell $logic_and $logic_and$wb_slave_adapter.sv:68$66
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \reg_we
    connect \B $logic_not$wb_slave_adapter.sv:52$61_Y
    connect \A $logic_and$wb_slave_adapter.sv:68$64_Y
  end
  attribute \src "wb_slave_adapter.sv:68.24-68.55"
  cell $logic_and $logic_and$wb_slave_adapter.sv:68$64
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$wb_slave_adapter.sv:68$64_Y
    connect \B \wb_we_i
    connect \A $logic_and$wb_slave_adapter.sv:52$60_Y
  end
  attribute \src "wb_slave_adapter.sv:52.17-52.47"
  cell $logic_and $logic_and$wb_slave_adapter.sv:52$62
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$wb_slave_adapter.sv:52$62_Y
    connect \B $logic_not$wb_slave_adapter.sv:52$61_Y
    connect \A $logic_and$wb_slave_adapter.sv:52$60_Y
  end
  attribute \src "wb_slave_adapter.sv:52.17-52.37"
  cell $logic_and $logic_and$wb_slave_adapter.sv:52$60
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$wb_slave_adapter.sv:52$60_Y
    connect \B \wb_stb_i
    connect \A \wb_cyc_i
  end
  connect \reg_addr \wb_adr_i
  connect \reg_be \wb_sel_i
  connect \reg_wdata \wb_dat_i
  connect \wb_ack_o \ack_q
  connect \wb_dat_o \reg_rdata
  connect \wb_err_o 1'0
  connect \wb_stall_o 1'0
end
