$date
	Mon May 20 15:31:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mac_4_top_formal_verification_random_tb $end
$var wire 1 ! out_3__gfpga $end
$var wire 1 " out_3__bench $end
$var wire 1 # out_2__gfpga $end
$var wire 1 $ out_2__bench $end
$var wire 1 % out_1__gfpga $end
$var wire 1 & out_1__bench $end
$var wire 1 ' out_0__gfpga $end
$var wire 1 ( out_0__bench $end
$var reg 1 ) a_0_ $end
$var reg 1 * a_1_ $end
$var reg 1 + a_2_ $end
$var reg 1 , a_3_ $end
$var reg 1 - b_0_ $end
$var reg 1 . b_1_ $end
$var reg 1 / b_2_ $end
$var reg 1 0 b_3_ $end
$var reg 1 1 c_0_ $end
$var reg 1 2 c_1_ $end
$var reg 1 3 c_2_ $end
$var reg 1 4 c_3_ $end
$var reg 1 5 clk $end
$var reg 1 6 out_0__flag $end
$var reg 1 7 out_1__flag $end
$var reg 1 8 out_2__flag $end
$var reg 1 9 out_3__flag $end
$var reg 1 : sim_start $end
$var integer 32 ; nb_error [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
0:
09
08
07
06
05
04
03
12
11
00
0/
0.
0-
0,
1+
0*
0)
1(
1'
1&
1%
0$
0#
0"
0!
$end
#1000
15
#2000
1!
1#
1"
1$
13
10
1,
1)
05
#3000
15
#4000
0#
0%
0!
0'
0"
0$
0&
0(
14
01
1/
1-
0+
1*
0)
05
#5000
15
#6000
0#
1!
0$
1"
04
03
00
0/
0,
1+
05
#7000
15
#8000
0!
1#
0%
0"
1$
13
02
1/
1.
0-
0+
0*
05
#9000
15
#10000
1'
0!
1#
0%
0"
1(
14
0/
1-
1*
1)
05
#11000
15
#12000
1!
1#
0%
1"
1$
04
03
12
0.
1,
05
#13000
15
#14000
1%
1#
1!
0'
1&
1$
1"
0(
13
1/
0-
0)
05
#15000
15
#16000
0%
0&
02
10
0,
05
#17000
15
#18000
1!
1#
0'
0%
1"
14
11
00
0/
1.
1-
1+
0*
1)
05
#19000
15
#20000
05
