#pragma once

#include <stdint.h>

namespace JITTIR
{
enum class Op
{
	Invalid,
	NOP,
	SLL,
	SRL,
	SRA,
	SLLV,
	SRLV,
	SRAV,
	JR,
	JALR,
	SYSCALL,
	BREAK,
	MFHI,
	MFLO,
	MTHI,
	MTLO,
	MULT,
	MULTU,
	DIV,
	DIVU,
	ADD,
	ADDU,
	SUB,
	SUBU,
	AND,
	OR,
	XOR,
	NOR,
	SLT,
	SLTU,
	BLTZ,
	BGEZ,
	BLTZAL,
	BGEZAL,
	J,
	JAL,
	BEQ,
	BNE,
	BLEZ,
	BGTZ,
	ADDI,
	ADDIU,
	SLTI,
	SLTIU,
	ANDI,
	ORI,
	XORI,
	LUI,
	LB,
	LH,
	LWL,
	LW,
	LBU,
	LHU,
	LWR,
	SB,
	SH,
	SWL,
	SW,
	SWR,

	LL,
	SC,
	RDHWR_TLS,
	SYNC,

	// COP1
	LWC1,
	SWC1,
	FABS_F32,
	FABS_F64,
	FADD_F32,
	FADD_F64,
	BC1F,
	BC1T,
	COMP_F_F32,
	COMP_F_F64,
	COMP_UN_F32,
	COMP_UN_F64,
	COMP_EQ_F32,
	COMP_EQ_F64,
	COMP_UEQ_F32,
	COMP_UEQ_F64,
	COMP_OLT_F32,
	COMP_OLT_F64,
	COMP_ULT_F32,
	COMP_ULT_F64,
	COMP_OLE_F32,
	COMP_OLE_F64,
	COMP_ULE_F32,
	COMP_ULE_F64,
	CFC1,
	CTC1,
	CVT_FP64_FP32,
	CVT_FP64_I32,
	CVT_F32_F64,
	CVT_F32_I32,
	CVT_I32_F32,
	CVT_I32_F64,
	DIV_FP32,
	DIV_FP64,
	MFC1,
	MTC1,
	MOV_F32,
	MOV_F64,
	MUL_F32,
	MUL_F64,
	NEG_F32,
	NEG_F64,
	SUB_F32,
	SUB_F64,
};

struct MIPSInstruction
{
	Op op;
	uint8_t rs, rt, rd;
	uint32_t imm;
};

bool mips_opcode_is_branch(Op op);
bool mips_opcode_ends_basic_block(Op op);
MIPSInstruction decode_mips_instruction(uint32_t pc, uint32_t word);
}