# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name x_99_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_99_V \
    op interface \
    ports { x_99_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name x_126_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_126_V \
    op interface \
    ports { x_126_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name x_152_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_152_V \
    op interface \
    ports { x_152_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name x_154_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_154_V \
    op interface \
    ports { x_154_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name x_155_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_155_V \
    op interface \
    ports { x_155_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name x_157_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_157_V \
    op interface \
    ports { x_157_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name x_162_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_162_V \
    op interface \
    ports { x_162_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name x_205_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_205_V \
    op interface \
    ports { x_205_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name x_210_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_210_V \
    op interface \
    ports { x_210_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name x_213_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_213_V \
    op interface \
    ports { x_213_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name x_235_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_235_V \
    op interface \
    ports { x_235_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name x_236_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_236_V \
    op interface \
    ports { x_236_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name x_245_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_245_V \
    op interface \
    ports { x_245_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name x_265_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_265_V \
    op interface \
    ports { x_265_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name x_267_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_267_V \
    op interface \
    ports { x_267_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name x_269_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_269_V \
    op interface \
    ports { x_269_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name x_288_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_288_V \
    op interface \
    ports { x_288_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name x_290_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_290_V \
    op interface \
    ports { x_290_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name x_316_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_316_V \
    op interface \
    ports { x_316_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name x_317_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_317_V \
    op interface \
    ports { x_317_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name x_318_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_318_V \
    op interface \
    ports { x_318_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name x_319_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_319_V \
    op interface \
    ports { x_319_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name x_320_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_320_V \
    op interface \
    ports { x_320_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name x_323_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_323_V \
    op interface \
    ports { x_323_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name x_327_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_327_V \
    op interface \
    ports { x_327_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name x_345_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_345_V \
    op interface \
    ports { x_345_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name x_347_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_347_V \
    op interface \
    ports { x_347_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name x_348_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_348_V \
    op interface \
    ports { x_348_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name x_350_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_350_V \
    op interface \
    ports { x_350_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name x_374_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_374_V \
    op interface \
    ports { x_374_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name x_378_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_378_V \
    op interface \
    ports { x_378_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name x_380_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_380_V \
    op interface \
    ports { x_380_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name x_383_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_383_V \
    op interface \
    ports { x_383_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name x_398_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_398_V \
    op interface \
    ports { x_398_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name x_400_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_400_V \
    op interface \
    ports { x_400_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name x_401_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_401_V \
    op interface \
    ports { x_401_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name x_405_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_405_V \
    op interface \
    ports { x_405_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name x_406_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_406_V \
    op interface \
    ports { x_406_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name x_408_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_408_V \
    op interface \
    ports { x_408_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name x_413_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_413_V \
    op interface \
    ports { x_413_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name x_429_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_429_V \
    op interface \
    ports { x_429_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name x_435_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_435_V \
    op interface \
    ports { x_435_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name x_437_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_437_V \
    op interface \
    ports { x_437_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name x_454_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_454_V \
    op interface \
    ports { x_454_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name x_455_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_455_V \
    op interface \
    ports { x_455_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name x_461_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_461_V \
    op interface \
    ports { x_461_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name x_463_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_463_V \
    op interface \
    ports { x_463_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name x_466_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_466_V \
    op interface \
    ports { x_466_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name x_485_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_485_V \
    op interface \
    ports { x_485_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name x_487_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_487_V \
    op interface \
    ports { x_487_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name x_488_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_488_V \
    op interface \
    ports { x_488_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name x_489_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_489_V \
    op interface \
    ports { x_489_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name x_490_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_490_V \
    op interface \
    ports { x_490_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name x_497_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_497_V \
    op interface \
    ports { x_497_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name x_511_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_511_V \
    op interface \
    ports { x_511_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name x_514_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_514_V \
    op interface \
    ports { x_514_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name x_516_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_516_V \
    op interface \
    ports { x_516_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name x_524_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_524_V \
    op interface \
    ports { x_524_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name x_542_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_542_V \
    op interface \
    ports { x_542_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name x_549_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_549_V \
    op interface \
    ports { x_549_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name x_568_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_568_V \
    op interface \
    ports { x_568_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name x_569_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_569_V \
    op interface \
    ports { x_569_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name x_570_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_570_V \
    op interface \
    ports { x_570_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name x_573_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_573_V \
    op interface \
    ports { x_573_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name x_578_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_578_V \
    op interface \
    ports { x_578_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name x_591_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_591_V \
    op interface \
    ports { x_591_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name x_598_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_598_V \
    op interface \
    ports { x_598_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name x_625_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_625_V \
    op interface \
    ports { x_625_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name x_627_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_627_V \
    op interface \
    ports { x_627_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name x_630_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_630_V \
    op interface \
    ports { x_630_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name x_636_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_636_V \
    op interface \
    ports { x_636_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name x_654_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_654_V \
    op interface \
    ports { x_654_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name x_655_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_655_V \
    op interface \
    ports { x_655_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name x_657_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_657_V \
    op interface \
    ports { x_657_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name x_658_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_658_V \
    op interface \
    ports { x_658_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name x_660_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_660_V \
    op interface \
    ports { x_660_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name x_710_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_710_V \
    op interface \
    ports { x_710_V { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name score_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_score_0_V \
    op interface \
    ports { score_0_V { O 18 vector } score_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


