10:47:57 AM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:48:12 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@E: CG426 :"D:\AmigaPCI\U712\U712_REG_SM.v":72:8:72:12|Assignment target CLKC7 must be of type reg or genvar
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:48:13 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:48:13 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:49:48 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@E: CG389 :"D:\AmigaPCI\U712\U712_TOP.v":56:22:56:42|Reference to undefined module U712_CHIPSET_REGISTER
@E: CG389 :"D:\AmigaPCI\U712\U712_TOP.v":56:22:56:42|Illegal or Unsupported Syntax within black box. Use: // synthesis translate_off {  unsupported Verilog } // synthesis translate_on 
@E: CG389 :"D:\AmigaPCI\U712\U712_TOP.v":56:22:56:42|Alternatively, set the builtin compiler directive IGNORE_VERILOG_BLACKBOX_GUTS in the Verilog tab of the UI or set `define IGNORE_VERILOG_BLACKBOX_GUTS in any Verilog file.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:49:48 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:49:48 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:50:36 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@E: CG906 :"D:\AmigaPCI\U712\U712_REG_SM.v":98:70:98:73|Reference to unknown variable SIZ0.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:50:36 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:50:36 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:51:18 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:11:6:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:17:6:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS168 :"D:\AmigaPCI\U712\U712_TOP.v":62:11:62:11|Port RESET does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:51:18 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:51:18 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:52:40 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:11:6:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:17:6:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS168 :"D:\AmigaPCI\U712\U712_TOP.v":65:10:65:10|Port DBRn does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:52:41 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:52:41 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:53:22 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:11:6:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:17:6:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\AmigaPCI\U712\U712_TOP.v":66:10:66:12|Port-width mismatch for port SIZ. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":56:12:56:22|Input CAS_AGNUS on instance U712_REG_SM is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS168 :"D:\AmigaPCI\U712\U712_TOP.v":104:11:104:11|Port TACKn does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:53:22 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:53:22 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:54:15 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:11:6:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:17:6:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\AmigaPCI\U712\U712_TOP.v":66:10:66:12|Port-width mismatch for port SIZ. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":56:12:56:22|Input CAS_AGNUS on instance U712_REG_SM is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_TOP.v":5:16:5:18|Input port bit 1 of SIZ[1:0] is unused

@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":63:16:63:24|*Input REGSPACEn to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":65:11:65:14|*Input nDBR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":84:12:84:16|*Input DBDIR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":87:16:87:24|*Input DMA_CYCLE to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\AmigaPCI\U712\U712_TOP.v":4:15:4:18|Input DBRn is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:11:6:14|*Output LDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:17:6:20|*Output UDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":3:65:3:67|Input SIZ is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":3:70:3:78|Input CAS_AGNUS is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:16:4:16|Input A is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:54:15 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:54:15 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:54:15 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:54:16 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 10:54:16 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":53:0:53:5|Removing sequential instance U712_REG_SM.REGENn because it is equivalent to instance U712_REG_SM.ASn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:11:6:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:17:6:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:54:17 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 10:54:17 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:17:6:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:11:6:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.80ns		  23 /        17
@N: FX1017 :|SB_GB inserted on the net CLK80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 instances converted, 17 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       17         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 10:54:18 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.255

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      83.5 MHz      12.500        11.980        0.255       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  12.500      6.529  |  12.500      6.705  |  6.120       0.255  |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival          
Instance                          Reference                        Type         Pin     Net                Time        Slack
                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       REG_TACK           0.540       0.255
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[1]     0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[2]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[2]     0.540       6.578
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       CLK7_SYNC[1]       0.540       6.684
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[0]      0.540       6.705
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[3]     0.540       6.712
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[1]      0.540       6.768
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[5]     0.540       6.775
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.120        0.255
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        6.015        1.920
U712_CYCLE_TERM.TACK_OUTn          U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  6.015        1.920
U712_CYCLE_TERM.TACK_STATE[0]      U712_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             6.015        1.920
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFSS       D       N_78                          12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_1                12.395       6.529
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_TACK_0                    12.395       6.550
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_0                12.395       6.550
U712_REG_SM.ASn                    U712_TOP|CLK80_derived_clock     SB_DFFSS       D       ASn                           12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc                  12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.120
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.120

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.255

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ness / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                     SB_DFFSR       Q        Out     0.540     0.540       -         
REG_TACK                                 Net            -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.449     2.588       -         
TACK_OUTn_0_sqmuxa_0_en                  Net            -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.959       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_en_0                Net            -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFESR       1 use
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        6 uses
SB_DFFSS        6 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 19
I/O primitives: 14
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:54:18 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:55:36 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:11:6:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:17:6:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\AmigaPCI\U712\U712_TOP.v":66:10:66:12|Port-width mismatch for port SIZ. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":56:12:56:22|Input CAS_AGNUS on instance U712_REG_SM is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_TOP.v":5:16:5:18|Input port bit 1 of SIZ[1:0] is unused

@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":65:11:65:14|*Input nDBR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":84:12:84:16|*Input DBDIR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":87:16:87:24|*Input DMA_CYCLE to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\AmigaPCI\U712\U712_TOP.v":4:15:4:18|Input DBRn is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:11:6:14|*Output LDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:17:6:20|*Output UDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":3:65:3:67|Input SIZ is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":3:70:3:78|Input CAS_AGNUS is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:16:4:16|Input A is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:55:37 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:55:37 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:55:37 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:55:38 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 10:55:38 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":53:0:53:5|Removing sequential instance U712_REG_SM.REGENn because it is equivalent to instance U712_REG_SM.ASn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:11:6:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:17:6:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:55:38 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 10:55:38 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:17:6:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:11:6:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.80ns		  24 /        17
@N: FX1017 :|SB_GB inserted on the net CLK80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 instances converted, 17 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       17         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 10:55:39 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.255

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      83.5 MHz      12.500        11.980        0.255       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  12.500      6.529  |  12.500      6.705  |  6.120       0.255  |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival          
Instance                          Reference                        Type         Pin     Net                Time        Slack
                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       REG_TACK           0.540       0.255
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[3]     0.540       6.529
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       CLK7_SYNC[1]       0.540       6.550
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[5]     0.540       6.550
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       STATE_COUNT[0]     0.540       6.620
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[1]      0.540       6.768
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.120        0.255
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        6.015        1.920
U712_CYCLE_TERM.TACK_OUTn          U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  6.015        1.920
U712_CYCLE_TERM.TACK_STATE[0]      U712_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             6.015        1.920
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_TACK_0                    12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_1_i              12.395       6.529
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_0_i              12.395       6.550
U712_REG_SM.ASn                    U712_TOP|CLK80_derived_clock     SB_DFFSS       D       ASn                           12.395       6.599
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_2_i              12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.120
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.120

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.255

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ness / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                     SB_DFFSR       Q        Out     0.540     0.540       -         
REG_TACK                                 Net            -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.449     2.588       -         
TACK_OUTn_0_sqmuxa_0_en                  Net            -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.959       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_en_0                Net            -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        7 uses
SB_DFFSS        6 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         23 uses

I/O ports: 20
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 23 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:55:39 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:57:16 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:11:6:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:17:6:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\AmigaPCI\U712\U712_TOP.v":66:10:66:12|Port-width mismatch for port SIZ. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":56:12:56:22|Input CAS_AGNUS on instance U712_REG_SM is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_TOP.v":5:16:5:18|Input port bit 1 of SIZ[1:0] is unused

@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":65:11:65:14|*Input nDBR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":84:12:84:16|*Input DBDIR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":87:16:87:24|*Input DMA_CYCLE to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\AmigaPCI\U712\U712_TOP.v":4:15:4:18|Input DBRn is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:11:6:14|*Output LDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":6:17:6:20|*Output UDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":3:65:3:67|Input SIZ is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":3:70:3:78|Input CAS_AGNUS is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input A is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:57:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:57:17 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:57:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:57:18 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 10:57:18 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":53:0:53:5|Removing sequential instance U712_REG_SM.REGENn because it is equivalent to instance U712_REG_SM.ASn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:11:6:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:17:6:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:57:18 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 10:57:18 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:17:6:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":6:11:6:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.80ns		  24 /        17
@N: FX1017 :|SB_GB inserted on the net CLK80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 instances converted, 17 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       17         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 10:57:19 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.255

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      83.5 MHz      12.500        11.980        0.255       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  12.500      6.529  |  12.500      6.705  |  6.120       0.255  |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival          
Instance                          Reference                        Type         Pin     Net                Time        Slack
                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       REG_TACK           0.540       0.255
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[3]     0.540       6.529
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       CLK7_SYNC[1]       0.540       6.550
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[5]     0.540       6.550
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       STATE_COUNT[0]     0.540       6.620
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[1]      0.540       6.768
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.120        0.255
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        6.015        1.920
U712_CYCLE_TERM.TACK_OUTn          U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  6.015        1.920
U712_CYCLE_TERM.TACK_STATE[0]      U712_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             6.015        1.920
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_TACK_0                    12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_1_i              12.395       6.529
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_0_i              12.395       6.550
U712_REG_SM.ASn                    U712_TOP|CLK80_derived_clock     SB_DFFSS       D       ASn                           12.395       6.599
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_2_i              12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.120
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.120

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.255

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ness / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                     SB_DFFSR       Q        Out     0.540     0.540       -         
REG_TACK                                 Net            -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.449     2.588       -         
TACK_OUTn_0_sqmuxa_0_en                  Net            -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.959       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_en_0                Net            -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        7 uses
SB_DFFSS        6 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         23 uses

I/O ports: 39
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 23 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:57:19 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:58:33 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":65:11:65:14|*Input nDBR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":84:12:84:16|*Input DBDIR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":87:16:87:24|*Input DMA_CYCLE to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\AmigaPCI\U712\U712_TOP.v":4:15:4:18|Input DBRn is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|*Output LDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|*Output UDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input A is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":5:16:5:18|Input SIZ is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:58:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:58:33 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:58:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 10:58:34 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 10:58:34 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance U712_REG_SM.REGENn because it is equivalent to instance U712_REG_SM.ASn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:11:7:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:17:7:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:58:35 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 10:58:35 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:17:7:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:11:7:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.80ns		  24 /        17
@N: FX1017 :|SB_GB inserted on the net CLK80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 instances converted, 17 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       17         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 10:58:36 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.255

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      83.5 MHz      12.500        11.980        0.255       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  12.500      6.529  |  12.500      6.705  |  6.120       0.255  |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival          
Instance                          Reference                        Type         Pin     Net                Time        Slack
                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       REG_TACK           0.540       0.255
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[3]     0.540       6.529
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       CLK7_SYNC[1]       0.540       6.550
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[5]     0.540       6.550
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       STATE_COUNT[0]     0.540       6.620
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[1]      0.540       6.768
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.120        0.255
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        6.015        1.920
U712_CYCLE_TERM.TACK_OUTn          U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  6.015        1.920
U712_CYCLE_TERM.TACK_STATE[0]      U712_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             6.015        1.920
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_TACK_0                    12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_1_i              12.395       6.529
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_0_i              12.395       6.550
U712_REG_SM.ASn                    U712_TOP|CLK80_derived_clock     SB_DFFSS       D       ASn                           12.395       6.599
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_2_i              12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.120
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.120

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.255

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ness / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                     SB_DFFSR       Q        Out     0.540     0.540       -         
REG_TACK                                 Net            -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.449     2.588       -         
TACK_OUTn_0_sqmuxa_0_en                  Net            -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.959       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_en_0                Net            -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        7 uses
SB_DFFSS        6 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         23 uses

I/O ports: 39
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 23 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:58:36 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 10:59:46 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS168 :"D:\AmigaPCI\U712\U712_TOP.v":65:10:65:10|Port DBRn does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:59:46 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 10:59:46 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:00:27 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@E: CG341 :"D:\AmigaPCI\U712\U712_TOP.v":4:32:4:35| DBRn is already declared in this scope.
@E: CS243 :"D:\AmigaPCI\U712\U712_TOP.v":4:32:4:35|Direction (input, output, inout) set multiple times for port DBRn
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:00:27 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:00:27 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:01:09 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":84:12:84:16|*Input DBDIR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":87:16:87:24|*Input DMA_CYCLE to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|*Output LDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|*Output UDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input A is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":5:16:5:18|Input SIZ is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:01:09 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:01:09 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:01:09 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:01:10 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:01:10 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance U712_REG_SM.REGENn because it is equivalent to instance U712_REG_SM.ASn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:11:7:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:17:7:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:01:11 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:01:11 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:17:7:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:11:7:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.80ns		  24 /        17
@N: FX1017 :|SB_GB inserted on the net CLK80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 instances converted, 17 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       17         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:01:12 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.255

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      83.5 MHz      12.500        11.980        0.255       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  12.500      6.529  |  12.500      6.705  |  6.120       0.255  |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival          
Instance                          Reference                        Type         Pin     Net                Time        Slack
                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       REG_TACK           0.540       0.255
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[3]     0.540       6.529
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       CLK7_SYNC[1]       0.540       6.550
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[5]     0.540       6.550
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       STATE_COUNT[0]     0.540       6.620
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[1]      0.540       6.768
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.120        0.255
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        6.015        1.920
U712_CYCLE_TERM.TACK_OUTn          U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  6.015        1.920
U712_CYCLE_TERM.TACK_STATE[0]      U712_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             6.015        1.920
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_TACK_0                    12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_1_i              12.395       6.529
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_0_i              12.395       6.550
U712_REG_SM.ASn                    U712_TOP|CLK80_derived_clock     SB_DFFSS       D       ASn                           12.395       6.599
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_2_i              12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.120
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.120

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.255

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ness / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                     SB_DFFSR       Q        Out     0.540     0.540       -         
REG_TACK                                 Net            -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.449     2.588       -         
TACK_OUTn_0_sqmuxa_0_en                  Net            -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.959       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_en_0                Net            -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        7 uses
SB_DFFSS        6 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         23 uses

I/O ports: 39
I/O primitives: 16
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 23 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:01:12 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:03:13 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@W: CG1249 :"D:\AmigaPCI\U712\U712_TOP.v":111:5:111:13|Redeclaration of implicit signal DMA_CYCLE
@E: CG501 :"D:\AmigaPCI\U712\U712_TOP.v":111:15:111:15|Expecting delimiter: , or ; or )
@E: CS187 :"D:\AmigaPCI\U712\U712_TOP.v":113:0:113:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:03:14 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:03:14 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:03:43 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@E: CG501 :"D:\AmigaPCI\U712\U712_TOP.v":83:15:83:15|Expecting delimiter: , or ; or )
@E: CS187 :"D:\AmigaPCI\U712\U712_TOP.v":115:0:115:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:03:43 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:03:43 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:04:00 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":86:12:86:16|*Input DBDIR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|*Output LDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|*Output UDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input A is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":5:16:5:18|Input SIZ is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:04:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:04:00 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:04:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:04:02 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:04:02 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance U712_REG_SM.REGENn because it is equivalent to instance U712_REG_SM.ASn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:11:7:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:17:7:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:04:02 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:04:02 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:17:7:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:11:7:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.80ns		  24 /        17
@N: FX1017 :|SB_GB inserted on the net CLK80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 instances converted, 17 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       17         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:04:03 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.255

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      83.5 MHz      12.500        11.980        0.255       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  12.500      6.529  |  12.500      6.705  |  6.120       0.255  |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival          
Instance                          Reference                        Type         Pin     Net                Time        Slack
                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       REG_TACK           0.540       0.255
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[3]     0.540       6.529
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       CLK7_SYNC[1]       0.540       6.550
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[5]     0.540       6.550
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       STATE_COUNT[0]     0.540       6.620
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[1]      0.540       6.768
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.120        0.255
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        6.015        1.920
U712_CYCLE_TERM.TACK_OUTn          U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  6.015        1.920
U712_CYCLE_TERM.TACK_STATE[0]      U712_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             6.015        1.920
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_TACK_0                    12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_1_i              12.395       6.529
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_0_i              12.395       6.550
U712_REG_SM.ASn                    U712_TOP|CLK80_derived_clock     SB_DFFSS       D       ASn                           12.395       6.599
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_2_i              12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.120
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.120

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.255

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ness / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                     SB_DFFSR       Q        Out     0.540     0.540       -         
REG_TACK                                 Net            -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.449     2.588       -         
TACK_OUTn_0_sqmuxa_0_en                  Net            -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.959       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_en_0                Net            -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        7 uses
SB_DFFSS        6 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         23 uses

I/O ports: 39
I/O primitives: 16
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 23 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:04:03 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:05:15 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|*Output LDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|*Output UDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input A is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":5:16:5:18|Input SIZ is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:05:15 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:05:15 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:05:15 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:05:16 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:05:16 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance U712_REG_SM.REGENn because it is equivalent to instance U712_REG_SM.ASn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:11:7:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:17:7:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:05:17 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:05:17 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:17:7:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:11:7:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.80ns		  24 /        17
@N: FX1017 :|SB_GB inserted on the net CLK80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 instances converted, 17 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       17         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:05:17 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.255

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      83.5 MHz      12.500        11.980        0.255       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  12.500      6.529  |  12.500      6.705  |  6.120       0.255  |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival          
Instance                          Reference                        Type         Pin     Net                Time        Slack
                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       REG_TACK           0.540       0.255
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[3]     0.540       6.529
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       CLK7_SYNC[1]       0.540       6.550
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[5]     0.540       6.550
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       STATE_COUNT[0]     0.540       6.620
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[1]      0.540       6.768
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.120        0.255
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        6.015        1.920
U712_CYCLE_TERM.TACK_OUTn          U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  6.015        1.920
U712_CYCLE_TERM.TACK_STATE[0]      U712_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             6.015        1.920
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_TACK_0                    12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_1_i              12.395       6.529
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_0_i              12.395       6.550
U712_REG_SM.ASn                    U712_TOP|CLK80_derived_clock     SB_DFFSS       D       ASn                           12.395       6.599
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_2_i              12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.120
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.120

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.255

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ness / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                     SB_DFFSR       Q        Out     0.540     0.540       -         
REG_TACK                                 Net            -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.449     2.588       -         
TACK_OUTn_0_sqmuxa_0_en                  Net            -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.959       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_en_0                Net            -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        7 uses
SB_DFFSS        6 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         23 uses

I/O ports: 40
I/O primitives: 16
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 23 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:05:18 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:08:19 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|Removing wire LDSn, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|Removing wire UDSn, as there is no assignment to it.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register DS_EN. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register LDS_OUT. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Pruning unused register UDS_OUT. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:11:7:14|*Output LDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\AmigaPCI\U712\U712_REG_SM.v":7:17:7:20|*Output UDSn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input A is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":5:16:5:18|Input SIZ is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:08:19 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:08:19 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:08:19 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:08:20 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:08:20 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance U712_REG_SM.REGENn because it is equivalent to instance U712_REG_SM.ASn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:11:7:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:17:7:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:08:21 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:08:21 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:17:7:20|Tristate driver UDSn (in view: work.U712_REG_SM(verilog)) on net UDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_reg_sm.v":7:11:7:14|Tristate driver LDSn (in view: work.U712_REG_SM(verilog)) on net LDSn (in view: work.U712_REG_SM(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver LDSn_t (in view: work.U712_TOP(verilog)) on net LDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver UDSn_t (in view: work.U712_TOP(verilog)) on net UDSn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.80ns		  24 /        17
@N: FX1017 :|SB_GB inserted on the net CLK80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 instances converted, 17 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       17         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:08:22 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.255

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      83.5 MHz      12.500        11.980        0.255       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  12.500      6.529  |  12.500      6.705  |  6.120       0.255  |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival          
Instance                          Reference                        Type         Pin     Net                Time        Slack
                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       REG_TACK           0.540       0.255
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[3]     0.540       6.529
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       CLK7_SYNC[1]       0.540       6.550
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[5]     0.540       6.550
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       STATE_COUNT[0]     0.540       6.620
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[1]      0.540       6.768
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.120        0.255
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        6.015        1.920
U712_CYCLE_TERM.TACK_OUTn          U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  6.015        1.920
U712_CYCLE_TERM.TACK_STATE[0]      U712_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             6.015        1.920
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_TACK_0                    12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_1_i              12.395       6.529
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_0_i              12.395       6.550
U712_REG_SM.ASn                    U712_TOP|CLK80_derived_clock     SB_DFFSS       D       ASn                           12.395       6.599
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_2_i              12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.120
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.120

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.255

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ness / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                     SB_DFFSR       Q        Out     0.540     0.540       -         
REG_TACK                                 Net            -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.449     2.588       -         
TACK_OUTn_0_sqmuxa_0_en                  Net            -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.959       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_en_0                Net            -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        7 uses
SB_DFFSS        6 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         23 uses

I/O ports: 40
I/O primitives: 16
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 23 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:08:22 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:12:09 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:12:10 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:12:10 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:12:10 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:12:11 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:12:11 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance U712_REG_SM.REGENn because it is equivalent to instance U712_REG_SM.ASn. To keep the instance, apply constraint syn_preserve=1 on the instance.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:12:11 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:12:11 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.80ns		  33 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:12:12 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.255

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      83.5 MHz      12.500        11.980        0.255       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  12.500      4.864  |  12.500      6.705  |  6.120       0.255  |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival          
Instance                          Reference                        Type         Pin     Net                Time        Slack
                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       REG_TACK           0.540       0.255
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       CLK7_SYNC[1]       0.540       4.864
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       STATE_COUNT[0]     0.540       4.892
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[3]     0.540       6.599
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[5]     0.540       6.620
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[1]      0.540       6.768
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.120        0.255
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        6.015        1.920
U712_CYCLE_TERM.TACK_OUTn          U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  6.015        1.920
U712_CYCLE_TERM.TACK_STATE[0]      U712_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             6.015        1.920
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFSR       D       DS_EN_0                       12.395       4.864
U712_REG_SM.LDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFSR       D       LDS_OUT_0                     12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_1                12.395       6.529
U712_REG_SM.UDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFSR       D       UDS_OUT_0                     12.395       6.529
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_TACK_0                    12.395       6.550
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_0                12.395       6.550
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.120
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.120

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.255

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ness / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                     SB_DFFSR       Q        Out     0.540     0.540       -         
REG_TACK                                 Net            -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.449     2.588       -         
TACK_OUTn_0_sqmuxa_0_en                  Net            -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.959       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_en_0                Net            -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        10 uses
SB_DFFSS        6 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         32 uses

I/O ports: 40
I/O primitives: 19
SB_IO          19 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 32 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:12:12 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:14:36 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:14:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:14:36 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:14:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:14:37 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:14:37 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:14:38 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:14:38 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.80ns		  33 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:14:39 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.255

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      83.5 MHz      12.500        11.980        0.255       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  12.500      4.913  |  12.500      6.705  |  6.120       0.255  |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival          
Instance                          Reference                        Type         Pin     Net                Time        Slack
                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       REG_TACK           0.540       0.255
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       CLK7_SYNC[1]       0.540       4.913
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       STATE_COUNT[0]     0.540       4.934
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[3]     0.540       6.599
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFSR     Q       STATE_COUNT[5]     0.540       6.620
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN      Q       TACK_STATE[1]      0.540       6.768
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.120        0.255
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        6.015        1.920
U712_CYCLE_TERM.TACK_OUTn          U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  6.015        1.920
U712_CYCLE_TERM.TACK_STATE[0]      U712_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             6.015        1.920
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFSR       D       DS_EN_0                       12.395       4.913
U712_REG_SM.LDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFSR       D       LDS_OUT_0                     12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_1                12.395       6.529
U712_REG_SM.UDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFSR       D       UDS_OUT_0                     12.395       6.529
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFSR       D       REG_TACK_0                    12.395       6.550
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFSR       D       STATE_COUNTc_0                12.395       6.550
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.120
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.120

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.255

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ness / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                     SB_DFFSR       Q        Out     0.540     0.540       -         
REG_TACK                                 Net            -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.449     2.588       -         
TACK_OUTn_0_sqmuxa_0_en                  Net            -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.959       -         
U712_CYCLE_TERM.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_en_0                Net            -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        10 uses
SB_DFFSS        6 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         32 uses

I/O ports: 40
I/O primitives: 19
SB_IO          19 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 32 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:14:39 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:17:25 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:17:25 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:17:25 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:17:25 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:17:26 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:17:26 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:17:26 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:17:27 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  32 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:17:27 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.913

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      131.8 MHz     12.500        7.587         4.913       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.913  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.913
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       STATE_COUNT[0]     0.540       4.934
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[3]     0.540       6.599
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[5]     0.540       6.620
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]      0.540       6.768
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       4.913
U712_REG_SM.LDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       LDS_OUT_0                     12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1                12.395       6.529
U712_REG_SM.UDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       UDS_OUT_0                     12.395       6.529
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_TACK_0                    12.395       6.550
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0                12.395       6.550
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       6.578
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       6.620
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.913

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]               SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                           Net           -        -       1.599     -           10        
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       O        Out     0.400     2.539       -         
DS_EN_0_sqmuxa_1                       Net           -        -       1.371     -           5         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       I1       In      -         3.910       -         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       O        Out     0.379     4.288       -         
un1_DS_EN_0_sqmuxa_0                   Net           -        -       1.371     -           1         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       I3       In      -         5.659       -         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       O        Out     0.316     5.975       -         
DS_EN_0                                Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                      SB_DFFNSR     D        In      -         7.482       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         32 uses

I/O ports: 40
I/O primitives: 19
SB_IO          19 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 32 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:17:27 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTBI doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DBENn doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCRCS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CLKE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nDRDEN doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin PORTSIZE doesn't exist in the design netlist.ignoring the set_io command on line 87 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/3520
    PLBs                        :	5/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	19/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40A_c_THRU_LUT4_0_LC_37", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.4 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	39/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	19/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 308.22 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 373
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:22:12 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":38:2:38:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:22:12 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:22:12 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:22:12 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:22:13 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:22:13 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:22:14 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:22:14 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  32 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:22:15 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.913

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      131.8 MHz     12.500        7.587         4.913       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.913  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.913
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       STATE_COUNT[0]     0.540       4.934
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[3]     0.540       6.599
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[5]     0.540       6.620
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]      0.540       6.768
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       4.913
U712_REG_SM.LDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       LDS_OUT_0                     12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1                12.395       6.529
U712_REG_SM.UDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       UDS_OUT_0                     12.395       6.529
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_TACK_0                    12.395       6.550
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0                12.395       6.550
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       6.578
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       6.620
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.913

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]               SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                           Net           -        -       1.599     -           10        
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       O        Out     0.400     2.539       -         
DS_EN_0_sqmuxa_1                       Net           -        -       1.371     -           5         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       I1       In      -         3.910       -         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       O        Out     0.379     4.288       -         
un1_DS_EN_0_sqmuxa_0                   Net           -        -       1.371     -           1         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       I3       In      -         5.659       -         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       O        Out     0.316     5.975       -         
DS_EN_0                                Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                      SB_DFFNSR     D        In      -         7.482       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         32 uses

I/O ports: 40
I/O primitives: 19
SB_IO          19 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 32 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:22:15 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTBI doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DBENn doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCRCS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CLKE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:34:51 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":11:18:11:22|Removing wire nCRCS, as there is no assignment to it.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":11:18:11:22|*Output nCRCS has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:34:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:34:51 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:34:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:34:52 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:34:52 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:18:11:22|Tristate driver nCRCS (in view: work.U712_TOP(verilog)) on net nCRCS (in view: work.U712_TOP(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:18:11:22|Tristate driver nCRCS (in view: work.U712_TOP(verilog)) on net nCRCS (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:34:52 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:34:53 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:18:11:22|Tristate driver nCRCS (in view: work.U712_TOP(verilog)) on net nCRCS (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  32 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:34:53 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.913

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      131.8 MHz     12.500        7.587         4.913       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.913  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.913
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       STATE_COUNT[0]     0.540       4.934
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[3]     0.540       6.599
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[5]     0.540       6.620
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]      0.540       6.768
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       4.913
U712_REG_SM.LDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       LDS_OUT_0                     12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1                12.395       6.529
U712_REG_SM.UDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       UDS_OUT_0                     12.395       6.529
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_TACK_0                    12.395       6.550
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0                12.395       6.550
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       6.578
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       6.620
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.913

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]               SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                           Net           -        -       1.599     -           10        
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       O        Out     0.400     2.539       -         
DS_EN_0_sqmuxa_1                       Net           -        -       1.371     -           5         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       I1       In      -         3.910       -         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       O        Out     0.379     4.288       -         
un1_DS_EN_0_sqmuxa_0                   Net           -        -       1.371     -           1         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       I3       In      -         5.659       -         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       O        Out     0.316     5.975       -         
DS_EN_0                                Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                      SB_DFFNSR     D        In      -         7.482       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         32 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 32 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:34:53 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CRCSn doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...
Warning: The terminal nCRCS_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CRCSn doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...
Warning: The terminal nCRCS_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:36:20 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":43:2:43:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:36:20 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:36:21 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:36:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":1:7:1:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:36:22 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:36:22 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:36:22 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:36:22 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  32 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:36:23 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.913

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      131.8 MHz     12.500        7.587         4.913       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.913  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.913
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       STATE_COUNT[0]     0.540       4.934
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[3]     0.540       6.599
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[5]     0.540       6.620
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]      0.540       6.768
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       4.913
U712_REG_SM.LDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       LDS_OUT_0                     12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1                12.395       6.529
U712_REG_SM.UDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       UDS_OUT_0                     12.395       6.529
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_TACK_0                    12.395       6.550
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0                12.395       6.550
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       6.578
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       6.620
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.913

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]               SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                           Net           -        -       1.599     -           10        
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       O        Out     0.400     2.539       -         
DS_EN_0_sqmuxa_1                       Net           -        -       1.371     -           5         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       I1       In      -         3.910       -         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       O        Out     0.379     4.288       -         
un1_DS_EN_0_sqmuxa_0                   Net           -        -       1.371     -           1         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       I3       In      -         5.659       -         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       O        Out     0.316     5.975       -         
DS_EN_0                                Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                      SB_DFFNSR     D        In      -         7.482       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         32 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 32 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:36:23 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/3520
    PLBs                        :	5/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40A_c_THRU_LUT4_0_LC_37", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.2 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	39/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 308.63 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 39
Translating sdc file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:46:46 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:46:46 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:46:46 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:46:46 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:46:47 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:46:48 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK40_derived_clock      40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     7    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:46:48 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:46:48 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:46:49 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      6.529  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       6.529
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFN       Q       STATE_COUNT[0]     0.540       6.550
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFN       Q       STATE_COUNT[5]     0.540       6.550
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFN       Q       STATE_COUNT[1]     0.540       6.578
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFN       Q       STATE_COUNT[3]     0.540       6.599
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[2]        U712_TOP|CLK80_derived_clock     SB_DFFN       Q       STATE_COUNT[2]     0.540       6.684
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
=============================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                          Required          
Instance                       Reference                        Type          Pin     Net                        Time         Slack
                               Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFN       D       N_101_0                    12.395       6.529
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFN       D       STATE_COUNT_nss_0_i[3]     12.395       6.529
U712_REG_SM.UDS_OUT            U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       UDS_OUT_0                  12.395       6.529
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       DS_EN_0                    12.395       6.550
U712_REG_SM.REG_CYCLE          U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       REG_CYCLE_0                12.395       6.578
U712_REG_SM.REG_TACK           U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       REG_TACK_0                 12.395       6.578
U712_REG_SM.LDS_OUT            U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       LDS_OUT_0                  12.395       6.599
U712_REG_SM.STATE_COUNT[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       D       STATE_COUNT_nss_0_i[0]     12.395       6.599
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFN       D       N_103_0                    12.395       6.599
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFN       D       N_98_0                     12.395       6.599
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.UDS_OUT / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]               SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                           Net           -        -       1.599     -           11        
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       O        Out     0.400     2.539       -         
N_110_0                                Net           -        -       1.371     -           5         
U712_REG_SM.UDS_OUT_RNO                SB_LUT4       I0       In      -         3.910       -         
U712_REG_SM.UDS_OUT_RNO                SB_LUT4       O        Out     0.449     4.359       -         
UDS_OUT_0                              Net           -        -       1.507     -           1         
U712_REG_SM.UDS_OUT                    SB_DFFNSR     D        In      -         5.865       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         8 uses
SB_DFFNESS      1 use
SB_DFFNSR       5 uses
SB_DFFNSS       6 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         36 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 36 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:46:49 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	43
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	23
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	43/3520
    PLBs                        :	6/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_40", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40A_c_THRU_LUT4_0_LC_41", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.5 (sec)

Final Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	43/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 324.46 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 418
used logic cells: 43
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 418
used logic cells: 43
Translating sdc file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 60 
I1212: Iteration  1 :     5 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:48:32 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:48:32 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:48:32 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:48:32 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:48:33 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:48:33 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK40_derived_clock      40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     10   
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:48:34 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:48:34 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  34 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:48:35 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.794

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      129.8 MHz     12.500        7.706         4.794       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.794  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[2]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[2]     0.540       4.794
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[3]     0.540       4.801
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.850
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[5]     0.540       4.934
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       STATE_COUNT[0]     0.540       4.962
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.480
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.529
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[1]     0.540       6.620
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
=============================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                  Required          
Instance                       Reference                        Type          Pin     Net                Time         Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK           U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       REG_TACK_0         12.395       4.794
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       DS_EN_0            12.395       4.913
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       STATE_COUNTc_1     12.395       6.480
U712_REG_SM.UDS_OUT            U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       UDS_OUT_0          12.395       6.529
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       STATE_COUNTc_0     12.395       6.550
U712_REG_SM.REGENn_1           U712_TOP|CLK80_derived_clock     SB_DFFNSS     D       REGENn_1           12.395       6.578
U712_REG_SM.REG_CYCLE          U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       REG_CYCLE_0        12.395       6.578
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       STATE_COUNTc       12.395       6.578
U712_REG_SM.LDS_OUT            U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       LDS_OUT_0          12.395       6.599
U712_REG_SM.STATE_COUNT[0]     U712_TOP|CLK80_derived_clock     SB_DFFNSS     D       STATE_COUNTs_i     12.395       6.599
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.794

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[2] / Q
    Ending point:                            U712_REG_SM.REG_TACK / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[2]             SB_DFFNSR     Q        Out     0.540     0.540       -         
STATE_COUNT[2]                         Net           -        -       1.599     -           4         
U712_REG_SM.STATE_COUNT_RNIPTSB[3]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIPTSB[3]     SB_LUT4       O        Out     0.386     2.525       -         
N_133                                  Net           -        -       1.371     -           2         
U712_REG_SM.REG_TACK_RNO_1             SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_RNO_1             SB_LUT4       O        Out     0.449     4.345       -         
un1_STATE_COUNT_3_0                    Net           -        -       1.371     -           1         
U712_REG_SM.REG_TACK_RNO               SB_LUT4       I2       In      -         5.715       -         
U712_REG_SM.REG_TACK_RNO               SB_LUT4       O        Out     0.379     6.094       -         
REG_TACK_0                             Net           -        -       1.507     -           1         
U712_REG_SM.REG_TACK                   SB_DFFNSR     D        In      -         7.601       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.706 is 1.858(24.1%) logic and 5.848(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:48:35 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	42
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	42/3520
    PLBs                        :	6/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40A_c_THRU_LUT4_0_LC_40", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.4 (sec)

Final Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	42/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 244.00 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 418
used logic cells: 42
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 418
used logic cells: 42
Translating sdc file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:51:17 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:51:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:51:17 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:51:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:51:18 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:51:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK40_derived_clock      40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     10   
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:51:19 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:51:19 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  34 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:51:20 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.794

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      129.8 MHz     12.500        7.706         4.794       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.794  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[2]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[2]     0.540       4.794
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[3]     0.540       4.801
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.850
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[5]     0.540       4.934
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       STATE_COUNT[0]     0.540       4.962
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.480
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.529
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[1]     0.540       6.620
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
=============================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                  Required          
Instance                       Reference                        Type          Pin     Net                Time         Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK           U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       REG_TACK_0         12.395       4.794
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       DS_EN_0            12.395       4.913
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       STATE_COUNTc_1     12.395       6.480
U712_REG_SM.UDS_OUT            U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       UDS_OUT_0          12.395       6.529
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       STATE_COUNTc_0     12.395       6.550
U712_REG_SM.REGENn_1           U712_TOP|CLK80_derived_clock     SB_DFFNSS     D       REGENn_1           12.395       6.578
U712_REG_SM.REG_CYCLE          U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       REG_CYCLE_0        12.395       6.578
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       STATE_COUNTc       12.395       6.578
U712_REG_SM.LDS_OUT            U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       LDS_OUT_0          12.395       6.599
U712_REG_SM.STATE_COUNT[0]     U712_TOP|CLK80_derived_clock     SB_DFFNSS     D       STATE_COUNTs_i     12.395       6.599
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.794

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[2] / Q
    Ending point:                            U712_REG_SM.REG_TACK / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[2]             SB_DFFNSR     Q        Out     0.540     0.540       -         
STATE_COUNT[2]                         Net           -        -       1.599     -           4         
U712_REG_SM.STATE_COUNT_RNIPTSB[3]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIPTSB[3]     SB_LUT4       O        Out     0.386     2.525       -         
N_133                                  Net           -        -       1.371     -           2         
U712_REG_SM.REG_TACK_RNO_1             SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_RNO_1             SB_LUT4       O        Out     0.449     4.345       -         
un1_STATE_COUNT_3_0                    Net           -        -       1.371     -           1         
U712_REG_SM.REG_TACK_RNO               SB_LUT4       I2       In      -         5.715       -         
U712_REG_SM.REG_TACK_RNO               SB_LUT4       O        Out     0.379     6.094       -         
REG_TACK_0                             Net           -        -       1.507     -           1         
U712_REG_SM.REG_TACK                   SB_DFFNSR     D        In      -         7.601       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.706 is 1.858(24.1%) logic and 5.848(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:51:20 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	42
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	42/3520
    PLBs                        :	6/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40A_c_THRU_LUT4_0_LC_40", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.4 (sec)

Final Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	42/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 244.00 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 418
used logic cells: 42
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 418
used logic cells: 42
Translating sdc file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:53:21 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:53:22 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:53:22 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:53:22 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:53:23 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:53:23 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK40_derived_clock      40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     10   
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:53:23 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:53:23 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  33 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:53:24 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.913

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      131.8 MHz     12.500        7.587         4.913       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.913  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.913
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[5]     0.540       4.934
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       STATE_COUNT[0]     0.540       4.962
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[1]     0.540       6.620
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[3]     0.540       6.620
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[2]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[2]     0.540       6.684
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
=============================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                  Required          
Instance                       Reference                        Type          Pin     Net                Time         Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       DS_EN_0            12.395       4.913
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       N_116_i            12.395       6.529
U712_REG_SM.UDS_OUT            U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       UDS_OUT_0          12.395       6.529
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       STATE_COUNTc_0     12.395       6.550
U712_REG_SM.REGENn_1           U712_TOP|CLK80_derived_clock     SB_DFFNSS     D       REGENn_1           12.395       6.578
U712_REG_SM.REG_CYCLE          U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       REG_CYCLE_0        12.395       6.578
U712_REG_SM.REG_TACK           U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       REG_TACK_0         12.395       6.578
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       STATE_COUNTc       12.395       6.578
U712_REG_SM.LDS_OUT            U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       LDS_OUT_0          12.395       6.599
U712_REG_SM.STATE_COUNT[0]     U712_TOP|CLK80_derived_clock     SB_DFFNSS     D       STATE_COUNTs_i     12.395       6.599
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.913

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]               SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                           Net           -        -       1.599     -           12        
U712_REG_SM.STATE_COUNT_RNI6FKP[5]     SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNI6FKP[5]     SB_LUT4       O        Out     0.379     2.518       -         
DS_EN_0_sqmuxa_2                       Net           -        -       1.371     -           3         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       I1       In      -         3.889       -         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       O        Out     0.400     4.288       -         
un1_DS_EN_0_sqmuxa_1_0                 Net           -        -       1.371     -           1         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       I3       In      -         5.659       -         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       O        Out     0.316     5.975       -         
DS_EN_0                                Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                      SB_DFFNSR     D        In      -         7.482       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:53:24 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	6/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40A_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.2 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	20/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 244.11 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 418
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 418
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    12 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:54:54 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U712\U712_REG_SM.v":3:17:3:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:54:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:54:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:54:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:54:56 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:54:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:54:56 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:54:56 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  32 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:54:57 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.913

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      131.8 MHz     12.500        7.587         4.913       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.913  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.913
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       STATE_COUNT[0]     0.540       4.934
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[3]     0.540       6.599
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[5]     0.540       6.620
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]      0.540       6.768
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       4.913
U712_REG_SM.LDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       LDS_OUT_0                     12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1                12.395       6.529
U712_REG_SM.UDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       UDS_OUT_0                     12.395       6.529
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_TACK_0                    12.395       6.550
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0                12.395       6.550
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       6.578
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       6.620
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.913

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]               SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                           Net           -        -       1.599     -           10        
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       O        Out     0.400     2.539       -         
DS_EN_0_sqmuxa_1                       Net           -        -       1.371     -           5         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       I1       In      -         3.910       -         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       O        Out     0.379     4.288       -         
un1_DS_EN_0_sqmuxa_0                   Net           -        -       1.371     -           1         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       I3       In      -         5.659       -         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       O        Out     0.316     5.975       -         
DS_EN_0                                Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                      SB_DFFNSR     D        In      -         7.482       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         32 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 32 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:54:57 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/3520
    PLBs                        :	5/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40A_c_THRU_LUT4_0_LC_37", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.1 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	39/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 308.63 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 39
Translating sdc file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 11:57:26 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:57:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:57:27 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:57:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 11:57:28 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 11:57:28 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:57:28 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 11:57:28 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  32 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 11:57:29 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.913

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      131.8 MHz     12.500        7.587         4.913       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.913  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.913
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       STATE_COUNT[0]     0.540       4.934
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[3]     0.540       6.599
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[5]     0.540       6.620
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]      0.540       6.768
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       4.913
U712_REG_SM.LDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       LDS_OUT_0                     12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1                12.395       6.529
U712_REG_SM.UDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       UDS_OUT_0                     12.395       6.529
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_TACK_0                    12.395       6.550
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0                12.395       6.550
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       6.578
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       6.620
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.913

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]               SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                           Net           -        -       1.599     -           10        
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       O        Out     0.400     2.539       -         
DS_EN_0_sqmuxa_1                       Net           -        -       1.371     -           5         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       I1       In      -         3.910       -         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       O        Out     0.379     4.288       -         
un1_DS_EN_0_sqmuxa_0                   Net           -        -       1.371     -           1         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       I3       In      -         5.659       -         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       O        Out     0.316     5.975       -         
DS_EN_0                                Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                      SB_DFFNSR     D        In      -         7.482       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         32 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 32 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 11:57:29 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/3520
    PLBs                        :	5/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40A_c_THRU_LUT4_0_LC_37", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.3 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	39/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 308.63 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 39
Translating sdc file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 12:02:03 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:02:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:02:03 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:02:04 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:02:05 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 12:02:05 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     22   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 12:02:05 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 12:02:05 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  32 /        20
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       20         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 12:02:06 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.913

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      131.8 MHz     12.500        7.587         4.913       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.913  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival          
Instance                          Reference                        Type          Pin     Net                Time        Slack
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]          U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.913
U712_REG_SM.STATE_COUNT[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       STATE_COUNT[0]     0.540       4.934
U712_REG_SM.DBR_SYNC[0]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.STATE_COUNT[3]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[3]     0.540       6.599
U712_REG_SM.STATE_COUNT[5]        U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       STATE_COUNT[5]     0.540       6.620
U712_REG_SM.REG_TACK              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       REG_TACK           0.540       6.635
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]      0.540       6.705
U712_CYCLE_TERM.TACK_STATE[1]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]      0.540       6.768
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       4.913
U712_REG_SM.LDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       LDS_OUT_0                     12.395       6.529
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1                12.395       6.529
U712_REG_SM.UDS_OUT                U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       UDS_OUT_0                     12.395       6.529
U712_REG_SM.REG_TACK               U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_TACK_0                    12.395       6.550
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0                12.395       6.550
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       6.578
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       6.620
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.913

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]               SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                           Net           -        -       1.599     -           10        
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       O        Out     0.400     2.539       -         
DS_EN_0_sqmuxa_1                       Net           -        -       1.371     -           5         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       I1       In      -         3.910       -         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       O        Out     0.379     4.288       -         
un1_DS_EN_0_sqmuxa_0                   Net           -        -       1.371     -           1         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       I3       In      -         5.659       -         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       O        Out     0.316     5.975       -         
DS_EN_0                                Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                      SB_DFFNSR     D        In      -         7.482       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         32 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 32 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 12:02:06 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/3520
    PLBs                        :	5/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40A_c_THRU_LUT4_0_LC_37", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.1 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	39/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 308.63 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 39
Translating sdc file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 12:06:53 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CYCLE_TERM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Register bit TACK_EN is always 0.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":53:0:53:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:06:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:06:53 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:06:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:06:54 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 12:06:54 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U409_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"d:\amigapci\u712\u712_top.v":108:16:108:30|Removing instance U712_CYCLE_TERM (in view: work.U712_TOP(verilog)) of type view:work.U712_CYCLE_TERM(verilog) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":53:0:53:5|Removing sequential instance REG_TACK (in view: work.U712_REG_SM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     15   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver TACKn_t (in view: work.U712_TOP(verilog)) on net TACKn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 12:06:55 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 12:06:55 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :|Tristate driver TACKn_t (in view: work.U712_TOP(verilog)) on net TACKn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[5:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  26 /        15

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 instances converted, 15 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       15         U712_REG_SM.REGENn_1     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 12:06:56 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.913

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      131.8 MHz     12.500        7.587         4.913       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.913  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                  Arrival          
Instance                       Reference                        Type          Pin     Net                Time        Slack
                               Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       CLK7_SYNC[1]       0.540       4.913
U712_REG_SM.STATE_COUNT[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       STATE_COUNT[0]     0.540       4.934
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[0]        0.540       6.578
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       STATE_COUNT[1]     0.540       6.599
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       DBR_SYNC[1]        0.540       6.620
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       STATE_COUNT[2]     0.540       6.649
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       STATE_COUNT[3]     0.540       6.712
U712_REG_SM.STATE_COUNT[5]     U712_TOP|CLK80_derived_clock     SB_DFFN       Q       STATE_COUNT[5]     0.540       6.747
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR     Q       DS_EN              0.540       8.300
U712_REG_SM.REGENn_1           U712_TOP|CLK80_derived_clock     SB_DFFNSS     Q       ASn_c              0.540       8.300
==========================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                          Required          
Instance                       Reference                        Type          Pin     Net                        Time         Slack
                               Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       DS_EN_0                    12.395       4.913
U712_REG_SM.LDS_OUT            U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       LDS_OUT_0                  12.395       6.529
U712_REG_SM.UDS_OUT            U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       UDS_OUT_0                  12.395       6.529
U712_REG_SM.REG_CYCLE          U712_TOP|CLK80_derived_clock     SB_DFFNSR     D       REG_CYCLE_0                12.395       6.578
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFN       D       N_89_0                     12.395       6.578
U712_REG_SM.STATE_COUNT[0]     U712_TOP|CLK80_derived_clock     SB_DFFN       D       STATE_COUNT_nss_0_i[0]     12.395       6.599
U712_REG_SM.REGENn_1           U712_TOP|CLK80_derived_clock     SB_DFFNSS     D       REGENn_1                   12.395       6.620
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFN       D       N_93_0                     12.395       6.620
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFN       D       N_91_0                     12.395       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFN       D       N_87_0                     12.395       8.349
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.913

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]               SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                           Net           -        -       1.599     -           11        
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.STATE_COUNT_RNIMB2R[0]     SB_LUT4       O        Out     0.400     2.539       -         
DS_EN_0_sqmuxa_1                       Net           -        -       1.371     -           5         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       I1       In      -         3.910       -         
U712_REG_SM.DS_EN_RNO_1                SB_LUT4       O        Out     0.379     4.288       -         
un1_DS_EN_0_sqmuxa_0                   Net           -        -       1.371     -           1         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       I3       In      -         5.659       -         
U712_REG_SM.DS_EN_RNO                  SB_LUT4       O        Out     0.316     5.975       -         
DS_EN_0                                Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                      SB_DFFNSR     D        In      -         7.482       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFFN         6 uses
SB_DFFNSR       4 uses
SB_DFFNSS       5 uses
SB_PLL40_2F_CORE  1 use
VCC             2 uses
SB_LUT4         25 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 25 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 25 = 25 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 12:06:56 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 73 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 74 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUMBE doesn't exist in the design netlist.ignoring the set_io command on line 80 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLMBE doesn't exist in the design netlist.ignoring the set_io command on line 81 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nLLBE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nUUBE doesn't exist in the design netlist.ignoring the set_io command on line 83 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 84 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 85 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nTS doesn't exist in the design netlist.ignoring the set_io command on line 86 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...
Warning: The terminal TACKn_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	32
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	32/3520
    PLBs                        :	5/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_29", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40A_c_THRU_LUT4_0_LC_30", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.0 (sec)

Final Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	32/3520
    PLBs                        :	12/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 307.56 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 363
used logic cells: 32
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 363
used logic cells: 32
Translating sdc file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 45 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712//U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
12:15:09 PM
