
---------- Begin Simulation Statistics ----------
final_tick                                 1161407200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172105                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406852                       # Number of bytes of host memory used
host_op_rate                                   305030                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.18                       # Real time elapsed on the host
host_tick_rate                               88098164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2268861                       # Number of instructions simulated
sim_ops                                       4021238                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001161                       # Number of seconds simulated
sim_ticks                                  1161407200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               473038                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24464                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            496894                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             254568                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          473038                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           218470                       # Number of indirect misses.
system.cpu.branchPred.lookups                  529829                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14780                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12175                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2607259                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2054794                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24612                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     383864                       # Number of branches committed
system.cpu.commit.bw_lim_events                671776                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          895242                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2268861                       # Number of instructions committed
system.cpu.commit.committedOps                4021238                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2493295                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.612821                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.732922                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1181583     47.39%     47.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       196738      7.89%     55.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       192198      7.71%     62.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       251000     10.07%     73.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       671776     26.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2493295                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     100121                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12819                       # Number of function calls committed.
system.cpu.commit.int_insts                   3945327                       # Number of committed integer instructions.
system.cpu.commit.loads                        546498                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22595      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3137488     78.02%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2424      0.06%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      0.95%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3924      0.10%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.16%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           15433      0.38%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           16358      0.41%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15879      0.39%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1218      0.03%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          524032     13.03%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200384      4.98%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        22466      0.56%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13355      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4021238                       # Class of committed instruction
system.cpu.commit.refs                         760237                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2268861                       # Number of Instructions Simulated
system.cpu.committedOps                       4021238                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.279725                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.279725                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7817                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32221                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47218                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4406                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1035633                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5133970                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   328469                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1259263                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24678                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89510                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      631594                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2072                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      232949                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           161                       # TLB misses on write requests
system.cpu.fetch.Branches                      529829                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    269330                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2349783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4757                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3044871                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1036                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49356                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182478                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             361864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             269348                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.048683                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2737553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.977477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1269265     46.36%     46.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81723      2.99%     49.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    65334      2.39%     51.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83866      3.06%     54.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1237365     45.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2737553                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    164764                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    89387                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    238318800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    238318800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    238318800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    238318400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    238318400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    238318400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8949200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8948800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       678800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       678400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       678000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       678000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      6355200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      6364800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      6304400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6166800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     87978000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     87826400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     87916400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     87828400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1827263200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29079                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   415242                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.571374                       # Inst execution rate
system.cpu.iew.exec_refs                       866185                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     232937                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690518                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                663579                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                973                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               475                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               242868                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4916414                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                633248                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34470                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4562514                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3300                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10207                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24678                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16336                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            46758                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          251                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117079                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29128                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20804                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8275                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6301861                       # num instructions consuming a value
system.cpu.iew.wb_count                       4540114                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569773                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3590628                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.563659                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4547235                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7044240                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3880246                       # number of integer regfile writes
system.cpu.ipc                               0.781418                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.781418                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28826      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3574781     77.76%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2453      0.05%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42292      0.92%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5489      0.12%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1294      0.03%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6934      0.15%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19140      0.42%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                18184      0.40%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16476      0.36%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2244      0.05%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               614768     13.37%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              220806      4.80%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28625      0.62%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14676      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4596988                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  117192                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              235736                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       113506                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             159325                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4450970                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11713909                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4426608                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5652330                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4915233                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4596988                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1181                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          895165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18120                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            421                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1321943                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2737553                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.679233                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670821                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1187018     43.36%     43.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              187253      6.84%     50.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              332832     12.16%     62.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              377729     13.80%     76.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              652721     23.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2737553                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.583247                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      269500                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           419                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13759                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7110                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               663579                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              242868                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1735884                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2903519                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  845313                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5386850                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               27                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46606                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   379095                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  20824                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4552                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13190491                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5058408                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6796211                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1289458                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73626                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24678                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                179038                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1409335                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            201430                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7988699                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19971                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                900                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    209335                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            952                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6737999                       # The number of ROB reads
system.cpu.rob.rob_writes                    10078160                       # The number of ROB writes
system.cpu.timesIdled                            1644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38414                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              442                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          681                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            681                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              123                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23092                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1359                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8128                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1359                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12246                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       957696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       957696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  957696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13605                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11437616                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29494684                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17748                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4136                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24006                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                962                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2099                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2099                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17748                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8448                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49811                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58259                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1262208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1447808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10539                       # Total snoops (count)
system.l2bus.snoopTraffic                       87104                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30384                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014810                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120796                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29934     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30384                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20334399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18982815                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3482400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1161407200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       265695                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           265695                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       265695                       # number of overall hits
system.cpu.icache.overall_hits::total          265695                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3634                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3634                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3634                       # number of overall misses
system.cpu.icache.overall_misses::total          3634                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    181482000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181482000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181482000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181482000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       269329                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       269329                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       269329                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       269329                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013493                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013493                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013493                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013493                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49940.011007                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49940.011007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49940.011007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49940.011007                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          732                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          732                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2902                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2902                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2902                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2902                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145203600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145203600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145203600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145203600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010775                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010775                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010775                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010775                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50035.699518                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50035.699518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50035.699518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50035.699518                       # average overall mshr miss latency
system.cpu.icache.replacements                   2646                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       265695                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          265695                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3634                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3634                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181482000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181482000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       269329                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       269329                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013493                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013493                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49940.011007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49940.011007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2902                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2902                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145203600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145203600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50035.699518                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50035.699518                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.633516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              249564                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             94.317460                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.633516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            541560                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           541560                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       761893                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           761893                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       761893                       # number of overall hits
system.cpu.dcache.overall_hits::total          761893                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35531                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35531                       # number of overall misses
system.cpu.dcache.overall_misses::total         35531                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1727316799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1727316799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1727316799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1727316799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       797424                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       797424                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       797424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       797424                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044557                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044557                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48614.359264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48614.359264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48614.359264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48614.359264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28467                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          534                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               759                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.505929                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          178                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1760                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2777                       # number of writebacks
system.cpu.dcache.writebacks::total              2777                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22824                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22824                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16945                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    585931599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    585931599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    585931599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    240405891                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826337490                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015935                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015935                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015935                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021250                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46110.930904                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46110.930904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46110.930904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56726.260264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48765.859546                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15921                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       550279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          550279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1621230800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1621230800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       583676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       583676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48544.204569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48544.204569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22789                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22789                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    482826400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    482826400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45515.309201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45515.309201                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106085999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106085999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49712.276945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49712.276945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103105199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103105199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49121.104812                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49121.104812                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4238                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4238                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    240405891                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    240405891                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56726.260264                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56726.260264                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.812818                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              638671                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15921                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.115005                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149200                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   754.441081                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   224.371737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.736759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.219113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          230                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          794                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          524                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.224609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1611793                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1611793                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             924                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4937                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          926                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6787                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            924                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4937                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          926                       # number of overall hits
system.l2cache.overall_hits::total               6787                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1976                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7770                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3312                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13058                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1976                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7770                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3312                       # number of overall misses
system.l2cache.overall_misses::total            13058                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133931200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    528931200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    230250601                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    893113001                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133931200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    528931200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    230250601                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    893113001                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2900                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12707                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4238                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19845                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2900                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12707                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4238                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19845                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.681379                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.611474                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.781501                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657999                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.681379                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.611474                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.781501                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657999                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67778.947368                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68073.513514                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69520.108998                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68395.849364                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67778.947368                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68073.513514                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69520.108998                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68395.849364                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1359                       # number of writebacks
system.l2cache.writebacks::total                 1359                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             23                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            23                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1976                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7761                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3298                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13035                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1976                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7761                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3298                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          570                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13605                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118123200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    466542000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    203335820                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    788001020                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118123200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    466542000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    203335820                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33659465                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821660485                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.681379                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.610766                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.778197                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656841                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.681379                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.610766                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.778197                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685563                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59778.947368                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60113.645149                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61654.281383                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60452.705792                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59778.947368                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60113.645149                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61654.281383                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59051.692982                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60394.008453                       # average overall mshr miss latency
system.l2cache.replacements                      9575                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2777                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2777                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2777                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2777                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          354                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          354                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          570                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          570                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33659465                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33659465                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59051.692982                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59051.692982                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          739                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              739                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1360                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1360                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94319200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94319200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2099                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2099                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647928                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647928                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69352.352941                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69352.352941                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1359                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1359                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83424400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83424400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.647451                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.647451                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61386.607800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61386.607800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          924                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4198                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          926                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6048                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1976                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6410                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3312                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11698                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133931200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434612000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    230250601                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798793801                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2900                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10608                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4238                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17746                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.681379                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.604261                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.781501                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659191                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67778.947368                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67802.184087                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69520.108998                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68284.647034                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           22                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1976                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6402                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3298                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11676                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118123200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    383117600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    203335820                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704576620                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.681379                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.603507                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.778197                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657951                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59778.947368                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59843.423930                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61654.281383                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60344.006509                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3728.550875                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26121                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9575                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.728042                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.259740                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   327.210030                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2390.053845                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   852.277155                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.750105                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003481                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.079885                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.583509                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.208075                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035339                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910291                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1073                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3023                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           48                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1009                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2527                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.261963                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.738037                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320919                       # Number of tag accesses
system.l2cache.tags.data_accesses              320919                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1161407200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          496704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       211072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              870720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86976                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86976                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1976                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7761                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3298                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          570                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13605                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1359                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1359                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          108888597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          427674290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    181738154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31410172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              749711212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     108888597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         108888597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        74888463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              74888463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        74888463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         108888597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         427674290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    181738154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31410172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             824599675                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1169196000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               29915648                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406852                       # Number of bytes of host memory used
host_op_rate                                 53013684                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              102077887                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2280473                       # Number of instructions simulated
sim_ops                                       4044324                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000008                       # Number of seconds simulated
sim_ticks                                     7788800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4388                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               303                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4743                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2187                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4388                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2201                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4910                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      83                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          204                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     22260                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    11779                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               303                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3665                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3811                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6155                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                11612                       # Number of instructions committed
system.cpu.commit.committedOps                  23086                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        15169                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.521920                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.670452                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         6662     43.92%     43.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2725     17.96%     61.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          796      5.25%     67.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1175      7.75%     74.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3811     25.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        15169                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                     22602                       # Number of committed integer instructions.
system.cpu.commit.loads                          1722                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          234      1.01%      1.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            20007     86.66%     87.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     87.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.26%     87.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.13%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.21%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.19%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.28%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.38%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.19%     89.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.15%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1528      6.62%     96.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            602      2.61%     98.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.84%     99.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             23086                       # Class of committed instruction
system.cpu.commit.refs                           2432                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       11612                       # Number of Instructions Simulated
system.cpu.committedOps                         23086                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.676886                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.676886                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           25                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           50                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             2                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  5157                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  32132                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2765                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      8173                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    303                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   484                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2295                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         834                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        4910                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2157                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         13497                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    72                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          17523                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     606                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.252157                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               3082                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2270                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.899908                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              16882                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.041346                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.887530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     7255     42.97%     42.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      369      2.19%     45.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1284      7.61%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      371      2.20%     54.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     7603     45.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                16882                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1224                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      729                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1531600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1531600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        13600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       322000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       322400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       322400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       10736400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  349                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     3915                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.373459                       # Inst execution rate
system.cpu.iew.exec_refs                         3123                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        834                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3174                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2656                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                13                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  884                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               29242                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2289                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               431                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 26744                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   174                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    303                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   195                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              119                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          934                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          175                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          284                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             65                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     30400                       # num instructions consuming a value
system.cpu.iew.wb_count                         26525                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.654934                       # average fanout of values written-back
system.cpu.iew.wb_producers                     19910                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.362212                       # insts written-back per cycle
system.cpu.iew.wb_sent                          26605                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    33772                       # number of integer regfile reads
system.cpu.int_regfile_writes                   21098                       # number of integer regfile writes
system.cpu.ipc                               0.596343                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.596343                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               334      1.23%      1.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 22979     84.56%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    69      0.25%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  54      0.20%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  58      0.21%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   61      0.22%     86.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  135      0.50%     87.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  138      0.51%     87.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.21%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 65      0.24%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2039      7.50%     95.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 737      2.71%     98.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             334      1.23%     99.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            113      0.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  27174                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1022                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2070                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          941                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1887                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  25818                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              69297                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        25584                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             33510                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      29211                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     27174                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               136                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         8568                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         16882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.609643                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.650665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                7118     42.16%     42.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2106     12.47%     54.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2025     12.00%     66.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1514      8.97%     75.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4119     24.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           16882                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.395542                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2157                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                28                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               10                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2656                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 884                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   10891                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                            19472                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3516                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 29477                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     82                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     3064                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     51                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 81231                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  31194                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               39546                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      8296                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    780                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    303                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1023                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    10070                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1909                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            40768                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            680                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       809                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        40599                       # The number of ROB reads
system.cpu.rob.rob_writes                       60203                       # The number of ROB writes
system.cpu.timesIdled                              28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            252                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           56                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 48                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq                10                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                59                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      59    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  59                       # Request fanout histogram
system.membus.reqLayer2.occupancy               50803                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy             123997                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 114                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            32                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               151                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            116                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          167                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          210                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     377                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         6336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     9856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                58                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                185                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032432                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.177626                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      179     96.76%     96.76% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      3.24%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  185                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               84000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               127588                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               66000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         7788800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2086                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2086                       # number of overall hits
system.cpu.icache.overall_hits::total            2086                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           71                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             71                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           71                       # number of overall misses
system.cpu.icache.overall_misses::total            71                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2772000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2772000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2772000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2772000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2157                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2157                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2157                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2157                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032916                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032916                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032916                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032916                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39042.253521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39042.253521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39042.253521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39042.253521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2230000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2230000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.026426                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026426                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.026426                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026426                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39122.807018                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39122.807018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39122.807018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39122.807018                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2086                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           71                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            71                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2772000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2772000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2157                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2157                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39042.253521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39042.253521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2230000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2230000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.026426                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026426                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39122.807018                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39122.807018                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 958                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                55                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.418182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4369                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4369                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2767                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2767                       # number of overall hits
system.cpu.dcache.overall_hits::total            2767                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          114                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            114                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          114                       # number of overall misses
system.cpu.dcache.overall_misses::total           114                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4004800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4004800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4004800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4004800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2881                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2881                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2881                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039570                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039570                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35129.824561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35129.824561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35129.824561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35129.824561                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.dcache.writebacks::total                29                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           57                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           57                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           57                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           57                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           13                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2191200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2191200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2191200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       235986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2427186                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024297                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38442.105263                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38442.105263                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38442.105263                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 18152.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34674.085714                       # average overall mshr miss latency
system.cpu.dcache.replacements                     70                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          103                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           103                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3328400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3328400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.047444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32314.563107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32314.563107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           57                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           46                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1523600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1523600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33121.739130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33121.739130                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       676400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       676400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61490.909091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61490.909091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       667600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       667600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60690.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60690.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           13                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           13                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       235986                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       235986                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 18152.769231                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 18152.769231                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17861                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                70                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            255.157143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   796.887069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   227.112931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.778210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          797                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          545                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.221680                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.778320                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5832                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5832                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              28                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              28                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  67                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             28                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             28                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           11                       # number of overall hits
system.l2cache.overall_hits::total                 67                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            29                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            29                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                60                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           29                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           29                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               60                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1928400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1883200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       131197                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3942797                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1928400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1883200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       131197                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3942797                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           57                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           57                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           13                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             127                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           57                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           57                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           13                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            127                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.508772                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.508772                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.153846                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.472441                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.508772                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.508772                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.153846                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.472441                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66496.551724                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64937.931034                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65598.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65713.283333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66496.551724                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64937.931034                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65598.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65713.283333                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1712400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1651200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       115197                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3478797                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1712400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1651200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       115197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3478797                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.508772                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.508772                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.153846                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.472441                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.508772                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.508772                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.153846                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.472441                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59048.275862                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56937.931034                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57598.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57979.950000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59048.275862                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56937.931034                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57979.950000                       # average overall mshr miss latency
system.l2cache.replacements                        58                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           29                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           29                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           29                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           29                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           10                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             10                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       645200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       645200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.909091                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.909091                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64520                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64520                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       565200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       565200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.909091                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56520                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56520                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           66                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           50                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1928400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1238000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       131197                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3297597                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           57                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          116                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.508772                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.413043                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.153846                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.431034                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66496.551724                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65157.894737                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65598.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65951.940000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           50                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1712400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1086000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       115197                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2913597                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.508772                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.413043                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.153846                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.431034                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59048.275862                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57157.894737                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57598.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58271.940000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    155                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   58                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.672414                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.312243                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1051.977250                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1939.976736                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   911.154940                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.578831                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010574                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.256830                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.473627                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222450                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036518                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1057                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3039                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1016                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2556                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.258057                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.741943                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2066                       # Number of tag accesses
system.l2cache.tags.data_accesses                2066                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      7788800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               27                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   58                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          221857025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          238290879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     16433854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              476581758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     221857025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         221857025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24650781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24650781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24650781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         221857025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         238290879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     16433854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             501232539                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1197555600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9307912                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412996                       # Number of bytes of host memory used
host_op_rate                                 16527089                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.25                       # Real time elapsed on the host
host_tick_rate                              114583104                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2302930                       # Number of instructions simulated
sim_ops                                       4090260                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    28359600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8167                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               998                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7849                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2565                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8167                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5602                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8800                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     369                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          826                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     30380                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19948                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1024                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4899                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7388                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20103                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22457                       # Number of instructions committed
system.cpu.commit.committedOps                  45936                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        42725                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.075155                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.571678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26623     62.31%     62.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3540      8.29%     70.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2678      6.27%     76.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2496      5.84%     82.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7388     17.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        42725                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     44785                       # Number of committed integer instructions.
system.cpu.commit.loads                          6503                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            34371     74.82%     75.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.04%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.49%     75.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.31%     76.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.49%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.24%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.44%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.67%     78.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.57%     78.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.18%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5653     12.31%     91.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2646      5.76%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.85%     98.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45936                       # Class of committed instruction
system.cpu.commit.refs                           9711                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22457                       # Number of Instructions Simulated
system.cpu.committedOps                         45936                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.157100                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.157100                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          107                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          184                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          360                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            44                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17349                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  73654                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10966                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17796                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1031                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1395                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8374                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            99                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3963                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        8800                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4327                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         34661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   370                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          39759                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           165                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2062                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.124120                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12645                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2934                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.560784                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              48537                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.665142                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914323                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26717     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1055      2.17%     57.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1104      2.27%     59.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1086      2.24%     61.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18575     38.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                48537                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3882                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2360                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2935200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2935600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2935600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2935600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2935600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2935200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       130400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       130000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       130800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       130800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1282000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1280800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1280800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1274400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       23539200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1236                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5694                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.818390                       # Inst execution rate
system.cpu.iew.exec_refs                        12311                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3956                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10907                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9410                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4487                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               66028                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8355                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1464                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 58023                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     53                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1031                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    88                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              339                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2909                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1279                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1088                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            148                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     67339                       # num instructions consuming a value
system.cpu.iew.wb_count                         57275                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.610315                       # average fanout of values written-back
system.cpu.iew.wb_producers                     41098                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.807839                       # insts written-back per cycle
system.cpu.iew.wb_sent                          57588                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    82338                       # number of integer regfile reads
system.cpu.int_regfile_writes                   45489                       # number of integer regfile writes
system.cpu.ipc                               0.316746                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.316746                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               639      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 44029     74.02%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   18      0.03%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   269      0.45%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 193      0.32%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.40%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  131      0.22%     76.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  356      0.60%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  398      0.67%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 285      0.48%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                135      0.23%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7551     12.69%     91.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3478      5.85%     97.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1139      1.91%     98.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            627      1.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  59484                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3560                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7169                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3385                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5284                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  55285                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             160754                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        53890                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             80854                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      65725                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     59484                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 303                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               415                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            175                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        27647                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         48537                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.225539                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.607156                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27911     57.50%     57.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3570      7.36%     64.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3985      8.21%     73.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4340      8.94%     82.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8731     17.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           48537                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.838996                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4356                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               184                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              174                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9410                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4487                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   24958                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            70899                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11854                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 55591                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    551                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11919                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    381                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                180218                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  71051                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               83945                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     18122                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1773                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1031                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2972                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28379                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5250                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           103558                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2639                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2646                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       101376                       # The number of ROB reads
system.cpu.rob.rob_writes                      137934                       # The number of ROB writes
system.cpu.timesIdled                             255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1471                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                392                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           28                       # Transaction distribution
system.membus.trans_dist::CleanEvict              338                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           391                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 398                       # Request fanout histogram
system.membus.reqLayer2.occupancy              350445                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             862755                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 725                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           116                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1025                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            724                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1328                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          879                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2207                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        24384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               405                       # Total snoops (count)
system.l2bus.snoopTraffic                        1792                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1140                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.044737                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.206816                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1089     95.53%     95.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      4.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1140                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              351600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               676745                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              531600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28359600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3781                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3781                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3781                       # number of overall hits
system.cpu.icache.overall_hits::total            3781                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          546                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            546                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          546                       # number of overall misses
system.cpu.icache.overall_misses::total           546                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23734400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23734400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23734400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23734400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4327                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4327                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4327                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4327                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.126184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.126184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.126184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.126184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43469.597070                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43469.597070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43469.597070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43469.597070                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          442                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          442                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          442                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          442                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18372400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18372400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18372400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18372400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.102149                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.102149                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.102149                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.102149                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41566.515837                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41566.515837                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41566.515837                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41566.515837                       # average overall mshr miss latency
system.cpu.icache.replacements                    443                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3781                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3781                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          546                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           546                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23734400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23734400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.126184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.126184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43469.597070                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43469.597070                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          442                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          442                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18372400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18372400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.102149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.102149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41566.515837                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41566.515837                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               24440                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               699                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.964235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9097                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10741                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10741                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10741                       # number of overall hits
system.cpu.dcache.overall_hits::total           10741                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          465                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            465                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          465                       # number of overall misses
system.cpu.dcache.overall_misses::total           465                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18888400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18888400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18888400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18888400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11206                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11206                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041496                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40620.215054                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40620.215054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40620.215054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40620.215054                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                40                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           88                       # number of writebacks
system.cpu.dcache.writebacks::total                88                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           59                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9263600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9263600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9263600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3282339                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12545939                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020882                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020882                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020882                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39588.034188                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39588.034188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39588.034188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55632.864407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42818.904437                       # average overall mshr miss latency
system.cpu.dcache.replacements                    293                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18266800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18266800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40235.242291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40235.242291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8650800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8650800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027899                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027899                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38792.825112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38792.825112                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3202                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3202                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       621600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       621600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56509.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56509.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       612800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       612800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55709.090909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55709.090909                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           59                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           59                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3282339                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3282339                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55632.864407                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55632.864407                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              136177                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.399393                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   803.777910                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   220.222090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.784939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.215061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          540                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.188477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22705                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22705                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             210                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             115                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 337                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            210                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            115                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                337                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           232                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           119                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               398                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          232                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          119                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           47                       # number of overall misses
system.l2cache.overall_misses::total              398                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16073200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8005600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3148354                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27227154                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16073200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8005600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3148354                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27227154                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          442                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          234                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           59                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             735                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          442                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          234                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           59                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            735                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.524887                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.508547                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.796610                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.541497                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.524887                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.508547                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.796610                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.541497                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69281.034483                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67273.949580                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66986.255319                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68409.934673                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69281.034483                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67273.949580                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66986.255319                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68409.934673                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             28                       # number of writebacks
system.l2cache.writebacks::total                   28                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          232                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          119                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          232                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          119                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14209200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7053600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2772354                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24035154                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14209200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7053600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2772354                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24035154                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.524887                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.508547                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.796610                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.541497                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.524887                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.508547                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.796610                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.541497                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61246.551724                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59273.949580                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58986.255319                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60389.834171                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61246.551724                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59273.949580                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58986.255319                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60389.834171                       # average overall mshr miss latency
system.l2cache.replacements                       405                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           88                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           88                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           88                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           88                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       566000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       566000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.636364                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.636364                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 80857.142857                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 80857.142857                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       510000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       510000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 72857.142857                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 72857.142857                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          210                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          111                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          333                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          232                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          391                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16073200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7439600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3148354                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26661154                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          442                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          223                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          724                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.524887                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.502242                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.796610                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.540055                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69281.034483                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        66425                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66986.255319                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68187.094629                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          232                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          391                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14209200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6543600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2772354                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23525154                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.524887                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.502242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.796610                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.540055                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61246.551724                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        58425                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58986.255319                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60166.634271                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14032                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4501                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.117529                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.425140                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1132.297526                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1890.779361                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   888.505520                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   139.992454                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010846                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.276440                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.461616                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.216920                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034178                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          973                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3123                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           56                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          903                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2512                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.237549                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.762451                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12165                       # Number of tag accesses
system.l2cache.tags.data_accesses               12165                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28359600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1792                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              233                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              119                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  399                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            28                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  28                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          525818418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          268551037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    106066376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              900435831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     525818418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         525818418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        63188479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              63188479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        63188479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         525818418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         268551037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    106066376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             963624311                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
