A combinational design example

This example contains Verilog structural level of an eight bit multiplier and the gate level netlist (generated by NetlistGen)
of it.
tb_mult8.v is a simple test bench that verifies the functionality of the generated netlist.

M.H.Haghbayan