LOGIC GATES

![NV_0501_Byers_Large](https://github.com/imvietp/Verilog_modules/assets/125435826/f2db7100-aa66-48a3-8bb5-acb8be02ff85)
