#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x225bda0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x225bf30 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x224cd80 .functor NOT 1, L_0x22bbaa0, C4<0>, C4<0>, C4<0>;
L_0x22bb880 .functor XOR 2, L_0x22bb740, L_0x22bb7e0, C4<00>, C4<00>;
L_0x22bb990 .functor XOR 2, L_0x22bb880, L_0x22bb8f0, C4<00>, C4<00>;
v0x22b28b0_0 .net *"_ivl_10", 1 0, L_0x22bb8f0;  1 drivers
v0x22b29b0_0 .net *"_ivl_12", 1 0, L_0x22bb990;  1 drivers
v0x22b2a90_0 .net *"_ivl_2", 1 0, L_0x22b5c70;  1 drivers
v0x22b2b50_0 .net *"_ivl_4", 1 0, L_0x22bb740;  1 drivers
v0x22b2c30_0 .net *"_ivl_6", 1 0, L_0x22bb7e0;  1 drivers
v0x22b2d60_0 .net *"_ivl_8", 1 0, L_0x22bb880;  1 drivers
v0x22b2e40_0 .net "a", 0 0, v0x22acaf0_0;  1 drivers
v0x22b2ee0_0 .net "b", 0 0, v0x22acb90_0;  1 drivers
v0x22b2f80_0 .net "c", 0 0, v0x22acc30_0;  1 drivers
v0x22b3020_0 .var "clk", 0 0;
v0x22b30c0_0 .net "d", 0 0, v0x22acd70_0;  1 drivers
v0x22b3160_0 .net "out_pos_dut", 0 0, L_0x22bb380;  1 drivers
v0x22b3200_0 .net "out_pos_ref", 0 0, L_0x22b4730;  1 drivers
v0x22b32a0_0 .net "out_sop_dut", 0 0, L_0x22b5690;  1 drivers
v0x22b3340_0 .net "out_sop_ref", 0 0, L_0x2287800;  1 drivers
v0x22b33e0_0 .var/2u "stats1", 223 0;
v0x22b3480_0 .var/2u "strobe", 0 0;
v0x22b3520_0 .net "tb_match", 0 0, L_0x22bbaa0;  1 drivers
v0x22b35f0_0 .net "tb_mismatch", 0 0, L_0x224cd80;  1 drivers
v0x22b3690_0 .net "wavedrom_enable", 0 0, v0x22ad040_0;  1 drivers
v0x22b3760_0 .net "wavedrom_title", 511 0, v0x22ad0e0_0;  1 drivers
L_0x22b5c70 .concat [ 1 1 0 0], L_0x22b4730, L_0x2287800;
L_0x22bb740 .concat [ 1 1 0 0], L_0x22b4730, L_0x2287800;
L_0x22bb7e0 .concat [ 1 1 0 0], L_0x22bb380, L_0x22b5690;
L_0x22bb8f0 .concat [ 1 1 0 0], L_0x22b4730, L_0x2287800;
L_0x22bbaa0 .cmp/eeq 2, L_0x22b5c70, L_0x22bb990;
S_0x225c0c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x225bf30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x224d160 .functor AND 1, v0x22acc30_0, v0x22acd70_0, C4<1>, C4<1>;
L_0x224d540 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x224d920 .functor NOT 1, v0x22acb90_0, C4<0>, C4<0>, C4<0>;
L_0x224dba0 .functor AND 1, L_0x224d540, L_0x224d920, C4<1>, C4<1>;
L_0x2266a40 .functor AND 1, L_0x224dba0, v0x22acc30_0, C4<1>, C4<1>;
L_0x2287800 .functor OR 1, L_0x224d160, L_0x2266a40, C4<0>, C4<0>;
L_0x22b3bb0 .functor NOT 1, v0x22acb90_0, C4<0>, C4<0>, C4<0>;
L_0x22b3c20 .functor OR 1, L_0x22b3bb0, v0x22acd70_0, C4<0>, C4<0>;
L_0x22b3d30 .functor AND 1, v0x22acc30_0, L_0x22b3c20, C4<1>, C4<1>;
L_0x22b3df0 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22b3ec0 .functor OR 1, L_0x22b3df0, v0x22acb90_0, C4<0>, C4<0>;
L_0x22b3f30 .functor AND 1, L_0x22b3d30, L_0x22b3ec0, C4<1>, C4<1>;
L_0x22b40b0 .functor NOT 1, v0x22acb90_0, C4<0>, C4<0>, C4<0>;
L_0x22b4120 .functor OR 1, L_0x22b40b0, v0x22acd70_0, C4<0>, C4<0>;
L_0x22b4040 .functor AND 1, v0x22acc30_0, L_0x22b4120, C4<1>, C4<1>;
L_0x22b42b0 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22b43b0 .functor OR 1, L_0x22b42b0, v0x22acd70_0, C4<0>, C4<0>;
L_0x22b4470 .functor AND 1, L_0x22b4040, L_0x22b43b0, C4<1>, C4<1>;
L_0x22b4620 .functor XNOR 1, L_0x22b3f30, L_0x22b4470, C4<0>, C4<0>;
v0x224c6b0_0 .net *"_ivl_0", 0 0, L_0x224d160;  1 drivers
v0x224cab0_0 .net *"_ivl_12", 0 0, L_0x22b3bb0;  1 drivers
v0x224ce90_0 .net *"_ivl_14", 0 0, L_0x22b3c20;  1 drivers
v0x224d270_0 .net *"_ivl_16", 0 0, L_0x22b3d30;  1 drivers
v0x224d650_0 .net *"_ivl_18", 0 0, L_0x22b3df0;  1 drivers
v0x224da30_0 .net *"_ivl_2", 0 0, L_0x224d540;  1 drivers
v0x224dcb0_0 .net *"_ivl_20", 0 0, L_0x22b3ec0;  1 drivers
v0x22ab060_0 .net *"_ivl_24", 0 0, L_0x22b40b0;  1 drivers
v0x22ab140_0 .net *"_ivl_26", 0 0, L_0x22b4120;  1 drivers
v0x22ab220_0 .net *"_ivl_28", 0 0, L_0x22b4040;  1 drivers
v0x22ab300_0 .net *"_ivl_30", 0 0, L_0x22b42b0;  1 drivers
v0x22ab3e0_0 .net *"_ivl_32", 0 0, L_0x22b43b0;  1 drivers
v0x22ab4c0_0 .net *"_ivl_36", 0 0, L_0x22b4620;  1 drivers
L_0x7ff160871018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x22ab580_0 .net *"_ivl_38", 0 0, L_0x7ff160871018;  1 drivers
v0x22ab660_0 .net *"_ivl_4", 0 0, L_0x224d920;  1 drivers
v0x22ab740_0 .net *"_ivl_6", 0 0, L_0x224dba0;  1 drivers
v0x22ab820_0 .net *"_ivl_8", 0 0, L_0x2266a40;  1 drivers
v0x22ab900_0 .net "a", 0 0, v0x22acaf0_0;  alias, 1 drivers
v0x22ab9c0_0 .net "b", 0 0, v0x22acb90_0;  alias, 1 drivers
v0x22aba80_0 .net "c", 0 0, v0x22acc30_0;  alias, 1 drivers
v0x22abb40_0 .net "d", 0 0, v0x22acd70_0;  alias, 1 drivers
v0x22abc00_0 .net "out_pos", 0 0, L_0x22b4730;  alias, 1 drivers
v0x22abcc0_0 .net "out_sop", 0 0, L_0x2287800;  alias, 1 drivers
v0x22abd80_0 .net "pos0", 0 0, L_0x22b3f30;  1 drivers
v0x22abe40_0 .net "pos1", 0 0, L_0x22b4470;  1 drivers
L_0x22b4730 .functor MUXZ 1, L_0x7ff160871018, L_0x22b3f30, L_0x22b4620, C4<>;
S_0x22abfc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x225bf30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x22acaf0_0 .var "a", 0 0;
v0x22acb90_0 .var "b", 0 0;
v0x22acc30_0 .var "c", 0 0;
v0x22accd0_0 .net "clk", 0 0, v0x22b3020_0;  1 drivers
v0x22acd70_0 .var "d", 0 0;
v0x22ace60_0 .var/2u "fail", 0 0;
v0x22acf00_0 .var/2u "fail1", 0 0;
v0x22acfa0_0 .net "tb_match", 0 0, L_0x22bbaa0;  alias, 1 drivers
v0x22ad040_0 .var "wavedrom_enable", 0 0;
v0x22ad0e0_0 .var "wavedrom_title", 511 0;
E_0x225a710/0 .event negedge, v0x22accd0_0;
E_0x225a710/1 .event posedge, v0x22accd0_0;
E_0x225a710 .event/or E_0x225a710/0, E_0x225a710/1;
S_0x22ac2f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x22abfc0;
 .timescale -12 -12;
v0x22ac530_0 .var/2s "i", 31 0;
E_0x225a5b0 .event posedge, v0x22accd0_0;
S_0x22ac630 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x22abfc0;
 .timescale -12 -12;
v0x22ac830_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x22ac910 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x22abfc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x22ad2c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x225bf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
P_0x22ad480 .param/l "INPUT_0" 0 4 11, C4<0000>;
P_0x22ad4c0 .param/l "INPUT_1" 0 4 12, C4<0001>;
P_0x22ad500 .param/l "INPUT_10" 0 4 17, C4<1010>;
P_0x22ad540 .param/l "INPUT_13" 0 4 18, C4<1101>;
P_0x22ad580 .param/l "INPUT_14" 0 4 19, C4<1110>;
P_0x22ad5c0 .param/l "INPUT_4" 0 4 13, C4<0100>;
P_0x22ad600 .param/l "INPUT_5" 0 4 14, C4<0101>;
P_0x22ad640 .param/l "INPUT_6" 0 4 15, C4<0110>;
P_0x22ad680 .param/l "INPUT_9" 0 4 16, C4<1001>;
L_0x22b48e0 .functor AND 1, v0x22acaf0_0, v0x22acb90_0, C4<1>, C4<1>;
L_0x22b4a80 .functor AND 1, L_0x22b48e0, v0x22acc30_0, C4<1>, C4<1>;
L_0x22b4c70 .functor AND 1, L_0x22b4a80, v0x22acd70_0, C4<1>, C4<1>;
L_0x22b4e40 .functor NOT 1, v0x22acb90_0, C4<0>, C4<0>, C4<0>;
L_0x22b4ee0 .functor AND 1, v0x22acaf0_0, L_0x22b4e40, C4<1>, C4<1>;
L_0x22b50b0 .functor NOT 1, v0x22acc30_0, C4<0>, C4<0>, C4<0>;
L_0x22b5160 .functor AND 1, L_0x22b4ee0, L_0x22b50b0, C4<1>, C4<1>;
L_0x22b5270 .functor NOT 1, v0x22acd70_0, C4<0>, C4<0>, C4<0>;
L_0x22b5330 .functor AND 1, L_0x22b5160, L_0x22b5270, C4<1>, C4<1>;
L_0x22b5440 .functor OR 1, L_0x22b4c70, L_0x22b5330, C4<0>, C4<0>;
L_0x22b55b0 .functor NOT 1, v0x22acb90_0, C4<0>, C4<0>, C4<0>;
L_0x22b5620 .functor AND 1, v0x22acaf0_0, L_0x22b55b0, C4<1>, C4<1>;
L_0x22b5700 .functor AND 1, L_0x22b5620, v0x22acc30_0, C4<1>, C4<1>;
L_0x22b57c0 .functor AND 1, L_0x22b5700, v0x22acd70_0, C4<1>, C4<1>;
L_0x22b5690 .functor OR 1, L_0x22b5440, L_0x22b57c0, C4<0>, C4<0>;
L_0x22b59f0 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22b5af0 .functor NOT 1, v0x22acb90_0, C4<0>, C4<0>, C4<0>;
L_0x22b5b60 .functor AND 1, L_0x22b59f0, L_0x22b5af0, C4<1>, C4<1>;
L_0x22b5d10 .functor NOT 1, v0x22acc30_0, C4<0>, C4<0>, C4<0>;
L_0x22b5d80 .functor AND 1, L_0x22b5b60, L_0x22b5d10, C4<1>, C4<1>;
L_0x22b5f40 .functor NOT 1, v0x22acd70_0, C4<0>, C4<0>, C4<0>;
L_0x22b5fb0 .functor AND 1, L_0x22b5d80, L_0x22b5f40, C4<1>, C4<1>;
L_0x22b6180 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22b61f0 .functor AND 1, L_0x22b6180, v0x22acb90_0, C4<1>, C4<1>;
L_0x22b6380 .functor NOT 1, v0x22acc30_0, C4<0>, C4<0>, C4<0>;
L_0x22b63f0 .functor AND 1, L_0x22b61f0, L_0x22b6380, C4<1>, C4<1>;
L_0x22b65e0 .functor NOT 1, v0x22acd70_0, C4<0>, C4<0>, C4<0>;
L_0x22b6650 .functor AND 1, L_0x22b63f0, L_0x22b65e0, C4<1>, C4<1>;
L_0x22b6850 .functor OR 1, L_0x22b5fb0, L_0x22b6650, C4<0>, C4<0>;
L_0x22b6960 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22b6ad0 .functor NOT 1, v0x22acb90_0, C4<0>, C4<0>, C4<0>;
L_0x22b6b40 .functor AND 1, L_0x22b6960, L_0x22b6ad0, C4<1>, C4<1>;
L_0x22b6d60 .functor NOT 1, v0x22acc30_0, C4<0>, C4<0>, C4<0>;
L_0x22b6dd0 .functor AND 1, L_0x22b6b40, L_0x22b6d60, C4<1>, C4<1>;
L_0x22b7000 .functor AND 1, L_0x22b6dd0, v0x22acd70_0, C4<1>, C4<1>;
L_0x22b70c0 .functor OR 1, L_0x22b6850, L_0x22b7000, C4<0>, C4<0>;
L_0x22b7300 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22b7370 .functor AND 1, L_0x22b7300, v0x22acb90_0, C4<1>, C4<1>;
L_0x22b71d0 .functor NOT 1, v0x22acc30_0, C4<0>, C4<0>, C4<0>;
L_0x22b7240 .functor AND 1, L_0x22b7370, L_0x22b71d0, C4<1>, C4<1>;
L_0x22b7710 .functor AND 1, L_0x22b7240, v0x22acd70_0, C4<1>, C4<1>;
L_0x22b77d0 .functor OR 1, L_0x22b70c0, L_0x22b7710, C4<0>, C4<0>;
L_0x22b7a40 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22b7ab0 .functor AND 1, L_0x22b7a40, v0x22acb90_0, C4<1>, C4<1>;
L_0x22b7ce0 .functor AND 1, L_0x22b7ab0, v0x22acc30_0, C4<1>, C4<1>;
L_0x22b7da0 .functor NOT 1, v0x22acd70_0, C4<0>, C4<0>, C4<0>;
L_0x22b7f90 .functor AND 1, L_0x22b7ce0, L_0x22b7da0, C4<1>, C4<1>;
L_0x22b80a0 .functor OR 1, L_0x22b77d0, L_0x22b7f90, C4<0>, C4<0>;
L_0x22b8340 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22b83b0 .functor NOT 1, v0x22acb90_0, C4<0>, C4<0>, C4<0>;
L_0x22b85c0 .functor AND 1, L_0x22b8340, L_0x22b83b0, C4<1>, C4<1>;
L_0x22b86d0 .functor NOT 1, v0x22acc30_0, C4<0>, C4<0>, C4<0>;
L_0x22b8b00 .functor AND 1, L_0x22b85c0, L_0x22b86d0, C4<1>, C4<1>;
L_0x22b8c10 .functor NOT 1, v0x22acd70_0, C4<0>, C4<0>, C4<0>;
L_0x22b9050 .functor AND 1, L_0x22b8b00, L_0x22b8c10, C4<1>, C4<1>;
L_0x22b9160 .functor OR 1, L_0x22b80a0, L_0x22b9050, C4<0>, C4<0>;
L_0x22b9440 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22b96c0 .functor AND 1, L_0x22b9440, v0x22acb90_0, C4<1>, C4<1>;
L_0x22b9960 .functor AND 1, L_0x22b96c0, v0x22acc30_0, C4<1>, C4<1>;
L_0x22b9a20 .functor AND 1, L_0x22b9960, v0x22acd70_0, C4<1>, C4<1>;
L_0x22b9cd0 .functor OR 1, L_0x22b9160, L_0x22b9a20, C4<0>, C4<0>;
L_0x22b9de0 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22ba050 .functor NOT 1, v0x22acb90_0, C4<0>, C4<0>, C4<0>;
L_0x22ba0c0 .functor AND 1, L_0x22b9de0, L_0x22ba050, C4<1>, C4<1>;
L_0x22ba3e0 .functor NOT 1, v0x22acc30_0, C4<0>, C4<0>, C4<0>;
L_0x22ba450 .functor AND 1, L_0x22ba0c0, L_0x22ba3e0, C4<1>, C4<1>;
L_0x22ba780 .functor AND 1, L_0x22ba450, v0x22acd70_0, C4<1>, C4<1>;
L_0x22ba840 .functor OR 1, L_0x22b9cd0, L_0x22ba780, C4<0>, C4<0>;
L_0x22bab80 .functor NOT 1, v0x22acaf0_0, C4<0>, C4<0>, C4<0>;
L_0x22babf0 .functor NOT 1, v0x22acb90_0, C4<0>, C4<0>, C4<0>;
L_0x22baea0 .functor AND 1, L_0x22bab80, L_0x22babf0, C4<1>, C4<1>;
L_0x22bafb0 .functor AND 1, L_0x22baea0, v0x22acc30_0, C4<1>, C4<1>;
L_0x22bb2c0 .functor AND 1, L_0x22bafb0, v0x22acd70_0, C4<1>, C4<1>;
L_0x22bb380 .functor OR 1, L_0x22ba840, L_0x22bb2c0, C4<0>, C4<0>;
v0x22adac0_0 .net *"_ivl_0", 0 0, L_0x22b48e0;  1 drivers
v0x22adba0_0 .net *"_ivl_10", 0 0, L_0x22b50b0;  1 drivers
v0x22adc80_0 .net *"_ivl_100", 0 0, L_0x22b85c0;  1 drivers
v0x22add70_0 .net *"_ivl_102", 0 0, L_0x22b86d0;  1 drivers
v0x22ade50_0 .net *"_ivl_104", 0 0, L_0x22b8b00;  1 drivers
v0x22adf80_0 .net *"_ivl_106", 0 0, L_0x22b8c10;  1 drivers
v0x22ae060_0 .net *"_ivl_108", 0 0, L_0x22b9050;  1 drivers
v0x22ae140_0 .net *"_ivl_111", 0 0, L_0x22b9160;  1 drivers
v0x22ae200_0 .net *"_ivl_112", 0 0, L_0x22b9440;  1 drivers
v0x22ae370_0 .net *"_ivl_114", 0 0, L_0x22b96c0;  1 drivers
v0x22ae450_0 .net *"_ivl_116", 0 0, L_0x22b9960;  1 drivers
v0x22ae530_0 .net *"_ivl_118", 0 0, L_0x22b9a20;  1 drivers
v0x22ae610_0 .net *"_ivl_12", 0 0, L_0x22b5160;  1 drivers
v0x22ae6f0_0 .net *"_ivl_121", 0 0, L_0x22b9cd0;  1 drivers
v0x22ae7b0_0 .net *"_ivl_122", 0 0, L_0x22b9de0;  1 drivers
v0x22ae890_0 .net *"_ivl_124", 0 0, L_0x22ba050;  1 drivers
v0x22ae970_0 .net *"_ivl_126", 0 0, L_0x22ba0c0;  1 drivers
v0x22aeb60_0 .net *"_ivl_128", 0 0, L_0x22ba3e0;  1 drivers
v0x22aec40_0 .net *"_ivl_130", 0 0, L_0x22ba450;  1 drivers
v0x22aed20_0 .net *"_ivl_132", 0 0, L_0x22ba780;  1 drivers
v0x22aee00_0 .net *"_ivl_135", 0 0, L_0x22ba840;  1 drivers
v0x22aeec0_0 .net *"_ivl_136", 0 0, L_0x22bab80;  1 drivers
v0x22aefa0_0 .net *"_ivl_138", 0 0, L_0x22babf0;  1 drivers
v0x22af080_0 .net *"_ivl_14", 0 0, L_0x22b5270;  1 drivers
v0x22af160_0 .net *"_ivl_140", 0 0, L_0x22baea0;  1 drivers
v0x22af240_0 .net *"_ivl_142", 0 0, L_0x22bafb0;  1 drivers
v0x22af320_0 .net *"_ivl_144", 0 0, L_0x22bb2c0;  1 drivers
v0x22af400_0 .net *"_ivl_16", 0 0, L_0x22b5330;  1 drivers
v0x22af4e0_0 .net *"_ivl_19", 0 0, L_0x22b5440;  1 drivers
v0x22af5a0_0 .net *"_ivl_2", 0 0, L_0x22b4a80;  1 drivers
v0x22af680_0 .net *"_ivl_20", 0 0, L_0x22b55b0;  1 drivers
v0x22af760_0 .net *"_ivl_22", 0 0, L_0x22b5620;  1 drivers
v0x22af840_0 .net *"_ivl_24", 0 0, L_0x22b5700;  1 drivers
v0x22afb30_0 .net *"_ivl_26", 0 0, L_0x22b57c0;  1 drivers
v0x22afc10_0 .net *"_ivl_30", 0 0, L_0x22b59f0;  1 drivers
v0x22afcf0_0 .net *"_ivl_32", 0 0, L_0x22b5af0;  1 drivers
v0x22afdd0_0 .net *"_ivl_34", 0 0, L_0x22b5b60;  1 drivers
v0x22afeb0_0 .net *"_ivl_36", 0 0, L_0x22b5d10;  1 drivers
v0x22aff90_0 .net *"_ivl_38", 0 0, L_0x22b5d80;  1 drivers
v0x22b0070_0 .net *"_ivl_4", 0 0, L_0x22b4c70;  1 drivers
v0x22b0150_0 .net *"_ivl_40", 0 0, L_0x22b5f40;  1 drivers
v0x22b0230_0 .net *"_ivl_42", 0 0, L_0x22b5fb0;  1 drivers
v0x22b0310_0 .net *"_ivl_44", 0 0, L_0x22b6180;  1 drivers
v0x22b03f0_0 .net *"_ivl_46", 0 0, L_0x22b61f0;  1 drivers
v0x22b04d0_0 .net *"_ivl_48", 0 0, L_0x22b6380;  1 drivers
v0x22b05b0_0 .net *"_ivl_50", 0 0, L_0x22b63f0;  1 drivers
v0x22b0690_0 .net *"_ivl_52", 0 0, L_0x22b65e0;  1 drivers
v0x22b0770_0 .net *"_ivl_54", 0 0, L_0x22b6650;  1 drivers
v0x22b0850_0 .net *"_ivl_57", 0 0, L_0x22b6850;  1 drivers
v0x22b0910_0 .net *"_ivl_58", 0 0, L_0x22b6960;  1 drivers
v0x22b09f0_0 .net *"_ivl_6", 0 0, L_0x22b4e40;  1 drivers
v0x22b0ad0_0 .net *"_ivl_60", 0 0, L_0x22b6ad0;  1 drivers
v0x22b0bb0_0 .net *"_ivl_62", 0 0, L_0x22b6b40;  1 drivers
v0x22b0c90_0 .net *"_ivl_64", 0 0, L_0x22b6d60;  1 drivers
v0x22b0d70_0 .net *"_ivl_66", 0 0, L_0x22b6dd0;  1 drivers
v0x22b0e50_0 .net *"_ivl_68", 0 0, L_0x22b7000;  1 drivers
v0x22b0f30_0 .net *"_ivl_71", 0 0, L_0x22b70c0;  1 drivers
v0x22b0ff0_0 .net *"_ivl_72", 0 0, L_0x22b7300;  1 drivers
v0x22b10d0_0 .net *"_ivl_74", 0 0, L_0x22b7370;  1 drivers
v0x22b11b0_0 .net *"_ivl_76", 0 0, L_0x22b71d0;  1 drivers
v0x22b1290_0 .net *"_ivl_78", 0 0, L_0x22b7240;  1 drivers
v0x22b1370_0 .net *"_ivl_8", 0 0, L_0x22b4ee0;  1 drivers
v0x22b1450_0 .net *"_ivl_80", 0 0, L_0x22b7710;  1 drivers
v0x22b1530_0 .net *"_ivl_83", 0 0, L_0x22b77d0;  1 drivers
v0x22b15f0_0 .net *"_ivl_84", 0 0, L_0x22b7a40;  1 drivers
v0x22b1ae0_0 .net *"_ivl_86", 0 0, L_0x22b7ab0;  1 drivers
v0x22b1bc0_0 .net *"_ivl_88", 0 0, L_0x22b7ce0;  1 drivers
v0x22b1ca0_0 .net *"_ivl_90", 0 0, L_0x22b7da0;  1 drivers
v0x22b1d80_0 .net *"_ivl_92", 0 0, L_0x22b7f90;  1 drivers
v0x22b1e60_0 .net *"_ivl_95", 0 0, L_0x22b80a0;  1 drivers
v0x22b1f20_0 .net *"_ivl_96", 0 0, L_0x22b8340;  1 drivers
v0x22b2000_0 .net *"_ivl_98", 0 0, L_0x22b83b0;  1 drivers
v0x22b20e0_0 .net "a", 0 0, v0x22acaf0_0;  alias, 1 drivers
v0x22b2180_0 .net "b", 0 0, v0x22acb90_0;  alias, 1 drivers
v0x22b2270_0 .net "c", 0 0, v0x22acc30_0;  alias, 1 drivers
v0x22b2360_0 .net "d", 0 0, v0x22acd70_0;  alias, 1 drivers
v0x22b2450_0 .net "out_pos", 0 0, L_0x22bb380;  alias, 1 drivers
v0x22b2510_0 .net "out_sop", 0 0, L_0x22b5690;  alias, 1 drivers
S_0x22b2690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x225bf30;
 .timescale -12 -12;
E_0x22419f0 .event anyedge, v0x22b3480_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22b3480_0;
    %nor/r;
    %assign/vec4 v0x22b3480_0, 0;
    %wait E_0x22419f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22abfc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ace60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22acf00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x22abfc0;
T_4 ;
    %wait E_0x225a710;
    %load/vec4 v0x22acfa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22ace60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x22abfc0;
T_5 ;
    %wait E_0x225a5b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %wait E_0x225a5b0;
    %load/vec4 v0x22ace60_0;
    %store/vec4 v0x22acf00_0, 0, 1;
    %fork t_1, S_0x22ac2f0;
    %jmp t_0;
    .scope S_0x22ac2f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x22ac530_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x22ac530_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x225a5b0;
    %load/vec4 v0x22ac530_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22ac530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x22ac530_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x22abfc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x225a710;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x22acd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22acb90_0, 0;
    %assign/vec4 v0x22acaf0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x22ace60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x22acf00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x225bf30;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22b3020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22b3480_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x225bf30;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x22b3020_0;
    %inv;
    %store/vec4 v0x22b3020_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x225bf30;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x22accd0_0, v0x22b35f0_0, v0x22b2e40_0, v0x22b2ee0_0, v0x22b2f80_0, v0x22b30c0_0, v0x22b3340_0, v0x22b32a0_0, v0x22b3200_0, v0x22b3160_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x225bf30;
T_9 ;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x225bf30;
T_10 ;
    %wait E_0x225a710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22b33e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b33e0_0, 4, 32;
    %load/vec4 v0x22b3520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b33e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22b33e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b33e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x22b3340_0;
    %load/vec4 v0x22b3340_0;
    %load/vec4 v0x22b32a0_0;
    %xor;
    %load/vec4 v0x22b3340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b33e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b33e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x22b3200_0;
    %load/vec4 v0x22b3200_0;
    %load/vec4 v0x22b3160_0;
    %xor;
    %load/vec4 v0x22b3200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b33e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x22b33e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b33e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/ece241_2013_q2/iter1/response0/top_module.sv";
