git clone --depth 1 --no-tags https://github.com/JamesEdgeley/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518025460
git clone --depth 1 --no-tags https://github.com/versonforgit/learn-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513342791
git clone --depth 1 --no-tags https://github.com/diogoasilveira/LOAC-UFCG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500879788
git clone --depth 1 --no-tags https://github.com/millfi/CPU-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499444773
git clone --depth 1 --no-tags https://github.com/orzelAr3k/FPGA-procesor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499472824
git clone --depth 1 --no-tags https://github.com/MrShelDie/Cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500655305
git clone --depth 1 --no-tags https://github.com/c28504693/HW5-PRPG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502341479
git clone --depth 1 --no-tags https://github.com/lixing865/FPGA_072.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500329707
git clone --depth 1 --no-tags https://github.com/PaulManriquez/MIPS-Monocycle-18-08-22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526371709
git clone --depth 1 --no-tags https://github.com/tzchuen/sample-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516480217
git clone --depth 1 --no-tags https://github.com/silicanet/opentitan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511558129
git clone --depth 1 --no-tags https://github.com/luizademelo/TP-ISL-2022-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516413236
git clone --depth 1 --no-tags https://github.com/AP090/AtomicSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520619798
git clone --depth 1 --no-tags https://github.com/ZongzeL/NPU_v2_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525139356
git clone --depth 1 --no-tags https://github.com/merajhasan88/jpegdecoder-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529305335
git clone --depth 1 --no-tags https://github.com/imjp2020/UVM-Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529541383
git clone --depth 1 --no-tags https://github.com/Andrew-Makin/Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528643181
git clone --depth 1 --no-tags https://github.com/UandersonSilva/floating_point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539005488
git clone --depth 1 --no-tags https://github.com/dh73/MaskMyBit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532638997
git clone --depth 1 --no-tags https://github.com/PhenomIIX6/PhenomIIX6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531349402
git clone --depth 1 --no-tags https://github.com/Moizali21/100-Days-Of-RTL---SV-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533656709
git clone --depth 1 --no-tags https://github.com/Carlos12001/gray_code_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540161934
git clone --depth 1 --no-tags https://github.com/nipulkumar-11/ivl_uvm_dir_wise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540470062
git clone --depth 1 --no-tags https://github.com/Montuck/UART-Digital-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540606941
git clone --depth 1 --no-tags https://github.com/Ckkyo/DPSK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536845535
git clone --depth 1 --no-tags https://github.com/01fe21mve004/01FE21MVEOO4-ADLV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535983600
git clone --depth 1 --no-tags https://github.com/IvanRenison/Practico1_arquitectura_de_computadoras__SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529699906
git clone --depth 1 --no-tags https://github.com/MUBEENAUQI/Verilog_programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533911749
git clone --depth 1 --no-tags https://github.com/bwtinplace/bwtinplace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530683530
git clone --depth 1 --no-tags https://github.com/reigenatk/385-week-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538190025
git clone --depth 1 --no-tags https://github.com/FTBF/ITA-BPM-firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534720645
git clone --depth 1 --no-tags https://github.com/ALTair700/SV_For_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535562494
git clone --depth 1 --no-tags https://github.com/JelluJane/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506424627
git clone --depth 1 --no-tags https://github.com/poorvi01w/Car_Parking_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513930891
git clone --depth 1 --no-tags https://github.com/Atm06/Project_Traffic-lights-Simlator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520351112
git clone --depth 1 --no-tags https://github.com/piyushagrawal4578/branching1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523604527
git clone --depth 1 --no-tags https://github.com/kochaika/verilog-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538961045
git clone --depth 1 --no-tags https://github.com/Aser-Abdelfatah/Single-Precision-Floating-Point-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532398157
git clone --depth 1 --no-tags https://github.com/HITSZ-NSCSCC22/OpenSource-LA32-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527475317
git clone --depth 1 --no-tags https://github.com/brucexi999/UBC-CPEN-211.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503050489
git clone --depth 1 --no-tags https://github.com/ptrvsrg/NSU-digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496608562
git clone --depth 1 --no-tags https://github.com/kaz778/CNN_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496111777
git clone --depth 1 --no-tags https://github.com/andrewboutros/npu-2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520878031
git clone --depth 1 --no-tags https://github.com/MinhTran0911/UART_DE10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519542037
git clone --depth 1 --no-tags https://github.com/NermeenMohammed-M/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521381712
git clone --depth 1 --no-tags https://github.com/ishmemon/EE-271-Digital-Circuits-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502770784
git clone --depth 1 --no-tags https://github.com/shaarawy29/ALU_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522342878
git clone --depth 1 --no-tags https://github.com/Anshuman0029/Task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521994068
git clone --depth 1 --no-tags https://github.com/JZJisawesome/vgacpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509774251
git clone --depth 1 --no-tags https://github.com/Benisneb/RISC_16b_Proof_Of_Concept.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518175990
git clone --depth 1 --no-tags https://github.com/alexc0888/fourBitGreaterThanComparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519098747
git clone --depth 1 --no-tags https://github.com/RookieLT/lukeverif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518475311
git clone --depth 1 --no-tags https://github.com/supreetgulavani/SystemVerilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512561136
git clone --depth 1 --no-tags https://github.com/SkyWalker0006/AHB-Lite-Slave-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514125435
git clone --depth 1 --no-tags https://github.com/Alireza-Zwolf/MIPS-PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513489957
git clone --depth 1 --no-tags https://github.com/a29712049/BCD-To-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507741572
git clone --depth 1 --no-tags https://github.com/IgDROP/Universal-modulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508407643
git clone --depth 1 --no-tags https://github.com/mk-khalil/pipelined-ARM-processor-using-system-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507858928
git clone --depth 1 --no-tags https://github.com/henriqueeraraujo/Projeto_Concepcao_Estruturada_02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498751491
git clone --depth 1 --no-tags https://github.com/cristian-grecu/ELEC391-mem-tutorial-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493835090
git clone --depth 1 --no-tags https://github.com/neekoli/pulp_soc_neeko.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493171186
git clone --depth 1 --no-tags https://github.com/whitewalker08/AXI_4_STREAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501460964
git clone --depth 1 --no-tags https://github.com/Darcywantloli/BCD-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500310664
git clone --depth 1 --no-tags https://github.com/MidhunNair43/Graph_Convolution_Neural_Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504772221
git clone --depth 1 --no-tags https://github.com/smithtanium/Bitcoin-sha256hash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505195266
git clone --depth 1 --no-tags https://github.com/agithubber777/terasic_de2_115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498240017
git clone --depth 1 --no-tags https://github.com/MelikaMinaei/Digital-Systems-CA-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504977241
git clone --depth 1 --no-tags https://github.com/szhao2095/pulp_FSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513340383
git clone --depth 1 --no-tags https://github.com/MidhunNair43/APB_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512227365
git clone --depth 1 --no-tags https://github.com/sam10486/NWC_verilog_backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515857900
git clone --depth 1 --no-tags https://github.com/abhishek-pwr/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515906552
git clone --depth 1 --no-tags https://github.com/10RE/VE470_Superscalar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510182466
git clone --depth 1 --no-tags https://github.com/zdr1999/AHB2APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510815650
git clone --depth 1 --no-tags https://github.com/ddsff/Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512804329
git clone --depth 1 --no-tags https://github.com/mitshine/FIFO_BFM_WITH_MAKEFILE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516442214
git clone --depth 1 --no-tags https://github.com/anmehta4/E-Bike-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529407769
git clone --depth 1 --no-tags https://github.com/Luckman21/misc-verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532145665
git clone --depth 1 --no-tags https://github.com/mitshine/clock-period-assertion-check.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534560476
git clone --depth 1 --no-tags https://github.com/naveen0215/Array_manipulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539300653
git clone --depth 1 --no-tags https://github.com/shaswat2428/UART-Communication-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540123643
git clone --depth 1 --no-tags https://github.com/luophoe/UVM-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540177588
git clone --depth 1 --no-tags https://github.com/Anshuman0029/Task4_Credit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531143356
git clone --depth 1 --no-tags https://github.com/jhladik/icestick-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532424769
git clone --depth 1 --no-tags https://github.com/melody16843/dclab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536889445
git clone --depth 1 --no-tags https://github.com/sagarpattar05/new4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537308975
git clone --depth 1 --no-tags https://github.com/Caoyuanzhi/ZAP_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537498898
git clone --depth 1 --no-tags https://github.com/AladinF/Sobel-Operator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535090892
git clone --depth 1 --no-tags https://github.com/sg-vlsi-experiment/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525647234
git clone --depth 1 --no-tags https://github.com/DarrenWu42/cse141l-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502304038
git clone --depth 1 --no-tags https://github.com/padung99/Metrotek_LAB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509568015
git clone --depth 1 --no-tags https://github.com/Lvwings/axi-udp-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508131367
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/HW-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507661783
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/fantastic-octo-waddle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508101009
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/logic-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507590707
git clone --depth 1 --no-tags https://github.com/WikkiTang/HDLBits-Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511360555
git clone --depth 1 --no-tags https://github.com/albingomes/crc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511369514
git clone --depth 1 --no-tags https://github.com/kkurenkov/uvm_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494206955
git clone --depth 1 --no-tags https://github.com/marwanharuna/2-stage_Caesar_Cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512414839
git clone --depth 1 --no-tags https://github.com/cipressino/244_adcechodac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510377404
git clone --depth 1 --no-tags https://github.com/palmenros/swervolf-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506982268
