Microsemi Libero Software
Version: 11.1.0.14
Release: v11.1

Info: The design WuPu.adb was last modified by software version 11.1.0.14.
Opened an existing Libero design WuPu.adb.
'BA_NAME' set to 'WuPu_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_version0_2_Glitcher\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...

Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Aug 05 12:57:42 2013

Placer Finished: Mon Aug 05 12:57:43 2013
Total Placer CPU Time:     00:00:01

                        o - o - o - o - o - o

INFO: NO_TOP_AGGREGATION option enabled
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops

Timing-driven Router 
Design: WuPu                            Started: Mon Aug 05 12:57:46 2013

While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info:  Combinational loops have been detected in the design.
       To view the details, go to Tools->Reports->Timing->Combinational_Loops
 
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info:  Combinational loops have been detected in the design.
       To view the details, go to Tools->Reports->Timing->Combinational_Loops
Iterative improvement...
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info:  Combinational loops have been detected in the design.
       To view the details, go to Tools->Reports->Timing->Combinational_Loops

Timing-driven Router completed successfully.

Design: WuPu                            
Finished: Mon Aug 05 12:57:48 2013
Total CPU Time:     00:00:01            Total Elapsed Time: 00:00:02
Total Memory Usage: 87.0 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Finished loading the Timing data.

The Layout command succeeded ( 00:00:10 )
Wrote status report to file: WuPu_place_and_route_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalnet report to file: WuPu_globalnet_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalusage report to file: WuPu_globalusage_report.txt

The Report command succeeded ( 00:00:00 )
Wrote iobank report to file: WuPu_iobank_report.txt

The Report command succeeded ( 00:00:00 )
Design saved to file C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_version0_2_Glitcher\designer\i\
mpl1\WuPu.adb.

The Execute Script command succeeded ( 00:00:11 )
Design closed.

