`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2025/09/21 19:38:15
// Design Name: 
// Module Name: dcache_axiBus_bridge
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module NPU(
    input clk,
    input rst_n,

    // CPU Interface //
    input [31:0] rs1_i,
    input [31:0] rs2_i,
    output reg [31:0] NPU_out,
    input        NPU_start,
    output reg   NPU_done,
    output reg   NPU_exception,
    input [3:0]  funct3_i,
    input [31:0] funct7_i,

    // AXI4 Master Interface (M_AXI) //
    // AW Channel
    //output  [3:0] M_AXI_AWID,
    output reg [31:0] M_AXI_AWADDR,
    output  [7:0] M_AXI_AWLEN,
    output  [2:0] M_AXI_AWSIZE,
    output  [1:0] M_AXI_AWBURST,
    output  M_AXI_AWLOCK,
    output  [3:0] M_AXI_AWCACHE,
    output  [2:0] M_AXI_AWPROT,
    output  [3:0] M_AXI_AWQOS,
    output  [15:0] M_AXI_AWUSER,
    output reg M_AXI_AWVALID,
    input M_AXI_AWREADY,
    // W Channel
    output reg [31:0] M_AXI_WDATA,
    output  [3:0] M_AXI_WSTRB,
    output reg M_AXI_WLAST,
    output reg M_AXI_WVALID,
    input M_AXI_WREADY,
    
    // B Channel
    //input [3:0] M_AXI_BID,
    input [1:0] M_AXI_BRESP,
    //input [15:0] M_AXI_BUSER,
    input M_AXI_BVALID,
    output  M_AXI_BREADY,
    
    // AR Channel
    //output  [3:0] M_AXI_ARID,
    output reg [31:0] M_AXI_ARADDR,
    output  [7:0] M_AXI_ARLEN,
    output  [2:0] M_AXI_ARSIZE,
    output  [1:0] M_AXI_ARBURST,
    output  M_AXI_ARLOCK,
    output  [3:0] M_AXI_ARCACHE,
    output  [2:0] M_AXI_ARPROT,
    output  [3:0] M_AXI_ARQOS,
    output  [15:0] M_AXI_ARUSER,
    output reg M_AXI_ARVALID,
    input M_AXI_ARREADY,
    
    // R Channel
    input [3:0] M_AXI_RID,
    input [31:0] M_AXI_RDATA,
    input [1:0] M_AXI_RRESP,
    input M_AXI_RLAST,
    input M_AXI_RVALID,
    output M_AXI_RREADY
);
assign M_AXI_AWLEN   = 8'h00;     
    assign M_AXI_AWSIZE  = 3'b010;    
    assign M_AXI_AWBURST = 2'b01;     
    assign M_AXI_AWLOCK  = 1'b0;
    assign M_AXI_AWCACHE = 4'b0011;
    assign M_AXI_AWPROT  = 3'b000;
    assign M_AXI_AWQOS   = 4'b0000;
    assign M_AXI_AWUSER  = 16'h0000;
    assign M_AXI_WSTRB   = 4'b1111;    
    assign M_AXI_BREADY  = 1'b1;      

    assign M_AXI_ARLEN   = 8'h00;
    assign M_AXI_ARSIZE  = 3'b010;
    assign M_AXI_ARBURST = 2'b01;
    assign M_AXI_ARLOCK  = 1'b0;
    assign M_AXI_ARCACHE = 4'b0011;
    assign M_AXI_ARPROT  = 3'b000;
    assign M_AXI_ARQOS   = 4'b0000;
    assign M_AXI_ARUSER  = 16'h0000;
    assign M_AXI_RREADY  = 1'b1;      

    localparam STATE_IDLE  = 3'd0;
    localparam STATE_COMP  = 3'd1;
    localparam STATE_AR    = 3'd2;
    localparam STATE_R     = 3'd3;
    localparam STATE_AW_W  = 3'd4;
    localparam STATE_B     = 3'd5;
    localparam STATE_DONE  = 3'd6;

    reg [2:0] state_r;
    
    reg aw_done;
    reg w_done;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state_r         <= STATE_IDLE;
            NPU_out         <= 32'd0;
            NPU_done        <= 1'b0;
            NPU_exception   <= 1'b0;
            M_AXI_ARADDR    <= 32'd0;
            M_AXI_ARVALID   <= 1'b0;
            M_AXI_AWADDR    <= 32'd0;
            M_AXI_AWVALID   <= 1'b0;
            M_AXI_WDATA     <= 32'd0;
            M_AXI_WVALID    <= 1'b0;
            M_AXI_WLAST     <= 1'b0;
            aw_done         <= 1'b0;
            w_done          <= 1'b0;
        end else begin
            case (state_r)
                STATE_IDLE: begin
                    NPU_done <= 1'b0;
                    aw_done  <= 1'b0;
                    w_done   <= 1'b0;
                    
                    if (NPU_start) begin
                        if (funct3_i[2:0] == 3'b000) begin
                            state_r <= STATE_COMP;
                        end
                        else if (funct3_i[2:0] == 3'b001) begin // AXI Read
                            M_AXI_ARADDR  <= rs1_i;   
                            M_AXI_ARVALID <= 1'b1;
                            state_r       <= STATE_AR;
                        end
                        else if (funct3_i[2:0] == 3'b010) begin // AXI Write
                            M_AXI_AWADDR  <= rs1_i;   
                            M_AXI_AWVALID <= 1'b1;
                            M_AXI_WDATA   <= rs2_i;   
                            M_AXI_WVALID  <= 1'b1;
                            M_AXI_WLAST   <= 1'b1;
                            state_r       <= STATE_AW_W;
                        end else begin
                            NPU_exception <= 1'b1; 
                            state_r       <= STATE_DONE;
                        end
                    end
                end

                STATE_COMP: begin
                    NPU_out <= rs1_i + rs2_i + funct7_i;
                    state_r <= STATE_DONE;
                end

                STATE_AR: begin
                    if (M_AXI_ARREADY && M_AXI_ARVALID) begin
                        M_AXI_ARVALID <= 1'b0;
                        state_r       <= STATE_R;
                    end
                end

                STATE_R: begin
                    if (M_AXI_RVALID && M_AXI_RREADY) begin
                        NPU_out <= M_AXI_RDATA; 
                        if (M_AXI_RRESP != 2'b00) NPU_exception <= 1'b1;
                        state_r <= STATE_DONE;
                    end
                end

                STATE_AW_W: begin
                    if (M_AXI_AWREADY && M_AXI_AWVALID) begin
                        M_AXI_AWVALID <= 1'b0;
                        aw_done       <= 1'b1;
                    end
                    if (M_AXI_WREADY && M_AXI_WVALID) begin
                        M_AXI_WVALID  <= 1'b0;
                        M_AXI_WLAST   <= 1'b0;
                        w_done        <= 1'b1;
                    end
                    if ((aw_done || (M_AXI_AWREADY && M_AXI_AWVALID)) && 
                        (w_done  || (M_AXI_WREADY  && M_AXI_WVALID))) begin
                        state_r <= STATE_B;
                    end
                end

                STATE_B: begin
                    if (M_AXI_BVALID && M_AXI_BREADY) begin
                        if (M_AXI_BRESP != 2'b00) NPU_exception <= 1'b1;
                        state_r <= STATE_DONE;
                    end
                end

                STATE_DONE: begin
                    NPU_done      <= 1'b1;
                    state_r       <= STATE_IDLE; 
                end

                default: state_r <= STATE_IDLE;
            endcase
        end
    end
endmodule
