#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul  9 18:37:07 2023
# Process ID: 19736
# Current directory: F:/Machine-Learning/vivado_labs/Lab_6/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/mathFunction/xsim_script.tcl}
# Log file: F:/Machine-Learning/vivado_labs/Lab_6/solution1/sim/verilog/xsim.log
# Journal file: F:/Machine-Learning/vivado_labs/Lab_6/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/mathFunction/xsim_script.tcl
# xsim {mathFunction} -autoloadwcfg -tclbatch {mathFunction.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source mathFunction.tcl
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_mathFunction_top/AESL_inst_mathFunction/mathFunction_fexpibs_U6/mathFunction_ap_fexp_7_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_mathFunction_top/AESL_inst_mathFunction/mathFunction_faddfYi_U3/mathFunction_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "36415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 36455 ns : File "F:/Machine-Learning/vivado_labs/Lab_6/solution1/sim/verilog/mathFunction.autotb.v" Line 402
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jul  9 18:37:14 2023...
