set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {PRJ2Test.vo PRJ2Test_v.sdo}}
	{{"Fast Model"} {PRJ2Test_fast.vo PRJ2Test_v_fast.sdo}}
}
