// Seed: 2038396972
module module_0 #(
    parameter id_4 = 32'd80
) (
    output tri1 id_0
    , _id_4,
    output wire id_1,
    input  tri1 id_2
);
  wire id_5;
  wire id_6;
  wire [id_4 : -1] id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wor id_5
);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_5 = 32'd39
) (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3[id_5 : id_5],
    input uwire id_4,
    inout tri1 _id_5,
    input supply1 id_6,
    output wire id_7,
    output wand id_8,
    input supply0 id_9,
    input wire id_10
);
  module_0 modCall_1 (
      id_7,
      id_8,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
