# tinyRocket flow pipe cleaner

set design "TilePRCIDomain_core1"
set top_module "TilePRCIDomain_core1"
set synth_verilog "../do_synth/results/TilePRCIDomain_core_1.v"
set sdc_file "../do_synth/results/TilePRCIDomain.sdc"


#### OPENROAD COMMANDS #######
read_verilog $synth_verilog
link_design $top_module
read_sdc $sdc_file

##############################