# system info AvalonRiscV_QSYS_tb on 2021.04.06.20:59:30
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1617735558
#
#
# Files generated for AvalonRiscV_QSYS_tb on 2021.04.06.20:59:30
files:
filepath,kind,attributes,module,is_top
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/AvalonRiscV_QSYS_tb.v,VERILOG,,AvalonRiscV_QSYS_tb,true
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS.v,VERILOG,,AvalonRiscV_QSYS,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_UART.sv,SYSTEM_VERILOG,,avalon_UART,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/UART.sv,SYSTEM_VERILOG,,avalon_UART,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_mm_master.sv,SYSTEM_VERILOG,,avalon_UART,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/uart_rx.sv,SYSTEM_VERILOG,,avalon_UART,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/uart_tx.sv,SYSTEM_VERILOG,,avalon_UART,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/top_Avalon.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/ALU.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/ALUControl.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/FUnit.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/HazardDet.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/ImmGen.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/MUX.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/MUX3.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/MUX9b.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/adder.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_mm_master.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_slave_MM_interface.v,VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/control.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/debugMode.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/memoryControl.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/regEX_MEM.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/regID_EX.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/regIF_ID.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/regMEM_WB.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/regPC.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/registers.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/top.sv,SYSTEM_VERILOG,,top_Avalon,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_displays7seg.v,VERILOG,,avalon_displays7seg,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_slave_MM_interface.v,VERILOG,,avalon_displays7seg,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/hex7seg.v,VERILOG,,avalon_displays7seg,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_externalMemory.hex,HEX,,AvalonRiscV_QSYS_externalMemory,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_externalMemory.v,VERILOG,,AvalonRiscV_QSYS_externalMemory,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_instruccionMemory.hex,HEX,,AvalonRiscV_QSYS_instruccionMemory,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_instruccionMemory.v,VERILOG,,AvalonRiscV_QSYS_instruccionMemory,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_0.v,VERILOG,,AvalonRiscV_QSYS_mm_interconnect_0,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1.v,VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_2.v,VERILOG,,AvalonRiscV_QSYS_mm_interconnect_2,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1_router,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1_router_001,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1_cmd_demux,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1_cmd_mux,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1_cmd_mux,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1_rsp_demux,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1_rsp_mux,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1_rsp_mux,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1_avalon_st_adapter.v,VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1_avalon_st_adapter,false
AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,AvalonRiscV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst,AvalonRiscV_QSYS
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.MasterUART,avalon_UART
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.RISC_V_AVALON_0,top_Avalon
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.avalon_displays7seg_0,avalon_displays7seg
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.externalMemory,AvalonRiscV_QSYS_externalMemory
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.instruccionMemory,AvalonRiscV_QSYS_instruccionMemory
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_0,AvalonRiscV_QSYS_mm_interconnect_0
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_0.MasterUART_avalon_master_translator,altera_merlin_master_translator
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_0.RISC_V_AVALON_0_debug_translator,altera_merlin_slave_translator
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1,AvalonRiscV_QSYS_mm_interconnect_1
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.RISC_V_AVALON_0_master_external_translator,altera_merlin_master_translator
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.avalon_displays7seg_0_avalon_slave_translator,altera_merlin_slave_translator
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.externalMemory_s1_translator,altera_merlin_slave_translator
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.RISC_V_AVALON_0_master_external_agent,altera_merlin_master_agent
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.avalon_displays7seg_0_avalon_slave_agent,altera_merlin_slave_agent
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.externalMemory_s1_agent,altera_merlin_slave_agent
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.avalon_displays7seg_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.externalMemory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.router,AvalonRiscV_QSYS_mm_interconnect_1_router
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.router_001,AvalonRiscV_QSYS_mm_interconnect_1_router_001
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.router_002,AvalonRiscV_QSYS_mm_interconnect_1_router_001
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.cmd_demux,AvalonRiscV_QSYS_mm_interconnect_1_cmd_demux
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.cmd_mux,AvalonRiscV_QSYS_mm_interconnect_1_cmd_mux
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.cmd_mux_001,AvalonRiscV_QSYS_mm_interconnect_1_cmd_mux
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.rsp_demux,AvalonRiscV_QSYS_mm_interconnect_1_rsp_demux
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.rsp_demux_001,AvalonRiscV_QSYS_mm_interconnect_1_rsp_demux
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.rsp_mux,AvalonRiscV_QSYS_mm_interconnect_1_rsp_mux
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.avalon_st_adapter,AvalonRiscV_QSYS_mm_interconnect_1_avalon_st_adapter
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.avalon_st_adapter.error_adapter_0,AvalonRiscV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.avalon_st_adapter_001,AvalonRiscV_QSYS_mm_interconnect_1_avalon_st_adapter
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,AvalonRiscV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_2,AvalonRiscV_QSYS_mm_interconnect_2
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_2.RISC_V_AVALON_0_master_instruccions_translator,altera_merlin_master_translator
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.mm_interconnect_2.instruccionMemory_s1_translator,altera_merlin_slave_translator
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.rst_controller,altera_reset_controller
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst.rst_controller_001,altera_reset_controller
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_avalon_displays7seg_0_external_interface_bfm,altera_conduit_bfm
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_avalonmasteruart_0_rs232_bfm,altera_conduit_bfm_0002
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_clk_bfm,altera_avalon_clock_source
AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_reset_bfm,altera_avalon_reset_source
