#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Dec  4 05:48:44 2023
# Process ID: 724
# Current directory: C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.runs/synth_1
# Command line: vivado.exe -log lab7top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab7top.tcl
# Log file: C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.runs/synth_1/lab7top.vds
# Journal file: C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.runs/synth_1\vivado.jou
# Running On: Alexs-Spectre360, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16869 MB
#-----------------------------------------------------------
source lab7top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 395.242 ; gain = 73.758
Command: synth_design -top lab7top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8656
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-1958] event expressions must result in a singular type [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/RegisterFile.v:91]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.527 ; gain = 407.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab7top' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/fpga_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ClkDiv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ClkDiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'head' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/head.v:8]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Mux32Bit2To1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Mux32Bit2To1.v:12]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3To1' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Mux32Bit2To1.v:51]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3To1' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Mux32Bit2To1.v:51]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ProgramCounter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ProgramCounter.v:30]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/PCAdder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/PCAdder.v:25]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/InstructionMemory.v:42]
INFO: [Synth 8-3876] $readmem data file 'mult_cases_vbsme_i.mem' is read successfully [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/InstructionMemory.v:55]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/InstructionMemory.v:42]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Register' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/IF_ID_Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Register' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/IF_ID_Register.v:5]
INFO: [Synth 8-6157] synthesizing module 'BranchALU' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/BranchALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchALU' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/BranchALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'andgate' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/and.v:26]
INFO: [Synth 8-6155] done synthesizing module 'andgate' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/and.v:26]
INFO: [Synth 8-6157] synthesizing module 'SL2_26to28bit' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SL2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'SL2_26to28bit' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SL2.v:35]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/RegisterFile.v:56]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/RegisterFile.v:56]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SignExtension.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SignExtension.v:12]
INFO: [Synth 8-6157] synthesizing module 'SL2_32bit' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SL2.v:26]
INFO: [Synth 8-6155] done synthesizing module 'SL2_32bit' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SL2.v:26]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Adder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Adder.v:9]
INFO: [Synth 8-6157] synthesizing module 'HazardDetectorUnit' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/HazardDetectorUnit.v:11]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetectorUnit' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/HazardDetectorUnit.v:11]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Controller.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Controller.v:248]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Controller.v:26]
INFO: [Synth 8-6157] synthesizing module 'ControlSignalMux' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ControlSignalMux.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ControlSignalMux' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ControlSignalMux.v:24]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Register' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ID_EX_Register.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Register' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ID_EX_Register.v:26]
INFO: [Synth 8-6157] synthesizing module 'SignExtension5bitTo32bit' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SignExtension.v:19]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension5bitTo32bit' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SignExtension.v:19]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ALU32Bit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ALU32Bit.v:32]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit2To1' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Mux32Bit2To1.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit2To1' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Mux32Bit2To1.v:34]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Register' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/EX_MEM_Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Register' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/EX_MEM_Register.v:5]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/DataMemory.v:40]
INFO: [Synth 8-3876] $readmem data file 'mult_cases_vbsme_d.mem' is read successfully [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/DataMemory.v:57]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/DataMemory.v:40]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Register' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/MEM_WB_Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Register' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/MEM_WB_Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'head' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/head.v:8]
INFO: [Synth 8-6157] synthesizing module 'Two4DigitDisplay' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Two4DigitDisplay.v:15]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SevenSegment.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Two4DigitDisplay.v:107]
INFO: [Synth 8-6155] done synthesizing module 'Two4DigitDisplay' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Two4DigitDisplay.v:15]
INFO: [Synth 8-6155] done synthesizing module 'lab7top' (0#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/fpga_top.v:7]
WARNING: [Synth 8-6014] Unused sequential element ClkInt_reg was removed.  [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ClkDiv.v:22]
WARNING: [Synth 8-7129] Port Address[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[31] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[30] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[29] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[28] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[27] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[26] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[25] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[24] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[23] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[22] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[21] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[20] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[19] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[18] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[17] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[16] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[15] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[14] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[13] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[12] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[11] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[5] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[4] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[3] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[2] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[1] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[0] in module InstructionMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1319.598 ; gain = 507.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1319.598 ; gain = 507.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1319.598 ; gain = 507.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1319.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc]
Finished Parsing XDC File [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab7top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab7top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1366.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1366.105 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1366.105 ; gain = 553.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1366.105 ; gain = 553.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1366.105 ; gain = 553.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1366.105 ; gain = 553.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 57    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	             128K Bit	(4097 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 17    
	   4 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  21 Input    4 Bit        Muxes := 1     
	  21 Input    2 Bit        Muxes := 3     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 38    
	  11 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
WARNING: [Synth 8-7129] Port Address[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[31] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[30] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[29] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[28] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[27] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[26] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[25] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[24] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[23] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[22] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[21] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[20] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[19] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[18] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[17] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[16] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[15] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[14] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[13] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[12] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[11] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[5] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[4] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[3] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[2] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[1] in module HazardDetectorUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module HazardDetectorUnit is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6851] RAM (memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1366.105 ; gain = 553.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | memory     | 256x32        | LUT            | 
|InstructionMemory | p_0_out    | 256x32        | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------+------------+-----------+----------------------+--------------------------------+
|Module Name      | RTL Object | Inference | Size (Depth x Width) | Primitives                     | 
+-----------------+------------+-----------+----------------------+--------------------------------+
|Datapath/DataMem | memory_reg | Implied   | 8 K x 32             | RAM16X1S x 32 RAM256X1S x 512  | 
+-----------------+------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1371.148 ; gain = 558.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1396.957 ; gain = 584.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------+------------+-----------+----------------------+--------------------------------+
|Module Name      | RTL Object | Inference | Size (Depth x Width) | Primitives                     | 
+-----------------+------------+-----------+----------------------+--------------------------------+
|Datapath/DataMem | memory_reg | Implied   | 8 K x 32             | RAM16X1S x 32 RAM256X1S x 512  | 
+-----------------+------------+-----------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1436.844 ; gain = 624.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1450.578 ; gain = 638.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1450.578 ; gain = 638.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1450.578 ; gain = 638.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1450.578 ; gain = 638.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1450.578 ; gain = 638.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1450.578 ; gain = 638.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    62|
|3     |DSP48E1   |     3|
|4     |LUT1      |     4|
|5     |LUT2      |   172|
|6     |LUT3      |    56|
|7     |LUT4      |    99|
|8     |LUT5      |   219|
|9     |LUT6      |  1398|
|10    |MUXF7     |   327|
|11    |MUXF8     |    35|
|12    |RAM16X1S  |    32|
|13    |RAM256X1S |   512|
|14    |FDRE      |  2047|
|15    |IBUF      |     2|
|16    |OBUF      |    15|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1450.578 ; gain = 638.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1450.578 ; gain = 591.691
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1450.578 ; gain = 638.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1462.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1466.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 544 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 512 instances

Synth Design complete, checksum: 3b91397b
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1466.320 ; gain = 1071.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.runs/synth_1/lab7top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab7top_utilization_synth.rpt -pb lab7top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 05:50:24 2023...
