URL: http://www.cs.ucla.edu/~inki/aspdac98-1.ps
Refering-URL: http://www.cs.ucla.edu/~inki/publications.html
Root-URL: http://www.cs.ucla.edu
Title: Heterogeneous BISR-approach using System Level Synthesis Flexibility  
Author: Inki Hong, Miodrag Potkonjak Ramesh Karri 
Address: Los Angeles, CA 90095-1596 USA Amherst, MA 01003 USA  
Affiliation: Computer Science Department Department of Electrical and Computer Engineering University of California University of Massachusetts  
Abstract: We propose a novel methodology for designing fault-tolerant real-time system to achieve optimal productivity on a single-chip multiprocessor platform using the heterogeneous built-in-self-repair(BISR) based graceful degradation and yield enhancement technique as an embedded optimization engine which exploits task-level scheduling and algorithm selection flexibility. We also developed a hardware fault model for modern superscalar processors and multi-processors which enables an efficient treatment of the synthesis and compilation goals. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> M. R. Garey, D. S. Johnson, </author> <title> Computers and Intractability: A Guide to the Theory of NP-Completeness, </title> <editor> W. H. </editor> <publisher> Freeman and Company, </publisher> <address> New York, </address> <year> 1979. </year>
Reference: [2] <author> L. Guerra, M. Potkonjak, J. Rabaey, </author> <title> "High Level Synthesis for Efficient Built-In Self Repair", </title> <booktitle> International Workshop on Defect and Fault Tolerance in VLSI Systems, </booktitle> <pages> pp. 41-48, </pages> <year> 1993. </year>
Reference: [3] <author> B. Iyer, R. Karri, I. Koren, </author> <title> "Phantom Redundancy: A High-Level Synthesis Approach for Manufacturability," </title> <booktitle> International Conference on Computer-Aided Design, </booktitle> <pages> pp. 658-661, </pages> <year> 1995. </year>
Reference: [4] <author> R. Karri, A. Orailoglu, </author> <title> "High-Level Synthesis of Fault-Secure Microarchitectures," </title> <booktitle> Design Automation Conference, </booktitle> <pages> pp. 429-433, </pages> <year> 1993. </year>
Reference: [5] <author> S. Kirkpatrick, C. Gelatt, M. Vecchi, </author> <title> "Optimization by Simulated Annealing," </title> <journal> Science, </journal> <volume> Vol. 220, No. 4598, </volume> <pages> pp. 671-680, </pages> <year> 1983. </year>
Reference: [6] <author> E.L. Lawler, C.U. Martel, </author> <title> "Scheduling periodically occurring tasks on multiple processors," </title> <journal> Information Processing Letters, </journal> <volume> Vol. 12, No. 1, </volume> <pages> pp. 9-12, </pages> <year> 1982. </year>
Reference: [7] <author> E. A. Lee and D. G. Messerschmitt, </author> <booktitle> "Synchronous dataflow" , Proceedings of the IEEE, </booktitle> <volume> Vol. 75, No. 9, </volume> <pages> pp. 1235-1245, </pages> <year> 1987. </year>
Reference: [8] <author> A. Orailoglu, R. Karri, </author> <title> "Automatic Synthesis of Self-Recovering VLSI Systems," </title> <journal> IEEE Trans. on Computers, </journal> <volume> Vol. 45, No. 2, </volume> <pages> pp. 131-142, </pages> <year> 1996. </year>
Reference: [9] <author> M. Potkonjak, J. Rabaey, </author> <title> "Algorithm Selection: A Quantitative Computation-Intensive Optimization Approach", </title> <booktitle> International Conference on Computer-Aided Design, </booktitle> <pages> pp. 90-95, </pages> <year> 1994. </year>
Reference: [10] <author> M. Potkonjak, W. Wolf: </author> <title> "Cost Optimization in ASIC Implementation of Periodic Hard-Real Time Systems using Behavioral Synthesis Techniques", </title> <booktitle> International Conference on Computer-Aided Design, </booktitle> <pages> pp. 446-451, </pages> <year> 1995. </year>
Reference: [11] <author> J. Rabaey, et al., </author> <title> "Fast prototyping of data path intensive architecture", </title> <journal> IEEE Design and Test, </journal> <volume> Vol. 8, No. 2, </volume> <pages> pp. 40-51, </pages> <year> 1991. </year>
Reference: [12] <author> C.H. Stapper, J.A. Patrick, </author> <title> R.J. Rosner, "Yield Model for ASIC and Processor Chips", </title> <booktitle> International Workshop on Defect and Fault Tolerance in VLSI Systems, </booktitle> <pages> pp. 136-143, </pages> <year> 1993. </year>
References-found: 12

