
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v' to AST representation.
Generating RTLIL representation for module `\pipelined_input_18_2_16'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: pipelined_input_18_2_16
Automatically selected pipelined_input_18_2_16 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \pipelined_input_18_2_16

2.3. Analyzing design hierarchy..
Top module:  \pipelined_input_18_2_16
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1 in module pipelined_input_18_2_16.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
     1/51: $0\pipeline_valid_2[0:0]
     2/51: $0\pipeline_valid_1[0:0]
     3/51: $0\pipeline_valid_0[0:0]
     4/51: $0\pipeline_2_15[17:0]
     5/51: $0\pipeline_2_14[17:0]
     6/51: $0\pipeline_2_13[17:0]
     7/51: $0\pipeline_2_12[17:0]
     8/51: $0\pipeline_2_11[17:0]
     9/51: $0\pipeline_2_10[17:0]
    10/51: $0\pipeline_2_9[17:0]
    11/51: $0\pipeline_2_8[17:0]
    12/51: $0\pipeline_2_7[17:0]
    13/51: $0\pipeline_2_6[17:0]
    14/51: $0\pipeline_2_5[17:0]
    15/51: $0\pipeline_2_4[17:0]
    16/51: $0\pipeline_2_3[17:0]
    17/51: $0\pipeline_2_2[17:0]
    18/51: $0\pipeline_2_1[17:0]
    19/51: $0\pipeline_2_0[17:0]
    20/51: $0\pipeline_1_15[17:0]
    21/51: $0\pipeline_1_14[17:0]
    22/51: $0\pipeline_1_13[17:0]
    23/51: $0\pipeline_1_12[17:0]
    24/51: $0\pipeline_1_11[17:0]
    25/51: $0\pipeline_1_10[17:0]
    26/51: $0\pipeline_1_9[17:0]
    27/51: $0\pipeline_1_8[17:0]
    28/51: $0\pipeline_1_7[17:0]
    29/51: $0\pipeline_1_6[17:0]
    30/51: $0\pipeline_1_5[17:0]
    31/51: $0\pipeline_1_4[17:0]
    32/51: $0\pipeline_1_3[17:0]
    33/51: $0\pipeline_1_2[17:0]
    34/51: $0\pipeline_1_1[17:0]
    35/51: $0\pipeline_1_0[17:0]
    36/51: $0\pipeline_0_15[17:0]
    37/51: $0\pipeline_0_14[17:0]
    38/51: $0\pipeline_0_13[17:0]
    39/51: $0\pipeline_0_12[17:0]
    40/51: $0\pipeline_0_11[17:0]
    41/51: $0\pipeline_0_10[17:0]
    42/51: $0\pipeline_0_9[17:0]
    43/51: $0\pipeline_0_8[17:0]
    44/51: $0\pipeline_0_7[17:0]
    45/51: $0\pipeline_0_6[17:0]
    46/51: $0\pipeline_0_5[17:0]
    47/51: $0\pipeline_0_4[17:0]
    48/51: $0\pipeline_0_3[17:0]
    49/51: $0\pipeline_0_2[17:0]
    50/51: $0\pipeline_0_1[17:0]
    51/51: $0\pipeline_0_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_0' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$410' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_1' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$411' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_2' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$412' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_3' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_4' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$414' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_5' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$415' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_6' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$416' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_7' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$417' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_8' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$418' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_9' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$419' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_10' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$420' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_11' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$421' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_12' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$422' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_13' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$423' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_14' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$424' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_0_15' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$425' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_0' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$426' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_1' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$427' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_2' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$428' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_3' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$429' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_4' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$430' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_5' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$431' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_6' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$432' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_7' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$433' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_8' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$434' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_9' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$435' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_10' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$436' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_11' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$437' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_12' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$438' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_13' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$439' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_14' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$440' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_1_15' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$441' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_0' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$442' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_1' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$443' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_2' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$444' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_3' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$445' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_4' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$446' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_5' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$447' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_6' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$448' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_7' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$449' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_8' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$450' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_9' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$451' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_10' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$452' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_11' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$453' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_12' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$454' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_13' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$455' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_14' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$456' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_2_15' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_valid_0' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_valid_1' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `\pipelined_input_18_2_16.\pipeline_valid_2' using process `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
  created $dff cell `$procdff$460' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
Removing empty process `pipelined_input_18_2_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v:111$1'.
Cleaned up 3 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_input_18_2_16.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_input_18_2_16.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipelined_input_18_2_16'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pipelined_input_18_2_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pipelined_input_18_2_16.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipelined_input_18_2_16'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$410 ($dff) from module pipelined_input_18_2_16 (D = $procmux$405_Y, Q = \pipeline_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$461 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$403_Y, Q = \pipeline_0_0).
Adding SRST signal on $procdff$411 ($dff) from module pipelined_input_18_2_16 (D = $procmux$397_Y, Q = \pipeline_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$463 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$395_Y, Q = \pipeline_0_1).
Adding SRST signal on $procdff$412 ($dff) from module pipelined_input_18_2_16 (D = $procmux$389_Y, Q = \pipeline_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$465 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$387_Y, Q = \pipeline_0_2).
Adding SRST signal on $procdff$413 ($dff) from module pipelined_input_18_2_16 (D = $procmux$381_Y, Q = \pipeline_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$467 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$379_Y, Q = \pipeline_0_3).
Adding SRST signal on $procdff$414 ($dff) from module pipelined_input_18_2_16 (D = $procmux$373_Y, Q = \pipeline_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$469 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$371_Y, Q = \pipeline_0_4).
Adding SRST signal on $procdff$415 ($dff) from module pipelined_input_18_2_16 (D = $procmux$365_Y, Q = \pipeline_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$471 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$363_Y, Q = \pipeline_0_5).
Adding SRST signal on $procdff$416 ($dff) from module pipelined_input_18_2_16 (D = $procmux$357_Y, Q = \pipeline_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$473 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$355_Y, Q = \pipeline_0_6).
Adding SRST signal on $procdff$417 ($dff) from module pipelined_input_18_2_16 (D = $procmux$349_Y, Q = \pipeline_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$475 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$347_Y, Q = \pipeline_0_7).
Adding SRST signal on $procdff$418 ($dff) from module pipelined_input_18_2_16 (D = $procmux$341_Y, Q = \pipeline_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$477 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$339_Y, Q = \pipeline_0_8).
Adding SRST signal on $procdff$419 ($dff) from module pipelined_input_18_2_16 (D = $procmux$333_Y, Q = \pipeline_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$479 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$331_Y, Q = \pipeline_0_9).
Adding SRST signal on $procdff$420 ($dff) from module pipelined_input_18_2_16 (D = $procmux$325_Y, Q = \pipeline_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$481 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$323_Y, Q = \pipeline_0_10).
Adding SRST signal on $procdff$421 ($dff) from module pipelined_input_18_2_16 (D = $procmux$317_Y, Q = \pipeline_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$483 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$315_Y, Q = \pipeline_0_11).
Adding SRST signal on $procdff$422 ($dff) from module pipelined_input_18_2_16 (D = $procmux$309_Y, Q = \pipeline_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$485 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$307_Y, Q = \pipeline_0_12).
Adding SRST signal on $procdff$423 ($dff) from module pipelined_input_18_2_16 (D = $procmux$301_Y, Q = \pipeline_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$487 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$299_Y, Q = \pipeline_0_13).
Adding SRST signal on $procdff$424 ($dff) from module pipelined_input_18_2_16 (D = $procmux$293_Y, Q = \pipeline_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$489 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$291_Y, Q = \pipeline_0_14).
Adding SRST signal on $procdff$425 ($dff) from module pipelined_input_18_2_16 (D = $procmux$285_Y, Q = \pipeline_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$491 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$283_Y, Q = \pipeline_0_15).
Adding SRST signal on $procdff$426 ($dff) from module pipelined_input_18_2_16 (D = $procmux$277_Y, Q = \pipeline_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$493 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$275_Y, Q = \pipeline_1_0).
Adding SRST signal on $procdff$427 ($dff) from module pipelined_input_18_2_16 (D = $procmux$269_Y, Q = \pipeline_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$495 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$267_Y, Q = \pipeline_1_1).
Adding SRST signal on $procdff$428 ($dff) from module pipelined_input_18_2_16 (D = $procmux$261_Y, Q = \pipeline_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$497 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$259_Y, Q = \pipeline_1_2).
Adding SRST signal on $procdff$429 ($dff) from module pipelined_input_18_2_16 (D = $procmux$253_Y, Q = \pipeline_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$499 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$251_Y, Q = \pipeline_1_3).
Adding SRST signal on $procdff$430 ($dff) from module pipelined_input_18_2_16 (D = $procmux$245_Y, Q = \pipeline_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$501 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$243_Y, Q = \pipeline_1_4).
Adding SRST signal on $procdff$431 ($dff) from module pipelined_input_18_2_16 (D = $procmux$237_Y, Q = \pipeline_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$503 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$235_Y, Q = \pipeline_1_5).
Adding SRST signal on $procdff$432 ($dff) from module pipelined_input_18_2_16 (D = $procmux$229_Y, Q = \pipeline_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$505 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$227_Y, Q = \pipeline_1_6).
Adding SRST signal on $procdff$433 ($dff) from module pipelined_input_18_2_16 (D = $procmux$221_Y, Q = \pipeline_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$507 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$219_Y, Q = \pipeline_1_7).
Adding SRST signal on $procdff$434 ($dff) from module pipelined_input_18_2_16 (D = $procmux$213_Y, Q = \pipeline_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$509 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$211_Y, Q = \pipeline_1_8).
Adding SRST signal on $procdff$435 ($dff) from module pipelined_input_18_2_16 (D = $procmux$205_Y, Q = \pipeline_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$511 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$203_Y, Q = \pipeline_1_9).
Adding SRST signal on $procdff$436 ($dff) from module pipelined_input_18_2_16 (D = $procmux$197_Y, Q = \pipeline_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$513 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$195_Y, Q = \pipeline_1_10).
Adding SRST signal on $procdff$437 ($dff) from module pipelined_input_18_2_16 (D = $procmux$189_Y, Q = \pipeline_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$515 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$187_Y, Q = \pipeline_1_11).
Adding SRST signal on $procdff$438 ($dff) from module pipelined_input_18_2_16 (D = $procmux$181_Y, Q = \pipeline_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$517 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$179_Y, Q = \pipeline_1_12).
Adding SRST signal on $procdff$439 ($dff) from module pipelined_input_18_2_16 (D = $procmux$173_Y, Q = \pipeline_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$519 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$171_Y, Q = \pipeline_1_13).
Adding SRST signal on $procdff$440 ($dff) from module pipelined_input_18_2_16 (D = $procmux$165_Y, Q = \pipeline_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$521 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$163_Y, Q = \pipeline_1_14).
Adding SRST signal on $procdff$441 ($dff) from module pipelined_input_18_2_16 (D = $procmux$157_Y, Q = \pipeline_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$523 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$155_Y, Q = \pipeline_1_15).
Adding SRST signal on $procdff$442 ($dff) from module pipelined_input_18_2_16 (D = $procmux$149_Y, Q = \pipeline_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$525 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$147_Y, Q = \pipeline_2_0).
Adding SRST signal on $procdff$443 ($dff) from module pipelined_input_18_2_16 (D = $procmux$141_Y, Q = \pipeline_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$527 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$139_Y, Q = \pipeline_2_1).
Adding SRST signal on $procdff$444 ($dff) from module pipelined_input_18_2_16 (D = $procmux$133_Y, Q = \pipeline_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$529 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$131_Y, Q = \pipeline_2_2).
Adding SRST signal on $procdff$445 ($dff) from module pipelined_input_18_2_16 (D = $procmux$125_Y, Q = \pipeline_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$531 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$123_Y, Q = \pipeline_2_3).
Adding SRST signal on $procdff$446 ($dff) from module pipelined_input_18_2_16 (D = $procmux$117_Y, Q = \pipeline_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$533 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$115_Y, Q = \pipeline_2_4).
Adding SRST signal on $procdff$447 ($dff) from module pipelined_input_18_2_16 (D = $procmux$109_Y, Q = \pipeline_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$535 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$107_Y, Q = \pipeline_2_5).
Adding SRST signal on $procdff$448 ($dff) from module pipelined_input_18_2_16 (D = $procmux$101_Y, Q = \pipeline_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$537 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$99_Y, Q = \pipeline_2_6).
Adding SRST signal on $procdff$449 ($dff) from module pipelined_input_18_2_16 (D = $procmux$93_Y, Q = \pipeline_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$539 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$91_Y, Q = \pipeline_2_7).
Adding SRST signal on $procdff$450 ($dff) from module pipelined_input_18_2_16 (D = $procmux$85_Y, Q = \pipeline_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$541 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$83_Y, Q = \pipeline_2_8).
Adding SRST signal on $procdff$451 ($dff) from module pipelined_input_18_2_16 (D = $procmux$77_Y, Q = \pipeline_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$543 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$75_Y, Q = \pipeline_2_9).
Adding SRST signal on $procdff$452 ($dff) from module pipelined_input_18_2_16 (D = $procmux$69_Y, Q = \pipeline_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$545 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$67_Y, Q = \pipeline_2_10).
Adding SRST signal on $procdff$453 ($dff) from module pipelined_input_18_2_16 (D = $procmux$61_Y, Q = \pipeline_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$547 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$59_Y, Q = \pipeline_2_11).
Adding SRST signal on $procdff$454 ($dff) from module pipelined_input_18_2_16 (D = $procmux$53_Y, Q = \pipeline_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$549 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$51_Y, Q = \pipeline_2_12).
Adding SRST signal on $procdff$455 ($dff) from module pipelined_input_18_2_16 (D = $procmux$45_Y, Q = \pipeline_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$551 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$43_Y, Q = \pipeline_2_13).
Adding SRST signal on $procdff$456 ($dff) from module pipelined_input_18_2_16 (D = $procmux$37_Y, Q = \pipeline_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$553 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$35_Y, Q = \pipeline_2_14).
Adding SRST signal on $procdff$457 ($dff) from module pipelined_input_18_2_16 (D = $procmux$29_Y, Q = \pipeline_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$555 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$27_Y, Q = \pipeline_2_15).
Adding SRST signal on $procdff$458 ($dff) from module pipelined_input_18_2_16 (D = $procmux$21_Y, Q = \pipeline_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$557 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$19_Y, Q = \pipeline_valid_0).
Adding SRST signal on $procdff$459 ($dff) from module pipelined_input_18_2_16 (D = $procmux$13_Y, Q = \pipeline_valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$559 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$11_Y, Q = \pipeline_valid_1).
Adding SRST signal on $procdff$460 ($dff) from module pipelined_input_18_2_16 (D = $procmux$5_Y, Q = \pipeline_valid_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$561 ($sdff) from module pipelined_input_18_2_16 (D = $procmux$3_Y, Q = \pipeline_valid_2).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipelined_input_18_2_16..
Removed 102 unused cells and 306 unused wires.
<suppressed ~103 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_input_18_2_16.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pipelined_input_18_2_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pipelined_input_18_2_16.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipelined_input_18_2_16'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipelined_input_18_2_16..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_input_18_2_16.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== pipelined_input_18_2_16 ===

   Number of wires:                155
   Number of wire bits:           2603
   Number of public wires:         104
   Number of public wire bits:    1736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                102
     $mux                          867
     $sdffe                        867

End of script. Logfile hash: 1f15783d52, CPU: user 0.14s system 0.00s, MEM: 15.42 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 19% 4x opt_expr (0 sec), 17% 2x opt_dff (0 sec), ...
