Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Core_MemCont_VGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Core_MemCont_VGA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Core_MemCont_VGA"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Core_MemCont_VGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\SPImaster.v" into library work
Parsing module <SPImaster>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\SPIinterface.v" into library work
Parsing module <SPIinterface>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\slaveSelect.v" into library work
Parsing module <slaveSelect>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\VGA_SignalGen.v" into library work
Parsing module <VGA_SignalGen>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\SPIcomponent.v" into library work
Parsing module <SPIcomponent>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\sel_Data.v" into library work
Parsing module <sel_Data>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\RegisterFile.v" into library work
Parsing module <RegisterFile>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ipcore_dir\RAM.v" into library work
Parsing module <RAM>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\Dispatch.v" into library work
Parsing module <Dispatch>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ClkDiv_5Hz.v" into library work
Parsing module <ClkDiv_5Hz>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ACL_Controller.v" into library work
Parsing module <ACL_Controller>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Encoder.v" into library work
Parsing module <Encoder>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Debouncer.v" into library work
Parsing module <Debouncer>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\VGA_Controller.v" into library work
Parsing module <VGA_Controller>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\SevSegDisplay4DigController.v" into library work
Parsing module <SevSegDisplay4DigController>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\PmodEnc.v" into library work
Parsing module <PmodEnc>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\MemCont.v" into library work
Parsing module <MemCont>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\CoreTop.v" into library work
Parsing module <CoreTop>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\BinaryTo4DigHex7SegDisplay.v" into library work
Parsing module <BinaryTo4DigHex7SegDisplay>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ACL.v" into library work
Parsing module <ACL>.
Analyzing Verilog file "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\Core_MemCont_VGA.v" into library work
Parsing module <Core_MemCont_VGA>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Core_MemCont_VGA>.

Elaborating module <IBUFG>.

Elaborating module <BUFG>.

Elaborating module <CoreTop>.

Elaborating module <RegisterFile>.

Elaborating module <ALU>.

Elaborating module <MemCont>.

Elaborating module <Dispatch>.

Elaborating module <RAM>.
WARNING:HDLCompiler:1499 - "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ipcore_dir\RAM.v" Line 39: Empty module <RAM> remains a black box.

Elaborating module <VGA_Controller>.

Elaborating module <VGA_SignalGen>.

Elaborating module <SevSegDisplay4DigController>.

Elaborating module <BinaryTo4DigHex7SegDisplay>.

Elaborating module <PmodEnc(MAX=159)>.

Elaborating module <Debouncer>.

Elaborating module <Encoder>.

Elaborating module <PmodEnc(MAX=119)>.

Elaborating module <PmodEnc(MAX=255)>.

Elaborating module <ACL>.

Elaborating module <sel_Data>.
WARNING:HDLCompiler:1127 - "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ACL.v" Line 127: Assignment to ledHolder ignored, since the identifier is never used

Elaborating module <SPIcomponent>.

Elaborating module <SPImaster>.

Elaborating module <SPIinterface>.

Elaborating module <slaveSelect>.

Elaborating module <ClkDiv_5Hz>.

Elaborating module <ACL_Controller>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Core_MemCont_VGA>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\Core_MemCont_VGA.v".
    Found 16-bit subtractor for signal <GND_1_o_yPixelPos[15]_sub_2_OUT> created at line 75.
    Found 16-bit adder for signal <xPixelPos[15]_GND_1_o_add_0_OUT> created at line 74.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <Core_MemCont_VGA> synthesized.

Synthesizing Unit <CoreTop>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\CoreTop.v".
        Fetch = 2'b00
        Receive = 2'b01
        Execute = 2'b10
        add = 4'b0000
        addi = 4'b0001
        sub = 4'b0010
        load = 4'b0011
        store = 4'b0100
        seq = 4'b0101
        slt = 4'b0110
        beq = 4'b0111
        j = 4'b1000
        jal = 4'b1010
        shr = 4'b1010
        shl = 4'b1011
        nan = 4'b1100
        loadi = 4'b1101
        wr = 4'b1110
    Found 2-bit register for signal <PS>.
    Found 16-bit register for signal <Instruction>.
    Found 15-bit register for signal <PC>.
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <PC[14]_GND_4_o_add_9_OUT> created at line 84.
    Found 15-bit adder for signal <PC[14]_GND_4_o_add_22_OUT> created at line 136.
    Found 24-bit 3-to-1 multiplexer for signal <Address> created at line 127.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CoreTop> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\RegisterFile.v".
    Found 16-bit register for signal <R14>.
    Found 16-bit register for signal <R13>.
    Found 16-bit register for signal <R12>.
    Found 16-bit register for signal <R11>.
    Found 16-bit register for signal <R10>.
    Found 16-bit register for signal <R9>.
    Found 16-bit register for signal <R8>.
    Found 16-bit register for signal <R7>.
    Found 16-bit register for signal <R6>.
    Found 16-bit register for signal <R5>.
    Found 16-bit register for signal <R4>.
    Found 16-bit register for signal <R3>.
    Found 16-bit register for signal <R2>.
    Found 16-bit register for signal <R1>.
    Found 16-bit register for signal <R0>.
    Found 16-bit register for signal <R15>.
    Found 16-bit 16-to-1 multiplexer for signal <Aout> created at line 62.
    Found 16-bit 16-to-1 multiplexer for signal <Bout> created at line 80.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <RegisterFile> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ALU.v".
WARNING:Xst:647 - Input <Instruction<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <Ain[15]_Bin[15]_add_1_OUT> created at line 37.
    Found 16-bit adder for signal <Ain[15]_GND_6_o_add_2_OUT> created at line 38.
    Found 16-bit adder for signal <n0040> created at line 39.
    Found 16-bit adder for signal <Ain[15]_GND_6_o_add_5_OUT> created at line 39.
    Found 16-bit shifter logical right for signal <Ain[15]_Instruction[3]_shift_right_10_OUT> created at line 47
    Found 16-bit shifter logical left for signal <Ain[15]_Instruction[3]_shift_left_11_OUT> created at line 48
    Found 16-bit 9-to-1 multiplexer for signal <Output> created at line 36.
    Found 16-bit comparator equal for signal <eqFlag> created at line 42
    Found 16-bit comparator greater for signal <Ain[15]_Bin[15]_LessThan_9_o> created at line 43
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <MemCont>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\MemCont.v".
    Summary:
	no macro.
Unit <MemCont> synthesized.

Synthesizing Unit <Dispatch>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\Dispatch.v".
WARNING:Xst:647 - Input <Address<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 7-to-1 multiplexer for signal <_n0031> created at line 33.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Dispatch> synthesized.

Synthesizing Unit <VGA_Controller>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\VGA_Controller.v".
    Found 15-bit adder for signal <Address> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <VGA_Controller> synthesized.

Synthesizing Unit <VGA_SignalGen>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\VGA_SignalGen.v".
        HorzPixelCount = 800
        HorzPixNBITS = 10
        VertPixelCount = 525
        VertPixNBITS = 10
        subPixelCountNBITS = 2
        subPixFreqDivision = 4
        HorzBackPorch = 48
        HorzFrontPorch = 16
        HorzActiveReg = 640
        VertBackPorch = 33
        VertFrontPorch = 10
        VertActiveReg = 480
        HSyncReg = 96
        VSyncReg = 2
    Found 10-bit register for signal <PixelCount>.
    Found 10-bit register for signal <LineCount>.
    Found 1-bit register for signal <Vsync>.
    Found 1-bit register for signal <Hsync>.
    Found 8-bit register for signal <ColorOut>.
    Found 2-bit register for signal <subPixelCount>.
    Found 2-bit adder for signal <subPixelCount[1]_GND_11_o_add_2_OUT> created at line 69.
    Found 10-bit adder for signal <PixelCount[9]_GND_11_o_add_6_OUT> created at line 77.
    Found 10-bit adder for signal <LineCount[9]_GND_11_o_add_10_OUT> created at line 87.
    Found 10-bit comparator lessequal for signal <n0010> created at line 90
    Found 10-bit comparator greater for signal <LineCount[9]_GND_11_o_LessThan_14_o> created at line 90
    Found 10-bit comparator lessequal for signal <n0017> created at line 92
    Found 10-bit comparator greater for signal <PixelCount[9]_PWR_12_o_LessThan_17_o> created at line 92
    Found 10-bit comparator greater for signal <PixelCount[9]_PWR_12_o_LessThan_19_o> created at line 93
    Found 10-bit comparator greater for signal <LineCount[9]_GND_11_o_LessThan_21_o> created at line 93
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <VGA_SignalGen> synthesized.

Synthesizing Unit <SevSegDisplay4DigController>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\SevSegDisplay4DigController.v".
    Found 4-bit register for signal <binOUT>.
    Found 4-bit register for signal <en_bus>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_12_o_add_1_OUT> created at line 55.
    Found 16-bit comparator lessequal for signal <n0004> created at line 65
    Found 16-bit comparator lessequal for signal <n0006> created at line 65
    Found 16-bit comparator lessequal for signal <n0009> created at line 70
    Found 16-bit comparator lessequal for signal <n0011> created at line 70
    Found 16-bit comparator lessequal for signal <n0014> created at line 75
    Found 16-bit comparator lessequal for signal <n0016> created at line 75
    Found 16-bit comparator lessequal for signal <n0019> created at line 80
    Found 16-bit comparator lessequal for signal <n0021> created at line 80
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <SevSegDisplay4DigController> synthesized.

Synthesizing Unit <BinaryTo4DigHex7SegDisplay>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\BinaryTo4DigHex7SegDisplay.v".
    Found 16x7-bit Read Only RAM for signal <_n0028>
    Summary:
	inferred   1 RAM(s).
Unit <BinaryTo4DigHex7SegDisplay> synthesized.

Synthesizing Unit <PmodEnc_1>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\PmodEnc.v".
        MAX = 8'b10011111
    Summary:
	no macro.
Unit <PmodEnc_1> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Debouncer.v".
    Found 1-bit register for signal <sampledB>.
    Found 1-bit register for signal <Aout>.
    Found 1-bit register for signal <Bout>.
    Found 7-bit register for signal <sclk>.
    Found 1-bit register for signal <sampledA>.
    Found 7-bit adder for signal <sclk[6]_GND_16_o_add_4_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <sampledA_Ain_equal_3_o> created at line 59
    Found 1-bit comparator not equal for signal <sampledB_Bin_equal_4_o> created at line 63
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <Encoder>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\Assignment4_TextDisplay\Encoder.v".
    Found 32-bit register for signal <curState>.
    Found 8-bit register for signal <EncOut>.
    Found finite state machine <FSM_1> for signal <curState>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 39                                             |
    | Inputs             | 4                                              |
    | Outputs            | 55                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 01101001011001000110110001100101               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <EncOut[7]_GND_17_o_sub_9_OUT> created at line 81.
    Found 8-bit adder for signal <EncOut[7]_GND_17_o_add_4_OUT> created at line 73.
    Found 32-bit comparator equal for signal <n0000> created at line 70
    Found 8-bit comparator lessequal for signal <EncOut[7]_max[7]_LessThan_4_o> created at line 72
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Encoder> synthesized.

Synthesizing Unit <PmodEnc_2>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\PmodEnc.v".
        MAX = 8'b01110111
    Summary:
	no macro.
Unit <PmodEnc_2> synthesized.

Synthesizing Unit <PmodEnc_3>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\PmodEnc.v".
        MAX = 8'b11111111
    Summary:
	no macro.
Unit <PmodEnc_3> synthesized.

Synthesizing Unit <ACL>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ACL.v".
INFO:Xst:3210 - "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ACL.v" line 119: Output port <LED> of the instance <SDATA> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ACL> synthesized.

Synthesizing Unit <sel_Data>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\sel_Data.v".
    Found 10-bit register for signal <DOUT>.
    Found 3-bit register for signal <LED>.
    Found 9-bit subtractor for signal <GND_21_o_xAxis[8]_sub_12_OUT> created at line 95.
    Found 9-bit subtractor for signal <GND_21_o_yAxis[8]_sub_7_OUT> created at line 79.
    Found 9-bit subtractor for signal <GND_21_o_zAxis[8]_sub_10_OUT> created at line 87.
    Found 4x3-bit Read Only RAM for signal <GND_21_o_GND_21_o_mux_16_OUT>
    Found 10-bit 4-to-1 multiplexer for signal <xAxis[9]_xAxis[9]_mux_17_OUT> created at line 76.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <sel_Data> synthesized.

Synthesizing Unit <SPIcomponent>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\SPIcomponent.v".
    Summary:
	no macro.
Unit <SPIcomponent> synthesized.

Synthesizing Unit <SPImaster>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\SPImaster.v".
        state_type_idle = 3'b000
        state_type_configure = 3'b001
        state_type_transmitting = 3'b010
        state_type_recieving = 3'b011
        state_type_finished = 3'b100
        state_type_break = 3'b101
        state_type_holding = 3'b110
        data_type_x_axis = 2'b00
        data_type_y_axis = 2'b01
        data_type_z_axis = 2'b10
        configure_type_powerCtl = 2'b00
        configure_type_bwRate = 2'b01
        configure_type_dataFormat = 2'b10
        POWER_CTL = 16'b0010110100001000
        BW_RATE = 16'b0010110000001000
        DATA_FORMAT = 16'b0011000100000000
        xAxis0 = 16'b1011001000000000
        xAxis1 = 16'b1011001100000000
        yAxis0 = 16'b1011010000000000
        yAxis1 = 16'b1011010100000000
        zAxis0 = 16'b1011011000000000
        zAxis1 = 16'b1011011100000000
    Found 1-bit register for signal <transmit>.
    Found 3-bit register for signal <STATE>.
    Found 2-bit register for signal <DATA>.
    Found 12-bit register for signal <break_count>.
    Found 21-bit register for signal <hold_count>.
    Found 1-bit register for signal <done_configure>.
    Found 2-bit register for signal <CONFIGUREsel>.
    Found 16-bit register for signal <txdata>.
    Found 1-bit register for signal <register_select>.
    Found 1-bit register for signal <sample_done>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <x_axis_data<9>>.
    Found 1-bit register for signal <x_axis_data<8>>.
    Found 1-bit register for signal <x_axis_data<7>>.
    Found 1-bit register for signal <x_axis_data<6>>.
    Found 1-bit register for signal <x_axis_data<5>>.
    Found 1-bit register for signal <x_axis_data<4>>.
    Found 1-bit register for signal <x_axis_data<3>>.
    Found 1-bit register for signal <x_axis_data<2>>.
    Found 1-bit register for signal <x_axis_data<1>>.
    Found 1-bit register for signal <x_axis_data<0>>.
    Found 1-bit register for signal <y_axis_data<9>>.
    Found 1-bit register for signal <y_axis_data<8>>.
    Found 1-bit register for signal <y_axis_data<7>>.
    Found 1-bit register for signal <y_axis_data<6>>.
    Found 1-bit register for signal <y_axis_data<5>>.
    Found 1-bit register for signal <y_axis_data<4>>.
    Found 1-bit register for signal <y_axis_data<3>>.
    Found 1-bit register for signal <y_axis_data<2>>.
    Found 1-bit register for signal <y_axis_data<1>>.
    Found 1-bit register for signal <y_axis_data<0>>.
    Found 1-bit register for signal <z_axis_data<9>>.
    Found 1-bit register for signal <z_axis_data<8>>.
    Found 1-bit register for signal <z_axis_data<7>>.
    Found 1-bit register for signal <z_axis_data<6>>.
    Found 1-bit register for signal <z_axis_data<5>>.
    Found 1-bit register for signal <z_axis_data<4>>.
    Found 1-bit register for signal <z_axis_data<3>>.
    Found 1-bit register for signal <z_axis_data<2>>.
    Found 1-bit register for signal <z_axis_data<1>>.
    Found 1-bit register for signal <z_axis_data<0>>.
    Found 1-bit register for signal <end_configure>.
    Found 4-bit register for signal <prevstart>.
    Found finite state machine <FSM_2> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 27                                             |
    | Inputs             | 14                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <DATA>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <CONFIGUREsel>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <break_count[11]_GND_23_o_add_83_OUT> created at line 391.
    Found 21-bit adder for signal <hold_count[20]_GND_23_o_add_89_OUT> created at line 405.
    Found 1-bit comparator greater for signal <n0118> created at line 399
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  89 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  41 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <SPImaster> synthesized.

Synthesizing Unit <SPIinterface>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\SPIinterface.v".
        CLKDIVIDER = 8'b11111111
        TxType_idle = 2'b00
        TxType_transmitting = 2'b01
        RxType_idle = 2'b00
        RxType_recieving = 2'b01
        SCLKType_idle = 2'b00
        SCLKType_running = 2'b01
    Found 4-bit register for signal <tx_count>.
    Found 1-bit register for signal <sdo>.
    Found 2-bit register for signal <TxSTATE>.
    Found 8-bit register for signal <rx_shift_register>.
    Found 4-bit register for signal <rx_count>.
    Found 1-bit register for signal <done>.
    Found 2-bit register for signal <RxSTATE>.
    Found 8-bit register for signal <clk_count>.
    Found 2-bit register for signal <SCLKSTATE>.
    Found 1-bit register for signal <sck_previous>.
    Found 1-bit register for signal <sck_buffer>.
    Found 1-bit register for signal <clk_edge_buffer>.
    Found 16-bit register for signal <tx_shift_register>.
    Found finite state machine <FSM_5> for signal <TxSTATE>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <RxSTATE>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <SCLKSTATE>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <tx_count[3]_GND_24_o_add_8_OUT> created at line 141.
    Found 4-bit adder for signal <rx_count[3]_GND_24_o_add_37_OUT> created at line 191.
    Found 8-bit adder for signal <clk_count[7]_GND_24_o_add_64_OUT> created at line 247.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <SPIinterface> synthesized.

Synthesizing Unit <slaveSelect>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\slaveSelect.v".
    Found 1-bit register for signal <ss>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <slaveSelect> synthesized.

Synthesizing Unit <ClkDiv_5Hz>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ClkDiv_5Hz.v".
        cntEndVal = 24'b100110001001011010000000
    Found 1-bit register for signal <CLKOUT>.
    Found 24-bit register for signal <clkCount>.
    Found 24-bit adder for signal <clkCount[23]_GND_26_o_add_2_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClkDiv_5Hz> synthesized.

Synthesizing Unit <ACL_Controller>.
    Related source file is "C:\Users\imana\OneDrive\Documents\GitHub\FinalCore\ACL_Controller.v".
        receive = 1'b0
        send = 1'b1
WARNING:Xst:647 - Input <selData<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <selData<9:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <PS>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ACL_Controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 26
 10-bit adder                                          : 2
 12-bit adder                                          : 1
 15-bit adder                                          : 3
 16-bit adder                                          : 4
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 21-bit adder                                          : 1
 24-bit adder                                          : 1
 4-bit adder                                           : 2
 7-bit adder                                           : 3
 8-bit adder                                           : 1
 8-bit addsub                                          : 3
 9-bit subtractor                                      : 3
# Registers                                            : 74
 1-bit register                                        : 28
 10-bit register                                       : 6
 12-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 20
 2-bit register                                        : 1
 21-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 5
 7-bit register                                        : 3
 8-bit register                                        : 6
# Comparators                                          : 29
 1-bit comparator greater                              : 1
 1-bit comparator not equal                            : 6
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 8
 32-bit comparator equal                               : 3
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 131
 1-bit 2-to-1 multiplexer                              : 77
 10-bit 2-to-1 multiplexer                             : 3
 10-bit 4-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 4
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 20
 16-bit 7-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 5
 24-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 10

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM.ngc>.
Loading core <RAM> for timing and area information for instance <Ram>.

Synthesizing (advanced) Unit <BinaryTo4DigHex7SegDisplay>.
INFO:Xst:3231 - The small RAM <Mram__n0028> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <binIN>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <BinaryTo4DigHex7SegDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <ClkDiv_5Hz>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
Unit <ClkDiv_5Hz> synthesized (advanced).

Synthesizing (advanced) Unit <Debouncer>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
Unit <Debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <Encoder>.
The following registers are absorbed into counter <EncOut>: 1 register on signal <EncOut>.
Unit <Encoder> synthesized (advanced).

Synthesizing (advanced) Unit <SPIinterface>.
The following registers are absorbed into counter <tx_count>: 1 register on signal <tx_count>.
The following registers are absorbed into counter <rx_count>: 1 register on signal <rx_count>.
Unit <SPIinterface> synthesized (advanced).

Synthesizing (advanced) Unit <SPImaster>.
The following registers are absorbed into counter <break_count>: 1 register on signal <break_count>.
Unit <SPImaster> synthesized (advanced).

Synthesizing (advanced) Unit <SevSegDisplay4DigController>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <SevSegDisplay4DigController> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_SignalGen>.
The following registers are absorbed into counter <subPixelCount>: 1 register on signal <subPixelCount>.
The following registers are absorbed into counter <PixelCount>: 1 register on signal <PixelCount>.
The following registers are absorbed into counter <LineCount>: 1 register on signal <LineCount>.
Unit <VGA_SignalGen> synthesized (advanced).

Synthesizing (advanced) Unit <sel_Data>.
INFO:Xst:3217 - HDL ADVISOR - Register <LED> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_GND_21_o_GND_21_o_mux_16_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SW>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sel_Data> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 12
 15-bit adder                                          : 3
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 21-bit adder                                          : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 3
# Counters                                             : 14
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 4-bit up counter                                      : 2
 7-bit up counter                                      : 3
 8-bit updown counter                                  : 3
# Registers                                            : 447
 Flip-Flops                                            : 447
# Comparators                                          : 29
 1-bit comparator greater                              : 1
 1-bit comparator not equal                            : 6
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 8
 32-bit comparator equal                               : 3
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 156
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 77
 10-bit 2-to-1 multiplexer                             : 3
 10-bit 4-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 19
 16-bit 7-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 4
 24-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xEnc/C1_Encoder/FSM_1> on signal <curState[1:9]> with one-hot encoding.
Optimizing FSM <color/C1_Encoder/FSM_1> on signal <curState[1:9]> with one-hot encoding.
Optimizing FSM <yEnc/C1_Encoder/FSM_1> on signal <curState[1:9]> with one-hot encoding.
-----------------------------------------------
 State                            | Encoding
-----------------------------------------------
 01101001011001000110110001100101 | 000000001
 00000000000000000101001000110001 | 000000010
 00000000000000000101001000110010 | 000000100
 00000000011000010110010001100100 | 000001000
 00000000000000000100110000110001 | 000010000
 00000000000000000100110000110010 | 000100000
 00000000000000000100110000110011 | 001000000
 00000000000000000101001000110011 | 010000000
 00000000011100110111010101100010 | 100000000
-----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C0/FSM_4> on signal <CONFIGUREsel[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C0/FSM_3> on signal <DATA[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C0/FSM_2> on signal <STATE[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 100   | 100
 011   | 011
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C1/FSM_5> on signal <TxSTATE[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C1/FSM_6> on signal <RxSTATE[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_ACL/SPI/C1/FSM_7> on signal <SCLKSTATE[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Core/FSM_0> on signal <PS[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 10    | 001
 01    | 010
 00    | 100
-------------------
WARNING:Xst:1710 - FF/Latch <txdata_0> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_1> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_2> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_4> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_5> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_6> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_7> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txdata_14> (without init value) has a constant value of 0 in block <SPImaster>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <txdata_3> in Unit <SPImaster> is equivalent to the following FF/Latch, which will be removed : <txdata_11> 

Optimizing unit <Core_MemCont_VGA> ...

Optimizing unit <Encoder> ...

Optimizing unit <sel_Data> ...

Optimizing unit <SPImaster> ...

Optimizing unit <SPIinterface> ...

Optimizing unit <SevSegDisplay4DigController> ...

Optimizing unit <CoreTop> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <ALU> ...

Optimizing unit <VGA_SignalGen> ...
WARNING:Xst:1293 - FF/Latch <_ACL/SPI/C1/tx_shift_register_2> has a constant value of 0 in block <Core_MemCont_VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_ACL/SPI/C1/tx_shift_register_1> has a constant value of 0 in block <Core_MemCont_VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_ACL/SPI/C1/tx_shift_register_0> has a constant value of 0 in block <Core_MemCont_VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <_ACL/SDATA/LED_2> of sequential type is unconnected in block <Core_MemCont_VGA>.
WARNING:Xst:2677 - Node <_ACL/SDATA/LED_1> of sequential type is unconnected in block <Core_MemCont_VGA>.
WARNING:Xst:2677 - Node <_ACL/SDATA/LED_0> of sequential type is unconnected in block <Core_MemCont_VGA>.
WARNING:Xst:1710 - FF/Latch <yEnc/C1_Encoder/EncOut_7> (without init value) has a constant value of 0 in block <Core_MemCont_VGA>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <xEnc/C0_Debouncer/sclk_0> in Unit <Core_MemCont_VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <color/C0_Debouncer/sclk_0> <yEnc/C0_Debouncer/sclk_0> 
INFO:Xst:2261 - The FF/Latch <xEnc/C0_Debouncer/sclk_1> in Unit <Core_MemCont_VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <color/C0_Debouncer/sclk_1> <yEnc/C0_Debouncer/sclk_1> 
INFO:Xst:2261 - The FF/Latch <xEnc/C0_Debouncer/sclk_2> in Unit <Core_MemCont_VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <color/C0_Debouncer/sclk_2> <yEnc/C0_Debouncer/sclk_2> 
INFO:Xst:2261 - The FF/Latch <xEnc/C0_Debouncer/sclk_3> in Unit <Core_MemCont_VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <color/C0_Debouncer/sclk_3> <yEnc/C0_Debouncer/sclk_3> 
INFO:Xst:2261 - The FF/Latch <xEnc/C0_Debouncer/sclk_4> in Unit <Core_MemCont_VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <color/C0_Debouncer/sclk_4> <yEnc/C0_Debouncer/sclk_4> 
INFO:Xst:2261 - The FF/Latch <xEnc/C0_Debouncer/sclk_5> in Unit <Core_MemCont_VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <color/C0_Debouncer/sclk_5> <yEnc/C0_Debouncer/sclk_5> 
INFO:Xst:2261 - The FF/Latch <xEnc/C0_Debouncer/sclk_6> in Unit <Core_MemCont_VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <color/C0_Debouncer/sclk_6> <yEnc/C0_Debouncer/sclk_6> 
INFO:Xst:3203 - The FF/Latch <DisplayController/counter_0> in Unit <Core_MemCont_VGA> is the opposite to the following FF/Latch, which will be removed : <VGA/SignalGen/subPixelCount_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Core_MemCont_VGA, actual ratio is 19.
FlipFlop Core/Instruction_16 has been replicated 1 time(s)
FlipFlop Core/Instruction_17 has been replicated 1 time(s)
FlipFlop Core/Instruction_18 has been replicated 1 time(s)
FlipFlop Core/Instruction_19 has been replicated 1 time(s)
FlipFlop Core/Instruction_28 has been replicated 3 time(s)
FlipFlop Core/Instruction_29 has been replicated 3 time(s)
FlipFlop Core/Instruction_30 has been replicated 3 time(s)
FlipFlop Core/Instruction_31 has been replicated 3 time(s)
FlipFlop Core/PS_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 600
 Flip-Flops                                            : 600

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Core_MemCont_VGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2094
#      GND                         : 2
#      INV                         : 27
#      LUT1                        : 120
#      LUT2                        : 66
#      LUT3                        : 105
#      LUT4                        : 147
#      LUT5                        : 290
#      LUT6                        : 796
#      MUXCY                       : 210
#      MUXF7                       : 108
#      MUXF8                       : 32
#      VCC                         : 2
#      XORCY                       : 189
# FlipFlops/Latches                : 610
#      FD                          : 81
#      FDC                         : 34
#      FDCE                        : 1
#      FDE                         : 330
#      FDR                         : 49
#      FDRE                        : 111
#      FDS                         : 4
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 37
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             610  out of  18224     3%  
 Number of Slice LUTs:                 1551  out of   9112    17%  
    Number used as Logic:              1551  out of   9112    17%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1834
   Number with an unused Flip Flop:    1224  out of   1834    66%  
   Number with an unused LUT:           283  out of   1834    15%  
   Number of fully used LUT-FF pairs:   327  out of   1834    17%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    232    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ExternalClk                        | IBUFG+BUFG             | 642   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.193ns (Maximum Frequency: 108.783MHz)
   Minimum input arrival time before clock: 6.204ns
   Maximum output required time after clock: 7.198ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ExternalClk'
  Clock period: 9.193ns (frequency: 108.783MHz)
  Total number of paths / destination ports: 7171330 / 2420
-------------------------------------------------------------------------
Delay:               9.193ns (Levels of Logic = 7)
  Source:            MemoryController/Ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:       MemoryController/Ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Source Clock:      ExternalClk rising
  Destination Clock: ExternalClk rising

  Data Path: MemoryController/Ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to MemoryController/Ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            128   0.447   2.315  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>)
     LUT6:I0->O            1   0.203   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_816 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_816)
     LUT6:I2->O            1   0.203   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_35 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_35)
     MUXF7:I1->O           4   0.140   0.912  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_4 (douta<14>)
     end scope: 'MemoryController/Ram:douta<14>'
     LUT6:I3->O           15   0.205   1.086  Core/PS_Address<0>1 (Core/PS_Address<0>1)
     LUT5:I3->O           33   0.203   1.650  Core/PS_Address<12> (CoreAddress<12>)
     begin scope: 'MemoryController/Ram:addra<12>'
     LUT5:I0->O            1   0.203   0.579  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out291 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_ena)
     RAMB16BWER:ENA            0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    ----------------------------------------
    Total                      9.193ns (1.824ns logic, 7.369ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ExternalClk'
  Total number of paths / destination ports: 249 / 194
-------------------------------------------------------------------------
Offset:              6.204ns (Levels of Logic = 5)
  Source:            sw<1> (PAD)
  Destination:       _ACL/SDATA/DOUT_7 (FF)
  Destination Clock: ExternalClk rising

  Data Path: sw<1> to _ACL/SDATA/DOUT_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.457  sw_1_IBUF (sw_1_IBUF)
     LUT6:I0->O            4   0.203   0.684  _ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_17_OUT951 (_ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_17_OUT95)
     LUT3:I2->O            2   0.205   0.981  _ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_17_OUT91211 (_ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_17_OUT9121)
     LUT6:I0->O            1   0.203   0.944  _ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_17_OUT84 (_ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_17_OUT83)
     LUT6:I0->O            1   0.203   0.000  _ACL/SDATA/Mmux_xAxis[9]_xAxis[9]_mux_17_OUT87 (_ACL/SDATA/xAxis[9]_xAxis[9]_mux_17_OUT<7>)
     FDC:D                     0.102          _ACL/SDATA/DOUT_7
    ----------------------------------------
    Total                      6.204ns (2.138ns logic, 4.066ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ExternalClk'
  Total number of paths / destination ports: 77 / 25
-------------------------------------------------------------------------
Offset:              7.198ns (Levels of Logic = 4)
  Source:            Core/Instruction_30_1 (FF)
  Destination:       led (PAD)
  Source Clock:      ExternalClk rising

  Data Path: Core/Instruction_30_1 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.961  Core/Instruction_30_1 (Core/Instruction_30_1)
     LUT5:I0->O            3   0.203   0.651  Core/PS_Address<0>51_1 (Core/PS_Address<0>51)
     LUT6:I5->O           20   0.205   1.340  MemoryController/D/_n0032<23>1 (MemoryController/D/_n0032)
     LUT6:I2->O            2   0.203   0.616  _ACL/cont/NS1 (_ACL/cont/NS)
     OBUF:I->O                 2.571          led_OBUF (led)
    ----------------------------------------
    Total                      7.198ns (3.629ns logic, 3.569ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ExternalClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ExternalClk    |    9.193|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.33 secs
 
--> 

Total memory usage is 300892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :   13 (   0 filtered)

