\subsection{TDC EIC}
\label{subsec:wbgen:tdc_eic}
FMC TDC embedded interrrupt controller.
\subsubsection{Memory map summary}
\rowcolors{2}{gray!25}{white}
\resizebox{\textwidth}{!}{
\begin{tabular}{|l|l|l|l|l|}
\rowcolor{RoyalPurple}
\color{white} SW Offset & \color{white} Type & \color{white} Name &
\color{white} HW prefix & \color{white} C prefix\\
0x20& REG & Interrupt disable register & tdc\_eic\_eic\_idr & EIC\_IDR\\
0x24& REG & Interrupt enable register & tdc\_eic\_eic\_ier & EIC\_IER\\
0x28& REG & Interrupt mask register & tdc\_eic\_eic\_imr & EIC\_IMR\\
0x2c& REG & Interrupt status register & tdc\_eic\_eic\_isr & EIC\_ISR\\
\hline
\end{tabular}
}

\subsubsection{Register description}
\paragraph*{Interrupt disable register}\mbox{}\\\vskip 6pt
\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_eic\_idr\\
{\bf HW address:}  & 0x8\\
{\bf SW prefix:}  & EIC\_IDR\\
{\bf SW offset:}  & 0x20\\
\end{tabular}

\vspace{12pt}
Writing 1 disables handling of the interrupt associated with corresponding bit. Writin 0 has no effect.

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA5} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA4}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA3} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA2} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA1} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO5} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO4} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO3} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO2} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO1}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
TDC\_FIFO1
} [\emph{write-only}]: FMC TDC timestamps interrupt (FIFO1)
\\
write 1: disable interrupt 'FMC TDC timestamps interrupt (FIFO1)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO2
} [\emph{write-only}]: FMC TDC timestamps interrupt (FIFO2)
\\
write 1: disable interrupt 'FMC TDC timestamps interrupt (FIFO2)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO3
} [\emph{write-only}]: FMC TDC timestamps interrupt (FIFO3)
\\
write 1: disable interrupt 'FMC TDC timestamps interrupt (FIFO3)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO4
} [\emph{write-only}]: FMC TDC timestamps interrupt (FIFO4)
\\
write 1: disable interrupt 'FMC TDC timestamps interrupt (FIFO4)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO5
} [\emph{write-only}]: FMC TDC timestamps interrupt (FIFO5)
\\
write 1: disable interrupt 'FMC TDC timestamps interrupt (FIFO5)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA1
} [\emph{write-only}]: FMC TDC timestamps interrupt (DMA1)
\\
write 1: disable interrupt 'FMC TDC timestamps interrupt (DMA1)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA2
} [\emph{write-only}]: FMC TDC timestamps interrupt (DMA2)
\\
write 1: disable interrupt 'FMC TDC timestamps interrupt (DMA2)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA3
} [\emph{write-only}]: FMC TDC timestamps interrupt (DMA3)
\\
write 1: disable interrupt 'FMC TDC timestamps interrupt (DMA3)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA4
} [\emph{write-only}]: FMC TDC timestamps interrupt (DMA4)
\\
write 1: disable interrupt 'FMC TDC timestamps interrupt (DMA4)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA5
} [\emph{write-only}]: FMC TDC timestamps interrupt (DMA5)
\\
write 1: disable interrupt 'FMC TDC timestamps interrupt (DMA5)'\\write 0: no effect
\end{small}
\end{itemize}
\paragraph*{Interrupt enable register}\mbox{}\\\vskip 6pt
\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_eic\_ier\\
{\bf HW address:}  & 0x9\\
{\bf SW prefix:}  & EIC\_IER\\
{\bf SW offset:}  & 0x24\\
\end{tabular}

\vspace{12pt}
Writing 1 enables handling of the interrupt associated with corresponding bit. Writin 0 has no effect.

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA5} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA4}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA3} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA2} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA1} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO5} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO4} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO3} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO2} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO1}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
TDC\_FIFO1
} [\emph{write-only}]: FMC TDC timestamps interrupt (FIFO1)
\\
write 1: enable interrupt 'FMC TDC timestamps interrupt (FIFO1)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO2
} [\emph{write-only}]: FMC TDC timestamps interrupt (FIFO2)
\\
write 1: enable interrupt 'FMC TDC timestamps interrupt (FIFO2)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO3
} [\emph{write-only}]: FMC TDC timestamps interrupt (FIFO3)
\\
write 1: enable interrupt 'FMC TDC timestamps interrupt (FIFO3)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO4
} [\emph{write-only}]: FMC TDC timestamps interrupt (FIFO4)
\\
write 1: enable interrupt 'FMC TDC timestamps interrupt (FIFO4)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO5
} [\emph{write-only}]: FMC TDC timestamps interrupt (FIFO5)
\\
write 1: enable interrupt 'FMC TDC timestamps interrupt (FIFO5)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA1
} [\emph{write-only}]: FMC TDC timestamps interrupt (DMA1)
\\
write 1: enable interrupt 'FMC TDC timestamps interrupt (DMA1)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA2
} [\emph{write-only}]: FMC TDC timestamps interrupt (DMA2)
\\
write 1: enable interrupt 'FMC TDC timestamps interrupt (DMA2)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA3
} [\emph{write-only}]: FMC TDC timestamps interrupt (DMA3)
\\
write 1: enable interrupt 'FMC TDC timestamps interrupt (DMA3)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA4
} [\emph{write-only}]: FMC TDC timestamps interrupt (DMA4)
\\
write 1: enable interrupt 'FMC TDC timestamps interrupt (DMA4)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA5
} [\emph{write-only}]: FMC TDC timestamps interrupt (DMA5)
\\
write 1: enable interrupt 'FMC TDC timestamps interrupt (DMA5)'\\write 0: no effect
\end{small}
\end{itemize}
\paragraph*{Interrupt mask register}\mbox{}\\\vskip 6pt
\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_eic\_imr\\
{\bf HW address:}  & 0xa\\
{\bf SW prefix:}  & EIC\_IMR\\
{\bf SW offset:}  & 0x28\\
\end{tabular}

\vspace{12pt}
Shows which interrupts are enabled. 1 means that the interrupt associated with the bitfield is enabled

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA5} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA4}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA3} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA2} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA1} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO5} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO4} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO3} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO2} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO1}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
TDC\_FIFO1
} [\emph{read-only}]: FMC TDC timestamps interrupt (FIFO1)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (FIFO1)' is enabled\\read 0: interrupt 'FMC TDC timestamps interrupt (FIFO1)' is disabled
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO2
} [\emph{read-only}]: FMC TDC timestamps interrupt (FIFO2)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (FIFO2)' is enabled\\read 0: interrupt 'FMC TDC timestamps interrupt (FIFO2)' is disabled
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO3
} [\emph{read-only}]: FMC TDC timestamps interrupt (FIFO3)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (FIFO3)' is enabled\\read 0: interrupt 'FMC TDC timestamps interrupt (FIFO3)' is disabled
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO4
} [\emph{read-only}]: FMC TDC timestamps interrupt (FIFO4)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (FIFO4)' is enabled\\read 0: interrupt 'FMC TDC timestamps interrupt (FIFO4)' is disabled
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO5
} [\emph{read-only}]: FMC TDC timestamps interrupt (FIFO5)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (FIFO5)' is enabled\\read 0: interrupt 'FMC TDC timestamps interrupt (FIFO5)' is disabled
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA1
} [\emph{read-only}]: FMC TDC timestamps interrupt (DMA1)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (DMA1)' is enabled\\read 0: interrupt 'FMC TDC timestamps interrupt (DMA1)' is disabled
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA2
} [\emph{read-only}]: FMC TDC timestamps interrupt (DMA2)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (DMA2)' is enabled\\read 0: interrupt 'FMC TDC timestamps interrupt (DMA2)' is disabled
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA3
} [\emph{read-only}]: FMC TDC timestamps interrupt (DMA3)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (DMA3)' is enabled\\read 0: interrupt 'FMC TDC timestamps interrupt (DMA3)' is disabled
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA4
} [\emph{read-only}]: FMC TDC timestamps interrupt (DMA4)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (DMA4)' is enabled\\read 0: interrupt 'FMC TDC timestamps interrupt (DMA4)' is disabled
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA5
} [\emph{read-only}]: FMC TDC timestamps interrupt (DMA5)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (DMA5)' is enabled\\read 0: interrupt 'FMC TDC timestamps interrupt (DMA5)' is disabled
\end{small}
\end{itemize}
\paragraph*{Interrupt status register}\mbox{}\\\vskip 6pt
\rowcolors{1}{white}{white}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_eic\_isr\\
{\bf HW address:}  & 0xb\\
{\bf SW prefix:}  & EIC\_ISR\\
{\bf SW offset:}  & 0x2c\\
\end{tabular}

\vspace{12pt}
Each bit represents the state of corresponding interrupt. 1 means the interrupt is pending. Writing 1 to a bit clears the corresponding interrupt. Writing 0 has no effect.

\vspace{12pt}
\noindent
\resizebox{\textwidth}{!}{
\begin{tabular}{>{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} >{\centering\arraybackslash}p{1.5cm} }
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & - & \multicolumn{1}{c|}{-}\\
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\\
\hline
\multicolumn{1}{|c}{-} & - & - & - & - & - & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA5} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA4}\\
\hline
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\\
\hline
\multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA3} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA2} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_DMA1} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO5} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO4} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO3} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO2} & \multicolumn{1}{|c|}{\cellcolor{RoyalPurple!25}TDC\_FIFO1}\\
\hline
\end{tabular}
}

\begin{itemize}
\item \begin{small}
{\bf 
TDC\_FIFO1
} [\emph{read/write}]: FMC TDC timestamps interrupt (FIFO1)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (FIFO1)' is pending\\read 0: interrupt not pending\\write 1: clear interrupt 'FMC TDC timestamps interrupt (FIFO1)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO2
} [\emph{read/write}]: FMC TDC timestamps interrupt (FIFO2)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (FIFO2)' is pending\\read 0: interrupt not pending\\write 1: clear interrupt 'FMC TDC timestamps interrupt (FIFO2)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO3
} [\emph{read/write}]: FMC TDC timestamps interrupt (FIFO3)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (FIFO3)' is pending\\read 0: interrupt not pending\\write 1: clear interrupt 'FMC TDC timestamps interrupt (FIFO3)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO4
} [\emph{read/write}]: FMC TDC timestamps interrupt (FIFO4)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (FIFO4)' is pending\\read 0: interrupt not pending\\write 1: clear interrupt 'FMC TDC timestamps interrupt (FIFO4)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_FIFO5
} [\emph{read/write}]: FMC TDC timestamps interrupt (FIFO5)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (FIFO5)' is pending\\read 0: interrupt not pending\\write 1: clear interrupt 'FMC TDC timestamps interrupt (FIFO5)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA1
} [\emph{read/write}]: FMC TDC timestamps interrupt (DMA1)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (DMA1)' is pending\\read 0: interrupt not pending\\write 1: clear interrupt 'FMC TDC timestamps interrupt (DMA1)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA2
} [\emph{read/write}]: FMC TDC timestamps interrupt (DMA2)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (DMA2)' is pending\\read 0: interrupt not pending\\write 1: clear interrupt 'FMC TDC timestamps interrupt (DMA2)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA3
} [\emph{read/write}]: FMC TDC timestamps interrupt (DMA3)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (DMA3)' is pending\\read 0: interrupt not pending\\write 1: clear interrupt 'FMC TDC timestamps interrupt (DMA3)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA4
} [\emph{read/write}]: FMC TDC timestamps interrupt (DMA4)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (DMA4)' is pending\\read 0: interrupt not pending\\write 1: clear interrupt 'FMC TDC timestamps interrupt (DMA4)'\\write 0: no effect
\end{small}
\item \begin{small}
{\bf 
TDC\_DMA5
} [\emph{read/write}]: FMC TDC timestamps interrupt (DMA5)
\\
read 1: interrupt 'FMC TDC timestamps interrupt (DMA5)' is pending\\read 0: interrupt not pending\\write 1: clear interrupt 'FMC TDC timestamps interrupt (DMA5)'\\write 0: no effect
\end{small}
\end{itemize}


\subsubsection{Interrupts}
\paragraph*{FMC TDC timestamps interrupt (FIFO1)}\mbox{}\\\vskip 6pt
\begin{small}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_tdc\_fifo1\\
{\bf C prefix:}  & TDC\_FIFO1\\
{\bf Trigger:}  & high level\\
\end{tabular}

\end{small}
\vspace{12pt}
FMC TDC FIFO1 not empty.
\paragraph*{FMC TDC timestamps interrupt (FIFO2)}\mbox{}\\\vskip 6pt
\begin{small}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_tdc\_fifo2\\
{\bf C prefix:}  & TDC\_FIFO2\\
{\bf Trigger:}  & high level\\
\end{tabular}

\end{small}
\vspace{12pt}
FMC TDC FIFO1 not empty.
\paragraph*{FMC TDC timestamps interrupt (FIFO3)}\mbox{}\\\vskip 6pt
\begin{small}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_tdc\_fifo3\\
{\bf C prefix:}  & TDC\_FIFO3\\
{\bf Trigger:}  & high level\\
\end{tabular}

\end{small}
\vspace{12pt}
FMC TDC FIFO3 not empty.
\paragraph*{FMC TDC timestamps interrupt (FIFO4)}\mbox{}\\\vskip 6pt
\begin{small}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_tdc\_fifo4\\
{\bf C prefix:}  & TDC\_FIFO4\\
{\bf Trigger:}  & high level\\
\end{tabular}

\end{small}
\vspace{12pt}
FMC TDC FIFO4 not empty.
\paragraph*{FMC TDC timestamps interrupt (FIFO5)}\mbox{}\\\vskip 6pt
\begin{small}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_tdc\_fifo5\\
{\bf C prefix:}  & TDC\_FIFO5\\
{\bf Trigger:}  & high level\\
\end{tabular}

\end{small}
\vspace{12pt}
FMC TDC FIFO5 not empty.
\paragraph*{FMC TDC timestamps interrupt (DMA1)}\mbox{}\\\vskip 6pt
\begin{small}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_tdc\_dma1\\
{\bf C prefix:}  & TDC\_DMA1\\
{\bf Trigger:}  & high level\\
\end{tabular}

\end{small}
\vspace{12pt}
FMC TDC DMA1 acquisition ready.
\paragraph*{FMC TDC timestamps interrupt (DMA2)}\mbox{}\\\vskip 6pt
\begin{small}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_tdc\_dma2\\
{\bf C prefix:}  & TDC\_DMA2\\
{\bf Trigger:}  & high level\\
\end{tabular}

\end{small}
\vspace{12pt}
FMC TDC DMA1 acquisition ready.
\paragraph*{FMC TDC timestamps interrupt (DMA3)}\mbox{}\\\vskip 6pt
\begin{small}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_tdc\_dma3\\
{\bf C prefix:}  & TDC\_DMA3\\
{\bf Trigger:}  & high level\\
\end{tabular}

\end{small}
\vspace{12pt}
FMC TDC DMA3 acquisition ready.
\paragraph*{FMC TDC timestamps interrupt (DMA4)}\mbox{}\\\vskip 6pt
\begin{small}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_tdc\_dma4\\
{\bf C prefix:}  & TDC\_DMA4\\
{\bf Trigger:}  & high level\\
\end{tabular}

\end{small}
\vspace{12pt}
FMC TDC DMA4 acquisition ready.
\paragraph*{FMC TDC timestamps interrupt (DMA5)}\mbox{}\\\vskip 6pt
\begin{small}
\begin{tabular}{l l }
{\bf HW prefix:}  & tdc\_eic\_tdc\_dma5\\
{\bf C prefix:}  & TDC\_DMA5\\
{\bf Trigger:}  & high level\\
\end{tabular}

\end{small}
\vspace{12pt}
FMC TDC DMA5 acquisition ready.

