
Banaszek_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004368  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  08004538  08004538  00005538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004798  08004798  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004798  08004798  00005798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080047a0  080047a0  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047a0  080047a0  000057a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080047a4  080047a4  000057a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080047a8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a8c  2000005c  08004804  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ae8  08004804  00006ae8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009723  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aaf  00000000  00000000  0000f7af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d8  00000000  00000000  00011260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000601  00000000  00000000  00011a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021285  00000000  00000000  00012039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a6eb  00000000  00000000  000332be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8db0  00000000  00000000  0003d9a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00106759  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002594  00000000  00000000  0010679c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00108d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004520 	.word	0x08004520

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08004520 	.word	0x08004520

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <USART_kbhit>:
__IO int USART_RX_Busy = 0;  // Odbieranie tail

// Sygnalizacja błędów
__IO uint8_t USART_RxBufOverflow = 0;

uint8_t USART_kbhit() {
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
	if (USART_RX_Empty == USART_RX_Busy) {
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <USART_kbhit+0x20>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <USART_kbhit+0x24>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	d101      	bne.n	8000620 <USART_kbhit+0x14>
		return 0; //Buffer is empty
 800061c:	2300      	movs	r3, #0
 800061e:	e000      	b.n	8000622 <USART_kbhit+0x16>
	} else {
		return 1; //Buffer has data
 8000620:	2301      	movs	r3, #1
	}
} //USART_kbhit
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	20000990 	.word	0x20000990
 8000630:	20000994 	.word	0x20000994

08000634 <USART_getchar>:

int16_t USART_getchar() {
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (USART_RX_Empty != USART_RX_Busy) {
 800063a:	4b11      	ldr	r3, [pc, #68]	@ (8000680 <USART_getchar+0x4c>)
 800063c:	681a      	ldr	r2, [r3, #0]
 800063e:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <USART_getchar+0x50>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	429a      	cmp	r2, r3
 8000644:	d013      	beq.n	800066e <USART_getchar+0x3a>
		tmp = USART_RxBuf[USART_RX_Busy];
 8000646:	4b0f      	ldr	r3, [pc, #60]	@ (8000684 <USART_getchar+0x50>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a0f      	ldr	r2, [pc, #60]	@ (8000688 <USART_getchar+0x54>)
 800064c:	5cd3      	ldrb	r3, [r2, r3]
 800064e:	80fb      	strh	r3, [r7, #6]
		USART_RX_Busy++;
 8000650:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <USART_getchar+0x50>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	3301      	adds	r3, #1
 8000656:	4a0b      	ldr	r2, [pc, #44]	@ (8000684 <USART_getchar+0x50>)
 8000658:	6013      	str	r3, [r2, #0]
		if (USART_RX_Busy >= USART_RXBUF_LEN)
 800065a:	4b0a      	ldr	r3, [pc, #40]	@ (8000684 <USART_getchar+0x50>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000660:	dd02      	ble.n	8000668 <USART_getchar+0x34>
			USART_RX_Busy = 0;
 8000662:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <USART_getchar+0x50>)
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
		return tmp;
 8000668:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800066c:	e001      	b.n	8000672 <USART_getchar+0x3e>
	} else
		return -1;
 800066e:	f04f 33ff 	mov.w	r3, #4294967295
} //USART_getchar
 8000672:	4618      	mov	r0, r3
 8000674:	370c      	adds	r7, #12
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	20000990 	.word	0x20000990
 8000684:	20000994 	.word	0x20000994
 8000688:	20000908 	.word	0x20000908

0800068c <USART_fsend>:
		}
	}
	return 0;
} //USART_getline

void USART_fsend(char *format, ...) {
 800068c:	b40f      	push	{r0, r1, r2, r3}
 800068e:	b580      	push	{r7, lr}
 8000690:	b0a4      	sub	sp, #144	@ 0x90
 8000692:	af00      	add	r7, sp, #0
	char tmp_rs[128];
	int i;
	__IO int idx;
	va_list arglist;
	va_start(arglist, format);
 8000694:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000698:	607b      	str	r3, [r7, #4]
	vsprintf(tmp_rs, format, arglist);
 800069a:	f107 030c 	add.w	r3, r7, #12
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 80006a4:	4618      	mov	r0, r3
 80006a6:	f003 faa1 	bl	8003bec <vsiprintf>
	va_end(arglist);
	idx = USART_TX_Empty;
 80006aa:	4b2f      	ldr	r3, [pc, #188]	@ (8000768 <USART_fsend+0xdc>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006b0:	2300      	movs	r3, #0
 80006b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006b6:	e016      	b.n	80006e6 <USART_fsend+0x5a>
		USART_TxBuf[idx] = tmp_rs[i];
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	f107 010c 	add.w	r1, r7, #12
 80006be:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80006c2:	440a      	add	r2, r1
 80006c4:	7811      	ldrb	r1, [r2, #0]
 80006c6:	4a29      	ldr	r2, [pc, #164]	@ (800076c <USART_fsend+0xe0>)
 80006c8:	54d1      	strb	r1, [r2, r3]
		idx++;
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	3301      	adds	r3, #1
 80006ce:	60bb      	str	r3, [r7, #8]
		if (idx >= USART_TXBUF_LEN)
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80006d6:	db01      	blt.n	80006dc <USART_fsend+0x50>
			idx = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006e0:	3301      	adds	r3, #1
 80006e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006e6:	f107 030c 	add.w	r3, r7, #12
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff fd9a 	bl	8000224 <strlen>
 80006f0:	4602      	mov	r2, r0
 80006f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d8de      	bhi.n	80006b8 <USART_fsend+0x2c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006fa:	b672      	cpsid	i
}
 80006fc:	bf00      	nop
	}
	__disable_irq();
	if ((USART_TX_Empty == USART_TX_Busy)
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <USART_fsend+0xdc>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <USART_fsend+0xe4>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	429a      	cmp	r2, r3
 8000708:	d122      	bne.n	8000750 <USART_fsend+0xc4>
			&& (__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE) == SET)) { //sprawdzic dodatkowo zajetosc bufora nadajnika
 800070a:	4b1a      	ldr	r3, [pc, #104]	@ (8000774 <USART_fsend+0xe8>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000714:	2b80      	cmp	r3, #128	@ 0x80
 8000716:	d11b      	bne.n	8000750 <USART_fsend+0xc4>
		USART_TX_Empty = idx;
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	4a13      	ldr	r2, [pc, #76]	@ (8000768 <USART_fsend+0xdc>)
 800071c:	6013      	str	r3, [r2, #0]
		uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 800071e:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <USART_fsend+0xe4>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4a12      	ldr	r2, [pc, #72]	@ (800076c <USART_fsend+0xe0>)
 8000724:	5cd3      	ldrb	r3, [r2, r3]
 8000726:	70fb      	strb	r3, [r7, #3]
		USART_TX_Busy++;
 8000728:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <USART_fsend+0xe4>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	3301      	adds	r3, #1
 800072e:	4a10      	ldr	r2, [pc, #64]	@ (8000770 <USART_fsend+0xe4>)
 8000730:	6013      	str	r3, [r2, #0]
		if (USART_TX_Busy >= USART_TXBUF_LEN)
 8000732:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <USART_fsend+0xe4>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 800073a:	db02      	blt.n	8000742 <USART_fsend+0xb6>
			USART_TX_Busy = 0;
 800073c:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <USART_fsend+0xe4>)
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000742:	1cfb      	adds	r3, r7, #3
 8000744:	2201      	movs	r2, #1
 8000746:	4619      	mov	r1, r3
 8000748:	480a      	ldr	r0, [pc, #40]	@ (8000774 <USART_fsend+0xe8>)
 800074a:	f002 fa17 	bl	8002b7c <HAL_UART_Transmit_IT>
			&& (__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE) == SET)) { //sprawdzic dodatkowo zajetosc bufora nadajnika
 800074e:	e002      	b.n	8000756 <USART_fsend+0xca>
	} else {
		USART_TX_Empty = idx;
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	4a05      	ldr	r2, [pc, #20]	@ (8000768 <USART_fsend+0xdc>)
 8000754:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000756:	b662      	cpsie	i
}
 8000758:	bf00      	nop
	}
	__enable_irq();
} //fsend
 800075a:	bf00      	nop
 800075c:	3790      	adds	r7, #144	@ 0x90
 800075e:	46bd      	mov	sp, r7
 8000760:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr
 8000768:	20000988 	.word	0x20000988
 800076c:	20000320 	.word	0x20000320
 8000770:	2000098c 	.word	0x2000098c
 8000774:	20000078 	.word	0x20000078

08000778 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	4a13      	ldr	r2, [pc, #76]	@ (80007d0 <HAL_UART_TxCpltCallback+0x58>)
 8000784:	4293      	cmp	r3, r2
 8000786:	d11e      	bne.n	80007c6 <HAL_UART_TxCpltCallback+0x4e>
		if (USART_TX_Empty != USART_TX_Busy) {
 8000788:	4b12      	ldr	r3, [pc, #72]	@ (80007d4 <HAL_UART_TxCpltCallback+0x5c>)
 800078a:	681a      	ldr	r2, [r3, #0]
 800078c:	4b12      	ldr	r3, [pc, #72]	@ (80007d8 <HAL_UART_TxCpltCallback+0x60>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	429a      	cmp	r2, r3
 8000792:	d018      	beq.n	80007c6 <HAL_UART_TxCpltCallback+0x4e>
			uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 8000794:	4b10      	ldr	r3, [pc, #64]	@ (80007d8 <HAL_UART_TxCpltCallback+0x60>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a10      	ldr	r2, [pc, #64]	@ (80007dc <HAL_UART_TxCpltCallback+0x64>)
 800079a:	5cd3      	ldrb	r3, [r2, r3]
 800079c:	73fb      	strb	r3, [r7, #15]
			USART_TX_Busy++;
 800079e:	4b0e      	ldr	r3, [pc, #56]	@ (80007d8 <HAL_UART_TxCpltCallback+0x60>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	3301      	adds	r3, #1
 80007a4:	4a0c      	ldr	r2, [pc, #48]	@ (80007d8 <HAL_UART_TxCpltCallback+0x60>)
 80007a6:	6013      	str	r3, [r2, #0]
			if (USART_TX_Busy >= USART_TXBUF_LEN)
 80007a8:	4b0b      	ldr	r3, [pc, #44]	@ (80007d8 <HAL_UART_TxCpltCallback+0x60>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80007b0:	db02      	blt.n	80007b8 <HAL_UART_TxCpltCallback+0x40>
				USART_TX_Busy = 0;
 80007b2:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <HAL_UART_TxCpltCallback+0x60>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 80007b8:	f107 030f 	add.w	r3, r7, #15
 80007bc:	2201      	movs	r2, #1
 80007be:	4619      	mov	r1, r3
 80007c0:	4803      	ldr	r0, [pc, #12]	@ (80007d0 <HAL_UART_TxCpltCallback+0x58>)
 80007c2:	f002 f9db 	bl	8002b7c <HAL_UART_Transmit_IT>
		}
	}
}
 80007c6:	bf00      	nop
 80007c8:	3710      	adds	r7, #16
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	20000078 	.word	0x20000078
 80007d4:	20000988 	.word	0x20000988
 80007d8:	2000098c 	.word	0x2000098c
 80007dc:	20000320 	.word	0x20000320

080007e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4a0e      	ldr	r2, [pc, #56]	@ (8000824 <HAL_UART_RxCpltCallback+0x44>)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d114      	bne.n	800081a <HAL_UART_RxCpltCallback+0x3a>
		 USART_RX_Empty++;
 80007f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000828 <HAL_UART_RxCpltCallback+0x48>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	3301      	adds	r3, #1
 80007f6:	4a0c      	ldr	r2, [pc, #48]	@ (8000828 <HAL_UART_RxCpltCallback+0x48>)
 80007f8:	6013      	str	r3, [r2, #0]
		 if(USART_RX_Empty>=USART_RXBUF_LEN)USART_RX_Empty=0;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000828 <HAL_UART_RxCpltCallback+0x48>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8000800:	dd02      	ble.n	8000808 <HAL_UART_RxCpltCallback+0x28>
 8000802:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <HAL_UART_RxCpltCallback+0x48>)
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
		 HAL_UART_Receive_IT(&huart2,&USART_RxBuf[USART_RX_Empty],1);
 8000808:	4b07      	ldr	r3, [pc, #28]	@ (8000828 <HAL_UART_RxCpltCallback+0x48>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a07      	ldr	r2, [pc, #28]	@ (800082c <HAL_UART_RxCpltCallback+0x4c>)
 800080e:	4413      	add	r3, r2
 8000810:	2201      	movs	r2, #1
 8000812:	4619      	mov	r1, r3
 8000814:	4803      	ldr	r0, [pc, #12]	@ (8000824 <HAL_UART_RxCpltCallback+0x44>)
 8000816:	f002 f9e7 	bl	8002be8 <HAL_UART_Receive_IT>
	 }
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20000078 	.word	0x20000078
 8000828:	20000990 	.word	0x20000990
 800082c:	20000908 	.word	0x20000908

08000830 <hex2byte>:
	}

}

// Konwersja dwóch znaków hex na bajt
uint8_t hex2byte(char hi, char lo) {
 8000830:	b480      	push	{r7}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	460a      	mov	r2, r1
 800083a:	71fb      	strb	r3, [r7, #7]
 800083c:	4613      	mov	r3, r2
 800083e:	71bb      	strb	r3, [r7, #6]
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	2b2f      	cmp	r3, #47	@ 0x2f
 8000844:	d906      	bls.n	8000854 <hex2byte+0x24>
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	2b39      	cmp	r3, #57	@ 0x39
 800084a:	d803      	bhi.n	8000854 <hex2byte+0x24>
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	3b30      	subs	r3, #48	@ 0x30
 8000850:	b2db      	uxtb	r3, r3
 8000852:	e014      	b.n	800087e <hex2byte+0x4e>
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	2b40      	cmp	r3, #64	@ 0x40
 8000858:	d906      	bls.n	8000868 <hex2byte+0x38>
					(hi >= 'A' && hi <= 'F') ? hi - 'A' + 10 :
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	2b46      	cmp	r3, #70	@ 0x46
 800085e:	d803      	bhi.n	8000868 <hex2byte+0x38>
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	3b37      	subs	r3, #55	@ 0x37
 8000864:	b2db      	uxtb	r3, r3
 8000866:	e00a      	b.n	800087e <hex2byte+0x4e>
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	2b60      	cmp	r3, #96	@ 0x60
 800086c:	d906      	bls.n	800087c <hex2byte+0x4c>
					(hi >= 'a' && hi <= 'f') ? hi - 'a' + 10 : 0;
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	2b66      	cmp	r3, #102	@ 0x66
 8000872:	d803      	bhi.n	800087c <hex2byte+0x4c>
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	3b57      	subs	r3, #87	@ 0x57
 8000878:	b2db      	uxtb	r3, r3
 800087a:	e000      	b.n	800087e <hex2byte+0x4e>
 800087c:	2300      	movs	r3, #0
 800087e:	73fb      	strb	r3, [r7, #15]
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 8000880:	79bb      	ldrb	r3, [r7, #6]
 8000882:	2b2f      	cmp	r3, #47	@ 0x2f
 8000884:	d906      	bls.n	8000894 <hex2byte+0x64>
 8000886:	79bb      	ldrb	r3, [r7, #6]
 8000888:	2b39      	cmp	r3, #57	@ 0x39
 800088a:	d803      	bhi.n	8000894 <hex2byte+0x64>
 800088c:	79bb      	ldrb	r3, [r7, #6]
 800088e:	3b30      	subs	r3, #48	@ 0x30
 8000890:	b2db      	uxtb	r3, r3
 8000892:	e014      	b.n	80008be <hex2byte+0x8e>
 8000894:	79bb      	ldrb	r3, [r7, #6]
 8000896:	2b40      	cmp	r3, #64	@ 0x40
 8000898:	d906      	bls.n	80008a8 <hex2byte+0x78>
					(lo >= 'A' && lo <= 'F') ? lo - 'A' + 10 :
 800089a:	79bb      	ldrb	r3, [r7, #6]
 800089c:	2b46      	cmp	r3, #70	@ 0x46
 800089e:	d803      	bhi.n	80008a8 <hex2byte+0x78>
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 80008a0:	79bb      	ldrb	r3, [r7, #6]
 80008a2:	3b37      	subs	r3, #55	@ 0x37
 80008a4:	b2db      	uxtb	r3, r3
 80008a6:	e00a      	b.n	80008be <hex2byte+0x8e>
 80008a8:	79bb      	ldrb	r3, [r7, #6]
 80008aa:	2b60      	cmp	r3, #96	@ 0x60
 80008ac:	d906      	bls.n	80008bc <hex2byte+0x8c>
					(lo >= 'a' && lo <= 'f') ? lo - 'a' + 10 : 0;
 80008ae:	79bb      	ldrb	r3, [r7, #6]
 80008b0:	2b66      	cmp	r3, #102	@ 0x66
 80008b2:	d803      	bhi.n	80008bc <hex2byte+0x8c>
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 80008b4:	79bb      	ldrb	r3, [r7, #6]
 80008b6:	3b57      	subs	r3, #87	@ 0x57
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	e000      	b.n	80008be <hex2byte+0x8e>
 80008bc:	2300      	movs	r3, #0
 80008be:	73bb      	strb	r3, [r7, #14]
	return (high << 4) | low;
 80008c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008c4:	011b      	lsls	r3, r3, #4
 80008c6:	b25a      	sxtb	r2, r3
 80008c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80008cc:	4313      	orrs	r3, r2
 80008ce:	b25b      	sxtb	r3, r3
 80008d0:	b2db      	uxtb	r3, r3
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3714      	adds	r7, #20
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr

080008de <crc8>:

uint8_t crc8(uint8_t *data, uint16_t len) {
 80008de:	b480      	push	{r7}
 80008e0:	b085      	sub	sp, #20
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	6078      	str	r0, [r7, #4]
 80008e6:	460b      	mov	r3, r1
 80008e8:	807b      	strh	r3, [r7, #2]
	uint8_t crc = 0x00;
 80008ea:	2300      	movs	r3, #0
 80008ec:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++) {
 80008ee:	2300      	movs	r3, #0
 80008f0:	81bb      	strh	r3, [r7, #12]
 80008f2:	e022      	b.n	800093a <crc8+0x5c>
		crc ^= data[i];
 80008f4:	89bb      	ldrh	r3, [r7, #12]
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	4413      	add	r3, r2
 80008fa:	781a      	ldrb	r2, [r3, #0]
 80008fc:	7bfb      	ldrb	r3, [r7, #15]
 80008fe:	4053      	eors	r3, r2
 8000900:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8000902:	2300      	movs	r3, #0
 8000904:	72fb      	strb	r3, [r7, #11]
 8000906:	e012      	b.n	800092e <crc8+0x50>
			if (crc & 0x80)
 8000908:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800090c:	2b00      	cmp	r3, #0
 800090e:	da08      	bge.n	8000922 <crc8+0x44>
				crc = (crc << 1) ^ 0x07;
 8000910:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	b25b      	sxtb	r3, r3
 8000918:	f083 0307 	eor.w	r3, r3, #7
 800091c:	b25b      	sxtb	r3, r3
 800091e:	73fb      	strb	r3, [r7, #15]
 8000920:	e002      	b.n	8000928 <crc8+0x4a>
			else
				crc <<= 1;
 8000922:	7bfb      	ldrb	r3, [r7, #15]
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8000928:	7afb      	ldrb	r3, [r7, #11]
 800092a:	3301      	adds	r3, #1
 800092c:	72fb      	strb	r3, [r7, #11]
 800092e:	7afb      	ldrb	r3, [r7, #11]
 8000930:	2b07      	cmp	r3, #7
 8000932:	d9e9      	bls.n	8000908 <crc8+0x2a>
	for (uint16_t i = 0; i < len; i++) {
 8000934:	89bb      	ldrh	r3, [r7, #12]
 8000936:	3301      	adds	r3, #1
 8000938:	81bb      	strh	r3, [r7, #12]
 800093a:	89ba      	ldrh	r2, [r7, #12]
 800093c:	887b      	ldrh	r3, [r7, #2]
 800093e:	429a      	cmp	r2, r3
 8000940:	d3d8      	bcc.n	80008f4 <crc8+0x16>
		}
	}
	return crc;
 8000942:	7bfb      	ldrb	r3, [r7, #15]
}
 8000944:	4618      	mov	r0, r3
 8000946:	3714      	adds	r7, #20
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr

08000950 <byte2hex>:

// Konwersja bajtu na dwa znaki hex
void byte2hex(uint8_t byte, char *hex) {
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	6039      	str	r1, [r7, #0]
 800095a:	71fb      	strb	r3, [r7, #7]
	static const char hex_chars[] = "0123456789ABCDEF";
	hex[0] = hex_chars[(byte >> 4) & 0x0F];
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	091b      	lsrs	r3, r3, #4
 8000960:	b2db      	uxtb	r3, r3
 8000962:	f003 030f 	and.w	r3, r3, #15
 8000966:	4a09      	ldr	r2, [pc, #36]	@ (800098c <byte2hex+0x3c>)
 8000968:	5cd2      	ldrb	r2, [r2, r3]
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	701a      	strb	r2, [r3, #0]
	hex[1] = hex_chars[byte & 0x0F];
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	f003 020f 	and.w	r2, r3, #15
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	3301      	adds	r3, #1
 8000978:	4904      	ldr	r1, [pc, #16]	@ (800098c <byte2hex+0x3c>)
 800097a:	5c8a      	ldrb	r2, [r1, r2]
 800097c:	701a      	strb	r2, [r3, #0]
}
 800097e:	bf00      	nop
 8000980:	370c      	adds	r7, #12
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	08004638 	.word	0x08004638

08000990 <is_digits_only>:

// Funkcja sprawdzająca czy string zawiera tylko cyfry
uint8_t is_digits_only(const char *str, uint16_t len) {
 8000990:	b480      	push	{r7}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	460b      	mov	r3, r1
 800099a:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < len; i++) {
 800099c:	2300      	movs	r3, #0
 800099e:	81fb      	strh	r3, [r7, #14]
 80009a0:	e010      	b.n	80009c4 <is_digits_only+0x34>
		if (str[i] < '0' || str[i] > '9') {
 80009a2:	89fb      	ldrh	r3, [r7, #14]
 80009a4:	687a      	ldr	r2, [r7, #4]
 80009a6:	4413      	add	r3, r2
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b2f      	cmp	r3, #47	@ 0x2f
 80009ac:	d905      	bls.n	80009ba <is_digits_only+0x2a>
 80009ae:	89fb      	ldrh	r3, [r7, #14]
 80009b0:	687a      	ldr	r2, [r7, #4]
 80009b2:	4413      	add	r3, r2
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2b39      	cmp	r3, #57	@ 0x39
 80009b8:	d901      	bls.n	80009be <is_digits_only+0x2e>
			return 0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	e007      	b.n	80009ce <is_digits_only+0x3e>
	for (uint16_t i = 0; i < len; i++) {
 80009be:	89fb      	ldrh	r3, [r7, #14]
 80009c0:	3301      	adds	r3, #1
 80009c2:	81fb      	strh	r3, [r7, #14]
 80009c4:	89fa      	ldrh	r2, [r7, #14]
 80009c6:	887b      	ldrh	r3, [r7, #2]
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d3ea      	bcc.n	80009a2 <is_digits_only+0x12>
		}
	}
	return 1;
 80009cc:	2301      	movs	r3, #1
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3714      	adds	r7, #20
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
	...

080009dc <send_response_frame>:

// Funkcja do wysyłania ramki odpowiedzi
void send_response_frame(const char *src_addr, const char *dst_addr, const char *id, const char *data) {
 80009dc:	b590      	push	{r4, r7, lr}
 80009de:	f5ad 7d6b 	sub.w	sp, sp, #940	@ 0x3ac
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	f507 746a 	add.w	r4, r7, #936	@ 0x3a8
 80009e8:	f5a4 7467 	sub.w	r4, r4, #924	@ 0x39c
 80009ec:	6020      	str	r0, [r4, #0]
 80009ee:	f507 706a 	add.w	r0, r7, #936	@ 0x3a8
 80009f2:	f5a0 7068 	sub.w	r0, r0, #928	@ 0x3a0
 80009f6:	6001      	str	r1, [r0, #0]
 80009f8:	f507 716a 	add.w	r1, r7, #936	@ 0x3a8
 80009fc:	f5a1 7169 	sub.w	r1, r1, #932	@ 0x3a4
 8000a00:	600a      	str	r2, [r1, #0]
 8000a02:	f507 726a 	add.w	r2, r7, #936	@ 0x3a8
 8000a06:	f5a2 726a 	sub.w	r2, r2, #936	@ 0x3a8
 8000a0a:	6013      	str	r3, [r2, #0]
	char frame[600];
	uint16_t pos = 0;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	f8a7 33a6 	strh.w	r3, [r7, #934]	@ 0x3a6
	uint8_t crc_buf[300];
	uint16_t crc_pos = 0;
 8000a12:	2300      	movs	r3, #0
 8000a14:	f8a7 33a4 	strh.w	r3, [r7, #932]	@ 0x3a4
	
	// Budowanie ramki: & SRC DST ID LEN DATA CRC *
	frame[pos++] = '&';
 8000a18:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000a1c:	1c5a      	adds	r2, r3, #1
 8000a1e:	f8a7 23a6 	strh.w	r2, [r7, #934]	@ 0x3a6
 8000a22:	461a      	mov	r2, r3
 8000a24:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8000a28:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8000a2c:	2126      	movs	r1, #38	@ 0x26
 8000a2e:	5499      	strb	r1, [r3, r2]
	
	// SRC (3 znaki) - adres nadawcy odpowiedzi (był odbiorcą w ramce wejściowej)
	memcpy(&frame[pos], src_addr, 3);
 8000a30:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000a34:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000a38:	18d0      	adds	r0, r2, r3
 8000a3a:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8000a3e:	f5a3 7367 	sub.w	r3, r3, #924	@ 0x39c
 8000a42:	2203      	movs	r2, #3
 8000a44:	6819      	ldr	r1, [r3, #0]
 8000a46:	f003 f921 	bl	8003c8c <memcpy>
	pos += 3;
 8000a4a:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000a4e:	3303      	adds	r3, #3
 8000a50:	f8a7 33a6 	strh.w	r3, [r7, #934]	@ 0x3a6
	memcpy(&crc_buf[crc_pos], src_addr, 3);
 8000a54:	f8b7 33a4 	ldrh.w	r3, [r7, #932]	@ 0x3a4
 8000a58:	f107 021c 	add.w	r2, r7, #28
 8000a5c:	18d0      	adds	r0, r2, r3
 8000a5e:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8000a62:	f5a3 7367 	sub.w	r3, r3, #924	@ 0x39c
 8000a66:	2203      	movs	r2, #3
 8000a68:	6819      	ldr	r1, [r3, #0]
 8000a6a:	f003 f90f 	bl	8003c8c <memcpy>
	crc_pos += 3;
 8000a6e:	f8b7 33a4 	ldrh.w	r3, [r7, #932]	@ 0x3a4
 8000a72:	3303      	adds	r3, #3
 8000a74:	f8a7 33a4 	strh.w	r3, [r7, #932]	@ 0x3a4
	
	// DST (3 znaki) - adres odbiorcy odpowiedzi (był nadawcą w ramce wejściowej)
	memcpy(&frame[pos], dst_addr, 3);
 8000a78:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000a7c:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000a80:	18d0      	adds	r0, r2, r3
 8000a82:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8000a86:	f5a3 7368 	sub.w	r3, r3, #928	@ 0x3a0
 8000a8a:	2203      	movs	r2, #3
 8000a8c:	6819      	ldr	r1, [r3, #0]
 8000a8e:	f003 f8fd 	bl	8003c8c <memcpy>
	pos += 3;
 8000a92:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000a96:	3303      	adds	r3, #3
 8000a98:	f8a7 33a6 	strh.w	r3, [r7, #934]	@ 0x3a6
	memcpy(&crc_buf[crc_pos], dst_addr, 3);
 8000a9c:	f8b7 33a4 	ldrh.w	r3, [r7, #932]	@ 0x3a4
 8000aa0:	f107 021c 	add.w	r2, r7, #28
 8000aa4:	18d0      	adds	r0, r2, r3
 8000aa6:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8000aaa:	f5a3 7368 	sub.w	r3, r3, #928	@ 0x3a0
 8000aae:	2203      	movs	r2, #3
 8000ab0:	6819      	ldr	r1, [r3, #0]
 8000ab2:	f003 f8eb 	bl	8003c8c <memcpy>
	crc_pos += 3;
 8000ab6:	f8b7 33a4 	ldrh.w	r3, [r7, #932]	@ 0x3a4
 8000aba:	3303      	adds	r3, #3
 8000abc:	f8a7 33a4 	strh.w	r3, [r7, #932]	@ 0x3a4
	
	// ID (2 znaki)
	memcpy(&frame[pos], id, 2);
 8000ac0:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000ac4:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000ac8:	4413      	add	r3, r2
 8000aca:	f507 726a 	add.w	r2, r7, #936	@ 0x3a8
 8000ace:	f5a2 7269 	sub.w	r2, r2, #932	@ 0x3a4
 8000ad2:	6812      	ldr	r2, [r2, #0]
 8000ad4:	8812      	ldrh	r2, [r2, #0]
 8000ad6:	b292      	uxth	r2, r2
 8000ad8:	801a      	strh	r2, [r3, #0]
	pos += 2;
 8000ada:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000ade:	3302      	adds	r3, #2
 8000ae0:	f8a7 33a6 	strh.w	r3, [r7, #934]	@ 0x3a6
	memcpy(&crc_buf[crc_pos], id, 2);
 8000ae4:	f8b7 33a4 	ldrh.w	r3, [r7, #932]	@ 0x3a4
 8000ae8:	f107 021c 	add.w	r2, r7, #28
 8000aec:	4413      	add	r3, r2
 8000aee:	f507 726a 	add.w	r2, r7, #936	@ 0x3a8
 8000af2:	f5a2 7269 	sub.w	r2, r2, #932	@ 0x3a4
 8000af6:	6812      	ldr	r2, [r2, #0]
 8000af8:	8812      	ldrh	r2, [r2, #0]
 8000afa:	b292      	uxth	r2, r2
 8000afc:	801a      	strh	r2, [r3, #0]
	crc_pos += 2;
 8000afe:	f8b7 33a4 	ldrh.w	r3, [r7, #932]	@ 0x3a4
 8000b02:	3302      	adds	r3, #2
 8000b04:	f8a7 33a4 	strh.w	r3, [r7, #932]	@ 0x3a4
	
	// LEN (3 znaki) - długość danych
	uint16_t data_len = strlen(data);
 8000b08:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8000b0c:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8000b10:	6818      	ldr	r0, [r3, #0]
 8000b12:	f7ff fb87 	bl	8000224 <strlen>
 8000b16:	4603      	mov	r3, r0
 8000b18:	f8a7 33a2 	strh.w	r3, [r7, #930]	@ 0x3a2
	char len_str[4];
	snprintf(len_str, sizeof(len_str), "%03d", data_len);
 8000b1c:	f8b7 33a2 	ldrh.w	r3, [r7, #930]	@ 0x3a2
 8000b20:	f107 0018 	add.w	r0, r7, #24
 8000b24:	4a4a      	ldr	r2, [pc, #296]	@ (8000c50 <send_response_frame+0x274>)
 8000b26:	2104      	movs	r1, #4
 8000b28:	f003 f814 	bl	8003b54 <sniprintf>
	memcpy(&frame[pos], len_str, 3);
 8000b2c:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000b30:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000b34:	4413      	add	r3, r2
 8000b36:	f107 0118 	add.w	r1, r7, #24
 8000b3a:	2203      	movs	r2, #3
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f003 f8a5 	bl	8003c8c <memcpy>
	pos += 3;
 8000b42:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000b46:	3303      	adds	r3, #3
 8000b48:	f8a7 33a6 	strh.w	r3, [r7, #934]	@ 0x3a6
	memcpy(&crc_buf[crc_pos], len_str, 3);
 8000b4c:	f8b7 33a4 	ldrh.w	r3, [r7, #932]	@ 0x3a4
 8000b50:	f107 021c 	add.w	r2, r7, #28
 8000b54:	4413      	add	r3, r2
 8000b56:	f107 0118 	add.w	r1, r7, #24
 8000b5a:	2203      	movs	r2, #3
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f003 f895 	bl	8003c8c <memcpy>
	crc_pos += 3;
 8000b62:	f8b7 33a4 	ldrh.w	r3, [r7, #932]	@ 0x3a4
 8000b66:	3303      	adds	r3, #3
 8000b68:	f8a7 33a4 	strh.w	r3, [r7, #932]	@ 0x3a4
	
	// DATA
	memcpy(&frame[pos], data, data_len);
 8000b6c:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000b70:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000b74:	18d0      	adds	r0, r2, r3
 8000b76:	f8b7 23a2 	ldrh.w	r2, [r7, #930]	@ 0x3a2
 8000b7a:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8000b7e:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8000b82:	6819      	ldr	r1, [r3, #0]
 8000b84:	f003 f882 	bl	8003c8c <memcpy>
	pos += data_len;
 8000b88:	f8b7 23a6 	ldrh.w	r2, [r7, #934]	@ 0x3a6
 8000b8c:	f8b7 33a2 	ldrh.w	r3, [r7, #930]	@ 0x3a2
 8000b90:	4413      	add	r3, r2
 8000b92:	f8a7 33a6 	strh.w	r3, [r7, #934]	@ 0x3a6
	memcpy(&crc_buf[crc_pos], data, data_len);
 8000b96:	f8b7 33a4 	ldrh.w	r3, [r7, #932]	@ 0x3a4
 8000b9a:	f107 021c 	add.w	r2, r7, #28
 8000b9e:	18d0      	adds	r0, r2, r3
 8000ba0:	f8b7 23a2 	ldrh.w	r2, [r7, #930]	@ 0x3a2
 8000ba4:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8000ba8:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8000bac:	6819      	ldr	r1, [r3, #0]
 8000bae:	f003 f86d 	bl	8003c8c <memcpy>
	crc_pos += data_len;
 8000bb2:	f8b7 23a4 	ldrh.w	r2, [r7, #932]	@ 0x3a4
 8000bb6:	f8b7 33a2 	ldrh.w	r3, [r7, #930]	@ 0x3a2
 8000bba:	4413      	add	r3, r2
 8000bbc:	f8a7 33a4 	strh.w	r3, [r7, #932]	@ 0x3a4
	
	// Obliczanie CRC
	uint8_t crc = crc8(crc_buf, crc_pos);
 8000bc0:	f8b7 23a4 	ldrh.w	r2, [r7, #932]	@ 0x3a4
 8000bc4:	f107 031c 	add.w	r3, r7, #28
 8000bc8:	4611      	mov	r1, r2
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff fe87 	bl	80008de <crc8>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	f887 33a1 	strb.w	r3, [r7, #929]	@ 0x3a1
	char crc_hex[3];
	byte2hex(crc, crc_hex);
 8000bd6:	f107 0214 	add.w	r2, r7, #20
 8000bda:	f897 33a1 	ldrb.w	r3, [r7, #929]	@ 0x3a1
 8000bde:	4611      	mov	r1, r2
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff feb5 	bl	8000950 <byte2hex>
	crc_hex[2] = 0;
 8000be6:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8000bea:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8000bee:	2200      	movs	r2, #0
 8000bf0:	709a      	strb	r2, [r3, #2]
	
	// CRC (2 znaki hex)
	memcpy(&frame[pos], crc_hex, 2);
 8000bf2:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000bf6:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000bfa:	4413      	add	r3, r2
 8000bfc:	f507 726a 	add.w	r2, r7, #936	@ 0x3a8
 8000c00:	f5a2 7265 	sub.w	r2, r2, #916	@ 0x394
 8000c04:	8812      	ldrh	r2, [r2, #0]
 8000c06:	801a      	strh	r2, [r3, #0]
	pos += 2;
 8000c08:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000c0c:	3302      	adds	r3, #2
 8000c0e:	f8a7 33a6 	strh.w	r3, [r7, #934]	@ 0x3a6
	
	// Zakończenie ramki
	frame[pos++] = '*';
 8000c12:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000c16:	1c5a      	adds	r2, r3, #1
 8000c18:	f8a7 23a6 	strh.w	r2, [r7, #934]	@ 0x3a6
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8000c22:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8000c26:	212a      	movs	r1, #42	@ 0x2a
 8000c28:	5499      	strb	r1, [r3, r2]
	frame[pos] = 0;
 8000c2a:	f8b7 33a6 	ldrh.w	r3, [r7, #934]	@ 0x3a6
 8000c2e:	f507 726a 	add.w	r2, r7, #936	@ 0x3a8
 8000c32:	f5a2 7218 	sub.w	r2, r2, #608	@ 0x260
 8000c36:	2100      	movs	r1, #0
 8000c38:	54d1      	strb	r1, [r2, r3]
	
	// Wysyłanie ramki przez USART
	USART_fsend("%s", frame);
 8000c3a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <send_response_frame+0x278>)
 8000c42:	f7ff fd23 	bl	800068c <USART_fsend>
}
 8000c46:	bf00      	nop
 8000c48:	f507 776b 	add.w	r7, r7, #940	@ 0x3ac
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd90      	pop	{r4, r7, pc}
 8000c50:	08004538 	.word	0x08004538
 8000c54:	08004540 	.word	0x08004540

08000c58 <handle_command>:

void handle_command(char *cmd, const char *src_addr, const char *dst_addr, const char *id) {
 8000c58:	b590      	push	{r4, r7, lr}
 8000c5a:	b0cb      	sub	sp, #300	@ 0x12c
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	f507 7494 	add.w	r4, r7, #296	@ 0x128
 8000c62:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8000c66:	6020      	str	r0, [r4, #0]
 8000c68:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 8000c6c:	f5a0 7090 	sub.w	r0, r0, #288	@ 0x120
 8000c70:	6001      	str	r1, [r0, #0]
 8000c72:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8000c76:	f5a1 7192 	sub.w	r1, r1, #292	@ 0x124
 8000c7a:	600a      	str	r2, [r1, #0]
 8000c7c:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8000c80:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 8000c84:	6013      	str	r3, [r2, #0]
	// Domyślny adres urządzenia (można zmienić na właściwy)
	const char *device_addr = "PC_";
 8000c86:	4b67      	ldr	r3, [pc, #412]	@ (8000e24 <handle_command+0x1cc>)
 8000c88:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	
	// Zakres dozwolonych wartości interwału (można dostosować)
	const uint16_t MIN_INTERVAL = 1;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122
	const uint16_t MAX_INTERVAL = 3600;
 8000c92:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8000c96:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120
	
	if (strcmp(cmd, "START") == 0) {
 8000c9a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000c9e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000ca2:	4961      	ldr	r1, [pc, #388]	@ (8000e28 <handle_command+0x1d0>)
 8000ca4:	6818      	ldr	r0, [r3, #0]
 8000ca6:	f7ff fab3 	bl	8000210 <strcmp>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d10f      	bne.n	8000cd0 <handle_command+0x78>
		send_response_frame(device_addr, src_addr, id, "OK_START");
 8000cb0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000cb4:	f5a3 7294 	sub.w	r2, r3, #296	@ 0x128
 8000cb8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000cbc:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000cc0:	4b5a      	ldr	r3, [pc, #360]	@ (8000e2c <handle_command+0x1d4>)
 8000cc2:	6812      	ldr	r2, [r2, #0]
 8000cc4:	6809      	ldr	r1, [r1, #0]
 8000cc6:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000cca:	f7ff fe87 	bl	80009dc <send_response_frame>
	} else if (strcmp(cmd, "GET_INT") == 0) {
		send_response_frame(device_addr, src_addr, id, "OK_GET_INT");
	} else {
		send_response_frame(device_addr, src_addr, id, "ERR_UNKNOWN_CMD");
	}
}
 8000cce:	e0a3      	b.n	8000e18 <handle_command+0x1c0>
	} else if (strcmp(cmd, "STOP") == 0) {
 8000cd0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000cd4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000cd8:	4955      	ldr	r1, [pc, #340]	@ (8000e30 <handle_command+0x1d8>)
 8000cda:	6818      	ldr	r0, [r3, #0]
 8000cdc:	f7ff fa98 	bl	8000210 <strcmp>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d10f      	bne.n	8000d06 <handle_command+0xae>
		send_response_frame(device_addr, src_addr, id, "OK_STOP");
 8000ce6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000cea:	f5a3 7294 	sub.w	r2, r3, #296	@ 0x128
 8000cee:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000cf2:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000cf6:	4b4f      	ldr	r3, [pc, #316]	@ (8000e34 <handle_command+0x1dc>)
 8000cf8:	6812      	ldr	r2, [r2, #0]
 8000cfa:	6809      	ldr	r1, [r1, #0]
 8000cfc:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000d00:	f7ff fe6c 	bl	80009dc <send_response_frame>
}
 8000d04:	e088      	b.n	8000e18 <handle_command+0x1c0>
	} else if (strcmp(cmd, "ALL") == 0) {
 8000d06:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000d0a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d0e:	494a      	ldr	r1, [pc, #296]	@ (8000e38 <handle_command+0x1e0>)
 8000d10:	6818      	ldr	r0, [r3, #0]
 8000d12:	f7ff fa7d 	bl	8000210 <strcmp>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d10f      	bne.n	8000d3c <handle_command+0xe4>
		send_response_frame(device_addr, src_addr, id, "OK_ALL");
 8000d1c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000d20:	f5a3 7294 	sub.w	r2, r3, #296	@ 0x128
 8000d24:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000d28:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000d2c:	4b43      	ldr	r3, [pc, #268]	@ (8000e3c <handle_command+0x1e4>)
 8000d2e:	6812      	ldr	r2, [r2, #0]
 8000d30:	6809      	ldr	r1, [r1, #0]
 8000d32:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000d36:	f7ff fe51 	bl	80009dc <send_response_frame>
}
 8000d3a:	e06d      	b.n	8000e18 <handle_command+0x1c0>
	} else if (strncmp(cmd, "VIEW_ONE", 8) == 0) {
 8000d3c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000d40:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d44:	2208      	movs	r2, #8
 8000d46:	493e      	ldr	r1, [pc, #248]	@ (8000e40 <handle_command+0x1e8>)
 8000d48:	6818      	ldr	r0, [r3, #0]
 8000d4a:	f002 ff61 	bl	8003c10 <strncmp>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d11c      	bne.n	8000d8e <handle_command+0x136>
		snprintf(response, sizeof(response), "OK_%s", cmd);
 8000d54:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000d58:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d5c:	f107 0010 	add.w	r0, r7, #16
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a38      	ldr	r2, [pc, #224]	@ (8000e44 <handle_command+0x1ec>)
 8000d64:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8000d68:	f002 fef4 	bl	8003b54 <sniprintf>
		send_response_frame(device_addr, src_addr, id, response);
 8000d6c:	f107 0310 	add.w	r3, r7, #16
 8000d70:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8000d74:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 8000d78:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8000d7c:	f5a1 7190 	sub.w	r1, r1, #288	@ 0x120
 8000d80:	6812      	ldr	r2, [r2, #0]
 8000d82:	6809      	ldr	r1, [r1, #0]
 8000d84:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000d88:	f7ff fe28 	bl	80009dc <send_response_frame>
}
 8000d8c:	e044      	b.n	8000e18 <handle_command+0x1c0>
	} else if (strcmp(cmd, "SET_INT") == 0) {
 8000d8e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000d92:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d96:	492c      	ldr	r1, [pc, #176]	@ (8000e48 <handle_command+0x1f0>)
 8000d98:	6818      	ldr	r0, [r3, #0]
 8000d9a:	f7ff fa39 	bl	8000210 <strcmp>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d10f      	bne.n	8000dc4 <handle_command+0x16c>
		send_response_frame(device_addr, src_addr, id, "OK_SET_INT");
 8000da4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000da8:	f5a3 7294 	sub.w	r2, r3, #296	@ 0x128
 8000dac:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000db0:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000db4:	4b25      	ldr	r3, [pc, #148]	@ (8000e4c <handle_command+0x1f4>)
 8000db6:	6812      	ldr	r2, [r2, #0]
 8000db8:	6809      	ldr	r1, [r1, #0]
 8000dba:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000dbe:	f7ff fe0d 	bl	80009dc <send_response_frame>
}
 8000dc2:	e029      	b.n	8000e18 <handle_command+0x1c0>
	} else if (strcmp(cmd, "GET_INT") == 0) {
 8000dc4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000dc8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000dcc:	4920      	ldr	r1, [pc, #128]	@ (8000e50 <handle_command+0x1f8>)
 8000dce:	6818      	ldr	r0, [r3, #0]
 8000dd0:	f7ff fa1e 	bl	8000210 <strcmp>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d10f      	bne.n	8000dfa <handle_command+0x1a2>
		send_response_frame(device_addr, src_addr, id, "OK_GET_INT");
 8000dda:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000dde:	f5a3 7294 	sub.w	r2, r3, #296	@ 0x128
 8000de2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000de6:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000dea:	4b1a      	ldr	r3, [pc, #104]	@ (8000e54 <handle_command+0x1fc>)
 8000dec:	6812      	ldr	r2, [r2, #0]
 8000dee:	6809      	ldr	r1, [r1, #0]
 8000df0:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000df4:	f7ff fdf2 	bl	80009dc <send_response_frame>
}
 8000df8:	e00e      	b.n	8000e18 <handle_command+0x1c0>
		send_response_frame(device_addr, src_addr, id, "ERR_UNKNOWN_CMD");
 8000dfa:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000dfe:	f5a3 7294 	sub.w	r2, r3, #296	@ 0x128
 8000e02:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000e06:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000e0a:	4b13      	ldr	r3, [pc, #76]	@ (8000e58 <handle_command+0x200>)
 8000e0c:	6812      	ldr	r2, [r2, #0]
 8000e0e:	6809      	ldr	r1, [r1, #0]
 8000e10:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000e14:	f7ff fde2 	bl	80009dc <send_response_frame>
}
 8000e18:	bf00      	nop
 8000e1a:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd90      	pop	{r4, r7, pc}
 8000e22:	bf00      	nop
 8000e24:	08004544 	.word	0x08004544
 8000e28:	08004548 	.word	0x08004548
 8000e2c:	08004550 	.word	0x08004550
 8000e30:	0800455c 	.word	0x0800455c
 8000e34:	08004564 	.word	0x08004564
 8000e38:	0800456c 	.word	0x0800456c
 8000e3c:	08004570 	.word	0x08004570
 8000e40:	08004578 	.word	0x08004578
 8000e44:	08004584 	.word	0x08004584
 8000e48:	0800458c 	.word	0x0800458c
 8000e4c:	08004594 	.word	0x08004594
 8000e50:	080045a0 	.word	0x080045a0
 8000e54:	080045a8 	.word	0x080045a8
 8000e58:	080045b4 	.word	0x080045b4

08000e5c <validate_frame>:

void validate_frame(char *f, uint16_t flen)
{
 8000e5c:	b590      	push	{r4, r7, lr}
 8000e5e:	f5ad 7d1b 	sub.w	sp, sp, #620	@ 0x26c
 8000e62:	af02      	add	r7, sp, #8
 8000e64:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e68:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8000e6c:	6018      	str	r0, [r3, #0]
 8000e6e:	460a      	mov	r2, r1
 8000e70:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e74:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8000e78:	801a      	strh	r2, [r3, #0]
	const char *device_addr = "PC_";
 8000e7a:	4bd1      	ldr	r3, [pc, #836]	@ (80011c0 <validate_frame+0x364>)
 8000e7c:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	char src[4], dst[4], id[3], len_str[4];
	
	/* ====== Sprawdzenie minimalnej długości ramki ====== */
	/* Minimalna ramka: & SRC(3) DST(3) ID(2) LEN(3) CRC(2) * = 13 znaków */
	if(flen < 13)
 8000e80:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e84:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8000e88:	881b      	ldrh	r3, [r3, #0]
 8000e8a:	2b0c      	cmp	r3, #12
 8000e8c:	d803      	bhi.n	8000e96 <validate_frame+0x3a>
	{
		// Nie możemy wysłać odpowiedzi, bo nie mamy pełnych danych ramki
		USART_fsend("ERR: TOO SHORT\r\n");
 8000e8e:	48cd      	ldr	r0, [pc, #820]	@ (80011c4 <validate_frame+0x368>)
 8000e90:	f7ff fbfc 	bl	800068c <USART_fsend>
		return;
 8000e94:	e1be      	b.n	8001214 <validate_frame+0x3b8>
	}

	/* ====== Sprawdzenie granic ramki ====== */
	if(f[0] != '&' || f[flen-1] != '*')
 8000e96:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e9a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	2b26      	cmp	r3, #38	@ 0x26
 8000ea4:	d10e      	bne.n	8000ec4 <validate_frame+0x68>
 8000ea6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000eaa:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8000eae:	881b      	ldrh	r3, [r3, #0]
 8000eb0:	3b01      	subs	r3, #1
 8000eb2:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000eb6:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8000eba:	6812      	ldr	r2, [r2, #0]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b2a      	cmp	r3, #42	@ 0x2a
 8000ec2:	d003      	beq.n	8000ecc <validate_frame+0x70>
	{
		// Nie możemy wysłać odpowiedzi, bo nie mamy pełnych danych ramki
		USART_fsend("ERR: BAD BOUNDARY\r\n");
 8000ec4:	48c0      	ldr	r0, [pc, #768]	@ (80011c8 <validate_frame+0x36c>)
 8000ec6:	f7ff fbe1 	bl	800068c <USART_fsend>
		return;
 8000eca:	e1a3      	b.n	8001214 <validate_frame+0x3b8>
	}

	/* ====== Parsowanie pól ====== */
	uint16_t pos = 1;  // po '&'
 8000ecc:	2301      	movs	r3, #1
 8000ece:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a

	// Sprawdzenie czy mamy wystarczająco danych do parsowania podstawowych pól
	if(flen < 12) // & + SRC(3) + DST(3) + ID(2) + LEN(3) = 12
 8000ed2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000ed6:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	2b0b      	cmp	r3, #11
 8000ede:	d803      	bhi.n	8000ee8 <validate_frame+0x8c>
	{
		USART_fsend("ERR: TOO SHORT\r\n");
 8000ee0:	48b8      	ldr	r0, [pc, #736]	@ (80011c4 <validate_frame+0x368>)
 8000ee2:	f7ff fbd3 	bl	800068c <USART_fsend>
		return;
 8000ee6:	e195      	b.n	8001214 <validate_frame+0x3b8>
	}

	memcpy(src, &f[pos], 3); src[3]=0; pos+=3;
 8000ee8:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000eec:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000ef0:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8000ef4:	6812      	ldr	r2, [r2, #0]
 8000ef6:	18d1      	adds	r1, r2, r3
 8000ef8:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8000efc:	2203      	movs	r2, #3
 8000efe:	4618      	mov	r0, r3
 8000f00:	f002 fec4 	bl	8003c8c <memcpy>
 8000f04:	2300      	movs	r3, #0
 8000f06:	f887 324b 	strb.w	r3, [r7, #587]	@ 0x24b
 8000f0a:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000f0e:	3303      	adds	r3, #3
 8000f10:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
	memcpy(dst, &f[pos], 3); dst[3]=0; pos+=3;
 8000f14:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000f18:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000f1c:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8000f20:	6812      	ldr	r2, [r2, #0]
 8000f22:	18d1      	adds	r1, r2, r3
 8000f24:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8000f28:	2203      	movs	r2, #3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f002 feae 	bl	8003c8c <memcpy>
 8000f30:	2300      	movs	r3, #0
 8000f32:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
 8000f36:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000f3a:	3303      	adds	r3, #3
 8000f3c:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
	memcpy(id,  &f[pos], 2); id[2]=0;  pos+=2;
 8000f40:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000f44:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000f48:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8000f4c:	6812      	ldr	r2, [r2, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	881b      	ldrh	r3, [r3, #0]
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	f8a7 3240 	strh.w	r3, [r7, #576]	@ 0x240
 8000f58:	2300      	movs	r3, #0
 8000f5a:	f887 3242 	strb.w	r3, [r7, #578]	@ 0x242
 8000f5e:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000f62:	3302      	adds	r3, #2
 8000f64:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
	memcpy(len_str, &f[pos], 3); len_str[3]=0; pos+=3;
 8000f68:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000f6c:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000f70:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8000f74:	6812      	ldr	r2, [r2, #0]
 8000f76:	18d1      	adds	r1, r2, r3
 8000f78:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fe84 	bl	8003c8c <memcpy>
 8000f84:	2300      	movs	r3, #0
 8000f86:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
 8000f8a:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000f8e:	3303      	adds	r3, #3
 8000f90:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a

	/* ====== Sprawdzenie formatu długości (tylko cyfry 0-9) ====== */
	if(!is_digits_only(len_str, 3))
 8000f94:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8000f98:	2103      	movs	r1, #3
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fcf8 	bl	8000990 <is_digits_only>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d109      	bne.n	8000fba <validate_frame+0x15e>
	{
		send_response_frame(device_addr, src, id, "ERR");
 8000fa6:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8000faa:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 8000fae:	4b87      	ldr	r3, [pc, #540]	@ (80011cc <validate_frame+0x370>)
 8000fb0:	f8d7 025c 	ldr.w	r0, [r7, #604]	@ 0x25c
 8000fb4:	f7ff fd12 	bl	80009dc <send_response_frame>
		return;
 8000fb8:	e12c      	b.n	8001214 <validate_frame+0x3b8>
	}

	uint16_t data_len_declared = atoi(len_str);
 8000fba:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f002 fd40 	bl	8003a44 <atoi>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	f8a7 3258 	strh.w	r3, [r7, #600]	@ 0x258

	/* ====== Sprawdzenie maksymalnej długości ====== */
	if(data_len_declared > 256)
 8000fca:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 8000fce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000fd2:	d909      	bls.n	8000fe8 <validate_frame+0x18c>
	{
		send_response_frame(device_addr, src, id, "ERR_LENGTH");
 8000fd4:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8000fd8:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 8000fdc:	4b7c      	ldr	r3, [pc, #496]	@ (80011d0 <validate_frame+0x374>)
 8000fde:	f8d7 025c 	ldr.w	r0, [r7, #604]	@ 0x25c
 8000fe2:	f7ff fcfb 	bl	80009dc <send_response_frame>
		return;
 8000fe6:	e115      	b.n	8001214 <validate_frame+0x3b8>
	}

	/* ====== Sprawdzenie faktycznej długości danych ====== */
	uint16_t data_start = pos;
 8000fe8:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000fec:	f8a7 3256 	strh.w	r3, [r7, #598]	@ 0x256
	uint16_t crc_pos = flen - 3;   // 2 znaki CRC + '*'
 8000ff0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000ff4:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8000ff8:	881b      	ldrh	r3, [r3, #0]
 8000ffa:	3b03      	subs	r3, #3
 8000ffc:	f8a7 3254 	strh.w	r3, [r7, #596]	@ 0x254
	
	// Sprawdzenie czy ramka jest wystarczająco długa dla deklarowanej długości danych
	if(flen < (data_start + data_len_declared + 2 + 1)) // data_start + data_len + CRC(2) + '*'
 8001000:	f8b7 2256 	ldrh.w	r2, [r7, #598]	@ 0x256
 8001004:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 8001008:	4413      	add	r3, r2
 800100a:	1c9a      	adds	r2, r3, #2
 800100c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001010:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001014:	881b      	ldrh	r3, [r3, #0]
 8001016:	429a      	cmp	r2, r3
 8001018:	db09      	blt.n	800102e <validate_frame+0x1d2>
	{
		send_response_frame(device_addr, src, id, "ERR_LENGTH");
 800101a:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800101e:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 8001022:	4b6b      	ldr	r3, [pc, #428]	@ (80011d0 <validate_frame+0x374>)
 8001024:	f8d7 025c 	ldr.w	r0, [r7, #604]	@ 0x25c
 8001028:	f7ff fcd8 	bl	80009dc <send_response_frame>
		return;
 800102c:	e0f2      	b.n	8001214 <validate_frame+0x3b8>
	}
	
	uint16_t data_len_real = crc_pos - data_start;
 800102e:	f8b7 2254 	ldrh.w	r2, [r7, #596]	@ 0x254
 8001032:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	f8a7 3252 	strh.w	r3, [r7, #594]	@ 0x252

	/* ====== Sprawdzenie zgodności długości ====== */
	if(data_len_real != data_len_declared)
 800103c:	f8b7 2252 	ldrh.w	r2, [r7, #594]	@ 0x252
 8001040:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 8001044:	429a      	cmp	r2, r3
 8001046:	d009      	beq.n	800105c <validate_frame+0x200>
	{
		send_response_frame(device_addr, src, id, "ERR_LENGTH");
 8001048:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800104c:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 8001050:	4b5f      	ldr	r3, [pc, #380]	@ (80011d0 <validate_frame+0x374>)
 8001052:	f8d7 025c 	ldr.w	r0, [r7, #604]	@ 0x25c
 8001056:	f7ff fcc1 	bl	80009dc <send_response_frame>
		return;
 800105a:	e0db      	b.n	8001214 <validate_frame+0x3b8>
	}

	/* ====== Odczyt danych ====== */
	char data[257];
	memcpy(data, &f[data_start], data_len_real);
 800105c:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 8001060:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001064:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8001068:	6812      	ldr	r2, [r2, #0]
 800106a:	18d1      	adds	r1, r2, r3
 800106c:	f8b7 2252 	ldrh.w	r2, [r7, #594]	@ 0x252
 8001070:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001074:	4618      	mov	r0, r3
 8001076:	f002 fe09 	bl	8003c8c <memcpy>
	data[data_len_real] = 0;
 800107a:	f8b7 3252 	ldrh.w	r3, [r7, #594]	@ 0x252
 800107e:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001082:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 8001086:	2100      	movs	r1, #0
 8001088:	54d1      	strb	r1, [r2, r3]

	/* ====== Sprawdzenie czy mamy CRC ====== */
	if(flen < (crc_pos + 2))
 800108a:	f8b7 3254 	ldrh.w	r3, [r7, #596]	@ 0x254
 800108e:	1c5a      	adds	r2, r3, #1
 8001090:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001094:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001098:	881b      	ldrh	r3, [r3, #0]
 800109a:	429a      	cmp	r2, r3
 800109c:	db09      	blt.n	80010b2 <validate_frame+0x256>
	{
		send_response_frame(device_addr, src, id, "ERR");
 800109e:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80010a2:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 80010a6:	4b49      	ldr	r3, [pc, #292]	@ (80011cc <validate_frame+0x370>)
 80010a8:	f8d7 025c 	ldr.w	r0, [r7, #604]	@ 0x25c
 80010ac:	f7ff fc96 	bl	80009dc <send_response_frame>
		return;
 80010b0:	e0b0      	b.n	8001214 <validate_frame+0x3b8>
	}

	/* ====== Odczyt i weryfikacja CRC ====== */
	uint8_t rx_crc = hex2byte(f[crc_pos], f[crc_pos+1]);
 80010b2:	f8b7 3254 	ldrh.w	r3, [r7, #596]	@ 0x254
 80010b6:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 80010ba:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 80010be:	6812      	ldr	r2, [r2, #0]
 80010c0:	4413      	add	r3, r2
 80010c2:	7818      	ldrb	r0, [r3, #0]
 80010c4:	f8b7 3254 	ldrh.w	r3, [r7, #596]	@ 0x254
 80010c8:	3301      	adds	r3, #1
 80010ca:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 80010ce:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 80010d2:	6812      	ldr	r2, [r2, #0]
 80010d4:	4413      	add	r3, r2
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	4619      	mov	r1, r3
 80010da:	f7ff fba9 	bl	8000830 <hex2byte>
 80010de:	4603      	mov	r3, r0
 80010e0:	f887 3251 	strb.w	r3, [r7, #593]	@ 0x251

	/* ====== Budowa bufora do obliczenia CRC ====== */
	uint8_t buf[300];
	uint16_t p = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e

	memcpy(&buf[p], src, 3); p+=3;
 80010ea:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 80010ee:	f107 020c 	add.w	r2, r7, #12
 80010f2:	4413      	add	r3, r2
 80010f4:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 80010f8:	2203      	movs	r2, #3
 80010fa:	4618      	mov	r0, r3
 80010fc:	f002 fdc6 	bl	8003c8c <memcpy>
 8001100:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 8001104:	3303      	adds	r3, #3
 8001106:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
	memcpy(&buf[p], dst, 3); p+=3;
 800110a:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 800110e:	f107 020c 	add.w	r2, r7, #12
 8001112:	4413      	add	r3, r2
 8001114:	f507 7111 	add.w	r1, r7, #580	@ 0x244
 8001118:	2203      	movs	r2, #3
 800111a:	4618      	mov	r0, r3
 800111c:	f002 fdb6 	bl	8003c8c <memcpy>
 8001120:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 8001124:	3303      	adds	r3, #3
 8001126:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
	memcpy(&buf[p], id, 2);  p+=2;
 800112a:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 800112e:	f107 020c 	add.w	r2, r7, #12
 8001132:	4413      	add	r3, r2
 8001134:	f8b7 2240 	ldrh.w	r2, [r7, #576]	@ 0x240
 8001138:	801a      	strh	r2, [r3, #0]
 800113a:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 800113e:	3302      	adds	r3, #2
 8001140:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
	memcpy(&buf[p], len_str, 3); p+=3;
 8001144:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 8001148:	f107 020c 	add.w	r2, r7, #12
 800114c:	4413      	add	r3, r2
 800114e:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 8001152:	2203      	movs	r2, #3
 8001154:	4618      	mov	r0, r3
 8001156:	f002 fd99 	bl	8003c8c <memcpy>
 800115a:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 800115e:	3303      	adds	r3, #3
 8001160:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
	memcpy(&buf[p], data, data_len_real); p+=data_len_real;
 8001164:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 8001168:	f107 020c 	add.w	r2, r7, #12
 800116c:	4413      	add	r3, r2
 800116e:	f8b7 2252 	ldrh.w	r2, [r7, #594]	@ 0x252
 8001172:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8001176:	4618      	mov	r0, r3
 8001178:	f002 fd88 	bl	8003c8c <memcpy>
 800117c:	f8b7 224e 	ldrh.w	r2, [r7, #590]	@ 0x24e
 8001180:	f8b7 3252 	ldrh.w	r3, [r7, #594]	@ 0x252
 8001184:	4413      	add	r3, r2
 8001186:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e

	/* ====== Obliczenie CRC ====== */
	uint8_t calc_crc = crc8(buf, p);
 800118a:	f8b7 224e 	ldrh.w	r2, [r7, #590]	@ 0x24e
 800118e:	f107 030c 	add.w	r3, r7, #12
 8001192:	4611      	mov	r1, r2
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fba2 	bl	80008de <crc8>
 800119a:	4603      	mov	r3, r0
 800119c:	f887 324d 	strb.w	r3, [r7, #589]	@ 0x24d

	/* ====== Sprawdzenie CRC ====== */
	if(calc_crc != rx_crc)
 80011a0:	f897 224d 	ldrb.w	r2, [r7, #589]	@ 0x24d
 80011a4:	f897 3251 	ldrb.w	r3, [r7, #593]	@ 0x251
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d015      	beq.n	80011d8 <validate_frame+0x37c>
	{
		send_response_frame(device_addr, src, id, "ERR_CRC");
 80011ac:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80011b0:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 80011b4:	4b07      	ldr	r3, [pc, #28]	@ (80011d4 <validate_frame+0x378>)
 80011b6:	f8d7 025c 	ldr.w	r0, [r7, #604]	@ 0x25c
 80011ba:	f7ff fc0f 	bl	80009dc <send_response_frame>
		return;
 80011be:	e029      	b.n	8001214 <validate_frame+0x3b8>
 80011c0:	08004544 	.word	0x08004544
 80011c4:	080045c4 	.word	0x080045c4
 80011c8:	080045d8 	.word	0x080045d8
 80011cc:	080045ec 	.word	0x080045ec
 80011d0:	080045f0 	.word	0x080045f0
 80011d4:	080045fc 	.word	0x080045fc
	}

	/* ====== SUKCES - Przetwarzanie komendy ====== */
	USART_fsend("FRAME OK\r\n");
 80011d8:	4810      	ldr	r0, [pc, #64]	@ (800121c <validate_frame+0x3c0>)
 80011da:	f7ff fa57 	bl	800068c <USART_fsend>
	USART_fsend("SRC=%s DST=%s ID=%s LEN=%d DATA=%s\r\n",
 80011de:	f8b7 3252 	ldrh.w	r3, [r7, #594]	@ 0x252
 80011e2:	f507 7410 	add.w	r4, r7, #576	@ 0x240
 80011e6:	f507 7011 	add.w	r0, r7, #580	@ 0x244
 80011ea:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 80011ee:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80011f2:	9201      	str	r2, [sp, #4]
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	4623      	mov	r3, r4
 80011f8:	4602      	mov	r2, r0
 80011fa:	4809      	ldr	r0, [pc, #36]	@ (8001220 <validate_frame+0x3c4>)
 80011fc:	f7ff fa46 	bl	800068c <USART_fsend>
				src, dst, id, data_len_real, data);

	// Przekazanie informacji o ramce do obsługi komendy
	handle_command(data, src, dst, id);
 8001200:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001204:	f507 7211 	add.w	r2, r7, #580	@ 0x244
 8001208:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800120c:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8001210:	f7ff fd22 	bl	8000c58 <handle_command>
}
 8001214:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8001218:	46bd      	mov	sp, r7
 800121a:	bd90      	pop	{r4, r7, pc}
 800121c:	08004604 	.word	0x08004604
 8001220:	08004610 	.word	0x08004610

08001224 <process_uart_buffer>:



// Funkcja sprawdzająca i przetwarzająca ramki w buforze kołowym
void process_uart_buffer(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
    while(USART_kbhit())
 800122a:	e055      	b.n	80012d8 <process_uart_buffer+0xb4>
    {
        char c = USART_getchar();
 800122c:	f7ff fa02 	bl	8000634 <USART_getchar>
 8001230:	4603      	mov	r3, r0
 8001232:	71fb      	strb	r3, [r7, #7]

        switch(st)
 8001234:	4b2d      	ldr	r3, [pc, #180]	@ (80012ec <process_uart_buffer+0xc8>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d002      	beq.n	8001242 <process_uart_buffer+0x1e>
 800123c:	2b01      	cmp	r3, #1
 800123e:	d014      	beq.n	800126a <process_uart_buffer+0x46>
 8001240:	e04a      	b.n	80012d8 <process_uart_buffer+0xb4>
        {
        case ST_IDLE:
            if(c == '&')
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	2b26      	cmp	r3, #38	@ 0x26
 8001246:	d144      	bne.n	80012d2 <process_uart_buffer+0xae>
            {
                pos = 0;
 8001248:	4b29      	ldr	r3, [pc, #164]	@ (80012f0 <process_uart_buffer+0xcc>)
 800124a:	2200      	movs	r2, #0
 800124c:	801a      	strh	r2, [r3, #0]
                frame[pos++] = c;
 800124e:	4b28      	ldr	r3, [pc, #160]	@ (80012f0 <process_uart_buffer+0xcc>)
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	1c5a      	adds	r2, r3, #1
 8001254:	b291      	uxth	r1, r2
 8001256:	4a26      	ldr	r2, [pc, #152]	@ (80012f0 <process_uart_buffer+0xcc>)
 8001258:	8011      	strh	r1, [r2, #0]
 800125a:	4619      	mov	r1, r3
 800125c:	4a25      	ldr	r2, [pc, #148]	@ (80012f4 <process_uart_buffer+0xd0>)
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	5453      	strb	r3, [r2, r1]
                st = ST_COLLECT;
 8001262:	4b22      	ldr	r3, [pc, #136]	@ (80012ec <process_uart_buffer+0xc8>)
 8001264:	2201      	movs	r2, #1
 8001266:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001268:	e033      	b.n	80012d2 <process_uart_buffer+0xae>

        case ST_COLLECT:

            /* nowy start resetuje ramkę */
            if(c == '&')
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	2b26      	cmp	r3, #38	@ 0x26
 800126e:	d10d      	bne.n	800128c <process_uart_buffer+0x68>
            {
                pos = 0;
 8001270:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <process_uart_buffer+0xcc>)
 8001272:	2200      	movs	r2, #0
 8001274:	801a      	strh	r2, [r3, #0]
                frame[pos++] = c;
 8001276:	4b1e      	ldr	r3, [pc, #120]	@ (80012f0 <process_uart_buffer+0xcc>)
 8001278:	881b      	ldrh	r3, [r3, #0]
 800127a:	1c5a      	adds	r2, r3, #1
 800127c:	b291      	uxth	r1, r2
 800127e:	4a1c      	ldr	r2, [pc, #112]	@ (80012f0 <process_uart_buffer+0xcc>)
 8001280:	8011      	strh	r1, [r2, #0]
 8001282:	4619      	mov	r1, r3
 8001284:	4a1b      	ldr	r2, [pc, #108]	@ (80012f4 <process_uart_buffer+0xd0>)
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	5453      	strb	r3, [r2, r1]
                break;
 800128a:	e025      	b.n	80012d8 <process_uart_buffer+0xb4>
            }

            /* zapisuj znak */
            if(pos < sizeof(frame)-1)
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <process_uart_buffer+0xcc>)
 800128e:	881b      	ldrh	r3, [r3, #0]
 8001290:	f240 2256 	movw	r2, #598	@ 0x256
 8001294:	4293      	cmp	r3, r2
 8001296:	d809      	bhi.n	80012ac <process_uart_buffer+0x88>
                frame[pos++] = c;
 8001298:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <process_uart_buffer+0xcc>)
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	1c5a      	adds	r2, r3, #1
 800129e:	b291      	uxth	r1, r2
 80012a0:	4a13      	ldr	r2, [pc, #76]	@ (80012f0 <process_uart_buffer+0xcc>)
 80012a2:	8011      	strh	r1, [r2, #0]
 80012a4:	4619      	mov	r1, r3
 80012a6:	4a13      	ldr	r2, [pc, #76]	@ (80012f4 <process_uart_buffer+0xd0>)
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	5453      	strb	r3, [r2, r1]

            /* koniec ramki */
            if(c == '*')
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80012b0:	d111      	bne.n	80012d6 <process_uart_buffer+0xb2>
            {
                frame[pos] = 0;   // string end
 80012b2:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <process_uart_buffer+0xcc>)
 80012b4:	881b      	ldrh	r3, [r3, #0]
 80012b6:	461a      	mov	r2, r3
 80012b8:	4b0e      	ldr	r3, [pc, #56]	@ (80012f4 <process_uart_buffer+0xd0>)
 80012ba:	2100      	movs	r1, #0
 80012bc:	5499      	strb	r1, [r3, r2]
                validate_frame(frame,pos);
 80012be:	4b0c      	ldr	r3, [pc, #48]	@ (80012f0 <process_uart_buffer+0xcc>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	4619      	mov	r1, r3
 80012c4:	480b      	ldr	r0, [pc, #44]	@ (80012f4 <process_uart_buffer+0xd0>)
 80012c6:	f7ff fdc9 	bl	8000e5c <validate_frame>
                st = ST_IDLE;
 80012ca:	4b08      	ldr	r3, [pc, #32]	@ (80012ec <process_uart_buffer+0xc8>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
            }
            break;
 80012d0:	e001      	b.n	80012d6 <process_uart_buffer+0xb2>
            break;
 80012d2:	bf00      	nop
 80012d4:	e000      	b.n	80012d8 <process_uart_buffer+0xb4>
            break;
 80012d6:	bf00      	nop
    while(USART_kbhit())
 80012d8:	f7ff f998 	bl	800060c <USART_kbhit>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1a4      	bne.n	800122c <process_uart_buffer+0x8>
        }
    }
}
 80012e2:	bf00      	nop
 80012e4:	bf00      	nop
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200000c1 	.word	0x200000c1
 80012f0:	2000031c 	.word	0x2000031c
 80012f4:	200000c4 	.word	0x200000c4

080012f8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80012fc:	f000 fa42 	bl	8001784 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001300:	f000 f810 	bl	8001324 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001304:	f000 f8a6 	bl	8001454 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001308:	f000 f87a 	bl	8001400 <MX_USART2_UART_Init>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800130c:	2201      	movs	r2, #1
 800130e:	4903      	ldr	r1, [pc, #12]	@ (800131c <main+0x24>)
 8001310:	4803      	ldr	r0, [pc, #12]	@ (8001320 <main+0x28>)
 8001312:	f001 fc69 	bl	8002be8 <HAL_UART_Receive_IT>
	while (1) {

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		process_uart_buffer();
 8001316:	f7ff ff85 	bl	8001224 <process_uart_buffer>
 800131a:	e7fc      	b.n	8001316 <main+0x1e>
 800131c:	200000c0 	.word	0x200000c0
 8001320:	20000078 	.word	0x20000078

08001324 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b094      	sub	sp, #80	@ 0x50
 8001328:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800132a:	f107 031c 	add.w	r3, r7, #28
 800132e:	2234      	movs	r2, #52	@ 0x34
 8001330:	2100      	movs	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f002 fc64 	bl	8003c00 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001338:	f107 0308 	add.w	r3, r7, #8
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001348:	2300      	movs	r3, #0
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	4b2a      	ldr	r3, [pc, #168]	@ (80013f8 <SystemClock_Config+0xd4>)
 800134e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001350:	4a29      	ldr	r2, [pc, #164]	@ (80013f8 <SystemClock_Config+0xd4>)
 8001352:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001356:	6413      	str	r3, [r2, #64]	@ 0x40
 8001358:	4b27      	ldr	r3, [pc, #156]	@ (80013f8 <SystemClock_Config+0xd4>)
 800135a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001364:	2300      	movs	r3, #0
 8001366:	603b      	str	r3, [r7, #0]
 8001368:	4b24      	ldr	r3, [pc, #144]	@ (80013fc <SystemClock_Config+0xd8>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001370:	4a22      	ldr	r2, [pc, #136]	@ (80013fc <SystemClock_Config+0xd8>)
 8001372:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001376:	6013      	str	r3, [r2, #0]
 8001378:	4b20      	ldr	r3, [pc, #128]	@ (80013fc <SystemClock_Config+0xd8>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001380:	603b      	str	r3, [r7, #0]
 8001382:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001384:	2302      	movs	r3, #2
 8001386:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001388:	2301      	movs	r3, #1
 800138a:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800138c:	2310      	movs	r3, #16
 800138e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001390:	2302      	movs	r3, #2
 8001392:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001394:	2300      	movs	r3, #0
 8001396:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001398:	2310      	movs	r3, #16
 800139a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 800139c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80013a0:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80013a2:	2304      	movs	r3, #4
 80013a4:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80013a6:	2302      	movs	r3, #2
 80013a8:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 80013aa:	2302      	movs	r3, #2
 80013ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80013ae:	f107 031c 	add.w	r3, r7, #28
 80013b2:	4618      	mov	r0, r3
 80013b4:	f001 f8f4 	bl	80025a0 <HAL_RCC_OscConfig>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <SystemClock_Config+0x9e>
		Error_Handler();
 80013be:	f000 f8b7 	bl	8001530 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80013c2:	230f      	movs	r3, #15
 80013c4:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013c6:	2302      	movs	r3, #2
 80013c8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013d2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80013d8:	f107 0308 	add.w	r3, r7, #8
 80013dc:	2102      	movs	r1, #2
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 fd94 	bl	8001f0c <HAL_RCC_ClockConfig>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <SystemClock_Config+0xca>
		Error_Handler();
 80013ea:	f000 f8a1 	bl	8001530 <Error_Handler>
	}
}
 80013ee:	bf00      	nop
 80013f0:	3750      	adds	r7, #80	@ 0x50
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40007000 	.word	0x40007000

08001400 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001404:	4b11      	ldr	r3, [pc, #68]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001406:	4a12      	ldr	r2, [pc, #72]	@ (8001450 <MX_USART2_UART_Init+0x50>)
 8001408:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800140a:	4b10      	ldr	r3, [pc, #64]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 800140c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001410:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001412:	4b0e      	ldr	r3, [pc, #56]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001418:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 800141a:	2200      	movs	r2, #0
 800141c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800141e:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001424:	4b09      	ldr	r3, [pc, #36]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001426:	220c      	movs	r2, #12
 8001428:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800142a:	4b08      	ldr	r3, [pc, #32]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 800142c:	2200      	movs	r2, #0
 800142e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001432:	2200      	movs	r2, #0
 8001434:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001436:	4805      	ldr	r0, [pc, #20]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001438:	f001 fb50 	bl	8002adc <HAL_UART_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8001442:	f000 f875 	bl	8001530 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000078 	.word	0x20000078
 8001450:	40004400 	.word	0x40004400

08001454 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	@ 0x28
 8001458:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
 8001468:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	613b      	str	r3, [r7, #16]
 800146e:	4b2d      	ldr	r3, [pc, #180]	@ (8001524 <MX_GPIO_Init+0xd0>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	4a2c      	ldr	r2, [pc, #176]	@ (8001524 <MX_GPIO_Init+0xd0>)
 8001474:	f043 0304 	orr.w	r3, r3, #4
 8001478:	6313      	str	r3, [r2, #48]	@ 0x30
 800147a:	4b2a      	ldr	r3, [pc, #168]	@ (8001524 <MX_GPIO_Init+0xd0>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	f003 0304 	and.w	r3, r3, #4
 8001482:	613b      	str	r3, [r7, #16]
 8001484:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	4b26      	ldr	r3, [pc, #152]	@ (8001524 <MX_GPIO_Init+0xd0>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	4a25      	ldr	r2, [pc, #148]	@ (8001524 <MX_GPIO_Init+0xd0>)
 8001490:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001494:	6313      	str	r3, [r2, #48]	@ 0x30
 8001496:	4b23      	ldr	r3, [pc, #140]	@ (8001524 <MX_GPIO_Init+0xd0>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	60bb      	str	r3, [r7, #8]
 80014a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <MX_GPIO_Init+0xd0>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001524 <MX_GPIO_Init+0xd0>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001524 <MX_GPIO_Init+0xd0>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	60bb      	str	r3, [r7, #8]
 80014bc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <MX_GPIO_Init+0xd0>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a17      	ldr	r2, [pc, #92]	@ (8001524 <MX_GPIO_Init+0xd0>)
 80014c8:	f043 0302 	orr.w	r3, r3, #2
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b15      	ldr	r3, [pc, #84]	@ (8001524 <MX_GPIO_Init+0xd0>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014da:	2200      	movs	r2, #0
 80014dc:	2120      	movs	r1, #32
 80014de:	4812      	ldr	r0, [pc, #72]	@ (8001528 <MX_GPIO_Init+0xd4>)
 80014e0:	f000 fcfa 	bl	8001ed8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80014e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014e8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014ea:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80014ee:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	480c      	ldr	r0, [pc, #48]	@ (800152c <MX_GPIO_Init+0xd8>)
 80014fc:	f000 fb58 	bl	8001bb0 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8001500:	2320      	movs	r3, #32
 8001502:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001504:	2301      	movs	r3, #1
 8001506:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150c:	2300      	movs	r3, #0
 800150e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	4619      	mov	r1, r3
 8001516:	4804      	ldr	r0, [pc, #16]	@ (8001528 <MX_GPIO_Init+0xd4>)
 8001518:	f000 fb4a 	bl	8001bb0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 800151c:	bf00      	nop
 800151e:	3728      	adds	r7, #40	@ 0x28
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	40023800 	.word	0x40023800
 8001528:	40020000 	.word	0x40020000
 800152c:	40020800 	.word	0x40020800

08001530 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001534:	b672      	cpsid	i
}
 8001536:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <Error_Handler+0x8>

0800153c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]
 8001546:	4b10      	ldr	r3, [pc, #64]	@ (8001588 <HAL_MspInit+0x4c>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154a:	4a0f      	ldr	r2, [pc, #60]	@ (8001588 <HAL_MspInit+0x4c>)
 800154c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001550:	6453      	str	r3, [r2, #68]	@ 0x44
 8001552:	4b0d      	ldr	r3, [pc, #52]	@ (8001588 <HAL_MspInit+0x4c>)
 8001554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001556:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	603b      	str	r3, [r7, #0]
 8001562:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <HAL_MspInit+0x4c>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001566:	4a08      	ldr	r2, [pc, #32]	@ (8001588 <HAL_MspInit+0x4c>)
 8001568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800156c:	6413      	str	r3, [r2, #64]	@ 0x40
 800156e:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <HAL_MspInit+0x4c>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800157a:	2007      	movs	r0, #7
 800157c:	f000 fa44 	bl	8001a08 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001580:	bf00      	nop
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40023800 	.word	0x40023800

0800158c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	@ 0x28
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
 80015a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001620 <HAL_UART_MspInit+0x94>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d133      	bne.n	8001616 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	613b      	str	r3, [r7, #16]
 80015b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001624 <HAL_UART_MspInit+0x98>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b6:	4a1b      	ldr	r2, [pc, #108]	@ (8001624 <HAL_UART_MspInit+0x98>)
 80015b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015be:	4b19      	ldr	r3, [pc, #100]	@ (8001624 <HAL_UART_MspInit+0x98>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <HAL_UART_MspInit+0x98>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	4a14      	ldr	r2, [pc, #80]	@ (8001624 <HAL_UART_MspInit+0x98>)
 80015d4:	f043 0301 	orr.w	r3, r3, #1
 80015d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015da:	4b12      	ldr	r3, [pc, #72]	@ (8001624 <HAL_UART_MspInit+0x98>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015e6:	230c      	movs	r3, #12
 80015e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ea:	2302      	movs	r3, #2
 80015ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f2:	2303      	movs	r3, #3
 80015f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015f6:	2307      	movs	r3, #7
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	4619      	mov	r1, r3
 8001600:	4809      	ldr	r0, [pc, #36]	@ (8001628 <HAL_UART_MspInit+0x9c>)
 8001602:	f000 fad5 	bl	8001bb0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2100      	movs	r1, #0
 800160a:	2026      	movs	r0, #38	@ 0x26
 800160c:	f000 fa07 	bl	8001a1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001610:	2026      	movs	r0, #38	@ 0x26
 8001612:	f000 fa20 	bl	8001a56 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001616:	bf00      	nop
 8001618:	3728      	adds	r7, #40	@ 0x28
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40004400 	.word	0x40004400
 8001624:	40023800 	.word	0x40023800
 8001628:	40020000 	.word	0x40020000

0800162c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <NMI_Handler+0x4>

08001634 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <HardFault_Handler+0x4>

0800163c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001640:	bf00      	nop
 8001642:	e7fd      	b.n	8001640 <MemManage_Handler+0x4>

08001644 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <BusFault_Handler+0x4>

0800164c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <UsageFault_Handler+0x4>

08001654 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001662:	b480      	push	{r7}
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001682:	f000 f8d1 	bl	8001828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
	...

0800168c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001690:	4802      	ldr	r0, [pc, #8]	@ (800169c <USART2_IRQHandler+0x10>)
 8001692:	f001 facf 	bl	8002c34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000078 	.word	0x20000078

080016a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a8:	4a14      	ldr	r2, [pc, #80]	@ (80016fc <_sbrk+0x5c>)
 80016aa:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <_sbrk+0x60>)
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016b4:	4b13      	ldr	r3, [pc, #76]	@ (8001704 <_sbrk+0x64>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d102      	bne.n	80016c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016bc:	4b11      	ldr	r3, [pc, #68]	@ (8001704 <_sbrk+0x64>)
 80016be:	4a12      	ldr	r2, [pc, #72]	@ (8001708 <_sbrk+0x68>)
 80016c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016c2:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <_sbrk+0x64>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d207      	bcs.n	80016e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016d0:	f002 fab0 	bl	8003c34 <__errno>
 80016d4:	4603      	mov	r3, r0
 80016d6:	220c      	movs	r2, #12
 80016d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016da:	f04f 33ff 	mov.w	r3, #4294967295
 80016de:	e009      	b.n	80016f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016e0:	4b08      	ldr	r3, [pc, #32]	@ (8001704 <_sbrk+0x64>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016e6:	4b07      	ldr	r3, [pc, #28]	@ (8001704 <_sbrk+0x64>)
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	4a05      	ldr	r2, [pc, #20]	@ (8001704 <_sbrk+0x64>)
 80016f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016f2:	68fb      	ldr	r3, [r7, #12]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20020000 	.word	0x20020000
 8001700:	00000400 	.word	0x00000400
 8001704:	20000998 	.word	0x20000998
 8001708:	20000ae8 	.word	0x20000ae8

0800170c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001710:	4b06      	ldr	r3, [pc, #24]	@ (800172c <SystemInit+0x20>)
 8001712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001716:	4a05      	ldr	r2, [pc, #20]	@ (800172c <SystemInit+0x20>)
 8001718:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800171c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001730:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001768 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001734:	f7ff ffea 	bl	800170c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001738:	480c      	ldr	r0, [pc, #48]	@ (800176c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800173a:	490d      	ldr	r1, [pc, #52]	@ (8001770 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800173c:	4a0d      	ldr	r2, [pc, #52]	@ (8001774 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800173e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001740:	e002      	b.n	8001748 <LoopCopyDataInit>

08001742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001746:	3304      	adds	r3, #4

08001748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800174a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800174c:	d3f9      	bcc.n	8001742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174e:	4a0a      	ldr	r2, [pc, #40]	@ (8001778 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001750:	4c0a      	ldr	r4, [pc, #40]	@ (800177c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001754:	e001      	b.n	800175a <LoopFillZerobss>

08001756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001758:	3204      	adds	r2, #4

0800175a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800175a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800175c:	d3fb      	bcc.n	8001756 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800175e:	f002 fa6f 	bl	8003c40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001762:	f7ff fdc9 	bl	80012f8 <main>
  bx  lr    
 8001766:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001768:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800176c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001770:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001774:	080047a8 	.word	0x080047a8
  ldr r2, =_sbss
 8001778:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800177c:	20000ae8 	.word	0x20000ae8

08001780 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001780:	e7fe      	b.n	8001780 <ADC_IRQHandler>
	...

08001784 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001788:	4b0e      	ldr	r3, [pc, #56]	@ (80017c4 <HAL_Init+0x40>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a0d      	ldr	r2, [pc, #52]	@ (80017c4 <HAL_Init+0x40>)
 800178e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001792:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001794:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <HAL_Init+0x40>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a0a      	ldr	r2, [pc, #40]	@ (80017c4 <HAL_Init+0x40>)
 800179a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800179e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017a0:	4b08      	ldr	r3, [pc, #32]	@ (80017c4 <HAL_Init+0x40>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a07      	ldr	r2, [pc, #28]	@ (80017c4 <HAL_Init+0x40>)
 80017a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ac:	2003      	movs	r0, #3
 80017ae:	f000 f92b 	bl	8001a08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017b2:	2000      	movs	r0, #0
 80017b4:	f000 f808 	bl	80017c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017b8:	f7ff fec0 	bl	800153c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40023c00 	.word	0x40023c00

080017c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017d0:	4b12      	ldr	r3, [pc, #72]	@ (800181c <HAL_InitTick+0x54>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b12      	ldr	r3, [pc, #72]	@ (8001820 <HAL_InitTick+0x58>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	4619      	mov	r1, r3
 80017da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017de:	fbb3 f3f1 	udiv	r3, r3, r1
 80017e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e6:	4618      	mov	r0, r3
 80017e8:	f000 f943 	bl	8001a72 <HAL_SYSTICK_Config>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e00e      	b.n	8001814 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2b0f      	cmp	r3, #15
 80017fa:	d80a      	bhi.n	8001812 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017fc:	2200      	movs	r2, #0
 80017fe:	6879      	ldr	r1, [r7, #4]
 8001800:	f04f 30ff 	mov.w	r0, #4294967295
 8001804:	f000 f90b 	bl	8001a1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001808:	4a06      	ldr	r2, [pc, #24]	@ (8001824 <HAL_InitTick+0x5c>)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800180e:	2300      	movs	r3, #0
 8001810:	e000      	b.n	8001814 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
}
 8001814:	4618      	mov	r0, r3
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000000 	.word	0x20000000
 8001820:	20000008 	.word	0x20000008
 8001824:	20000004 	.word	0x20000004

08001828 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800182c:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <HAL_IncTick+0x20>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	461a      	mov	r2, r3
 8001832:	4b06      	ldr	r3, [pc, #24]	@ (800184c <HAL_IncTick+0x24>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4413      	add	r3, r2
 8001838:	4a04      	ldr	r2, [pc, #16]	@ (800184c <HAL_IncTick+0x24>)
 800183a:	6013      	str	r3, [r2, #0]
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	20000008 	.word	0x20000008
 800184c:	2000099c 	.word	0x2000099c

08001850 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  return uwTick;
 8001854:	4b03      	ldr	r3, [pc, #12]	@ (8001864 <HAL_GetTick+0x14>)
 8001856:	681b      	ldr	r3, [r3, #0]
}
 8001858:	4618      	mov	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	2000099c 	.word	0x2000099c

08001868 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <__NVIC_SetPriorityGrouping+0x44>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001884:	4013      	ands	r3, r2
 8001886:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001890:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001894:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001898:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800189a:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <__NVIC_SetPriorityGrouping+0x44>)
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	60d3      	str	r3, [r2, #12]
}
 80018a0:	bf00      	nop
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b4:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <__NVIC_GetPriorityGrouping+0x18>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	0a1b      	lsrs	r3, r3, #8
 80018ba:	f003 0307 	and.w	r3, r3, #7
}
 80018be:	4618      	mov	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	db0b      	blt.n	80018f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	f003 021f 	and.w	r2, r3, #31
 80018e4:	4907      	ldr	r1, [pc, #28]	@ (8001904 <__NVIC_EnableIRQ+0x38>)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	095b      	lsrs	r3, r3, #5
 80018ec:	2001      	movs	r0, #1
 80018ee:	fa00 f202 	lsl.w	r2, r0, r2
 80018f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	e000e100 	.word	0xe000e100

08001908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	6039      	str	r1, [r7, #0]
 8001912:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001918:	2b00      	cmp	r3, #0
 800191a:	db0a      	blt.n	8001932 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	b2da      	uxtb	r2, r3
 8001920:	490c      	ldr	r1, [pc, #48]	@ (8001954 <__NVIC_SetPriority+0x4c>)
 8001922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001926:	0112      	lsls	r2, r2, #4
 8001928:	b2d2      	uxtb	r2, r2
 800192a:	440b      	add	r3, r1
 800192c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001930:	e00a      	b.n	8001948 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	b2da      	uxtb	r2, r3
 8001936:	4908      	ldr	r1, [pc, #32]	@ (8001958 <__NVIC_SetPriority+0x50>)
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	f003 030f 	and.w	r3, r3, #15
 800193e:	3b04      	subs	r3, #4
 8001940:	0112      	lsls	r2, r2, #4
 8001942:	b2d2      	uxtb	r2, r2
 8001944:	440b      	add	r3, r1
 8001946:	761a      	strb	r2, [r3, #24]
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	e000e100 	.word	0xe000e100
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800195c:	b480      	push	{r7}
 800195e:	b089      	sub	sp, #36	@ 0x24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	f1c3 0307 	rsb	r3, r3, #7
 8001976:	2b04      	cmp	r3, #4
 8001978:	bf28      	it	cs
 800197a:	2304      	movcs	r3, #4
 800197c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	3304      	adds	r3, #4
 8001982:	2b06      	cmp	r3, #6
 8001984:	d902      	bls.n	800198c <NVIC_EncodePriority+0x30>
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	3b03      	subs	r3, #3
 800198a:	e000      	b.n	800198e <NVIC_EncodePriority+0x32>
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001990:	f04f 32ff 	mov.w	r2, #4294967295
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	fa02 f303 	lsl.w	r3, r2, r3
 800199a:	43da      	mvns	r2, r3
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	401a      	ands	r2, r3
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a4:	f04f 31ff 	mov.w	r1, #4294967295
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	fa01 f303 	lsl.w	r3, r1, r3
 80019ae:	43d9      	mvns	r1, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b4:	4313      	orrs	r3, r2
         );
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3724      	adds	r7, #36	@ 0x24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
	...

080019c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019d4:	d301      	bcc.n	80019da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019d6:	2301      	movs	r3, #1
 80019d8:	e00f      	b.n	80019fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019da:	4a0a      	ldr	r2, [pc, #40]	@ (8001a04 <SysTick_Config+0x40>)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3b01      	subs	r3, #1
 80019e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019e2:	210f      	movs	r1, #15
 80019e4:	f04f 30ff 	mov.w	r0, #4294967295
 80019e8:	f7ff ff8e 	bl	8001908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019ec:	4b05      	ldr	r3, [pc, #20]	@ (8001a04 <SysTick_Config+0x40>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019f2:	4b04      	ldr	r3, [pc, #16]	@ (8001a04 <SysTick_Config+0x40>)
 80019f4:	2207      	movs	r2, #7
 80019f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	e000e010 	.word	0xe000e010

08001a08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff ff29 	bl	8001868 <__NVIC_SetPriorityGrouping>
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b086      	sub	sp, #24
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	4603      	mov	r3, r0
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
 8001a2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a30:	f7ff ff3e 	bl	80018b0 <__NVIC_GetPriorityGrouping>
 8001a34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	68b9      	ldr	r1, [r7, #8]
 8001a3a:	6978      	ldr	r0, [r7, #20]
 8001a3c:	f7ff ff8e 	bl	800195c <NVIC_EncodePriority>
 8001a40:	4602      	mov	r2, r0
 8001a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a46:	4611      	mov	r1, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff ff5d 	bl	8001908 <__NVIC_SetPriority>
}
 8001a4e:	bf00      	nop
 8001a50:	3718      	adds	r7, #24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff31 	bl	80018cc <__NVIC_EnableIRQ>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff ffa2 	bl	80019c4 <SysTick_Config>
 8001a80:	4603      	mov	r3, r0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b084      	sub	sp, #16
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a96:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001a98:	f7ff feda 	bl	8001850 <HAL_GetTick>
 8001a9c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d008      	beq.n	8001abc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2280      	movs	r2, #128	@ 0x80
 8001aae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e052      	b.n	8001b62 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f022 0216 	bic.w	r2, r2, #22
 8001aca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	695a      	ldr	r2, [r3, #20]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ada:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d103      	bne.n	8001aec <HAL_DMA_Abort+0x62>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d007      	beq.n	8001afc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f022 0208 	bic.w	r2, r2, #8
 8001afa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 0201 	bic.w	r2, r2, #1
 8001b0a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b0c:	e013      	b.n	8001b36 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b0e:	f7ff fe9f 	bl	8001850 <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b05      	cmp	r3, #5
 8001b1a:	d90c      	bls.n	8001b36 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2220      	movs	r2, #32
 8001b20:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2203      	movs	r2, #3
 8001b26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e015      	b.n	8001b62 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0301 	and.w	r3, r3, #1
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d1e4      	bne.n	8001b0e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b48:	223f      	movs	r2, #63	@ 0x3f
 8001b4a:	409a      	lsls	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b083      	sub	sp, #12
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d004      	beq.n	8001b88 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2280      	movs	r2, #128	@ 0x80
 8001b82:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e00c      	b.n	8001ba2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2205      	movs	r2, #5
 8001b8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f022 0201 	bic.w	r2, r2, #1
 8001b9e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
	...

08001bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b089      	sub	sp, #36	@ 0x24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
 8001bca:	e165      	b.n	8001e98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bcc:	2201      	movs	r2, #1
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	f040 8154 	bne.w	8001e92 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d005      	beq.n	8001c02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d130      	bne.n	8001c64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43db      	mvns	r3, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4013      	ands	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	68da      	ldr	r2, [r3, #12]
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c38:	2201      	movs	r2, #1
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	091b      	lsrs	r3, r3, #4
 8001c4e:	f003 0201 	and.w	r2, r3, #1
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f003 0303 	and.w	r3, r3, #3
 8001c6c:	2b03      	cmp	r3, #3
 8001c6e:	d017      	beq.n	8001ca0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	2203      	movs	r2, #3
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	43db      	mvns	r3, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4013      	ands	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	689a      	ldr	r2, [r3, #8]
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f003 0303 	and.w	r3, r3, #3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d123      	bne.n	8001cf4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	08da      	lsrs	r2, r3, #3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3208      	adds	r2, #8
 8001cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	f003 0307 	and.w	r3, r3, #7
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	220f      	movs	r2, #15
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	69ba      	ldr	r2, [r7, #24]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	691a      	ldr	r2, [r3, #16]
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	08da      	lsrs	r2, r3, #3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	3208      	adds	r2, #8
 8001cee:	69b9      	ldr	r1, [r7, #24]
 8001cf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	2203      	movs	r2, #3
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 0203 	and.w	r2, r3, #3
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	f000 80ae 	beq.w	8001e92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	4b5d      	ldr	r3, [pc, #372]	@ (8001eb0 <HAL_GPIO_Init+0x300>)
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3e:	4a5c      	ldr	r2, [pc, #368]	@ (8001eb0 <HAL_GPIO_Init+0x300>)
 8001d40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d46:	4b5a      	ldr	r3, [pc, #360]	@ (8001eb0 <HAL_GPIO_Init+0x300>)
 8001d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d52:	4a58      	ldr	r2, [pc, #352]	@ (8001eb4 <HAL_GPIO_Init+0x304>)
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	089b      	lsrs	r3, r3, #2
 8001d58:	3302      	adds	r3, #2
 8001d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	220f      	movs	r2, #15
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4013      	ands	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a4f      	ldr	r2, [pc, #316]	@ (8001eb8 <HAL_GPIO_Init+0x308>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d025      	beq.n	8001dca <HAL_GPIO_Init+0x21a>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a4e      	ldr	r2, [pc, #312]	@ (8001ebc <HAL_GPIO_Init+0x30c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d01f      	beq.n	8001dc6 <HAL_GPIO_Init+0x216>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a4d      	ldr	r2, [pc, #308]	@ (8001ec0 <HAL_GPIO_Init+0x310>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d019      	beq.n	8001dc2 <HAL_GPIO_Init+0x212>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a4c      	ldr	r2, [pc, #304]	@ (8001ec4 <HAL_GPIO_Init+0x314>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d013      	beq.n	8001dbe <HAL_GPIO_Init+0x20e>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a4b      	ldr	r2, [pc, #300]	@ (8001ec8 <HAL_GPIO_Init+0x318>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d00d      	beq.n	8001dba <HAL_GPIO_Init+0x20a>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a4a      	ldr	r2, [pc, #296]	@ (8001ecc <HAL_GPIO_Init+0x31c>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d007      	beq.n	8001db6 <HAL_GPIO_Init+0x206>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a49      	ldr	r2, [pc, #292]	@ (8001ed0 <HAL_GPIO_Init+0x320>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d101      	bne.n	8001db2 <HAL_GPIO_Init+0x202>
 8001dae:	2306      	movs	r3, #6
 8001db0:	e00c      	b.n	8001dcc <HAL_GPIO_Init+0x21c>
 8001db2:	2307      	movs	r3, #7
 8001db4:	e00a      	b.n	8001dcc <HAL_GPIO_Init+0x21c>
 8001db6:	2305      	movs	r3, #5
 8001db8:	e008      	b.n	8001dcc <HAL_GPIO_Init+0x21c>
 8001dba:	2304      	movs	r3, #4
 8001dbc:	e006      	b.n	8001dcc <HAL_GPIO_Init+0x21c>
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e004      	b.n	8001dcc <HAL_GPIO_Init+0x21c>
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	e002      	b.n	8001dcc <HAL_GPIO_Init+0x21c>
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e000      	b.n	8001dcc <HAL_GPIO_Init+0x21c>
 8001dca:	2300      	movs	r3, #0
 8001dcc:	69fa      	ldr	r2, [r7, #28]
 8001dce:	f002 0203 	and.w	r2, r2, #3
 8001dd2:	0092      	lsls	r2, r2, #2
 8001dd4:	4093      	lsls	r3, r2
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ddc:	4935      	ldr	r1, [pc, #212]	@ (8001eb4 <HAL_GPIO_Init+0x304>)
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	089b      	lsrs	r3, r3, #2
 8001de2:	3302      	adds	r3, #2
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dea:	4b3a      	ldr	r3, [pc, #232]	@ (8001ed4 <HAL_GPIO_Init+0x324>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	43db      	mvns	r3, r3
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	4013      	ands	r3, r2
 8001df8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e0e:	4a31      	ldr	r2, [pc, #196]	@ (8001ed4 <HAL_GPIO_Init+0x324>)
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e14:	4b2f      	ldr	r3, [pc, #188]	@ (8001ed4 <HAL_GPIO_Init+0x324>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d003      	beq.n	8001e38 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e38:	4a26      	ldr	r2, [pc, #152]	@ (8001ed4 <HAL_GPIO_Init+0x324>)
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e3e:	4b25      	ldr	r3, [pc, #148]	@ (8001ed4 <HAL_GPIO_Init+0x324>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	43db      	mvns	r3, r3
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e62:	4a1c      	ldr	r2, [pc, #112]	@ (8001ed4 <HAL_GPIO_Init+0x324>)
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e68:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed4 <HAL_GPIO_Init+0x324>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	43db      	mvns	r3, r3
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	4013      	ands	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d003      	beq.n	8001e8c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e8c:	4a11      	ldr	r2, [pc, #68]	@ (8001ed4 <HAL_GPIO_Init+0x324>)
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	3301      	adds	r3, #1
 8001e96:	61fb      	str	r3, [r7, #28]
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	2b0f      	cmp	r3, #15
 8001e9c:	f67f ae96 	bls.w	8001bcc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ea0:	bf00      	nop
 8001ea2:	bf00      	nop
 8001ea4:	3724      	adds	r7, #36	@ 0x24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40013800 	.word	0x40013800
 8001eb8:	40020000 	.word	0x40020000
 8001ebc:	40020400 	.word	0x40020400
 8001ec0:	40020800 	.word	0x40020800
 8001ec4:	40020c00 	.word	0x40020c00
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40021400 	.word	0x40021400
 8001ed0:	40021800 	.word	0x40021800
 8001ed4:	40013c00 	.word	0x40013c00

08001ed8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	807b      	strh	r3, [r7, #2]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ee8:	787b      	ldrb	r3, [r7, #1]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eee:	887a      	ldrh	r2, [r7, #2]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ef4:	e003      	b.n	8001efe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ef6:	887b      	ldrh	r3, [r7, #2]
 8001ef8:	041a      	lsls	r2, r3, #16
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	619a      	str	r2, [r3, #24]
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
	...

08001f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e0cc      	b.n	80020ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f20:	4b68      	ldr	r3, [pc, #416]	@ (80020c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 030f 	and.w	r3, r3, #15
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d90c      	bls.n	8001f48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f2e:	4b65      	ldr	r3, [pc, #404]	@ (80020c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f30:	683a      	ldr	r2, [r7, #0]
 8001f32:	b2d2      	uxtb	r2, r2
 8001f34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f36:	4b63      	ldr	r3, [pc, #396]	@ (80020c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 030f 	and.w	r3, r3, #15
 8001f3e:	683a      	ldr	r2, [r7, #0]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d001      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e0b8      	b.n	80020ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d020      	beq.n	8001f96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d005      	beq.n	8001f6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f60:	4b59      	ldr	r3, [pc, #356]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	4a58      	ldr	r2, [pc, #352]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0308 	and.w	r3, r3, #8
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d005      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f78:	4b53      	ldr	r3, [pc, #332]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	4a52      	ldr	r2, [pc, #328]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f84:	4b50      	ldr	r3, [pc, #320]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	494d      	ldr	r1, [pc, #308]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d044      	beq.n	800202c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d107      	bne.n	8001fba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001faa:	4b47      	ldr	r3, [pc, #284]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d119      	bne.n	8001fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e07f      	b.n	80020ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d003      	beq.n	8001fca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	d107      	bne.n	8001fda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fca:	4b3f      	ldr	r3, [pc, #252]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d109      	bne.n	8001fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e06f      	b.n	80020ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fda:	4b3b      	ldr	r3, [pc, #236]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d101      	bne.n	8001fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e067      	b.n	80020ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fea:	4b37      	ldr	r3, [pc, #220]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f023 0203 	bic.w	r2, r3, #3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	4934      	ldr	r1, [pc, #208]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ffc:	f7ff fc28 	bl	8001850 <HAL_GetTick>
 8002000:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002002:	e00a      	b.n	800201a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002004:	f7ff fc24 	bl	8001850 <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002012:	4293      	cmp	r3, r2
 8002014:	d901      	bls.n	800201a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e04f      	b.n	80020ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800201a:	4b2b      	ldr	r3, [pc, #172]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 020c 	and.w	r2, r3, #12
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	429a      	cmp	r2, r3
 800202a:	d1eb      	bne.n	8002004 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800202c:	4b25      	ldr	r3, [pc, #148]	@ (80020c4 <HAL_RCC_ClockConfig+0x1b8>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 030f 	and.w	r3, r3, #15
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	429a      	cmp	r2, r3
 8002038:	d20c      	bcs.n	8002054 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203a:	4b22      	ldr	r3, [pc, #136]	@ (80020c4 <HAL_RCC_ClockConfig+0x1b8>)
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002042:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e032      	b.n	80020ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	2b00      	cmp	r3, #0
 800205e:	d008      	beq.n	8002072 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002060:	4b19      	ldr	r3, [pc, #100]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	4916      	ldr	r1, [pc, #88]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 800206e:	4313      	orrs	r3, r2
 8002070:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0308 	and.w	r3, r3, #8
 800207a:	2b00      	cmp	r3, #0
 800207c:	d009      	beq.n	8002092 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800207e:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	490e      	ldr	r1, [pc, #56]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 800208e:	4313      	orrs	r3, r2
 8002090:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002092:	f000 f855 	bl	8002140 <HAL_RCC_GetSysClockFreq>
 8002096:	4602      	mov	r2, r0
 8002098:	4b0b      	ldr	r3, [pc, #44]	@ (80020c8 <HAL_RCC_ClockConfig+0x1bc>)
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	091b      	lsrs	r3, r3, #4
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	490a      	ldr	r1, [pc, #40]	@ (80020cc <HAL_RCC_ClockConfig+0x1c0>)
 80020a4:	5ccb      	ldrb	r3, [r1, r3]
 80020a6:	fa22 f303 	lsr.w	r3, r2, r3
 80020aa:	4a09      	ldr	r2, [pc, #36]	@ (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 80020ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80020ae:	4b09      	ldr	r3, [pc, #36]	@ (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff fb88 	bl	80017c8 <HAL_InitTick>

  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40023c00 	.word	0x40023c00
 80020c8:	40023800 	.word	0x40023800
 80020cc:	0800464c 	.word	0x0800464c
 80020d0:	20000000 	.word	0x20000000
 80020d4:	20000004 	.word	0x20000004

080020d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020dc:	4b03      	ldr	r3, [pc, #12]	@ (80020ec <HAL_RCC_GetHCLKFreq+0x14>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	20000000 	.word	0x20000000

080020f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020f4:	f7ff fff0 	bl	80020d8 <HAL_RCC_GetHCLKFreq>
 80020f8:	4602      	mov	r2, r0
 80020fa:	4b05      	ldr	r3, [pc, #20]	@ (8002110 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	0a9b      	lsrs	r3, r3, #10
 8002100:	f003 0307 	and.w	r3, r3, #7
 8002104:	4903      	ldr	r1, [pc, #12]	@ (8002114 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002106:	5ccb      	ldrb	r3, [r1, r3]
 8002108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800210c:	4618      	mov	r0, r3
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40023800 	.word	0x40023800
 8002114:	0800465c 	.word	0x0800465c

08002118 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800211c:	f7ff ffdc 	bl	80020d8 <HAL_RCC_GetHCLKFreq>
 8002120:	4602      	mov	r2, r0
 8002122:	4b05      	ldr	r3, [pc, #20]	@ (8002138 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	0b5b      	lsrs	r3, r3, #13
 8002128:	f003 0307 	and.w	r3, r3, #7
 800212c:	4903      	ldr	r1, [pc, #12]	@ (800213c <HAL_RCC_GetPCLK2Freq+0x24>)
 800212e:	5ccb      	ldrb	r3, [r1, r3]
 8002130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002134:	4618      	mov	r0, r3
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40023800 	.word	0x40023800
 800213c:	0800465c 	.word	0x0800465c

08002140 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002140:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002144:	b0ae      	sub	sp, #184	@ 0xb8
 8002146:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002148:	2300      	movs	r3, #0
 800214a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800214e:	2300      	movs	r3, #0
 8002150:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002154:	2300      	movs	r3, #0
 8002156:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800215a:	2300      	movs	r3, #0
 800215c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002160:	2300      	movs	r3, #0
 8002162:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002166:	4bcb      	ldr	r3, [pc, #812]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x354>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b0c      	cmp	r3, #12
 8002170:	f200 8206 	bhi.w	8002580 <HAL_RCC_GetSysClockFreq+0x440>
 8002174:	a201      	add	r2, pc, #4	@ (adr r2, 800217c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800217a:	bf00      	nop
 800217c:	080021b1 	.word	0x080021b1
 8002180:	08002581 	.word	0x08002581
 8002184:	08002581 	.word	0x08002581
 8002188:	08002581 	.word	0x08002581
 800218c:	080021b9 	.word	0x080021b9
 8002190:	08002581 	.word	0x08002581
 8002194:	08002581 	.word	0x08002581
 8002198:	08002581 	.word	0x08002581
 800219c:	080021c1 	.word	0x080021c1
 80021a0:	08002581 	.word	0x08002581
 80021a4:	08002581 	.word	0x08002581
 80021a8:	08002581 	.word	0x08002581
 80021ac:	080023b1 	.word	0x080023b1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021b0:	4bb9      	ldr	r3, [pc, #740]	@ (8002498 <HAL_RCC_GetSysClockFreq+0x358>)
 80021b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80021b6:	e1e7      	b.n	8002588 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021b8:	4bb8      	ldr	r3, [pc, #736]	@ (800249c <HAL_RCC_GetSysClockFreq+0x35c>)
 80021ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80021be:	e1e3      	b.n	8002588 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021c0:	4bb4      	ldr	r3, [pc, #720]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x354>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021cc:	4bb1      	ldr	r3, [pc, #708]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x354>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d071      	beq.n	80022bc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021d8:	4bae      	ldr	r3, [pc, #696]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x354>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	099b      	lsrs	r3, r3, #6
 80021de:	2200      	movs	r2, #0
 80021e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80021e4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80021e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80021ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80021f4:	2300      	movs	r3, #0
 80021f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80021fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80021fe:	4622      	mov	r2, r4
 8002200:	462b      	mov	r3, r5
 8002202:	f04f 0000 	mov.w	r0, #0
 8002206:	f04f 0100 	mov.w	r1, #0
 800220a:	0159      	lsls	r1, r3, #5
 800220c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002210:	0150      	lsls	r0, r2, #5
 8002212:	4602      	mov	r2, r0
 8002214:	460b      	mov	r3, r1
 8002216:	4621      	mov	r1, r4
 8002218:	1a51      	subs	r1, r2, r1
 800221a:	6439      	str	r1, [r7, #64]	@ 0x40
 800221c:	4629      	mov	r1, r5
 800221e:	eb63 0301 	sbc.w	r3, r3, r1
 8002222:	647b      	str	r3, [r7, #68]	@ 0x44
 8002224:	f04f 0200 	mov.w	r2, #0
 8002228:	f04f 0300 	mov.w	r3, #0
 800222c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002230:	4649      	mov	r1, r9
 8002232:	018b      	lsls	r3, r1, #6
 8002234:	4641      	mov	r1, r8
 8002236:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800223a:	4641      	mov	r1, r8
 800223c:	018a      	lsls	r2, r1, #6
 800223e:	4641      	mov	r1, r8
 8002240:	1a51      	subs	r1, r2, r1
 8002242:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002244:	4649      	mov	r1, r9
 8002246:	eb63 0301 	sbc.w	r3, r3, r1
 800224a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800224c:	f04f 0200 	mov.w	r2, #0
 8002250:	f04f 0300 	mov.w	r3, #0
 8002254:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002258:	4649      	mov	r1, r9
 800225a:	00cb      	lsls	r3, r1, #3
 800225c:	4641      	mov	r1, r8
 800225e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002262:	4641      	mov	r1, r8
 8002264:	00ca      	lsls	r2, r1, #3
 8002266:	4610      	mov	r0, r2
 8002268:	4619      	mov	r1, r3
 800226a:	4603      	mov	r3, r0
 800226c:	4622      	mov	r2, r4
 800226e:	189b      	adds	r3, r3, r2
 8002270:	633b      	str	r3, [r7, #48]	@ 0x30
 8002272:	462b      	mov	r3, r5
 8002274:	460a      	mov	r2, r1
 8002276:	eb42 0303 	adc.w	r3, r2, r3
 800227a:	637b      	str	r3, [r7, #52]	@ 0x34
 800227c:	f04f 0200 	mov.w	r2, #0
 8002280:	f04f 0300 	mov.w	r3, #0
 8002284:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002288:	4629      	mov	r1, r5
 800228a:	024b      	lsls	r3, r1, #9
 800228c:	4621      	mov	r1, r4
 800228e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002292:	4621      	mov	r1, r4
 8002294:	024a      	lsls	r2, r1, #9
 8002296:	4610      	mov	r0, r2
 8002298:	4619      	mov	r1, r3
 800229a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800229e:	2200      	movs	r2, #0
 80022a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80022a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80022a8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80022ac:	f7fe f818 	bl	80002e0 <__aeabi_uldivmod>
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	4613      	mov	r3, r2
 80022b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80022ba:	e067      	b.n	800238c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022bc:	4b75      	ldr	r3, [pc, #468]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x354>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	099b      	lsrs	r3, r3, #6
 80022c2:	2200      	movs	r2, #0
 80022c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80022c8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80022cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80022d6:	2300      	movs	r3, #0
 80022d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80022da:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80022de:	4622      	mov	r2, r4
 80022e0:	462b      	mov	r3, r5
 80022e2:	f04f 0000 	mov.w	r0, #0
 80022e6:	f04f 0100 	mov.w	r1, #0
 80022ea:	0159      	lsls	r1, r3, #5
 80022ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022f0:	0150      	lsls	r0, r2, #5
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	4621      	mov	r1, r4
 80022f8:	1a51      	subs	r1, r2, r1
 80022fa:	62b9      	str	r1, [r7, #40]	@ 0x28
 80022fc:	4629      	mov	r1, r5
 80022fe:	eb63 0301 	sbc.w	r3, r3, r1
 8002302:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002304:	f04f 0200 	mov.w	r2, #0
 8002308:	f04f 0300 	mov.w	r3, #0
 800230c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002310:	4649      	mov	r1, r9
 8002312:	018b      	lsls	r3, r1, #6
 8002314:	4641      	mov	r1, r8
 8002316:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800231a:	4641      	mov	r1, r8
 800231c:	018a      	lsls	r2, r1, #6
 800231e:	4641      	mov	r1, r8
 8002320:	ebb2 0a01 	subs.w	sl, r2, r1
 8002324:	4649      	mov	r1, r9
 8002326:	eb63 0b01 	sbc.w	fp, r3, r1
 800232a:	f04f 0200 	mov.w	r2, #0
 800232e:	f04f 0300 	mov.w	r3, #0
 8002332:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002336:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800233a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800233e:	4692      	mov	sl, r2
 8002340:	469b      	mov	fp, r3
 8002342:	4623      	mov	r3, r4
 8002344:	eb1a 0303 	adds.w	r3, sl, r3
 8002348:	623b      	str	r3, [r7, #32]
 800234a:	462b      	mov	r3, r5
 800234c:	eb4b 0303 	adc.w	r3, fp, r3
 8002350:	627b      	str	r3, [r7, #36]	@ 0x24
 8002352:	f04f 0200 	mov.w	r2, #0
 8002356:	f04f 0300 	mov.w	r3, #0
 800235a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800235e:	4629      	mov	r1, r5
 8002360:	028b      	lsls	r3, r1, #10
 8002362:	4621      	mov	r1, r4
 8002364:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002368:	4621      	mov	r1, r4
 800236a:	028a      	lsls	r2, r1, #10
 800236c:	4610      	mov	r0, r2
 800236e:	4619      	mov	r1, r3
 8002370:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002374:	2200      	movs	r2, #0
 8002376:	673b      	str	r3, [r7, #112]	@ 0x70
 8002378:	677a      	str	r2, [r7, #116]	@ 0x74
 800237a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800237e:	f7fd ffaf 	bl	80002e0 <__aeabi_uldivmod>
 8002382:	4602      	mov	r2, r0
 8002384:	460b      	mov	r3, r1
 8002386:	4613      	mov	r3, r2
 8002388:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800238c:	4b41      	ldr	r3, [pc, #260]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x354>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	0c1b      	lsrs	r3, r3, #16
 8002392:	f003 0303 	and.w	r3, r3, #3
 8002396:	3301      	adds	r3, #1
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800239e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80023a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80023a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80023ae:	e0eb      	b.n	8002588 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023b0:	4b38      	ldr	r3, [pc, #224]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x354>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023bc:	4b35      	ldr	r3, [pc, #212]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x354>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d06b      	beq.n	80024a0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023c8:	4b32      	ldr	r3, [pc, #200]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x354>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	099b      	lsrs	r3, r3, #6
 80023ce:	2200      	movs	r2, #0
 80023d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80023d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80023d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023da:	663b      	str	r3, [r7, #96]	@ 0x60
 80023dc:	2300      	movs	r3, #0
 80023de:	667b      	str	r3, [r7, #100]	@ 0x64
 80023e0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80023e4:	4622      	mov	r2, r4
 80023e6:	462b      	mov	r3, r5
 80023e8:	f04f 0000 	mov.w	r0, #0
 80023ec:	f04f 0100 	mov.w	r1, #0
 80023f0:	0159      	lsls	r1, r3, #5
 80023f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023f6:	0150      	lsls	r0, r2, #5
 80023f8:	4602      	mov	r2, r0
 80023fa:	460b      	mov	r3, r1
 80023fc:	4621      	mov	r1, r4
 80023fe:	1a51      	subs	r1, r2, r1
 8002400:	61b9      	str	r1, [r7, #24]
 8002402:	4629      	mov	r1, r5
 8002404:	eb63 0301 	sbc.w	r3, r3, r1
 8002408:	61fb      	str	r3, [r7, #28]
 800240a:	f04f 0200 	mov.w	r2, #0
 800240e:	f04f 0300 	mov.w	r3, #0
 8002412:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002416:	4659      	mov	r1, fp
 8002418:	018b      	lsls	r3, r1, #6
 800241a:	4651      	mov	r1, sl
 800241c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002420:	4651      	mov	r1, sl
 8002422:	018a      	lsls	r2, r1, #6
 8002424:	4651      	mov	r1, sl
 8002426:	ebb2 0801 	subs.w	r8, r2, r1
 800242a:	4659      	mov	r1, fp
 800242c:	eb63 0901 	sbc.w	r9, r3, r1
 8002430:	f04f 0200 	mov.w	r2, #0
 8002434:	f04f 0300 	mov.w	r3, #0
 8002438:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800243c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002440:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002444:	4690      	mov	r8, r2
 8002446:	4699      	mov	r9, r3
 8002448:	4623      	mov	r3, r4
 800244a:	eb18 0303 	adds.w	r3, r8, r3
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	462b      	mov	r3, r5
 8002452:	eb49 0303 	adc.w	r3, r9, r3
 8002456:	617b      	str	r3, [r7, #20]
 8002458:	f04f 0200 	mov.w	r2, #0
 800245c:	f04f 0300 	mov.w	r3, #0
 8002460:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002464:	4629      	mov	r1, r5
 8002466:	024b      	lsls	r3, r1, #9
 8002468:	4621      	mov	r1, r4
 800246a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800246e:	4621      	mov	r1, r4
 8002470:	024a      	lsls	r2, r1, #9
 8002472:	4610      	mov	r0, r2
 8002474:	4619      	mov	r1, r3
 8002476:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800247a:	2200      	movs	r2, #0
 800247c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800247e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002480:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002484:	f7fd ff2c 	bl	80002e0 <__aeabi_uldivmod>
 8002488:	4602      	mov	r2, r0
 800248a:	460b      	mov	r3, r1
 800248c:	4613      	mov	r3, r2
 800248e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002492:	e065      	b.n	8002560 <HAL_RCC_GetSysClockFreq+0x420>
 8002494:	40023800 	.word	0x40023800
 8002498:	00f42400 	.word	0x00f42400
 800249c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024a0:	4b3d      	ldr	r3, [pc, #244]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x458>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	099b      	lsrs	r3, r3, #6
 80024a6:	2200      	movs	r2, #0
 80024a8:	4618      	mov	r0, r3
 80024aa:	4611      	mov	r1, r2
 80024ac:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80024b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80024b2:	2300      	movs	r3, #0
 80024b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80024b6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80024ba:	4642      	mov	r2, r8
 80024bc:	464b      	mov	r3, r9
 80024be:	f04f 0000 	mov.w	r0, #0
 80024c2:	f04f 0100 	mov.w	r1, #0
 80024c6:	0159      	lsls	r1, r3, #5
 80024c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024cc:	0150      	lsls	r0, r2, #5
 80024ce:	4602      	mov	r2, r0
 80024d0:	460b      	mov	r3, r1
 80024d2:	4641      	mov	r1, r8
 80024d4:	1a51      	subs	r1, r2, r1
 80024d6:	60b9      	str	r1, [r7, #8]
 80024d8:	4649      	mov	r1, r9
 80024da:	eb63 0301 	sbc.w	r3, r3, r1
 80024de:	60fb      	str	r3, [r7, #12]
 80024e0:	f04f 0200 	mov.w	r2, #0
 80024e4:	f04f 0300 	mov.w	r3, #0
 80024e8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80024ec:	4659      	mov	r1, fp
 80024ee:	018b      	lsls	r3, r1, #6
 80024f0:	4651      	mov	r1, sl
 80024f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024f6:	4651      	mov	r1, sl
 80024f8:	018a      	lsls	r2, r1, #6
 80024fa:	4651      	mov	r1, sl
 80024fc:	1a54      	subs	r4, r2, r1
 80024fe:	4659      	mov	r1, fp
 8002500:	eb63 0501 	sbc.w	r5, r3, r1
 8002504:	f04f 0200 	mov.w	r2, #0
 8002508:	f04f 0300 	mov.w	r3, #0
 800250c:	00eb      	lsls	r3, r5, #3
 800250e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002512:	00e2      	lsls	r2, r4, #3
 8002514:	4614      	mov	r4, r2
 8002516:	461d      	mov	r5, r3
 8002518:	4643      	mov	r3, r8
 800251a:	18e3      	adds	r3, r4, r3
 800251c:	603b      	str	r3, [r7, #0]
 800251e:	464b      	mov	r3, r9
 8002520:	eb45 0303 	adc.w	r3, r5, r3
 8002524:	607b      	str	r3, [r7, #4]
 8002526:	f04f 0200 	mov.w	r2, #0
 800252a:	f04f 0300 	mov.w	r3, #0
 800252e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002532:	4629      	mov	r1, r5
 8002534:	028b      	lsls	r3, r1, #10
 8002536:	4621      	mov	r1, r4
 8002538:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800253c:	4621      	mov	r1, r4
 800253e:	028a      	lsls	r2, r1, #10
 8002540:	4610      	mov	r0, r2
 8002542:	4619      	mov	r1, r3
 8002544:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002548:	2200      	movs	r2, #0
 800254a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800254c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800254e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002552:	f7fd fec5 	bl	80002e0 <__aeabi_uldivmod>
 8002556:	4602      	mov	r2, r0
 8002558:	460b      	mov	r3, r1
 800255a:	4613      	mov	r3, r2
 800255c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002560:	4b0d      	ldr	r3, [pc, #52]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x458>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	0f1b      	lsrs	r3, r3, #28
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800256e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002572:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002576:	fbb2 f3f3 	udiv	r3, r2, r3
 800257a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800257e:	e003      	b.n	8002588 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002580:	4b06      	ldr	r3, [pc, #24]	@ (800259c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002582:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002586:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002588:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800258c:	4618      	mov	r0, r3
 800258e:	37b8      	adds	r7, #184	@ 0xb8
 8002590:	46bd      	mov	sp, r7
 8002592:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002596:	bf00      	nop
 8002598:	40023800 	.word	0x40023800
 800259c:	00f42400 	.word	0x00f42400

080025a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e28d      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	f000 8083 	beq.w	80026c6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80025c0:	4b94      	ldr	r3, [pc, #592]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f003 030c 	and.w	r3, r3, #12
 80025c8:	2b04      	cmp	r3, #4
 80025ca:	d019      	beq.n	8002600 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80025cc:	4b91      	ldr	r3, [pc, #580]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 030c 	and.w	r3, r3, #12
        || \
 80025d4:	2b08      	cmp	r3, #8
 80025d6:	d106      	bne.n	80025e6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80025d8:	4b8e      	ldr	r3, [pc, #568]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025e4:	d00c      	beq.n	8002600 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025e6:	4b8b      	ldr	r3, [pc, #556]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80025ee:	2b0c      	cmp	r3, #12
 80025f0:	d112      	bne.n	8002618 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025f2:	4b88      	ldr	r3, [pc, #544]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025fe:	d10b      	bne.n	8002618 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002600:	4b84      	ldr	r3, [pc, #528]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d05b      	beq.n	80026c4 <HAL_RCC_OscConfig+0x124>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d157      	bne.n	80026c4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e25a      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002620:	d106      	bne.n	8002630 <HAL_RCC_OscConfig+0x90>
 8002622:	4b7c      	ldr	r3, [pc, #496]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a7b      	ldr	r2, [pc, #492]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800262c:	6013      	str	r3, [r2, #0]
 800262e:	e01d      	b.n	800266c <HAL_RCC_OscConfig+0xcc>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002638:	d10c      	bne.n	8002654 <HAL_RCC_OscConfig+0xb4>
 800263a:	4b76      	ldr	r3, [pc, #472]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a75      	ldr	r2, [pc, #468]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002640:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	4b73      	ldr	r3, [pc, #460]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a72      	ldr	r2, [pc, #456]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 800264c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002650:	6013      	str	r3, [r2, #0]
 8002652:	e00b      	b.n	800266c <HAL_RCC_OscConfig+0xcc>
 8002654:	4b6f      	ldr	r3, [pc, #444]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a6e      	ldr	r2, [pc, #440]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 800265a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800265e:	6013      	str	r3, [r2, #0]
 8002660:	4b6c      	ldr	r3, [pc, #432]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a6b      	ldr	r2, [pc, #428]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002666:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800266a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d013      	beq.n	800269c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002674:	f7ff f8ec 	bl	8001850 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800267c:	f7ff f8e8 	bl	8001850 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b64      	cmp	r3, #100	@ 0x64
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e21f      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268e:	4b61      	ldr	r3, [pc, #388]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0f0      	beq.n	800267c <HAL_RCC_OscConfig+0xdc>
 800269a:	e014      	b.n	80026c6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800269c:	f7ff f8d8 	bl	8001850 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a4:	f7ff f8d4 	bl	8001850 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b64      	cmp	r3, #100	@ 0x64
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e20b      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026b6:	4b57      	ldr	r3, [pc, #348]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0x104>
 80026c2:	e000      	b.n	80026c6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d06f      	beq.n	80027b2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80026d2:	4b50      	ldr	r3, [pc, #320]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f003 030c 	and.w	r3, r3, #12
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d017      	beq.n	800270e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80026de:	4b4d      	ldr	r3, [pc, #308]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f003 030c 	and.w	r3, r3, #12
        || \
 80026e6:	2b08      	cmp	r3, #8
 80026e8:	d105      	bne.n	80026f6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80026ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00b      	beq.n	800270e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026f6:	4b47      	ldr	r3, [pc, #284]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80026fe:	2b0c      	cmp	r3, #12
 8002700:	d11c      	bne.n	800273c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002702:	4b44      	ldr	r3, [pc, #272]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d116      	bne.n	800273c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800270e:	4b41      	ldr	r3, [pc, #260]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d005      	beq.n	8002726 <HAL_RCC_OscConfig+0x186>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d001      	beq.n	8002726 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e1d3      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002726:	4b3b      	ldr	r3, [pc, #236]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4937      	ldr	r1, [pc, #220]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002736:	4313      	orrs	r3, r2
 8002738:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800273a:	e03a      	b.n	80027b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d020      	beq.n	8002786 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002744:	4b34      	ldr	r3, [pc, #208]	@ (8002818 <HAL_RCC_OscConfig+0x278>)
 8002746:	2201      	movs	r2, #1
 8002748:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274a:	f7ff f881 	bl	8001850 <HAL_GetTick>
 800274e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002752:	f7ff f87d 	bl	8001850 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e1b4      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002764:	4b2b      	ldr	r3, [pc, #172]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0f0      	beq.n	8002752 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002770:	4b28      	ldr	r3, [pc, #160]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	691b      	ldr	r3, [r3, #16]
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	4925      	ldr	r1, [pc, #148]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 8002780:	4313      	orrs	r3, r2
 8002782:	600b      	str	r3, [r1, #0]
 8002784:	e015      	b.n	80027b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002786:	4b24      	ldr	r3, [pc, #144]	@ (8002818 <HAL_RCC_OscConfig+0x278>)
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278c:	f7ff f860 	bl	8001850 <HAL_GetTick>
 8002790:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002794:	f7ff f85c 	bl	8001850 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e193      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d1f0      	bne.n	8002794 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0308 	and.w	r3, r3, #8
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d036      	beq.n	800282c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d016      	beq.n	80027f4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027c6:	4b15      	ldr	r3, [pc, #84]	@ (800281c <HAL_RCC_OscConfig+0x27c>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027cc:	f7ff f840 	bl	8001850 <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d4:	f7ff f83c 	bl	8001850 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e173      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80027e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d0f0      	beq.n	80027d4 <HAL_RCC_OscConfig+0x234>
 80027f2:	e01b      	b.n	800282c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027f4:	4b09      	ldr	r3, [pc, #36]	@ (800281c <HAL_RCC_OscConfig+0x27c>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027fa:	f7ff f829 	bl	8001850 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002800:	e00e      	b.n	8002820 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002802:	f7ff f825 	bl	8001850 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d907      	bls.n	8002820 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e15c      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
 8002814:	40023800 	.word	0x40023800
 8002818:	42470000 	.word	0x42470000
 800281c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002820:	4b8a      	ldr	r3, [pc, #552]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 8002822:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1ea      	bne.n	8002802 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0304 	and.w	r3, r3, #4
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 8097 	beq.w	8002968 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800283a:	2300      	movs	r3, #0
 800283c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800283e:	4b83      	ldr	r3, [pc, #524]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10f      	bne.n	800286a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	60bb      	str	r3, [r7, #8]
 800284e:	4b7f      	ldr	r3, [pc, #508]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	4a7e      	ldr	r2, [pc, #504]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 8002854:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002858:	6413      	str	r3, [r2, #64]	@ 0x40
 800285a:	4b7c      	ldr	r3, [pc, #496]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002862:	60bb      	str	r3, [r7, #8]
 8002864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002866:	2301      	movs	r3, #1
 8002868:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286a:	4b79      	ldr	r3, [pc, #484]	@ (8002a50 <HAL_RCC_OscConfig+0x4b0>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002872:	2b00      	cmp	r3, #0
 8002874:	d118      	bne.n	80028a8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002876:	4b76      	ldr	r3, [pc, #472]	@ (8002a50 <HAL_RCC_OscConfig+0x4b0>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a75      	ldr	r2, [pc, #468]	@ (8002a50 <HAL_RCC_OscConfig+0x4b0>)
 800287c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002880:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002882:	f7fe ffe5 	bl	8001850 <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800288a:	f7fe ffe1 	bl	8001850 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e118      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800289c:	4b6c      	ldr	r3, [pc, #432]	@ (8002a50 <HAL_RCC_OscConfig+0x4b0>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d0f0      	beq.n	800288a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d106      	bne.n	80028be <HAL_RCC_OscConfig+0x31e>
 80028b0:	4b66      	ldr	r3, [pc, #408]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80028b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b4:	4a65      	ldr	r2, [pc, #404]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80028bc:	e01c      	b.n	80028f8 <HAL_RCC_OscConfig+0x358>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	2b05      	cmp	r3, #5
 80028c4:	d10c      	bne.n	80028e0 <HAL_RCC_OscConfig+0x340>
 80028c6:	4b61      	ldr	r3, [pc, #388]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80028c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ca:	4a60      	ldr	r2, [pc, #384]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80028cc:	f043 0304 	orr.w	r3, r3, #4
 80028d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d2:	4b5e      	ldr	r3, [pc, #376]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80028d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d6:	4a5d      	ldr	r2, [pc, #372]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80028de:	e00b      	b.n	80028f8 <HAL_RCC_OscConfig+0x358>
 80028e0:	4b5a      	ldr	r3, [pc, #360]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80028e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e4:	4a59      	ldr	r2, [pc, #356]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80028e6:	f023 0301 	bic.w	r3, r3, #1
 80028ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80028ec:	4b57      	ldr	r3, [pc, #348]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80028ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f0:	4a56      	ldr	r2, [pc, #344]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80028f2:	f023 0304 	bic.w	r3, r3, #4
 80028f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d015      	beq.n	800292c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002900:	f7fe ffa6 	bl	8001850 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002906:	e00a      	b.n	800291e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002908:	f7fe ffa2 	bl	8001850 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002916:	4293      	cmp	r3, r2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e0d7      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800291e:	4b4b      	ldr	r3, [pc, #300]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 8002920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0ee      	beq.n	8002908 <HAL_RCC_OscConfig+0x368>
 800292a:	e014      	b.n	8002956 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800292c:	f7fe ff90 	bl	8001850 <HAL_GetTick>
 8002930:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002932:	e00a      	b.n	800294a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002934:	f7fe ff8c 	bl	8001850 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002942:	4293      	cmp	r3, r2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e0c1      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800294a:	4b40      	ldr	r3, [pc, #256]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 800294c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1ee      	bne.n	8002934 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002956:	7dfb      	ldrb	r3, [r7, #23]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d105      	bne.n	8002968 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800295c:	4b3b      	ldr	r3, [pc, #236]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 800295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002960:	4a3a      	ldr	r2, [pc, #232]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 8002962:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002966:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	2b00      	cmp	r3, #0
 800296e:	f000 80ad 	beq.w	8002acc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002972:	4b36      	ldr	r3, [pc, #216]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 030c 	and.w	r3, r3, #12
 800297a:	2b08      	cmp	r3, #8
 800297c:	d060      	beq.n	8002a40 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	2b02      	cmp	r3, #2
 8002984:	d145      	bne.n	8002a12 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002986:	4b33      	ldr	r3, [pc, #204]	@ (8002a54 <HAL_RCC_OscConfig+0x4b4>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298c:	f7fe ff60 	bl	8001850 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002994:	f7fe ff5c 	bl	8001850 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e093      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029a6:	4b29      	ldr	r3, [pc, #164]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	69da      	ldr	r2, [r3, #28]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	431a      	orrs	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c0:	019b      	lsls	r3, r3, #6
 80029c2:	431a      	orrs	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	085b      	lsrs	r3, r3, #1
 80029ca:	3b01      	subs	r3, #1
 80029cc:	041b      	lsls	r3, r3, #16
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d4:	061b      	lsls	r3, r3, #24
 80029d6:	431a      	orrs	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029dc:	071b      	lsls	r3, r3, #28
 80029de:	491b      	ldr	r1, [pc, #108]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a54 <HAL_RCC_OscConfig+0x4b4>)
 80029e6:	2201      	movs	r2, #1
 80029e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ea:	f7fe ff31 	bl	8001850 <HAL_GetTick>
 80029ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029f0:	e008      	b.n	8002a04 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f2:	f7fe ff2d 	bl	8001850 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d901      	bls.n	8002a04 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e064      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a04:	4b11      	ldr	r3, [pc, #68]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d0f0      	beq.n	80029f2 <HAL_RCC_OscConfig+0x452>
 8002a10:	e05c      	b.n	8002acc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a12:	4b10      	ldr	r3, [pc, #64]	@ (8002a54 <HAL_RCC_OscConfig+0x4b4>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a18:	f7fe ff1a 	bl	8001850 <HAL_GetTick>
 8002a1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a20:	f7fe ff16 	bl	8001850 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e04d      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a32:	4b06      	ldr	r3, [pc, #24]	@ (8002a4c <HAL_RCC_OscConfig+0x4ac>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1f0      	bne.n	8002a20 <HAL_RCC_OscConfig+0x480>
 8002a3e:	e045      	b.n	8002acc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d107      	bne.n	8002a58 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e040      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	40007000 	.word	0x40007000
 8002a54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a58:	4b1f      	ldr	r3, [pc, #124]	@ (8002ad8 <HAL_RCC_OscConfig+0x538>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d030      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d129      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d122      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a88:	4013      	ands	r3, r2
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d119      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9e:	085b      	lsrs	r3, r3, #1
 8002aa0:	3b01      	subs	r3, #1
 8002aa2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d10f      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d107      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d001      	beq.n	8002acc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e000      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3718      	adds	r7, #24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40023800 	.word	0x40023800

08002adc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e042      	b.n	8002b74 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d106      	bne.n	8002b08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7fe fd42 	bl	800158c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2224      	movs	r2, #36	@ 0x24
 8002b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 fd1b 	bl	800355c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	691a      	ldr	r2, [r3, #16]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	695a      	ldr	r2, [r3, #20]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68da      	ldr	r2, [r3, #12]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	4613      	mov	r3, r2
 8002b88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b20      	cmp	r3, #32
 8002b94:	d121      	bne.n	8002bda <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d002      	beq.n	8002ba2 <HAL_UART_Transmit_IT+0x26>
 8002b9c:	88fb      	ldrh	r3, [r7, #6]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e01a      	b.n	8002bdc <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	68ba      	ldr	r2, [r7, #8]
 8002baa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	88fa      	ldrh	r2, [r7, #6]
 8002bb0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	88fa      	ldrh	r2, [r7, #6]
 8002bb6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2221      	movs	r2, #33	@ 0x21
 8002bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68da      	ldr	r2, [r3, #12]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002bd4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	e000      	b.n	8002bdc <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8002bda:	2302      	movs	r3, #2
  }
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b20      	cmp	r3, #32
 8002c00:	d112      	bne.n	8002c28 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d002      	beq.n	8002c0e <HAL_UART_Receive_IT+0x26>
 8002c08:	88fb      	ldrh	r3, [r7, #6]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e00b      	b.n	8002c2a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002c18:	88fb      	ldrh	r3, [r7, #6]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	68b9      	ldr	r1, [r7, #8]
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f000 fac8 	bl	80031b4 <UART_Start_Receive_IT>
 8002c24:	4603      	mov	r3, r0
 8002c26:	e000      	b.n	8002c2a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002c28:	2302      	movs	r3, #2
  }
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
	...

08002c34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b0ba      	sub	sp, #232	@ 0xe8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002c66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c6a:	f003 030f 	and.w	r3, r3, #15
 8002c6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002c72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10f      	bne.n	8002c9a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c7e:	f003 0320 	and.w	r3, r3, #32
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d009      	beq.n	8002c9a <HAL_UART_IRQHandler+0x66>
 8002c86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c8a:	f003 0320 	and.w	r3, r3, #32
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 fba4 	bl	80033e0 <UART_Receive_IT>
      return;
 8002c98:	e273      	b.n	8003182 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002c9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f000 80de 	beq.w	8002e60 <HAL_UART_IRQHandler+0x22c>
 8002ca4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d106      	bne.n	8002cbe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002cb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cb4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f000 80d1 	beq.w	8002e60 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00b      	beq.n	8002ce2 <HAL_UART_IRQHandler+0xae>
 8002cca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cda:	f043 0201 	orr.w	r2, r3, #1
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ce2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ce6:	f003 0304 	and.w	r3, r3, #4
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00b      	beq.n	8002d06 <HAL_UART_IRQHandler+0xd2>
 8002cee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d005      	beq.n	8002d06 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfe:	f043 0202 	orr.w	r2, r3, #2
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00b      	beq.n	8002d2a <HAL_UART_IRQHandler+0xf6>
 8002d12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d005      	beq.n	8002d2a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d22:	f043 0204 	orr.w	r2, r3, #4
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d2e:	f003 0308 	and.w	r3, r3, #8
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d011      	beq.n	8002d5a <HAL_UART_IRQHandler+0x126>
 8002d36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d3a:	f003 0320 	and.w	r3, r3, #32
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d105      	bne.n	8002d4e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d005      	beq.n	8002d5a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d52:	f043 0208 	orr.w	r2, r3, #8
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 820a 	beq.w	8003178 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d68:	f003 0320 	and.w	r3, r3, #32
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d008      	beq.n	8002d82 <HAL_UART_IRQHandler+0x14e>
 8002d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d74:	f003 0320 	and.w	r3, r3, #32
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d002      	beq.n	8002d82 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 fb2f 	bl	80033e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	695b      	ldr	r3, [r3, #20]
 8002d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d8c:	2b40      	cmp	r3, #64	@ 0x40
 8002d8e:	bf0c      	ite	eq
 8002d90:	2301      	moveq	r3, #1
 8002d92:	2300      	movne	r3, #0
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9e:	f003 0308 	and.w	r3, r3, #8
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d103      	bne.n	8002dae <HAL_UART_IRQHandler+0x17a>
 8002da6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d04f      	beq.n	8002e4e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 fa3a 	bl	8003228 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dbe:	2b40      	cmp	r3, #64	@ 0x40
 8002dc0:	d141      	bne.n	8002e46 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	3314      	adds	r3, #20
 8002dc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dd0:	e853 3f00 	ldrex	r3, [r3]
 8002dd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002dd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ddc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002de0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	3314      	adds	r3, #20
 8002dea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002dee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002df2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002df6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002dfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002dfe:	e841 2300 	strex	r3, r2, [r1]
 8002e02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002e06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1d9      	bne.n	8002dc2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d013      	beq.n	8002e3e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e1a:	4a8a      	ldr	r2, [pc, #552]	@ (8003044 <HAL_UART_IRQHandler+0x410>)
 8002e1c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fe fea1 	bl	8001b6a <HAL_DMA_Abort_IT>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d016      	beq.n	8002e5c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e38:	4610      	mov	r0, r2
 8002e3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e3c:	e00e      	b.n	8002e5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f000 f9a2 	bl	8003188 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e44:	e00a      	b.n	8002e5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 f99e 	bl	8003188 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e4c:	e006      	b.n	8002e5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 f99a 	bl	8003188 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002e5a:	e18d      	b.n	8003178 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e5c:	bf00      	nop
    return;
 8002e5e:	e18b      	b.n	8003178 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	f040 8167 	bne.w	8003138 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e6e:	f003 0310 	and.w	r3, r3, #16
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	f000 8160 	beq.w	8003138 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e7c:	f003 0310 	and.w	r3, r3, #16
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f000 8159 	beq.w	8003138 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e86:	2300      	movs	r3, #0
 8002e88:	60bb      	str	r3, [r7, #8]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	60bb      	str	r3, [r7, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	60bb      	str	r3, [r7, #8]
 8002e9a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ea6:	2b40      	cmp	r3, #64	@ 0x40
 8002ea8:	f040 80ce 	bne.w	8003048 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002eb8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	f000 80a9 	beq.w	8003014 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002ec6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	f080 80a2 	bcs.w	8003014 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002ed6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ee2:	f000 8088 	beq.w	8002ff6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	330c      	adds	r3, #12
 8002eec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ef4:	e853 3f00 	ldrex	r3, [r3]
 8002ef8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002efc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	330c      	adds	r3, #12
 8002f0e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002f12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002f1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f22:	e841 2300 	strex	r3, r2, [r1]
 8002f26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002f2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1d9      	bne.n	8002ee6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	3314      	adds	r3, #20
 8002f38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f3c:	e853 3f00 	ldrex	r3, [r3]
 8002f40:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002f42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f44:	f023 0301 	bic.w	r3, r3, #1
 8002f48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	3314      	adds	r3, #20
 8002f52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002f56:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002f5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f5c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002f5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002f62:	e841 2300 	strex	r3, r2, [r1]
 8002f66:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002f68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1e1      	bne.n	8002f32 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	3314      	adds	r3, #20
 8002f74:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f78:	e853 3f00 	ldrex	r3, [r3]
 8002f7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002f7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	3314      	adds	r3, #20
 8002f8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002f92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002f94:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f96:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002f98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f9a:	e841 2300 	strex	r3, r2, [r1]
 8002f9e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002fa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1e3      	bne.n	8002f6e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2220      	movs	r2, #32
 8002faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	330c      	adds	r3, #12
 8002fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002fbe:	e853 3f00 	ldrex	r3, [r3]
 8002fc2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002fc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fc6:	f023 0310 	bic.w	r3, r3, #16
 8002fca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	330c      	adds	r3, #12
 8002fd4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002fd8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002fda:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fdc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002fde:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002fe0:	e841 2300 	strex	r3, r2, [r1]
 8002fe4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002fe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1e3      	bne.n	8002fb4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7fe fd4a 	bl	8001a8a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003004:	b29b      	uxth	r3, r3
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	b29b      	uxth	r3, r3
 800300a:	4619      	mov	r1, r3
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 f8c5 	bl	800319c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003012:	e0b3      	b.n	800317c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003018:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800301c:	429a      	cmp	r2, r3
 800301e:	f040 80ad 	bne.w	800317c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003026:	69db      	ldr	r3, [r3, #28]
 8003028:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800302c:	f040 80a6 	bne.w	800317c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2202      	movs	r2, #2
 8003034:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800303a:	4619      	mov	r1, r3
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f000 f8ad 	bl	800319c <HAL_UARTEx_RxEventCallback>
      return;
 8003042:	e09b      	b.n	800317c <HAL_UART_IRQHandler+0x548>
 8003044:	080032ef 	.word	0x080032ef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003050:	b29b      	uxth	r3, r3
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800305c:	b29b      	uxth	r3, r3
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 808e 	beq.w	8003180 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003064:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003068:	2b00      	cmp	r3, #0
 800306a:	f000 8089 	beq.w	8003180 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	330c      	adds	r3, #12
 8003074:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003078:	e853 3f00 	ldrex	r3, [r3]
 800307c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800307e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003080:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003084:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	330c      	adds	r3, #12
 800308e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003092:	647a      	str	r2, [r7, #68]	@ 0x44
 8003094:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003096:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003098:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800309a:	e841 2300 	strex	r3, r2, [r1]
 800309e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80030a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1e3      	bne.n	800306e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	3314      	adds	r3, #20
 80030ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b0:	e853 3f00 	ldrex	r3, [r3]
 80030b4:	623b      	str	r3, [r7, #32]
   return(result);
 80030b6:	6a3b      	ldr	r3, [r7, #32]
 80030b8:	f023 0301 	bic.w	r3, r3, #1
 80030bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	3314      	adds	r3, #20
 80030c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80030ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80030cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80030d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030d2:	e841 2300 	strex	r3, r2, [r1]
 80030d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80030d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1e3      	bne.n	80030a6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2220      	movs	r2, #32
 80030e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	330c      	adds	r3, #12
 80030f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	e853 3f00 	ldrex	r3, [r3]
 80030fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f023 0310 	bic.w	r3, r3, #16
 8003102:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	330c      	adds	r3, #12
 800310c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003110:	61fa      	str	r2, [r7, #28]
 8003112:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003114:	69b9      	ldr	r1, [r7, #24]
 8003116:	69fa      	ldr	r2, [r7, #28]
 8003118:	e841 2300 	strex	r3, r2, [r1]
 800311c:	617b      	str	r3, [r7, #20]
   return(result);
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d1e3      	bne.n	80030ec <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2202      	movs	r2, #2
 8003128:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800312a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800312e:	4619      	mov	r1, r3
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f000 f833 	bl	800319c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003136:	e023      	b.n	8003180 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800313c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003140:	2b00      	cmp	r3, #0
 8003142:	d009      	beq.n	8003158 <HAL_UART_IRQHandler+0x524>
 8003144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800314c:	2b00      	cmp	r3, #0
 800314e:	d003      	beq.n	8003158 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f000 f8dd 	bl	8003310 <UART_Transmit_IT>
    return;
 8003156:	e014      	b.n	8003182 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800315c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00e      	beq.n	8003182 <HAL_UART_IRQHandler+0x54e>
 8003164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800316c:	2b00      	cmp	r3, #0
 800316e:	d008      	beq.n	8003182 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f000 f91d 	bl	80033b0 <UART_EndTransmit_IT>
    return;
 8003176:	e004      	b.n	8003182 <HAL_UART_IRQHandler+0x54e>
    return;
 8003178:	bf00      	nop
 800317a:	e002      	b.n	8003182 <HAL_UART_IRQHandler+0x54e>
      return;
 800317c:	bf00      	nop
 800317e:	e000      	b.n	8003182 <HAL_UART_IRQHandler+0x54e>
      return;
 8003180:	bf00      	nop
  }
}
 8003182:	37e8      	adds	r7, #232	@ 0xe8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	460b      	mov	r3, r1
 80031a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b085      	sub	sp, #20
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	4613      	mov	r3, r2
 80031c0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	88fa      	ldrh	r2, [r7, #6]
 80031cc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	88fa      	ldrh	r2, [r7, #6]
 80031d2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2200      	movs	r2, #0
 80031d8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2222      	movs	r2, #34	@ 0x22
 80031de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d007      	beq.n	80031fa <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68da      	ldr	r2, [r3, #12]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031f8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	695a      	ldr	r2, [r3, #20]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f042 0201 	orr.w	r2, r2, #1
 8003208:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68da      	ldr	r2, [r3, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f042 0220 	orr.w	r2, r2, #32
 8003218:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003228:	b480      	push	{r7}
 800322a:	b095      	sub	sp, #84	@ 0x54
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	330c      	adds	r3, #12
 8003236:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800323a:	e853 3f00 	ldrex	r3, [r3]
 800323e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003242:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003246:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	330c      	adds	r3, #12
 800324e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003250:	643a      	str	r2, [r7, #64]	@ 0x40
 8003252:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003254:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003256:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003258:	e841 2300 	strex	r3, r2, [r1]
 800325c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800325e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003260:	2b00      	cmp	r3, #0
 8003262:	d1e5      	bne.n	8003230 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	3314      	adds	r3, #20
 800326a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	e853 3f00 	ldrex	r3, [r3]
 8003272:	61fb      	str	r3, [r7, #28]
   return(result);
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	f023 0301 	bic.w	r3, r3, #1
 800327a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	3314      	adds	r3, #20
 8003282:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003284:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003286:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003288:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800328a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800328c:	e841 2300 	strex	r3, r2, [r1]
 8003290:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1e5      	bne.n	8003264 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329c:	2b01      	cmp	r3, #1
 800329e:	d119      	bne.n	80032d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	330c      	adds	r3, #12
 80032a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	e853 3f00 	ldrex	r3, [r3]
 80032ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f023 0310 	bic.w	r3, r3, #16
 80032b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	330c      	adds	r3, #12
 80032be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80032c0:	61ba      	str	r2, [r7, #24]
 80032c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032c4:	6979      	ldr	r1, [r7, #20]
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	e841 2300 	strex	r3, r2, [r1]
 80032cc:	613b      	str	r3, [r7, #16]
   return(result);
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1e5      	bne.n	80032a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2220      	movs	r2, #32
 80032d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80032e2:	bf00      	nop
 80032e4:	3754      	adds	r7, #84	@ 0x54
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80032ee:	b580      	push	{r7, lr}
 80032f0:	b084      	sub	sp, #16
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f7ff ff40 	bl	8003188 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003308:	bf00      	nop
 800330a:	3710      	adds	r7, #16
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b21      	cmp	r3, #33	@ 0x21
 8003322:	d13e      	bne.n	80033a2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800332c:	d114      	bne.n	8003358 <UART_Transmit_IT+0x48>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d110      	bne.n	8003358 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a1b      	ldr	r3, [r3, #32]
 800333a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	881b      	ldrh	r3, [r3, #0]
 8003340:	461a      	mov	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800334a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a1b      	ldr	r3, [r3, #32]
 8003350:	1c9a      	adds	r2, r3, #2
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	621a      	str	r2, [r3, #32]
 8003356:	e008      	b.n	800336a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a1b      	ldr	r3, [r3, #32]
 800335c:	1c59      	adds	r1, r3, #1
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6211      	str	r1, [r2, #32]
 8003362:	781a      	ldrb	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800336e:	b29b      	uxth	r3, r3
 8003370:	3b01      	subs	r3, #1
 8003372:	b29b      	uxth	r3, r3
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	4619      	mov	r1, r3
 8003378:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10f      	bne.n	800339e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68da      	ldr	r2, [r3, #12]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800338c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68da      	ldr	r2, [r3, #12]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800339c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800339e:	2300      	movs	r3, #0
 80033a0:	e000      	b.n	80033a4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80033a2:	2302      	movs	r3, #2
  }
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68da      	ldr	r2, [r3, #12]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f7fd f9d1 	bl	8000778 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3708      	adds	r7, #8
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b08c      	sub	sp, #48	@ 0x30
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80033e8:	2300      	movs	r3, #0
 80033ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80033ec:	2300      	movs	r3, #0
 80033ee:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b22      	cmp	r3, #34	@ 0x22
 80033fa:	f040 80aa 	bne.w	8003552 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003406:	d115      	bne.n	8003434 <UART_Receive_IT+0x54>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	691b      	ldr	r3, [r3, #16]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d111      	bne.n	8003434 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003414:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	b29b      	uxth	r3, r3
 800341e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003422:	b29a      	uxth	r2, r3
 8003424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003426:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800342c:	1c9a      	adds	r2, r3, #2
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	629a      	str	r2, [r3, #40]	@ 0x28
 8003432:	e024      	b.n	800347e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003438:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003442:	d007      	beq.n	8003454 <UART_Receive_IT+0x74>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d10a      	bne.n	8003462 <UART_Receive_IT+0x82>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d106      	bne.n	8003462 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	b2da      	uxtb	r2, r3
 800345c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800345e:	701a      	strb	r2, [r3, #0]
 8003460:	e008      	b.n	8003474 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	b2db      	uxtb	r3, r3
 800346a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800346e:	b2da      	uxtb	r2, r3
 8003470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003472:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003478:	1c5a      	adds	r2, r3, #1
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003482:	b29b      	uxth	r3, r3
 8003484:	3b01      	subs	r3, #1
 8003486:	b29b      	uxth	r3, r3
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	4619      	mov	r1, r3
 800348c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800348e:	2b00      	cmp	r3, #0
 8003490:	d15d      	bne.n	800354e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68da      	ldr	r2, [r3, #12]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0220 	bic.w	r2, r2, #32
 80034a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68da      	ldr	r2, [r3, #12]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	695a      	ldr	r2, [r3, #20]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 0201 	bic.w	r2, r2, #1
 80034c0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2220      	movs	r2, #32
 80034c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d135      	bne.n	8003544 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	330c      	adds	r3, #12
 80034e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	e853 3f00 	ldrex	r3, [r3]
 80034ec:	613b      	str	r3, [r7, #16]
   return(result);
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	f023 0310 	bic.w	r3, r3, #16
 80034f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	330c      	adds	r3, #12
 80034fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034fe:	623a      	str	r2, [r7, #32]
 8003500:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003502:	69f9      	ldr	r1, [r7, #28]
 8003504:	6a3a      	ldr	r2, [r7, #32]
 8003506:	e841 2300 	strex	r3, r2, [r1]
 800350a:	61bb      	str	r3, [r7, #24]
   return(result);
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1e5      	bne.n	80034de <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0310 	and.w	r3, r3, #16
 800351c:	2b10      	cmp	r3, #16
 800351e:	d10a      	bne.n	8003536 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003520:	2300      	movs	r3, #0
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	60fb      	str	r3, [r7, #12]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	60fb      	str	r3, [r7, #12]
 8003534:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800353a:	4619      	mov	r1, r3
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f7ff fe2d 	bl	800319c <HAL_UARTEx_RxEventCallback>
 8003542:	e002      	b.n	800354a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7fd f94b 	bl	80007e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800354a:	2300      	movs	r3, #0
 800354c:	e002      	b.n	8003554 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800354e:	2300      	movs	r3, #0
 8003550:	e000      	b.n	8003554 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003552:	2302      	movs	r3, #2
  }
}
 8003554:	4618      	mov	r0, r3
 8003556:	3730      	adds	r7, #48	@ 0x30
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800355c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003560:	b0c0      	sub	sp, #256	@ 0x100
 8003562:	af00      	add	r7, sp, #0
 8003564:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003578:	68d9      	ldr	r1, [r3, #12]
 800357a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	ea40 0301 	orr.w	r3, r0, r1
 8003584:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	431a      	orrs	r2, r3
 8003594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003598:	695b      	ldr	r3, [r3, #20]
 800359a:	431a      	orrs	r2, r3
 800359c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80035a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80035b4:	f021 010c 	bic.w	r1, r1, #12
 80035b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80035c2:	430b      	orrs	r3, r1
 80035c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80035d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035d6:	6999      	ldr	r1, [r3, #24]
 80035d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	ea40 0301 	orr.w	r3, r0, r1
 80035e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	4b8f      	ldr	r3, [pc, #572]	@ (8003828 <UART_SetConfig+0x2cc>)
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d005      	beq.n	80035fc <UART_SetConfig+0xa0>
 80035f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	4b8d      	ldr	r3, [pc, #564]	@ (800382c <UART_SetConfig+0x2d0>)
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d104      	bne.n	8003606 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80035fc:	f7fe fd8c 	bl	8002118 <HAL_RCC_GetPCLK2Freq>
 8003600:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003604:	e003      	b.n	800360e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003606:	f7fe fd73 	bl	80020f0 <HAL_RCC_GetPCLK1Freq>
 800360a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800360e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003618:	f040 810c 	bne.w	8003834 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800361c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003620:	2200      	movs	r2, #0
 8003622:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003626:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800362a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800362e:	4622      	mov	r2, r4
 8003630:	462b      	mov	r3, r5
 8003632:	1891      	adds	r1, r2, r2
 8003634:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003636:	415b      	adcs	r3, r3
 8003638:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800363a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800363e:	4621      	mov	r1, r4
 8003640:	eb12 0801 	adds.w	r8, r2, r1
 8003644:	4629      	mov	r1, r5
 8003646:	eb43 0901 	adc.w	r9, r3, r1
 800364a:	f04f 0200 	mov.w	r2, #0
 800364e:	f04f 0300 	mov.w	r3, #0
 8003652:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003656:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800365a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800365e:	4690      	mov	r8, r2
 8003660:	4699      	mov	r9, r3
 8003662:	4623      	mov	r3, r4
 8003664:	eb18 0303 	adds.w	r3, r8, r3
 8003668:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800366c:	462b      	mov	r3, r5
 800366e:	eb49 0303 	adc.w	r3, r9, r3
 8003672:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003682:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003686:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800368a:	460b      	mov	r3, r1
 800368c:	18db      	adds	r3, r3, r3
 800368e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003690:	4613      	mov	r3, r2
 8003692:	eb42 0303 	adc.w	r3, r2, r3
 8003696:	657b      	str	r3, [r7, #84]	@ 0x54
 8003698:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800369c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80036a0:	f7fc fe1e 	bl	80002e0 <__aeabi_uldivmod>
 80036a4:	4602      	mov	r2, r0
 80036a6:	460b      	mov	r3, r1
 80036a8:	4b61      	ldr	r3, [pc, #388]	@ (8003830 <UART_SetConfig+0x2d4>)
 80036aa:	fba3 2302 	umull	r2, r3, r3, r2
 80036ae:	095b      	lsrs	r3, r3, #5
 80036b0:	011c      	lsls	r4, r3, #4
 80036b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036b6:	2200      	movs	r2, #0
 80036b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80036c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80036c4:	4642      	mov	r2, r8
 80036c6:	464b      	mov	r3, r9
 80036c8:	1891      	adds	r1, r2, r2
 80036ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80036cc:	415b      	adcs	r3, r3
 80036ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80036d4:	4641      	mov	r1, r8
 80036d6:	eb12 0a01 	adds.w	sl, r2, r1
 80036da:	4649      	mov	r1, r9
 80036dc:	eb43 0b01 	adc.w	fp, r3, r1
 80036e0:	f04f 0200 	mov.w	r2, #0
 80036e4:	f04f 0300 	mov.w	r3, #0
 80036e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80036ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80036f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036f4:	4692      	mov	sl, r2
 80036f6:	469b      	mov	fp, r3
 80036f8:	4643      	mov	r3, r8
 80036fa:	eb1a 0303 	adds.w	r3, sl, r3
 80036fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003702:	464b      	mov	r3, r9
 8003704:	eb4b 0303 	adc.w	r3, fp, r3
 8003708:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800370c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003718:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800371c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003720:	460b      	mov	r3, r1
 8003722:	18db      	adds	r3, r3, r3
 8003724:	643b      	str	r3, [r7, #64]	@ 0x40
 8003726:	4613      	mov	r3, r2
 8003728:	eb42 0303 	adc.w	r3, r2, r3
 800372c:	647b      	str	r3, [r7, #68]	@ 0x44
 800372e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003732:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003736:	f7fc fdd3 	bl	80002e0 <__aeabi_uldivmod>
 800373a:	4602      	mov	r2, r0
 800373c:	460b      	mov	r3, r1
 800373e:	4611      	mov	r1, r2
 8003740:	4b3b      	ldr	r3, [pc, #236]	@ (8003830 <UART_SetConfig+0x2d4>)
 8003742:	fba3 2301 	umull	r2, r3, r3, r1
 8003746:	095b      	lsrs	r3, r3, #5
 8003748:	2264      	movs	r2, #100	@ 0x64
 800374a:	fb02 f303 	mul.w	r3, r2, r3
 800374e:	1acb      	subs	r3, r1, r3
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003756:	4b36      	ldr	r3, [pc, #216]	@ (8003830 <UART_SetConfig+0x2d4>)
 8003758:	fba3 2302 	umull	r2, r3, r3, r2
 800375c:	095b      	lsrs	r3, r3, #5
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003764:	441c      	add	r4, r3
 8003766:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800376a:	2200      	movs	r2, #0
 800376c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003770:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003774:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003778:	4642      	mov	r2, r8
 800377a:	464b      	mov	r3, r9
 800377c:	1891      	adds	r1, r2, r2
 800377e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003780:	415b      	adcs	r3, r3
 8003782:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003784:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003788:	4641      	mov	r1, r8
 800378a:	1851      	adds	r1, r2, r1
 800378c:	6339      	str	r1, [r7, #48]	@ 0x30
 800378e:	4649      	mov	r1, r9
 8003790:	414b      	adcs	r3, r1
 8003792:	637b      	str	r3, [r7, #52]	@ 0x34
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80037a0:	4659      	mov	r1, fp
 80037a2:	00cb      	lsls	r3, r1, #3
 80037a4:	4651      	mov	r1, sl
 80037a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037aa:	4651      	mov	r1, sl
 80037ac:	00ca      	lsls	r2, r1, #3
 80037ae:	4610      	mov	r0, r2
 80037b0:	4619      	mov	r1, r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	4642      	mov	r2, r8
 80037b6:	189b      	adds	r3, r3, r2
 80037b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80037bc:	464b      	mov	r3, r9
 80037be:	460a      	mov	r2, r1
 80037c0:	eb42 0303 	adc.w	r3, r2, r3
 80037c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80037d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80037d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80037dc:	460b      	mov	r3, r1
 80037de:	18db      	adds	r3, r3, r3
 80037e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037e2:	4613      	mov	r3, r2
 80037e4:	eb42 0303 	adc.w	r3, r2, r3
 80037e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80037ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80037f2:	f7fc fd75 	bl	80002e0 <__aeabi_uldivmod>
 80037f6:	4602      	mov	r2, r0
 80037f8:	460b      	mov	r3, r1
 80037fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003830 <UART_SetConfig+0x2d4>)
 80037fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003800:	095b      	lsrs	r3, r3, #5
 8003802:	2164      	movs	r1, #100	@ 0x64
 8003804:	fb01 f303 	mul.w	r3, r1, r3
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	3332      	adds	r3, #50	@ 0x32
 800380e:	4a08      	ldr	r2, [pc, #32]	@ (8003830 <UART_SetConfig+0x2d4>)
 8003810:	fba2 2303 	umull	r2, r3, r2, r3
 8003814:	095b      	lsrs	r3, r3, #5
 8003816:	f003 0207 	and.w	r2, r3, #7
 800381a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4422      	add	r2, r4
 8003822:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003824:	e106      	b.n	8003a34 <UART_SetConfig+0x4d8>
 8003826:	bf00      	nop
 8003828:	40011000 	.word	0x40011000
 800382c:	40011400 	.word	0x40011400
 8003830:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003834:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003838:	2200      	movs	r2, #0
 800383a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800383e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003842:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003846:	4642      	mov	r2, r8
 8003848:	464b      	mov	r3, r9
 800384a:	1891      	adds	r1, r2, r2
 800384c:	6239      	str	r1, [r7, #32]
 800384e:	415b      	adcs	r3, r3
 8003850:	627b      	str	r3, [r7, #36]	@ 0x24
 8003852:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003856:	4641      	mov	r1, r8
 8003858:	1854      	adds	r4, r2, r1
 800385a:	4649      	mov	r1, r9
 800385c:	eb43 0501 	adc.w	r5, r3, r1
 8003860:	f04f 0200 	mov.w	r2, #0
 8003864:	f04f 0300 	mov.w	r3, #0
 8003868:	00eb      	lsls	r3, r5, #3
 800386a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800386e:	00e2      	lsls	r2, r4, #3
 8003870:	4614      	mov	r4, r2
 8003872:	461d      	mov	r5, r3
 8003874:	4643      	mov	r3, r8
 8003876:	18e3      	adds	r3, r4, r3
 8003878:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800387c:	464b      	mov	r3, r9
 800387e:	eb45 0303 	adc.w	r3, r5, r3
 8003882:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003892:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003896:	f04f 0200 	mov.w	r2, #0
 800389a:	f04f 0300 	mov.w	r3, #0
 800389e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80038a2:	4629      	mov	r1, r5
 80038a4:	008b      	lsls	r3, r1, #2
 80038a6:	4621      	mov	r1, r4
 80038a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038ac:	4621      	mov	r1, r4
 80038ae:	008a      	lsls	r2, r1, #2
 80038b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80038b4:	f7fc fd14 	bl	80002e0 <__aeabi_uldivmod>
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4b60      	ldr	r3, [pc, #384]	@ (8003a40 <UART_SetConfig+0x4e4>)
 80038be:	fba3 2302 	umull	r2, r3, r3, r2
 80038c2:	095b      	lsrs	r3, r3, #5
 80038c4:	011c      	lsls	r4, r3, #4
 80038c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038ca:	2200      	movs	r2, #0
 80038cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80038d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80038d8:	4642      	mov	r2, r8
 80038da:	464b      	mov	r3, r9
 80038dc:	1891      	adds	r1, r2, r2
 80038de:	61b9      	str	r1, [r7, #24]
 80038e0:	415b      	adcs	r3, r3
 80038e2:	61fb      	str	r3, [r7, #28]
 80038e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038e8:	4641      	mov	r1, r8
 80038ea:	1851      	adds	r1, r2, r1
 80038ec:	6139      	str	r1, [r7, #16]
 80038ee:	4649      	mov	r1, r9
 80038f0:	414b      	adcs	r3, r1
 80038f2:	617b      	str	r3, [r7, #20]
 80038f4:	f04f 0200 	mov.w	r2, #0
 80038f8:	f04f 0300 	mov.w	r3, #0
 80038fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003900:	4659      	mov	r1, fp
 8003902:	00cb      	lsls	r3, r1, #3
 8003904:	4651      	mov	r1, sl
 8003906:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800390a:	4651      	mov	r1, sl
 800390c:	00ca      	lsls	r2, r1, #3
 800390e:	4610      	mov	r0, r2
 8003910:	4619      	mov	r1, r3
 8003912:	4603      	mov	r3, r0
 8003914:	4642      	mov	r2, r8
 8003916:	189b      	adds	r3, r3, r2
 8003918:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800391c:	464b      	mov	r3, r9
 800391e:	460a      	mov	r2, r1
 8003920:	eb42 0303 	adc.w	r3, r2, r3
 8003924:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003932:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003934:	f04f 0200 	mov.w	r2, #0
 8003938:	f04f 0300 	mov.w	r3, #0
 800393c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003940:	4649      	mov	r1, r9
 8003942:	008b      	lsls	r3, r1, #2
 8003944:	4641      	mov	r1, r8
 8003946:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800394a:	4641      	mov	r1, r8
 800394c:	008a      	lsls	r2, r1, #2
 800394e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003952:	f7fc fcc5 	bl	80002e0 <__aeabi_uldivmod>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	4611      	mov	r1, r2
 800395c:	4b38      	ldr	r3, [pc, #224]	@ (8003a40 <UART_SetConfig+0x4e4>)
 800395e:	fba3 2301 	umull	r2, r3, r3, r1
 8003962:	095b      	lsrs	r3, r3, #5
 8003964:	2264      	movs	r2, #100	@ 0x64
 8003966:	fb02 f303 	mul.w	r3, r2, r3
 800396a:	1acb      	subs	r3, r1, r3
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	3332      	adds	r3, #50	@ 0x32
 8003970:	4a33      	ldr	r2, [pc, #204]	@ (8003a40 <UART_SetConfig+0x4e4>)
 8003972:	fba2 2303 	umull	r2, r3, r2, r3
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800397c:	441c      	add	r4, r3
 800397e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003982:	2200      	movs	r2, #0
 8003984:	673b      	str	r3, [r7, #112]	@ 0x70
 8003986:	677a      	str	r2, [r7, #116]	@ 0x74
 8003988:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800398c:	4642      	mov	r2, r8
 800398e:	464b      	mov	r3, r9
 8003990:	1891      	adds	r1, r2, r2
 8003992:	60b9      	str	r1, [r7, #8]
 8003994:	415b      	adcs	r3, r3
 8003996:	60fb      	str	r3, [r7, #12]
 8003998:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800399c:	4641      	mov	r1, r8
 800399e:	1851      	adds	r1, r2, r1
 80039a0:	6039      	str	r1, [r7, #0]
 80039a2:	4649      	mov	r1, r9
 80039a4:	414b      	adcs	r3, r1
 80039a6:	607b      	str	r3, [r7, #4]
 80039a8:	f04f 0200 	mov.w	r2, #0
 80039ac:	f04f 0300 	mov.w	r3, #0
 80039b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80039b4:	4659      	mov	r1, fp
 80039b6:	00cb      	lsls	r3, r1, #3
 80039b8:	4651      	mov	r1, sl
 80039ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039be:	4651      	mov	r1, sl
 80039c0:	00ca      	lsls	r2, r1, #3
 80039c2:	4610      	mov	r0, r2
 80039c4:	4619      	mov	r1, r3
 80039c6:	4603      	mov	r3, r0
 80039c8:	4642      	mov	r2, r8
 80039ca:	189b      	adds	r3, r3, r2
 80039cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039ce:	464b      	mov	r3, r9
 80039d0:	460a      	mov	r2, r1
 80039d2:	eb42 0303 	adc.w	r3, r2, r3
 80039d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80039d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80039e2:	667a      	str	r2, [r7, #100]	@ 0x64
 80039e4:	f04f 0200 	mov.w	r2, #0
 80039e8:	f04f 0300 	mov.w	r3, #0
 80039ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80039f0:	4649      	mov	r1, r9
 80039f2:	008b      	lsls	r3, r1, #2
 80039f4:	4641      	mov	r1, r8
 80039f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039fa:	4641      	mov	r1, r8
 80039fc:	008a      	lsls	r2, r1, #2
 80039fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003a02:	f7fc fc6d 	bl	80002e0 <__aeabi_uldivmod>
 8003a06:	4602      	mov	r2, r0
 8003a08:	460b      	mov	r3, r1
 8003a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a40 <UART_SetConfig+0x4e4>)
 8003a0c:	fba3 1302 	umull	r1, r3, r3, r2
 8003a10:	095b      	lsrs	r3, r3, #5
 8003a12:	2164      	movs	r1, #100	@ 0x64
 8003a14:	fb01 f303 	mul.w	r3, r1, r3
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	3332      	adds	r3, #50	@ 0x32
 8003a1e:	4a08      	ldr	r2, [pc, #32]	@ (8003a40 <UART_SetConfig+0x4e4>)
 8003a20:	fba2 2303 	umull	r2, r3, r2, r3
 8003a24:	095b      	lsrs	r3, r3, #5
 8003a26:	f003 020f 	and.w	r2, r3, #15
 8003a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4422      	add	r2, r4
 8003a32:	609a      	str	r2, [r3, #8]
}
 8003a34:	bf00      	nop
 8003a36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a40:	51eb851f 	.word	0x51eb851f

08003a44 <atoi>:
 8003a44:	220a      	movs	r2, #10
 8003a46:	2100      	movs	r1, #0
 8003a48:	f000 b87a 	b.w	8003b40 <strtol>

08003a4c <_strtol_l.isra.0>:
 8003a4c:	2b24      	cmp	r3, #36	@ 0x24
 8003a4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a52:	4686      	mov	lr, r0
 8003a54:	4690      	mov	r8, r2
 8003a56:	d801      	bhi.n	8003a5c <_strtol_l.isra.0+0x10>
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d106      	bne.n	8003a6a <_strtol_l.isra.0+0x1e>
 8003a5c:	f000 f8ea 	bl	8003c34 <__errno>
 8003a60:	2316      	movs	r3, #22
 8003a62:	6003      	str	r3, [r0, #0]
 8003a64:	2000      	movs	r0, #0
 8003a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a6a:	4834      	ldr	r0, [pc, #208]	@ (8003b3c <_strtol_l.isra.0+0xf0>)
 8003a6c:	460d      	mov	r5, r1
 8003a6e:	462a      	mov	r2, r5
 8003a70:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003a74:	5d06      	ldrb	r6, [r0, r4]
 8003a76:	f016 0608 	ands.w	r6, r6, #8
 8003a7a:	d1f8      	bne.n	8003a6e <_strtol_l.isra.0+0x22>
 8003a7c:	2c2d      	cmp	r4, #45	@ 0x2d
 8003a7e:	d110      	bne.n	8003aa2 <_strtol_l.isra.0+0x56>
 8003a80:	782c      	ldrb	r4, [r5, #0]
 8003a82:	2601      	movs	r6, #1
 8003a84:	1c95      	adds	r5, r2, #2
 8003a86:	f033 0210 	bics.w	r2, r3, #16
 8003a8a:	d115      	bne.n	8003ab8 <_strtol_l.isra.0+0x6c>
 8003a8c:	2c30      	cmp	r4, #48	@ 0x30
 8003a8e:	d10d      	bne.n	8003aac <_strtol_l.isra.0+0x60>
 8003a90:	782a      	ldrb	r2, [r5, #0]
 8003a92:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003a96:	2a58      	cmp	r2, #88	@ 0x58
 8003a98:	d108      	bne.n	8003aac <_strtol_l.isra.0+0x60>
 8003a9a:	786c      	ldrb	r4, [r5, #1]
 8003a9c:	3502      	adds	r5, #2
 8003a9e:	2310      	movs	r3, #16
 8003aa0:	e00a      	b.n	8003ab8 <_strtol_l.isra.0+0x6c>
 8003aa2:	2c2b      	cmp	r4, #43	@ 0x2b
 8003aa4:	bf04      	itt	eq
 8003aa6:	782c      	ldrbeq	r4, [r5, #0]
 8003aa8:	1c95      	addeq	r5, r2, #2
 8003aaa:	e7ec      	b.n	8003a86 <_strtol_l.isra.0+0x3a>
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1f6      	bne.n	8003a9e <_strtol_l.isra.0+0x52>
 8003ab0:	2c30      	cmp	r4, #48	@ 0x30
 8003ab2:	bf14      	ite	ne
 8003ab4:	230a      	movne	r3, #10
 8003ab6:	2308      	moveq	r3, #8
 8003ab8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003abc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	fbbc f9f3 	udiv	r9, ip, r3
 8003ac6:	4610      	mov	r0, r2
 8003ac8:	fb03 ca19 	mls	sl, r3, r9, ip
 8003acc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003ad0:	2f09      	cmp	r7, #9
 8003ad2:	d80f      	bhi.n	8003af4 <_strtol_l.isra.0+0xa8>
 8003ad4:	463c      	mov	r4, r7
 8003ad6:	42a3      	cmp	r3, r4
 8003ad8:	dd1b      	ble.n	8003b12 <_strtol_l.isra.0+0xc6>
 8003ada:	1c57      	adds	r7, r2, #1
 8003adc:	d007      	beq.n	8003aee <_strtol_l.isra.0+0xa2>
 8003ade:	4581      	cmp	r9, r0
 8003ae0:	d314      	bcc.n	8003b0c <_strtol_l.isra.0+0xc0>
 8003ae2:	d101      	bne.n	8003ae8 <_strtol_l.isra.0+0x9c>
 8003ae4:	45a2      	cmp	sl, r4
 8003ae6:	db11      	blt.n	8003b0c <_strtol_l.isra.0+0xc0>
 8003ae8:	fb00 4003 	mla	r0, r0, r3, r4
 8003aec:	2201      	movs	r2, #1
 8003aee:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003af2:	e7eb      	b.n	8003acc <_strtol_l.isra.0+0x80>
 8003af4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003af8:	2f19      	cmp	r7, #25
 8003afa:	d801      	bhi.n	8003b00 <_strtol_l.isra.0+0xb4>
 8003afc:	3c37      	subs	r4, #55	@ 0x37
 8003afe:	e7ea      	b.n	8003ad6 <_strtol_l.isra.0+0x8a>
 8003b00:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003b04:	2f19      	cmp	r7, #25
 8003b06:	d804      	bhi.n	8003b12 <_strtol_l.isra.0+0xc6>
 8003b08:	3c57      	subs	r4, #87	@ 0x57
 8003b0a:	e7e4      	b.n	8003ad6 <_strtol_l.isra.0+0x8a>
 8003b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b10:	e7ed      	b.n	8003aee <_strtol_l.isra.0+0xa2>
 8003b12:	1c53      	adds	r3, r2, #1
 8003b14:	d108      	bne.n	8003b28 <_strtol_l.isra.0+0xdc>
 8003b16:	2322      	movs	r3, #34	@ 0x22
 8003b18:	f8ce 3000 	str.w	r3, [lr]
 8003b1c:	4660      	mov	r0, ip
 8003b1e:	f1b8 0f00 	cmp.w	r8, #0
 8003b22:	d0a0      	beq.n	8003a66 <_strtol_l.isra.0+0x1a>
 8003b24:	1e69      	subs	r1, r5, #1
 8003b26:	e006      	b.n	8003b36 <_strtol_l.isra.0+0xea>
 8003b28:	b106      	cbz	r6, 8003b2c <_strtol_l.isra.0+0xe0>
 8003b2a:	4240      	negs	r0, r0
 8003b2c:	f1b8 0f00 	cmp.w	r8, #0
 8003b30:	d099      	beq.n	8003a66 <_strtol_l.isra.0+0x1a>
 8003b32:	2a00      	cmp	r2, #0
 8003b34:	d1f6      	bne.n	8003b24 <_strtol_l.isra.0+0xd8>
 8003b36:	f8c8 1000 	str.w	r1, [r8]
 8003b3a:	e794      	b.n	8003a66 <_strtol_l.isra.0+0x1a>
 8003b3c:	08004665 	.word	0x08004665

08003b40 <strtol>:
 8003b40:	4613      	mov	r3, r2
 8003b42:	460a      	mov	r2, r1
 8003b44:	4601      	mov	r1, r0
 8003b46:	4802      	ldr	r0, [pc, #8]	@ (8003b50 <strtol+0x10>)
 8003b48:	6800      	ldr	r0, [r0, #0]
 8003b4a:	f7ff bf7f 	b.w	8003a4c <_strtol_l.isra.0>
 8003b4e:	bf00      	nop
 8003b50:	2000000c 	.word	0x2000000c

08003b54 <sniprintf>:
 8003b54:	b40c      	push	{r2, r3}
 8003b56:	b530      	push	{r4, r5, lr}
 8003b58:	4b18      	ldr	r3, [pc, #96]	@ (8003bbc <sniprintf+0x68>)
 8003b5a:	1e0c      	subs	r4, r1, #0
 8003b5c:	681d      	ldr	r5, [r3, #0]
 8003b5e:	b09d      	sub	sp, #116	@ 0x74
 8003b60:	da08      	bge.n	8003b74 <sniprintf+0x20>
 8003b62:	238b      	movs	r3, #139	@ 0x8b
 8003b64:	602b      	str	r3, [r5, #0]
 8003b66:	f04f 30ff 	mov.w	r0, #4294967295
 8003b6a:	b01d      	add	sp, #116	@ 0x74
 8003b6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b70:	b002      	add	sp, #8
 8003b72:	4770      	bx	lr
 8003b74:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003b78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003b82:	bf14      	ite	ne
 8003b84:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003b88:	4623      	moveq	r3, r4
 8003b8a:	9304      	str	r3, [sp, #16]
 8003b8c:	9307      	str	r3, [sp, #28]
 8003b8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b92:	9002      	str	r0, [sp, #8]
 8003b94:	9006      	str	r0, [sp, #24]
 8003b96:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003b9a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003b9c:	ab21      	add	r3, sp, #132	@ 0x84
 8003b9e:	a902      	add	r1, sp, #8
 8003ba0:	4628      	mov	r0, r5
 8003ba2:	9301      	str	r3, [sp, #4]
 8003ba4:	f000 f9d4 	bl	8003f50 <_svfiprintf_r>
 8003ba8:	1c43      	adds	r3, r0, #1
 8003baa:	bfbc      	itt	lt
 8003bac:	238b      	movlt	r3, #139	@ 0x8b
 8003bae:	602b      	strlt	r3, [r5, #0]
 8003bb0:	2c00      	cmp	r4, #0
 8003bb2:	d0da      	beq.n	8003b6a <sniprintf+0x16>
 8003bb4:	9b02      	ldr	r3, [sp, #8]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	701a      	strb	r2, [r3, #0]
 8003bba:	e7d6      	b.n	8003b6a <sniprintf+0x16>
 8003bbc:	2000000c 	.word	0x2000000c

08003bc0 <_vsiprintf_r>:
 8003bc0:	b510      	push	{r4, lr}
 8003bc2:	b09a      	sub	sp, #104	@ 0x68
 8003bc4:	2400      	movs	r4, #0
 8003bc6:	9100      	str	r1, [sp, #0]
 8003bc8:	9104      	str	r1, [sp, #16]
 8003bca:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003bce:	9105      	str	r1, [sp, #20]
 8003bd0:	9102      	str	r1, [sp, #8]
 8003bd2:	4905      	ldr	r1, [pc, #20]	@ (8003be8 <_vsiprintf_r+0x28>)
 8003bd4:	9103      	str	r1, [sp, #12]
 8003bd6:	4669      	mov	r1, sp
 8003bd8:	9419      	str	r4, [sp, #100]	@ 0x64
 8003bda:	f000 f9b9 	bl	8003f50 <_svfiprintf_r>
 8003bde:	9b00      	ldr	r3, [sp, #0]
 8003be0:	701c      	strb	r4, [r3, #0]
 8003be2:	b01a      	add	sp, #104	@ 0x68
 8003be4:	bd10      	pop	{r4, pc}
 8003be6:	bf00      	nop
 8003be8:	ffff0208 	.word	0xffff0208

08003bec <vsiprintf>:
 8003bec:	4613      	mov	r3, r2
 8003bee:	460a      	mov	r2, r1
 8003bf0:	4601      	mov	r1, r0
 8003bf2:	4802      	ldr	r0, [pc, #8]	@ (8003bfc <vsiprintf+0x10>)
 8003bf4:	6800      	ldr	r0, [r0, #0]
 8003bf6:	f7ff bfe3 	b.w	8003bc0 <_vsiprintf_r>
 8003bfa:	bf00      	nop
 8003bfc:	2000000c 	.word	0x2000000c

08003c00 <memset>:
 8003c00:	4402      	add	r2, r0
 8003c02:	4603      	mov	r3, r0
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d100      	bne.n	8003c0a <memset+0xa>
 8003c08:	4770      	bx	lr
 8003c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8003c0e:	e7f9      	b.n	8003c04 <memset+0x4>

08003c10 <strncmp>:
 8003c10:	b510      	push	{r4, lr}
 8003c12:	b16a      	cbz	r2, 8003c30 <strncmp+0x20>
 8003c14:	3901      	subs	r1, #1
 8003c16:	1884      	adds	r4, r0, r2
 8003c18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c1c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d103      	bne.n	8003c2c <strncmp+0x1c>
 8003c24:	42a0      	cmp	r0, r4
 8003c26:	d001      	beq.n	8003c2c <strncmp+0x1c>
 8003c28:	2a00      	cmp	r2, #0
 8003c2a:	d1f5      	bne.n	8003c18 <strncmp+0x8>
 8003c2c:	1ad0      	subs	r0, r2, r3
 8003c2e:	bd10      	pop	{r4, pc}
 8003c30:	4610      	mov	r0, r2
 8003c32:	e7fc      	b.n	8003c2e <strncmp+0x1e>

08003c34 <__errno>:
 8003c34:	4b01      	ldr	r3, [pc, #4]	@ (8003c3c <__errno+0x8>)
 8003c36:	6818      	ldr	r0, [r3, #0]
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	2000000c 	.word	0x2000000c

08003c40 <__libc_init_array>:
 8003c40:	b570      	push	{r4, r5, r6, lr}
 8003c42:	4d0d      	ldr	r5, [pc, #52]	@ (8003c78 <__libc_init_array+0x38>)
 8003c44:	4c0d      	ldr	r4, [pc, #52]	@ (8003c7c <__libc_init_array+0x3c>)
 8003c46:	1b64      	subs	r4, r4, r5
 8003c48:	10a4      	asrs	r4, r4, #2
 8003c4a:	2600      	movs	r6, #0
 8003c4c:	42a6      	cmp	r6, r4
 8003c4e:	d109      	bne.n	8003c64 <__libc_init_array+0x24>
 8003c50:	4d0b      	ldr	r5, [pc, #44]	@ (8003c80 <__libc_init_array+0x40>)
 8003c52:	4c0c      	ldr	r4, [pc, #48]	@ (8003c84 <__libc_init_array+0x44>)
 8003c54:	f000 fc64 	bl	8004520 <_init>
 8003c58:	1b64      	subs	r4, r4, r5
 8003c5a:	10a4      	asrs	r4, r4, #2
 8003c5c:	2600      	movs	r6, #0
 8003c5e:	42a6      	cmp	r6, r4
 8003c60:	d105      	bne.n	8003c6e <__libc_init_array+0x2e>
 8003c62:	bd70      	pop	{r4, r5, r6, pc}
 8003c64:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c68:	4798      	blx	r3
 8003c6a:	3601      	adds	r6, #1
 8003c6c:	e7ee      	b.n	8003c4c <__libc_init_array+0xc>
 8003c6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c72:	4798      	blx	r3
 8003c74:	3601      	adds	r6, #1
 8003c76:	e7f2      	b.n	8003c5e <__libc_init_array+0x1e>
 8003c78:	080047a0 	.word	0x080047a0
 8003c7c:	080047a0 	.word	0x080047a0
 8003c80:	080047a0 	.word	0x080047a0
 8003c84:	080047a4 	.word	0x080047a4

08003c88 <__retarget_lock_acquire_recursive>:
 8003c88:	4770      	bx	lr

08003c8a <__retarget_lock_release_recursive>:
 8003c8a:	4770      	bx	lr

08003c8c <memcpy>:
 8003c8c:	440a      	add	r2, r1
 8003c8e:	4291      	cmp	r1, r2
 8003c90:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c94:	d100      	bne.n	8003c98 <memcpy+0xc>
 8003c96:	4770      	bx	lr
 8003c98:	b510      	push	{r4, lr}
 8003c9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ca2:	4291      	cmp	r1, r2
 8003ca4:	d1f9      	bne.n	8003c9a <memcpy+0xe>
 8003ca6:	bd10      	pop	{r4, pc}

08003ca8 <_free_r>:
 8003ca8:	b538      	push	{r3, r4, r5, lr}
 8003caa:	4605      	mov	r5, r0
 8003cac:	2900      	cmp	r1, #0
 8003cae:	d041      	beq.n	8003d34 <_free_r+0x8c>
 8003cb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cb4:	1f0c      	subs	r4, r1, #4
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	bfb8      	it	lt
 8003cba:	18e4      	addlt	r4, r4, r3
 8003cbc:	f000 f8e0 	bl	8003e80 <__malloc_lock>
 8003cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8003d38 <_free_r+0x90>)
 8003cc2:	6813      	ldr	r3, [r2, #0]
 8003cc4:	b933      	cbnz	r3, 8003cd4 <_free_r+0x2c>
 8003cc6:	6063      	str	r3, [r4, #4]
 8003cc8:	6014      	str	r4, [r2, #0]
 8003cca:	4628      	mov	r0, r5
 8003ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cd0:	f000 b8dc 	b.w	8003e8c <__malloc_unlock>
 8003cd4:	42a3      	cmp	r3, r4
 8003cd6:	d908      	bls.n	8003cea <_free_r+0x42>
 8003cd8:	6820      	ldr	r0, [r4, #0]
 8003cda:	1821      	adds	r1, r4, r0
 8003cdc:	428b      	cmp	r3, r1
 8003cde:	bf01      	itttt	eq
 8003ce0:	6819      	ldreq	r1, [r3, #0]
 8003ce2:	685b      	ldreq	r3, [r3, #4]
 8003ce4:	1809      	addeq	r1, r1, r0
 8003ce6:	6021      	streq	r1, [r4, #0]
 8003ce8:	e7ed      	b.n	8003cc6 <_free_r+0x1e>
 8003cea:	461a      	mov	r2, r3
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	b10b      	cbz	r3, 8003cf4 <_free_r+0x4c>
 8003cf0:	42a3      	cmp	r3, r4
 8003cf2:	d9fa      	bls.n	8003cea <_free_r+0x42>
 8003cf4:	6811      	ldr	r1, [r2, #0]
 8003cf6:	1850      	adds	r0, r2, r1
 8003cf8:	42a0      	cmp	r0, r4
 8003cfa:	d10b      	bne.n	8003d14 <_free_r+0x6c>
 8003cfc:	6820      	ldr	r0, [r4, #0]
 8003cfe:	4401      	add	r1, r0
 8003d00:	1850      	adds	r0, r2, r1
 8003d02:	4283      	cmp	r3, r0
 8003d04:	6011      	str	r1, [r2, #0]
 8003d06:	d1e0      	bne.n	8003cca <_free_r+0x22>
 8003d08:	6818      	ldr	r0, [r3, #0]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	6053      	str	r3, [r2, #4]
 8003d0e:	4408      	add	r0, r1
 8003d10:	6010      	str	r0, [r2, #0]
 8003d12:	e7da      	b.n	8003cca <_free_r+0x22>
 8003d14:	d902      	bls.n	8003d1c <_free_r+0x74>
 8003d16:	230c      	movs	r3, #12
 8003d18:	602b      	str	r3, [r5, #0]
 8003d1a:	e7d6      	b.n	8003cca <_free_r+0x22>
 8003d1c:	6820      	ldr	r0, [r4, #0]
 8003d1e:	1821      	adds	r1, r4, r0
 8003d20:	428b      	cmp	r3, r1
 8003d22:	bf04      	itt	eq
 8003d24:	6819      	ldreq	r1, [r3, #0]
 8003d26:	685b      	ldreq	r3, [r3, #4]
 8003d28:	6063      	str	r3, [r4, #4]
 8003d2a:	bf04      	itt	eq
 8003d2c:	1809      	addeq	r1, r1, r0
 8003d2e:	6021      	streq	r1, [r4, #0]
 8003d30:	6054      	str	r4, [r2, #4]
 8003d32:	e7ca      	b.n	8003cca <_free_r+0x22>
 8003d34:	bd38      	pop	{r3, r4, r5, pc}
 8003d36:	bf00      	nop
 8003d38:	20000ae4 	.word	0x20000ae4

08003d3c <sbrk_aligned>:
 8003d3c:	b570      	push	{r4, r5, r6, lr}
 8003d3e:	4e0f      	ldr	r6, [pc, #60]	@ (8003d7c <sbrk_aligned+0x40>)
 8003d40:	460c      	mov	r4, r1
 8003d42:	6831      	ldr	r1, [r6, #0]
 8003d44:	4605      	mov	r5, r0
 8003d46:	b911      	cbnz	r1, 8003d4e <sbrk_aligned+0x12>
 8003d48:	f000 fba4 	bl	8004494 <_sbrk_r>
 8003d4c:	6030      	str	r0, [r6, #0]
 8003d4e:	4621      	mov	r1, r4
 8003d50:	4628      	mov	r0, r5
 8003d52:	f000 fb9f 	bl	8004494 <_sbrk_r>
 8003d56:	1c43      	adds	r3, r0, #1
 8003d58:	d103      	bne.n	8003d62 <sbrk_aligned+0x26>
 8003d5a:	f04f 34ff 	mov.w	r4, #4294967295
 8003d5e:	4620      	mov	r0, r4
 8003d60:	bd70      	pop	{r4, r5, r6, pc}
 8003d62:	1cc4      	adds	r4, r0, #3
 8003d64:	f024 0403 	bic.w	r4, r4, #3
 8003d68:	42a0      	cmp	r0, r4
 8003d6a:	d0f8      	beq.n	8003d5e <sbrk_aligned+0x22>
 8003d6c:	1a21      	subs	r1, r4, r0
 8003d6e:	4628      	mov	r0, r5
 8003d70:	f000 fb90 	bl	8004494 <_sbrk_r>
 8003d74:	3001      	adds	r0, #1
 8003d76:	d1f2      	bne.n	8003d5e <sbrk_aligned+0x22>
 8003d78:	e7ef      	b.n	8003d5a <sbrk_aligned+0x1e>
 8003d7a:	bf00      	nop
 8003d7c:	20000ae0 	.word	0x20000ae0

08003d80 <_malloc_r>:
 8003d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d84:	1ccd      	adds	r5, r1, #3
 8003d86:	f025 0503 	bic.w	r5, r5, #3
 8003d8a:	3508      	adds	r5, #8
 8003d8c:	2d0c      	cmp	r5, #12
 8003d8e:	bf38      	it	cc
 8003d90:	250c      	movcc	r5, #12
 8003d92:	2d00      	cmp	r5, #0
 8003d94:	4606      	mov	r6, r0
 8003d96:	db01      	blt.n	8003d9c <_malloc_r+0x1c>
 8003d98:	42a9      	cmp	r1, r5
 8003d9a:	d904      	bls.n	8003da6 <_malloc_r+0x26>
 8003d9c:	230c      	movs	r3, #12
 8003d9e:	6033      	str	r3, [r6, #0]
 8003da0:	2000      	movs	r0, #0
 8003da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003da6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e7c <_malloc_r+0xfc>
 8003daa:	f000 f869 	bl	8003e80 <__malloc_lock>
 8003dae:	f8d8 3000 	ldr.w	r3, [r8]
 8003db2:	461c      	mov	r4, r3
 8003db4:	bb44      	cbnz	r4, 8003e08 <_malloc_r+0x88>
 8003db6:	4629      	mov	r1, r5
 8003db8:	4630      	mov	r0, r6
 8003dba:	f7ff ffbf 	bl	8003d3c <sbrk_aligned>
 8003dbe:	1c43      	adds	r3, r0, #1
 8003dc0:	4604      	mov	r4, r0
 8003dc2:	d158      	bne.n	8003e76 <_malloc_r+0xf6>
 8003dc4:	f8d8 4000 	ldr.w	r4, [r8]
 8003dc8:	4627      	mov	r7, r4
 8003dca:	2f00      	cmp	r7, #0
 8003dcc:	d143      	bne.n	8003e56 <_malloc_r+0xd6>
 8003dce:	2c00      	cmp	r4, #0
 8003dd0:	d04b      	beq.n	8003e6a <_malloc_r+0xea>
 8003dd2:	6823      	ldr	r3, [r4, #0]
 8003dd4:	4639      	mov	r1, r7
 8003dd6:	4630      	mov	r0, r6
 8003dd8:	eb04 0903 	add.w	r9, r4, r3
 8003ddc:	f000 fb5a 	bl	8004494 <_sbrk_r>
 8003de0:	4581      	cmp	r9, r0
 8003de2:	d142      	bne.n	8003e6a <_malloc_r+0xea>
 8003de4:	6821      	ldr	r1, [r4, #0]
 8003de6:	1a6d      	subs	r5, r5, r1
 8003de8:	4629      	mov	r1, r5
 8003dea:	4630      	mov	r0, r6
 8003dec:	f7ff ffa6 	bl	8003d3c <sbrk_aligned>
 8003df0:	3001      	adds	r0, #1
 8003df2:	d03a      	beq.n	8003e6a <_malloc_r+0xea>
 8003df4:	6823      	ldr	r3, [r4, #0]
 8003df6:	442b      	add	r3, r5
 8003df8:	6023      	str	r3, [r4, #0]
 8003dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	bb62      	cbnz	r2, 8003e5c <_malloc_r+0xdc>
 8003e02:	f8c8 7000 	str.w	r7, [r8]
 8003e06:	e00f      	b.n	8003e28 <_malloc_r+0xa8>
 8003e08:	6822      	ldr	r2, [r4, #0]
 8003e0a:	1b52      	subs	r2, r2, r5
 8003e0c:	d420      	bmi.n	8003e50 <_malloc_r+0xd0>
 8003e0e:	2a0b      	cmp	r2, #11
 8003e10:	d917      	bls.n	8003e42 <_malloc_r+0xc2>
 8003e12:	1961      	adds	r1, r4, r5
 8003e14:	42a3      	cmp	r3, r4
 8003e16:	6025      	str	r5, [r4, #0]
 8003e18:	bf18      	it	ne
 8003e1a:	6059      	strne	r1, [r3, #4]
 8003e1c:	6863      	ldr	r3, [r4, #4]
 8003e1e:	bf08      	it	eq
 8003e20:	f8c8 1000 	streq.w	r1, [r8]
 8003e24:	5162      	str	r2, [r4, r5]
 8003e26:	604b      	str	r3, [r1, #4]
 8003e28:	4630      	mov	r0, r6
 8003e2a:	f000 f82f 	bl	8003e8c <__malloc_unlock>
 8003e2e:	f104 000b 	add.w	r0, r4, #11
 8003e32:	1d23      	adds	r3, r4, #4
 8003e34:	f020 0007 	bic.w	r0, r0, #7
 8003e38:	1ac2      	subs	r2, r0, r3
 8003e3a:	bf1c      	itt	ne
 8003e3c:	1a1b      	subne	r3, r3, r0
 8003e3e:	50a3      	strne	r3, [r4, r2]
 8003e40:	e7af      	b.n	8003da2 <_malloc_r+0x22>
 8003e42:	6862      	ldr	r2, [r4, #4]
 8003e44:	42a3      	cmp	r3, r4
 8003e46:	bf0c      	ite	eq
 8003e48:	f8c8 2000 	streq.w	r2, [r8]
 8003e4c:	605a      	strne	r2, [r3, #4]
 8003e4e:	e7eb      	b.n	8003e28 <_malloc_r+0xa8>
 8003e50:	4623      	mov	r3, r4
 8003e52:	6864      	ldr	r4, [r4, #4]
 8003e54:	e7ae      	b.n	8003db4 <_malloc_r+0x34>
 8003e56:	463c      	mov	r4, r7
 8003e58:	687f      	ldr	r7, [r7, #4]
 8003e5a:	e7b6      	b.n	8003dca <_malloc_r+0x4a>
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	42a3      	cmp	r3, r4
 8003e62:	d1fb      	bne.n	8003e5c <_malloc_r+0xdc>
 8003e64:	2300      	movs	r3, #0
 8003e66:	6053      	str	r3, [r2, #4]
 8003e68:	e7de      	b.n	8003e28 <_malloc_r+0xa8>
 8003e6a:	230c      	movs	r3, #12
 8003e6c:	6033      	str	r3, [r6, #0]
 8003e6e:	4630      	mov	r0, r6
 8003e70:	f000 f80c 	bl	8003e8c <__malloc_unlock>
 8003e74:	e794      	b.n	8003da0 <_malloc_r+0x20>
 8003e76:	6005      	str	r5, [r0, #0]
 8003e78:	e7d6      	b.n	8003e28 <_malloc_r+0xa8>
 8003e7a:	bf00      	nop
 8003e7c:	20000ae4 	.word	0x20000ae4

08003e80 <__malloc_lock>:
 8003e80:	4801      	ldr	r0, [pc, #4]	@ (8003e88 <__malloc_lock+0x8>)
 8003e82:	f7ff bf01 	b.w	8003c88 <__retarget_lock_acquire_recursive>
 8003e86:	bf00      	nop
 8003e88:	20000adc 	.word	0x20000adc

08003e8c <__malloc_unlock>:
 8003e8c:	4801      	ldr	r0, [pc, #4]	@ (8003e94 <__malloc_unlock+0x8>)
 8003e8e:	f7ff befc 	b.w	8003c8a <__retarget_lock_release_recursive>
 8003e92:	bf00      	nop
 8003e94:	20000adc 	.word	0x20000adc

08003e98 <__ssputs_r>:
 8003e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e9c:	688e      	ldr	r6, [r1, #8]
 8003e9e:	461f      	mov	r7, r3
 8003ea0:	42be      	cmp	r6, r7
 8003ea2:	680b      	ldr	r3, [r1, #0]
 8003ea4:	4682      	mov	sl, r0
 8003ea6:	460c      	mov	r4, r1
 8003ea8:	4690      	mov	r8, r2
 8003eaa:	d82d      	bhi.n	8003f08 <__ssputs_r+0x70>
 8003eac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003eb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003eb4:	d026      	beq.n	8003f04 <__ssputs_r+0x6c>
 8003eb6:	6965      	ldr	r5, [r4, #20]
 8003eb8:	6909      	ldr	r1, [r1, #16]
 8003eba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ebe:	eba3 0901 	sub.w	r9, r3, r1
 8003ec2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ec6:	1c7b      	adds	r3, r7, #1
 8003ec8:	444b      	add	r3, r9
 8003eca:	106d      	asrs	r5, r5, #1
 8003ecc:	429d      	cmp	r5, r3
 8003ece:	bf38      	it	cc
 8003ed0:	461d      	movcc	r5, r3
 8003ed2:	0553      	lsls	r3, r2, #21
 8003ed4:	d527      	bpl.n	8003f26 <__ssputs_r+0x8e>
 8003ed6:	4629      	mov	r1, r5
 8003ed8:	f7ff ff52 	bl	8003d80 <_malloc_r>
 8003edc:	4606      	mov	r6, r0
 8003ede:	b360      	cbz	r0, 8003f3a <__ssputs_r+0xa2>
 8003ee0:	6921      	ldr	r1, [r4, #16]
 8003ee2:	464a      	mov	r2, r9
 8003ee4:	f7ff fed2 	bl	8003c8c <memcpy>
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ef2:	81a3      	strh	r3, [r4, #12]
 8003ef4:	6126      	str	r6, [r4, #16]
 8003ef6:	6165      	str	r5, [r4, #20]
 8003ef8:	444e      	add	r6, r9
 8003efa:	eba5 0509 	sub.w	r5, r5, r9
 8003efe:	6026      	str	r6, [r4, #0]
 8003f00:	60a5      	str	r5, [r4, #8]
 8003f02:	463e      	mov	r6, r7
 8003f04:	42be      	cmp	r6, r7
 8003f06:	d900      	bls.n	8003f0a <__ssputs_r+0x72>
 8003f08:	463e      	mov	r6, r7
 8003f0a:	6820      	ldr	r0, [r4, #0]
 8003f0c:	4632      	mov	r2, r6
 8003f0e:	4641      	mov	r1, r8
 8003f10:	f000 faa6 	bl	8004460 <memmove>
 8003f14:	68a3      	ldr	r3, [r4, #8]
 8003f16:	1b9b      	subs	r3, r3, r6
 8003f18:	60a3      	str	r3, [r4, #8]
 8003f1a:	6823      	ldr	r3, [r4, #0]
 8003f1c:	4433      	add	r3, r6
 8003f1e:	6023      	str	r3, [r4, #0]
 8003f20:	2000      	movs	r0, #0
 8003f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f26:	462a      	mov	r2, r5
 8003f28:	f000 fac4 	bl	80044b4 <_realloc_r>
 8003f2c:	4606      	mov	r6, r0
 8003f2e:	2800      	cmp	r0, #0
 8003f30:	d1e0      	bne.n	8003ef4 <__ssputs_r+0x5c>
 8003f32:	6921      	ldr	r1, [r4, #16]
 8003f34:	4650      	mov	r0, sl
 8003f36:	f7ff feb7 	bl	8003ca8 <_free_r>
 8003f3a:	230c      	movs	r3, #12
 8003f3c:	f8ca 3000 	str.w	r3, [sl]
 8003f40:	89a3      	ldrh	r3, [r4, #12]
 8003f42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f46:	81a3      	strh	r3, [r4, #12]
 8003f48:	f04f 30ff 	mov.w	r0, #4294967295
 8003f4c:	e7e9      	b.n	8003f22 <__ssputs_r+0x8a>
	...

08003f50 <_svfiprintf_r>:
 8003f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f54:	4698      	mov	r8, r3
 8003f56:	898b      	ldrh	r3, [r1, #12]
 8003f58:	061b      	lsls	r3, r3, #24
 8003f5a:	b09d      	sub	sp, #116	@ 0x74
 8003f5c:	4607      	mov	r7, r0
 8003f5e:	460d      	mov	r5, r1
 8003f60:	4614      	mov	r4, r2
 8003f62:	d510      	bpl.n	8003f86 <_svfiprintf_r+0x36>
 8003f64:	690b      	ldr	r3, [r1, #16]
 8003f66:	b973      	cbnz	r3, 8003f86 <_svfiprintf_r+0x36>
 8003f68:	2140      	movs	r1, #64	@ 0x40
 8003f6a:	f7ff ff09 	bl	8003d80 <_malloc_r>
 8003f6e:	6028      	str	r0, [r5, #0]
 8003f70:	6128      	str	r0, [r5, #16]
 8003f72:	b930      	cbnz	r0, 8003f82 <_svfiprintf_r+0x32>
 8003f74:	230c      	movs	r3, #12
 8003f76:	603b      	str	r3, [r7, #0]
 8003f78:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7c:	b01d      	add	sp, #116	@ 0x74
 8003f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f82:	2340      	movs	r3, #64	@ 0x40
 8003f84:	616b      	str	r3, [r5, #20]
 8003f86:	2300      	movs	r3, #0
 8003f88:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f8a:	2320      	movs	r3, #32
 8003f8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f90:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f94:	2330      	movs	r3, #48	@ 0x30
 8003f96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004134 <_svfiprintf_r+0x1e4>
 8003f9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003f9e:	f04f 0901 	mov.w	r9, #1
 8003fa2:	4623      	mov	r3, r4
 8003fa4:	469a      	mov	sl, r3
 8003fa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003faa:	b10a      	cbz	r2, 8003fb0 <_svfiprintf_r+0x60>
 8003fac:	2a25      	cmp	r2, #37	@ 0x25
 8003fae:	d1f9      	bne.n	8003fa4 <_svfiprintf_r+0x54>
 8003fb0:	ebba 0b04 	subs.w	fp, sl, r4
 8003fb4:	d00b      	beq.n	8003fce <_svfiprintf_r+0x7e>
 8003fb6:	465b      	mov	r3, fp
 8003fb8:	4622      	mov	r2, r4
 8003fba:	4629      	mov	r1, r5
 8003fbc:	4638      	mov	r0, r7
 8003fbe:	f7ff ff6b 	bl	8003e98 <__ssputs_r>
 8003fc2:	3001      	adds	r0, #1
 8003fc4:	f000 80a7 	beq.w	8004116 <_svfiprintf_r+0x1c6>
 8003fc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003fca:	445a      	add	r2, fp
 8003fcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8003fce:	f89a 3000 	ldrb.w	r3, [sl]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 809f 	beq.w	8004116 <_svfiprintf_r+0x1c6>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	f04f 32ff 	mov.w	r2, #4294967295
 8003fde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fe2:	f10a 0a01 	add.w	sl, sl, #1
 8003fe6:	9304      	str	r3, [sp, #16]
 8003fe8:	9307      	str	r3, [sp, #28]
 8003fea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003fee:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ff0:	4654      	mov	r4, sl
 8003ff2:	2205      	movs	r2, #5
 8003ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ff8:	484e      	ldr	r0, [pc, #312]	@ (8004134 <_svfiprintf_r+0x1e4>)
 8003ffa:	f7fc f921 	bl	8000240 <memchr>
 8003ffe:	9a04      	ldr	r2, [sp, #16]
 8004000:	b9d8      	cbnz	r0, 800403a <_svfiprintf_r+0xea>
 8004002:	06d0      	lsls	r0, r2, #27
 8004004:	bf44      	itt	mi
 8004006:	2320      	movmi	r3, #32
 8004008:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800400c:	0711      	lsls	r1, r2, #28
 800400e:	bf44      	itt	mi
 8004010:	232b      	movmi	r3, #43	@ 0x2b
 8004012:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004016:	f89a 3000 	ldrb.w	r3, [sl]
 800401a:	2b2a      	cmp	r3, #42	@ 0x2a
 800401c:	d015      	beq.n	800404a <_svfiprintf_r+0xfa>
 800401e:	9a07      	ldr	r2, [sp, #28]
 8004020:	4654      	mov	r4, sl
 8004022:	2000      	movs	r0, #0
 8004024:	f04f 0c0a 	mov.w	ip, #10
 8004028:	4621      	mov	r1, r4
 800402a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800402e:	3b30      	subs	r3, #48	@ 0x30
 8004030:	2b09      	cmp	r3, #9
 8004032:	d94b      	bls.n	80040cc <_svfiprintf_r+0x17c>
 8004034:	b1b0      	cbz	r0, 8004064 <_svfiprintf_r+0x114>
 8004036:	9207      	str	r2, [sp, #28]
 8004038:	e014      	b.n	8004064 <_svfiprintf_r+0x114>
 800403a:	eba0 0308 	sub.w	r3, r0, r8
 800403e:	fa09 f303 	lsl.w	r3, r9, r3
 8004042:	4313      	orrs	r3, r2
 8004044:	9304      	str	r3, [sp, #16]
 8004046:	46a2      	mov	sl, r4
 8004048:	e7d2      	b.n	8003ff0 <_svfiprintf_r+0xa0>
 800404a:	9b03      	ldr	r3, [sp, #12]
 800404c:	1d19      	adds	r1, r3, #4
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	9103      	str	r1, [sp, #12]
 8004052:	2b00      	cmp	r3, #0
 8004054:	bfbb      	ittet	lt
 8004056:	425b      	neglt	r3, r3
 8004058:	f042 0202 	orrlt.w	r2, r2, #2
 800405c:	9307      	strge	r3, [sp, #28]
 800405e:	9307      	strlt	r3, [sp, #28]
 8004060:	bfb8      	it	lt
 8004062:	9204      	strlt	r2, [sp, #16]
 8004064:	7823      	ldrb	r3, [r4, #0]
 8004066:	2b2e      	cmp	r3, #46	@ 0x2e
 8004068:	d10a      	bne.n	8004080 <_svfiprintf_r+0x130>
 800406a:	7863      	ldrb	r3, [r4, #1]
 800406c:	2b2a      	cmp	r3, #42	@ 0x2a
 800406e:	d132      	bne.n	80040d6 <_svfiprintf_r+0x186>
 8004070:	9b03      	ldr	r3, [sp, #12]
 8004072:	1d1a      	adds	r2, r3, #4
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	9203      	str	r2, [sp, #12]
 8004078:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800407c:	3402      	adds	r4, #2
 800407e:	9305      	str	r3, [sp, #20]
 8004080:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004144 <_svfiprintf_r+0x1f4>
 8004084:	7821      	ldrb	r1, [r4, #0]
 8004086:	2203      	movs	r2, #3
 8004088:	4650      	mov	r0, sl
 800408a:	f7fc f8d9 	bl	8000240 <memchr>
 800408e:	b138      	cbz	r0, 80040a0 <_svfiprintf_r+0x150>
 8004090:	9b04      	ldr	r3, [sp, #16]
 8004092:	eba0 000a 	sub.w	r0, r0, sl
 8004096:	2240      	movs	r2, #64	@ 0x40
 8004098:	4082      	lsls	r2, r0
 800409a:	4313      	orrs	r3, r2
 800409c:	3401      	adds	r4, #1
 800409e:	9304      	str	r3, [sp, #16]
 80040a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040a4:	4824      	ldr	r0, [pc, #144]	@ (8004138 <_svfiprintf_r+0x1e8>)
 80040a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80040aa:	2206      	movs	r2, #6
 80040ac:	f7fc f8c8 	bl	8000240 <memchr>
 80040b0:	2800      	cmp	r0, #0
 80040b2:	d036      	beq.n	8004122 <_svfiprintf_r+0x1d2>
 80040b4:	4b21      	ldr	r3, [pc, #132]	@ (800413c <_svfiprintf_r+0x1ec>)
 80040b6:	bb1b      	cbnz	r3, 8004100 <_svfiprintf_r+0x1b0>
 80040b8:	9b03      	ldr	r3, [sp, #12]
 80040ba:	3307      	adds	r3, #7
 80040bc:	f023 0307 	bic.w	r3, r3, #7
 80040c0:	3308      	adds	r3, #8
 80040c2:	9303      	str	r3, [sp, #12]
 80040c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040c6:	4433      	add	r3, r6
 80040c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80040ca:	e76a      	b.n	8003fa2 <_svfiprintf_r+0x52>
 80040cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80040d0:	460c      	mov	r4, r1
 80040d2:	2001      	movs	r0, #1
 80040d4:	e7a8      	b.n	8004028 <_svfiprintf_r+0xd8>
 80040d6:	2300      	movs	r3, #0
 80040d8:	3401      	adds	r4, #1
 80040da:	9305      	str	r3, [sp, #20]
 80040dc:	4619      	mov	r1, r3
 80040de:	f04f 0c0a 	mov.w	ip, #10
 80040e2:	4620      	mov	r0, r4
 80040e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040e8:	3a30      	subs	r2, #48	@ 0x30
 80040ea:	2a09      	cmp	r2, #9
 80040ec:	d903      	bls.n	80040f6 <_svfiprintf_r+0x1a6>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d0c6      	beq.n	8004080 <_svfiprintf_r+0x130>
 80040f2:	9105      	str	r1, [sp, #20]
 80040f4:	e7c4      	b.n	8004080 <_svfiprintf_r+0x130>
 80040f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80040fa:	4604      	mov	r4, r0
 80040fc:	2301      	movs	r3, #1
 80040fe:	e7f0      	b.n	80040e2 <_svfiprintf_r+0x192>
 8004100:	ab03      	add	r3, sp, #12
 8004102:	9300      	str	r3, [sp, #0]
 8004104:	462a      	mov	r2, r5
 8004106:	4b0e      	ldr	r3, [pc, #56]	@ (8004140 <_svfiprintf_r+0x1f0>)
 8004108:	a904      	add	r1, sp, #16
 800410a:	4638      	mov	r0, r7
 800410c:	f3af 8000 	nop.w
 8004110:	1c42      	adds	r2, r0, #1
 8004112:	4606      	mov	r6, r0
 8004114:	d1d6      	bne.n	80040c4 <_svfiprintf_r+0x174>
 8004116:	89ab      	ldrh	r3, [r5, #12]
 8004118:	065b      	lsls	r3, r3, #25
 800411a:	f53f af2d 	bmi.w	8003f78 <_svfiprintf_r+0x28>
 800411e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004120:	e72c      	b.n	8003f7c <_svfiprintf_r+0x2c>
 8004122:	ab03      	add	r3, sp, #12
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	462a      	mov	r2, r5
 8004128:	4b05      	ldr	r3, [pc, #20]	@ (8004140 <_svfiprintf_r+0x1f0>)
 800412a:	a904      	add	r1, sp, #16
 800412c:	4638      	mov	r0, r7
 800412e:	f000 f879 	bl	8004224 <_printf_i>
 8004132:	e7ed      	b.n	8004110 <_svfiprintf_r+0x1c0>
 8004134:	08004765 	.word	0x08004765
 8004138:	0800476f 	.word	0x0800476f
 800413c:	00000000 	.word	0x00000000
 8004140:	08003e99 	.word	0x08003e99
 8004144:	0800476b 	.word	0x0800476b

08004148 <_printf_common>:
 8004148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800414c:	4616      	mov	r6, r2
 800414e:	4698      	mov	r8, r3
 8004150:	688a      	ldr	r2, [r1, #8]
 8004152:	690b      	ldr	r3, [r1, #16]
 8004154:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004158:	4293      	cmp	r3, r2
 800415a:	bfb8      	it	lt
 800415c:	4613      	movlt	r3, r2
 800415e:	6033      	str	r3, [r6, #0]
 8004160:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004164:	4607      	mov	r7, r0
 8004166:	460c      	mov	r4, r1
 8004168:	b10a      	cbz	r2, 800416e <_printf_common+0x26>
 800416a:	3301      	adds	r3, #1
 800416c:	6033      	str	r3, [r6, #0]
 800416e:	6823      	ldr	r3, [r4, #0]
 8004170:	0699      	lsls	r1, r3, #26
 8004172:	bf42      	ittt	mi
 8004174:	6833      	ldrmi	r3, [r6, #0]
 8004176:	3302      	addmi	r3, #2
 8004178:	6033      	strmi	r3, [r6, #0]
 800417a:	6825      	ldr	r5, [r4, #0]
 800417c:	f015 0506 	ands.w	r5, r5, #6
 8004180:	d106      	bne.n	8004190 <_printf_common+0x48>
 8004182:	f104 0a19 	add.w	sl, r4, #25
 8004186:	68e3      	ldr	r3, [r4, #12]
 8004188:	6832      	ldr	r2, [r6, #0]
 800418a:	1a9b      	subs	r3, r3, r2
 800418c:	42ab      	cmp	r3, r5
 800418e:	dc26      	bgt.n	80041de <_printf_common+0x96>
 8004190:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004194:	6822      	ldr	r2, [r4, #0]
 8004196:	3b00      	subs	r3, #0
 8004198:	bf18      	it	ne
 800419a:	2301      	movne	r3, #1
 800419c:	0692      	lsls	r2, r2, #26
 800419e:	d42b      	bmi.n	80041f8 <_printf_common+0xb0>
 80041a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80041a4:	4641      	mov	r1, r8
 80041a6:	4638      	mov	r0, r7
 80041a8:	47c8      	blx	r9
 80041aa:	3001      	adds	r0, #1
 80041ac:	d01e      	beq.n	80041ec <_printf_common+0xa4>
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	6922      	ldr	r2, [r4, #16]
 80041b2:	f003 0306 	and.w	r3, r3, #6
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	bf02      	ittt	eq
 80041ba:	68e5      	ldreq	r5, [r4, #12]
 80041bc:	6833      	ldreq	r3, [r6, #0]
 80041be:	1aed      	subeq	r5, r5, r3
 80041c0:	68a3      	ldr	r3, [r4, #8]
 80041c2:	bf0c      	ite	eq
 80041c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041c8:	2500      	movne	r5, #0
 80041ca:	4293      	cmp	r3, r2
 80041cc:	bfc4      	itt	gt
 80041ce:	1a9b      	subgt	r3, r3, r2
 80041d0:	18ed      	addgt	r5, r5, r3
 80041d2:	2600      	movs	r6, #0
 80041d4:	341a      	adds	r4, #26
 80041d6:	42b5      	cmp	r5, r6
 80041d8:	d11a      	bne.n	8004210 <_printf_common+0xc8>
 80041da:	2000      	movs	r0, #0
 80041dc:	e008      	b.n	80041f0 <_printf_common+0xa8>
 80041de:	2301      	movs	r3, #1
 80041e0:	4652      	mov	r2, sl
 80041e2:	4641      	mov	r1, r8
 80041e4:	4638      	mov	r0, r7
 80041e6:	47c8      	blx	r9
 80041e8:	3001      	adds	r0, #1
 80041ea:	d103      	bne.n	80041f4 <_printf_common+0xac>
 80041ec:	f04f 30ff 	mov.w	r0, #4294967295
 80041f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041f4:	3501      	adds	r5, #1
 80041f6:	e7c6      	b.n	8004186 <_printf_common+0x3e>
 80041f8:	18e1      	adds	r1, r4, r3
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	2030      	movs	r0, #48	@ 0x30
 80041fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004202:	4422      	add	r2, r4
 8004204:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004208:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800420c:	3302      	adds	r3, #2
 800420e:	e7c7      	b.n	80041a0 <_printf_common+0x58>
 8004210:	2301      	movs	r3, #1
 8004212:	4622      	mov	r2, r4
 8004214:	4641      	mov	r1, r8
 8004216:	4638      	mov	r0, r7
 8004218:	47c8      	blx	r9
 800421a:	3001      	adds	r0, #1
 800421c:	d0e6      	beq.n	80041ec <_printf_common+0xa4>
 800421e:	3601      	adds	r6, #1
 8004220:	e7d9      	b.n	80041d6 <_printf_common+0x8e>
	...

08004224 <_printf_i>:
 8004224:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004228:	7e0f      	ldrb	r7, [r1, #24]
 800422a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800422c:	2f78      	cmp	r7, #120	@ 0x78
 800422e:	4691      	mov	r9, r2
 8004230:	4680      	mov	r8, r0
 8004232:	460c      	mov	r4, r1
 8004234:	469a      	mov	sl, r3
 8004236:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800423a:	d807      	bhi.n	800424c <_printf_i+0x28>
 800423c:	2f62      	cmp	r7, #98	@ 0x62
 800423e:	d80a      	bhi.n	8004256 <_printf_i+0x32>
 8004240:	2f00      	cmp	r7, #0
 8004242:	f000 80d1 	beq.w	80043e8 <_printf_i+0x1c4>
 8004246:	2f58      	cmp	r7, #88	@ 0x58
 8004248:	f000 80b8 	beq.w	80043bc <_printf_i+0x198>
 800424c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004250:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004254:	e03a      	b.n	80042cc <_printf_i+0xa8>
 8004256:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800425a:	2b15      	cmp	r3, #21
 800425c:	d8f6      	bhi.n	800424c <_printf_i+0x28>
 800425e:	a101      	add	r1, pc, #4	@ (adr r1, 8004264 <_printf_i+0x40>)
 8004260:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004264:	080042bd 	.word	0x080042bd
 8004268:	080042d1 	.word	0x080042d1
 800426c:	0800424d 	.word	0x0800424d
 8004270:	0800424d 	.word	0x0800424d
 8004274:	0800424d 	.word	0x0800424d
 8004278:	0800424d 	.word	0x0800424d
 800427c:	080042d1 	.word	0x080042d1
 8004280:	0800424d 	.word	0x0800424d
 8004284:	0800424d 	.word	0x0800424d
 8004288:	0800424d 	.word	0x0800424d
 800428c:	0800424d 	.word	0x0800424d
 8004290:	080043cf 	.word	0x080043cf
 8004294:	080042fb 	.word	0x080042fb
 8004298:	08004389 	.word	0x08004389
 800429c:	0800424d 	.word	0x0800424d
 80042a0:	0800424d 	.word	0x0800424d
 80042a4:	080043f1 	.word	0x080043f1
 80042a8:	0800424d 	.word	0x0800424d
 80042ac:	080042fb 	.word	0x080042fb
 80042b0:	0800424d 	.word	0x0800424d
 80042b4:	0800424d 	.word	0x0800424d
 80042b8:	08004391 	.word	0x08004391
 80042bc:	6833      	ldr	r3, [r6, #0]
 80042be:	1d1a      	adds	r2, r3, #4
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6032      	str	r2, [r6, #0]
 80042c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042cc:	2301      	movs	r3, #1
 80042ce:	e09c      	b.n	800440a <_printf_i+0x1e6>
 80042d0:	6833      	ldr	r3, [r6, #0]
 80042d2:	6820      	ldr	r0, [r4, #0]
 80042d4:	1d19      	adds	r1, r3, #4
 80042d6:	6031      	str	r1, [r6, #0]
 80042d8:	0606      	lsls	r6, r0, #24
 80042da:	d501      	bpl.n	80042e0 <_printf_i+0xbc>
 80042dc:	681d      	ldr	r5, [r3, #0]
 80042de:	e003      	b.n	80042e8 <_printf_i+0xc4>
 80042e0:	0645      	lsls	r5, r0, #25
 80042e2:	d5fb      	bpl.n	80042dc <_printf_i+0xb8>
 80042e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80042e8:	2d00      	cmp	r5, #0
 80042ea:	da03      	bge.n	80042f4 <_printf_i+0xd0>
 80042ec:	232d      	movs	r3, #45	@ 0x2d
 80042ee:	426d      	negs	r5, r5
 80042f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042f4:	4858      	ldr	r0, [pc, #352]	@ (8004458 <_printf_i+0x234>)
 80042f6:	230a      	movs	r3, #10
 80042f8:	e011      	b.n	800431e <_printf_i+0xfa>
 80042fa:	6821      	ldr	r1, [r4, #0]
 80042fc:	6833      	ldr	r3, [r6, #0]
 80042fe:	0608      	lsls	r0, r1, #24
 8004300:	f853 5b04 	ldr.w	r5, [r3], #4
 8004304:	d402      	bmi.n	800430c <_printf_i+0xe8>
 8004306:	0649      	lsls	r1, r1, #25
 8004308:	bf48      	it	mi
 800430a:	b2ad      	uxthmi	r5, r5
 800430c:	2f6f      	cmp	r7, #111	@ 0x6f
 800430e:	4852      	ldr	r0, [pc, #328]	@ (8004458 <_printf_i+0x234>)
 8004310:	6033      	str	r3, [r6, #0]
 8004312:	bf14      	ite	ne
 8004314:	230a      	movne	r3, #10
 8004316:	2308      	moveq	r3, #8
 8004318:	2100      	movs	r1, #0
 800431a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800431e:	6866      	ldr	r6, [r4, #4]
 8004320:	60a6      	str	r6, [r4, #8]
 8004322:	2e00      	cmp	r6, #0
 8004324:	db05      	blt.n	8004332 <_printf_i+0x10e>
 8004326:	6821      	ldr	r1, [r4, #0]
 8004328:	432e      	orrs	r6, r5
 800432a:	f021 0104 	bic.w	r1, r1, #4
 800432e:	6021      	str	r1, [r4, #0]
 8004330:	d04b      	beq.n	80043ca <_printf_i+0x1a6>
 8004332:	4616      	mov	r6, r2
 8004334:	fbb5 f1f3 	udiv	r1, r5, r3
 8004338:	fb03 5711 	mls	r7, r3, r1, r5
 800433c:	5dc7      	ldrb	r7, [r0, r7]
 800433e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004342:	462f      	mov	r7, r5
 8004344:	42bb      	cmp	r3, r7
 8004346:	460d      	mov	r5, r1
 8004348:	d9f4      	bls.n	8004334 <_printf_i+0x110>
 800434a:	2b08      	cmp	r3, #8
 800434c:	d10b      	bne.n	8004366 <_printf_i+0x142>
 800434e:	6823      	ldr	r3, [r4, #0]
 8004350:	07df      	lsls	r7, r3, #31
 8004352:	d508      	bpl.n	8004366 <_printf_i+0x142>
 8004354:	6923      	ldr	r3, [r4, #16]
 8004356:	6861      	ldr	r1, [r4, #4]
 8004358:	4299      	cmp	r1, r3
 800435a:	bfde      	ittt	le
 800435c:	2330      	movle	r3, #48	@ 0x30
 800435e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004362:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004366:	1b92      	subs	r2, r2, r6
 8004368:	6122      	str	r2, [r4, #16]
 800436a:	f8cd a000 	str.w	sl, [sp]
 800436e:	464b      	mov	r3, r9
 8004370:	aa03      	add	r2, sp, #12
 8004372:	4621      	mov	r1, r4
 8004374:	4640      	mov	r0, r8
 8004376:	f7ff fee7 	bl	8004148 <_printf_common>
 800437a:	3001      	adds	r0, #1
 800437c:	d14a      	bne.n	8004414 <_printf_i+0x1f0>
 800437e:	f04f 30ff 	mov.w	r0, #4294967295
 8004382:	b004      	add	sp, #16
 8004384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004388:	6823      	ldr	r3, [r4, #0]
 800438a:	f043 0320 	orr.w	r3, r3, #32
 800438e:	6023      	str	r3, [r4, #0]
 8004390:	4832      	ldr	r0, [pc, #200]	@ (800445c <_printf_i+0x238>)
 8004392:	2778      	movs	r7, #120	@ 0x78
 8004394:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	6831      	ldr	r1, [r6, #0]
 800439c:	061f      	lsls	r7, r3, #24
 800439e:	f851 5b04 	ldr.w	r5, [r1], #4
 80043a2:	d402      	bmi.n	80043aa <_printf_i+0x186>
 80043a4:	065f      	lsls	r7, r3, #25
 80043a6:	bf48      	it	mi
 80043a8:	b2ad      	uxthmi	r5, r5
 80043aa:	6031      	str	r1, [r6, #0]
 80043ac:	07d9      	lsls	r1, r3, #31
 80043ae:	bf44      	itt	mi
 80043b0:	f043 0320 	orrmi.w	r3, r3, #32
 80043b4:	6023      	strmi	r3, [r4, #0]
 80043b6:	b11d      	cbz	r5, 80043c0 <_printf_i+0x19c>
 80043b8:	2310      	movs	r3, #16
 80043ba:	e7ad      	b.n	8004318 <_printf_i+0xf4>
 80043bc:	4826      	ldr	r0, [pc, #152]	@ (8004458 <_printf_i+0x234>)
 80043be:	e7e9      	b.n	8004394 <_printf_i+0x170>
 80043c0:	6823      	ldr	r3, [r4, #0]
 80043c2:	f023 0320 	bic.w	r3, r3, #32
 80043c6:	6023      	str	r3, [r4, #0]
 80043c8:	e7f6      	b.n	80043b8 <_printf_i+0x194>
 80043ca:	4616      	mov	r6, r2
 80043cc:	e7bd      	b.n	800434a <_printf_i+0x126>
 80043ce:	6833      	ldr	r3, [r6, #0]
 80043d0:	6825      	ldr	r5, [r4, #0]
 80043d2:	6961      	ldr	r1, [r4, #20]
 80043d4:	1d18      	adds	r0, r3, #4
 80043d6:	6030      	str	r0, [r6, #0]
 80043d8:	062e      	lsls	r6, r5, #24
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	d501      	bpl.n	80043e2 <_printf_i+0x1be>
 80043de:	6019      	str	r1, [r3, #0]
 80043e0:	e002      	b.n	80043e8 <_printf_i+0x1c4>
 80043e2:	0668      	lsls	r0, r5, #25
 80043e4:	d5fb      	bpl.n	80043de <_printf_i+0x1ba>
 80043e6:	8019      	strh	r1, [r3, #0]
 80043e8:	2300      	movs	r3, #0
 80043ea:	6123      	str	r3, [r4, #16]
 80043ec:	4616      	mov	r6, r2
 80043ee:	e7bc      	b.n	800436a <_printf_i+0x146>
 80043f0:	6833      	ldr	r3, [r6, #0]
 80043f2:	1d1a      	adds	r2, r3, #4
 80043f4:	6032      	str	r2, [r6, #0]
 80043f6:	681e      	ldr	r6, [r3, #0]
 80043f8:	6862      	ldr	r2, [r4, #4]
 80043fa:	2100      	movs	r1, #0
 80043fc:	4630      	mov	r0, r6
 80043fe:	f7fb ff1f 	bl	8000240 <memchr>
 8004402:	b108      	cbz	r0, 8004408 <_printf_i+0x1e4>
 8004404:	1b80      	subs	r0, r0, r6
 8004406:	6060      	str	r0, [r4, #4]
 8004408:	6863      	ldr	r3, [r4, #4]
 800440a:	6123      	str	r3, [r4, #16]
 800440c:	2300      	movs	r3, #0
 800440e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004412:	e7aa      	b.n	800436a <_printf_i+0x146>
 8004414:	6923      	ldr	r3, [r4, #16]
 8004416:	4632      	mov	r2, r6
 8004418:	4649      	mov	r1, r9
 800441a:	4640      	mov	r0, r8
 800441c:	47d0      	blx	sl
 800441e:	3001      	adds	r0, #1
 8004420:	d0ad      	beq.n	800437e <_printf_i+0x15a>
 8004422:	6823      	ldr	r3, [r4, #0]
 8004424:	079b      	lsls	r3, r3, #30
 8004426:	d413      	bmi.n	8004450 <_printf_i+0x22c>
 8004428:	68e0      	ldr	r0, [r4, #12]
 800442a:	9b03      	ldr	r3, [sp, #12]
 800442c:	4298      	cmp	r0, r3
 800442e:	bfb8      	it	lt
 8004430:	4618      	movlt	r0, r3
 8004432:	e7a6      	b.n	8004382 <_printf_i+0x15e>
 8004434:	2301      	movs	r3, #1
 8004436:	4632      	mov	r2, r6
 8004438:	4649      	mov	r1, r9
 800443a:	4640      	mov	r0, r8
 800443c:	47d0      	blx	sl
 800443e:	3001      	adds	r0, #1
 8004440:	d09d      	beq.n	800437e <_printf_i+0x15a>
 8004442:	3501      	adds	r5, #1
 8004444:	68e3      	ldr	r3, [r4, #12]
 8004446:	9903      	ldr	r1, [sp, #12]
 8004448:	1a5b      	subs	r3, r3, r1
 800444a:	42ab      	cmp	r3, r5
 800444c:	dcf2      	bgt.n	8004434 <_printf_i+0x210>
 800444e:	e7eb      	b.n	8004428 <_printf_i+0x204>
 8004450:	2500      	movs	r5, #0
 8004452:	f104 0619 	add.w	r6, r4, #25
 8004456:	e7f5      	b.n	8004444 <_printf_i+0x220>
 8004458:	08004776 	.word	0x08004776
 800445c:	08004787 	.word	0x08004787

08004460 <memmove>:
 8004460:	4288      	cmp	r0, r1
 8004462:	b510      	push	{r4, lr}
 8004464:	eb01 0402 	add.w	r4, r1, r2
 8004468:	d902      	bls.n	8004470 <memmove+0x10>
 800446a:	4284      	cmp	r4, r0
 800446c:	4623      	mov	r3, r4
 800446e:	d807      	bhi.n	8004480 <memmove+0x20>
 8004470:	1e43      	subs	r3, r0, #1
 8004472:	42a1      	cmp	r1, r4
 8004474:	d008      	beq.n	8004488 <memmove+0x28>
 8004476:	f811 2b01 	ldrb.w	r2, [r1], #1
 800447a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800447e:	e7f8      	b.n	8004472 <memmove+0x12>
 8004480:	4402      	add	r2, r0
 8004482:	4601      	mov	r1, r0
 8004484:	428a      	cmp	r2, r1
 8004486:	d100      	bne.n	800448a <memmove+0x2a>
 8004488:	bd10      	pop	{r4, pc}
 800448a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800448e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004492:	e7f7      	b.n	8004484 <memmove+0x24>

08004494 <_sbrk_r>:
 8004494:	b538      	push	{r3, r4, r5, lr}
 8004496:	4d06      	ldr	r5, [pc, #24]	@ (80044b0 <_sbrk_r+0x1c>)
 8004498:	2300      	movs	r3, #0
 800449a:	4604      	mov	r4, r0
 800449c:	4608      	mov	r0, r1
 800449e:	602b      	str	r3, [r5, #0]
 80044a0:	f7fd f8fe 	bl	80016a0 <_sbrk>
 80044a4:	1c43      	adds	r3, r0, #1
 80044a6:	d102      	bne.n	80044ae <_sbrk_r+0x1a>
 80044a8:	682b      	ldr	r3, [r5, #0]
 80044aa:	b103      	cbz	r3, 80044ae <_sbrk_r+0x1a>
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	bd38      	pop	{r3, r4, r5, pc}
 80044b0:	20000ad8 	.word	0x20000ad8

080044b4 <_realloc_r>:
 80044b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044b8:	4607      	mov	r7, r0
 80044ba:	4614      	mov	r4, r2
 80044bc:	460d      	mov	r5, r1
 80044be:	b921      	cbnz	r1, 80044ca <_realloc_r+0x16>
 80044c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044c4:	4611      	mov	r1, r2
 80044c6:	f7ff bc5b 	b.w	8003d80 <_malloc_r>
 80044ca:	b92a      	cbnz	r2, 80044d8 <_realloc_r+0x24>
 80044cc:	f7ff fbec 	bl	8003ca8 <_free_r>
 80044d0:	4625      	mov	r5, r4
 80044d2:	4628      	mov	r0, r5
 80044d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044d8:	f000 f81a 	bl	8004510 <_malloc_usable_size_r>
 80044dc:	4284      	cmp	r4, r0
 80044de:	4606      	mov	r6, r0
 80044e0:	d802      	bhi.n	80044e8 <_realloc_r+0x34>
 80044e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80044e6:	d8f4      	bhi.n	80044d2 <_realloc_r+0x1e>
 80044e8:	4621      	mov	r1, r4
 80044ea:	4638      	mov	r0, r7
 80044ec:	f7ff fc48 	bl	8003d80 <_malloc_r>
 80044f0:	4680      	mov	r8, r0
 80044f2:	b908      	cbnz	r0, 80044f8 <_realloc_r+0x44>
 80044f4:	4645      	mov	r5, r8
 80044f6:	e7ec      	b.n	80044d2 <_realloc_r+0x1e>
 80044f8:	42b4      	cmp	r4, r6
 80044fa:	4622      	mov	r2, r4
 80044fc:	4629      	mov	r1, r5
 80044fe:	bf28      	it	cs
 8004500:	4632      	movcs	r2, r6
 8004502:	f7ff fbc3 	bl	8003c8c <memcpy>
 8004506:	4629      	mov	r1, r5
 8004508:	4638      	mov	r0, r7
 800450a:	f7ff fbcd 	bl	8003ca8 <_free_r>
 800450e:	e7f1      	b.n	80044f4 <_realloc_r+0x40>

08004510 <_malloc_usable_size_r>:
 8004510:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004514:	1f18      	subs	r0, r3, #4
 8004516:	2b00      	cmp	r3, #0
 8004518:	bfbc      	itt	lt
 800451a:	580b      	ldrlt	r3, [r1, r0]
 800451c:	18c0      	addlt	r0, r0, r3
 800451e:	4770      	bx	lr

08004520 <_init>:
 8004520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004522:	bf00      	nop
 8004524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004526:	bc08      	pop	{r3}
 8004528:	469e      	mov	lr, r3
 800452a:	4770      	bx	lr

0800452c <_fini>:
 800452c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800452e:	bf00      	nop
 8004530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004532:	bc08      	pop	{r3}
 8004534:	469e      	mov	lr, r3
 8004536:	4770      	bx	lr
