##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Impresora_IntClock
		4.4::Critical Path Report for LCD_1_IntClock
		4.5::Critical Path Report for LCD_2_IntClock
		4.6::Critical Path Report for PC_IntClock
		4.7::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD_2_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Impresora_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.6::Critical Path Report for (LCD_1_IntClock:R vs. LCD_1_IntClock:R)
		5.7::Critical Path Report for (LCD_2_IntClock:R vs. LCD_2_IntClock:R)
		5.8::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
		5.9::Critical Path Report for (Impresora_IntClock:R vs. Impresora_IntClock:R)
		5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.11::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_1                        | Frequency: 48.31 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 55.97 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Impresora_IntClock             | Frequency: 46.91 MHz  | Target: 0.08 MHz   | 
Clock: LCD_1_IntClock                 | Frequency: 41.18 MHz  | Target: 0.46 MHz   | 
Clock: LCD_2_IntClock                 | Frequency: 53.75 MHz  | Target: 0.46 MHz   | 
Clock: PC_IntClock                    | Frequency: 58.62 MHz  | Target: 0.08 MHz   | 
Clock: timer_clock                    | Frequency: 76.18 MHz  | Target: 0.02 MHz   | 
Clock: timer_clock_1                  | N/A                   | Target: 0.00 MHz   | 
Clock: timer_clock_1(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             2.175e+007       21729299    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Clock_1             41666.7          24737       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Impresora_IntClock  41666.7          23800       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           LCD_1_IntClock      41666.7          24077       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           LCD_2_IntClock      41666.7          23949       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           PC_IntClock         41666.7          24989       N/A              N/A         N/A              N/A         N/A              N/A         
Impresora_IntClock  Impresora_IntClock  1.30417e+007     13020351    N/A              N/A         N/A              N/A         N/A              N/A         
LCD_1_IntClock      LCD_1_IntClock      2.16667e+006     2142384     N/A              N/A         N/A              N/A         N/A              N/A         
LCD_2_IntClock      LCD_2_IntClock      2.16667e+006     2148063     N/A              N/A         N/A              N/A         N/A              N/A         
PC_IntClock         PC_IntClock         1.30417e+007     13024608    N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock         timer_clock         6.25e+007        62486873    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
Tx_LCD_1(0)_PAD   33714         LCD_1_IntClock:R             
Tx_LCD_2(0)_PAD   32765         LCD_2_IntClock:R             
Tx_PC(0)_PAD      29982         PC_IntClock:R                
Tx_Print(0)_PAD   33646         Impresora_IntClock:R         
Tx_TW(0)_PAD      31761         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 48.31 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21729299p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15341
-------------------------------------   ----- 
End-of-path arrival time (ps)           15341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q            macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_counter_load\/main_0  macrocell107   8422   9672  21729299  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell107   3350  13022  21729299  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell     2318  15341  21729299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.97 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                               iocell7         2092   2092  23800  RISE       1
\Impresora:BUART:rx_postpoll\/main_0         macrocell20     6042   8134  23800  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell20     3350  11484  23800  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2913  14397  23800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Impresora_IntClock
************************************************
Clock: Impresora_IntClock
Frequency: 46.91 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15126
-------------------------------------   ----- 
End-of-path arrival time (ps)           15126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                      macrocell30     1250   1250  13020351  RISE       1
\Impresora:BUART:counter_load_not\/main_1           macrocell14     4529   5779  13020351  RISE       1
\Impresora:BUART:counter_load_not\/q                macrocell14     3350   9129  13020351  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   5997  15126  13020351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LCD_1_IntClock
********************************************
Clock: LCD_1_IntClock
Frequency: 41.18 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2142384p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18093
-------------------------------------   ----- 
End-of-path arrival time (ps)           18093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q                       macrocell50     1250   1250  2142384  RISE       1
\LCD_1:BUART:counter_load_not\/main_3           macrocell36     7288   8538  2142384  RISE       1
\LCD_1:BUART:counter_load_not\/q                macrocell36     3350  11888  2142384  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   6205  18093  2142384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for LCD_2_IntClock
********************************************
Clock: LCD_2_IntClock
Frequency: 53.75 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148063p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q   macrocell61   1250   1250  2148063  RISE       1
\LCD_2:BUART:rx_counter_load\/main_3  macrocell63   5786   7036  2148063  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell63   3350  10386  2148063  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell    2857  13243  2148063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for PC_IntClock
*****************************************
Clock: PC_IntClock
Frequency: 58.62 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13024608p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell12   2510   2510  13024608  RISE       1
\PC:BUART:tx_bitclk_enable_pre\/main_0      macrocell97      2896   5406  13024608  RISE       1
\PC:BUART:tx_bitclk_enable_pre\/q           macrocell97      3350   8756  13024608  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell11   2293  11049  13024608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 76.18 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 62486873p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell16   2290   2290  62486873  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1        macrocell130     2790   5080  62486873  RISE       1
\Timer_1:TimerUDB:status_tc\/q             macrocell130     3350   8430  62486873  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0  statusicell11    4197  12627  62486873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell11       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_1_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24077p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14119
-------------------------------------   ----- 
End-of-path arrival time (ps)           14119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                           iocell4         2485   2485  24077  RISE       1
\LCD_1:BUART:rx_postpoll\/main_0         macrocell42     5991   8476  24077  RISE       1
\LCD_1:BUART:rx_postpoll\/q              macrocell42     3350  11826  24077  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2293  14119  24077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD_2_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23949p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14248
-------------------------------------   ----- 
End-of-path arrival time (ps)           14248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                           iocell5         2805   2805  23949  RISE       1
\LCD_2:BUART:rx_postpoll\/main_1         macrocell66     5784   8589  23949  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell66     3350  11939  23949  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  14248  23949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24989p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13208
-------------------------------------   ----- 
End-of-path arrival time (ps)           13208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                           iocell6          2234   2234  24989  RISE       1
\PC:BUART:rx_postpoll\/main_0         macrocell88      5332   7566  24989  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell88      3350  10916  24989  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2292  13208  24989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Impresora_IntClock:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                               iocell7         2092   2092  23800  RISE       1
\Impresora:BUART:rx_postpoll\/main_0         macrocell20     6042   8134  23800  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell20     3350  11484  23800  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2913  14397  23800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 24737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13420
-------------------------------------   ----- 
End-of-path arrival time (ps)           13420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                            iocell8        2503   2503  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0    macrocell112   4689   7192  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/q         macrocell112   3350  10542  24737  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_2  macrocell110   2877  13420  24737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell110        0      0  RISE       1


5.6::Critical Path Report for (LCD_1_IntClock:R vs. LCD_1_IntClock:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2142384p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18093
-------------------------------------   ----- 
End-of-path arrival time (ps)           18093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q                       macrocell50     1250   1250  2142384  RISE       1
\LCD_1:BUART:counter_load_not\/main_3           macrocell36     7288   8538  2142384  RISE       1
\LCD_1:BUART:counter_load_not\/q                macrocell36     3350  11888  2142384  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   6205  18093  2142384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1


5.7::Critical Path Report for (LCD_2_IntClock:R vs. LCD_2_IntClock:R)
*********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148063p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q   macrocell61   1250   1250  2148063  RISE       1
\LCD_2:BUART:rx_counter_load\/main_3  macrocell63   5786   7036  2148063  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell63   3350  10386  2148063  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell    2857  13243  2148063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


5.8::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13024608p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell12   2510   2510  13024608  RISE       1
\PC:BUART:tx_bitclk_enable_pre\/main_0      macrocell97      2896   5406  13024608  RISE       1
\PC:BUART:tx_bitclk_enable_pre\/q           macrocell97      3350   8756  13024608  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell11   2293  11049  13024608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1


5.9::Critical Path Report for (Impresora_IntClock:R vs. Impresora_IntClock:R)
*****************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15126
-------------------------------------   ----- 
End-of-path arrival time (ps)           15126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                      macrocell30     1250   1250  13020351  RISE       1
\Impresora:BUART:counter_load_not\/main_1           macrocell14     4529   5779  13020351  RISE       1
\Impresora:BUART:counter_load_not\/q                macrocell14     3350   9129  13020351  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   5997  15126  13020351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1


5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21729299p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15341
-------------------------------------   ----- 
End-of-path arrival time (ps)           15341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q            macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_counter_load\/main_0  macrocell107   8422   9672  21729299  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell107   3350  13022  21729299  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell     2318  15341  21729299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.11::Critical Path Report for (timer_clock:R vs. timer_clock:R)
****************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 62486873p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell16   2290   2290  62486873  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1        macrocell130     2790   5080  62486873  RISE       1
\Timer_1:TimerUDB:status_tc\/q             macrocell130     3350   8430  62486873  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0  statusicell11    4197  12627  62486873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell11       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                               iocell7         2092   2092  23800  RISE       1
\Impresora:BUART:rx_postpoll\/main_0         macrocell20     6042   8134  23800  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell20     3350  11484  23800  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2913  14397  23800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23949p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14248
-------------------------------------   ----- 
End-of-path arrival time (ps)           14248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                           iocell5         2805   2805  23949  RISE       1
\LCD_2:BUART:rx_postpoll\/main_1         macrocell66     5784   8589  23949  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell66     3350  11939  23949  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  14248  23949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24077p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14119
-------------------------------------   ----- 
End-of-path arrival time (ps)           14119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                           iocell4         2485   2485  24077  RISE       1
\LCD_1:BUART:rx_postpoll\/main_0         macrocell42     5991   8476  24077  RISE       1
\LCD_1:BUART:rx_postpoll\/q              macrocell42     3350  11826  24077  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2293  14119  24077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 24737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13420
-------------------------------------   ----- 
End-of-path arrival time (ps)           13420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                            iocell8        2503   2503  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0    macrocell112   4689   7192  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/q         macrocell112   3350  10542  24737  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_2  macrocell110   2877  13420  24737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 24737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13420
-------------------------------------   ----- 
End-of-path arrival time (ps)           13420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                          iocell8        2503   2503  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0  macrocell112   4689   7192  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/q       macrocell112   3350  10542  24737  RISE       1
\Surtidor:BUART:rx_state_0\/main_2   macrocell113   2877  13420  24737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_status_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 24737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13420
-------------------------------------   ----- 
End-of-path arrival time (ps)           13420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                          iocell8        2503   2503  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0  macrocell112   4689   7192  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/q       macrocell112   3350  10542  24737  RISE       1
\Surtidor:BUART:rx_status_3\/main_2  macrocell118   2877  13420  24737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 24738p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13419
-------------------------------------   ----- 
End-of-path arrival time (ps)           13419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                                  iocell8        2503   2503  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0          macrocell112   4689   7192  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell112   3350  10542  24737  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_2  macrocell111   2877  13419  24738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell111        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13425
-------------------------------------   ----- 
End-of-path arrival time (ps)           13425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                                 iocell8          2503   2503  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0         macrocell112     4689   7192  24737  RISE       1
\Surtidor:BUART:rx_postpoll\/q              macrocell112     3350  10542  24737  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2882  13425  24772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24989p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13208
-------------------------------------   ----- 
End-of-path arrival time (ps)           13208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                           iocell6          2234   2234  24989  RISE       1
\PC:BUART:rx_postpoll\/main_0         macrocell88      5332   7566  24989  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell88      3350  10916  24989  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2292  13208  24989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_state_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 28469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                         iocell8        2503   2503  24737  RISE       1
\Surtidor:BUART:rx_state_2\/main_4  macrocell114   7185   9688  28469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 28486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9671
-------------------------------------   ---- 
End-of-path arrival time (ps)           9671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb      iocell8       2503   2503  24737  RISE       1
MODIN1_0/main_2  macrocell3    7168   9671  28486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 28486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9671
-------------------------------------   ---- 
End-of-path arrival time (ps)           9671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb      iocell8       2503   2503  24737  RISE       1
MODIN1_1/main_2  macrocell4    7168   9671  28486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:pollcount_0\/main_2
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 29568p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                    iocell5       2805   2805  23949  RISE       1
\LCD_2:BUART:pollcount_0\/main_2  macrocell59   5784   8589  29568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:pollcount_1\/main_3
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 29568p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                    iocell5       2805   2805  23949  RISE       1
\LCD_2:BUART:pollcount_1\/main_3  macrocell60   5784   8589  29568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_state_2\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 29676p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                   iocell4       2485   2485  24077  RISE       1
\LCD_1:BUART:rx_state_2\/main_4  macrocell44   5996   8481  29676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 29681p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8476
-------------------------------------   ---- 
End-of-path arrival time (ps)           8476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb    iocell4       2485   2485  24077  RISE       1
MODIN13_0/main_2  macrocell1    5991   8476  29681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 29681p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8476
-------------------------------------   ---- 
End-of-path arrival time (ps)           8476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb    iocell4       2485   2485  24077  RISE       1
MODIN13_1/main_2  macrocell2    5991   8476  29681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_last\/main_0
Capture Clock  : \LCD_1:BUART:rx_last\/clock_0
Path slack     : 29685p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                iocell4       2485   2485  24077  RISE       1
\LCD_1:BUART:rx_last\/main_0  macrocell40   5987   8472  29685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_last\/clock_0                              macrocell40         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 29701p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb      iocell6       2234   2234  24989  RISE       1
MODIN9_0/main_2  macrocell7    6222   8456  29701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 29701p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb      iocell6       2234   2234  24989  RISE       1
MODIN9_1/main_2  macrocell8    6222   8456  29701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30022p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8134
-------------------------------------   ---- 
End-of-path arrival time (ps)           8134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell7       2092   2092  23800  RISE       1
MODIN5_0/main_2  macrocell5    6042   8134  30022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30022p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8134
-------------------------------------   ---- 
End-of-path arrival time (ps)           8134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell7       2092   2092  23800  RISE       1
MODIN5_1/main_2  macrocell6    6042   8134  30022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_state_0\/main_8
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 30396p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                   iocell5       2805   2805  23949  RISE       1
\LCD_2:BUART:rx_state_0\/main_8  macrocell67   4956   7761  30396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_status_3\/main_5
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 30396p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                    iocell5       2805   2805  23949  RISE       1
\LCD_2:BUART:rx_status_3\/main_5  macrocell71   4956   7761  30396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_last\/main_0
Capture Clock  : \LCD_2:BUART:rx_last\/clock_0
Path slack     : 30403p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7754
-------------------------------------   ---- 
End-of-path arrival time (ps)           7754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                iocell5       2805   2805  23949  RISE       1
\LCD_2:BUART:rx_last\/main_0  macrocell64   4949   7754  30403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_last\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_state_2\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 30403p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7754
-------------------------------------   ---- 
End-of-path arrival time (ps)           7754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                   iocell5       2805   2805  23949  RISE       1
\LCD_2:BUART:rx_state_2\/main_7  macrocell68   4949   7754  30403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:rx_state_0\/main_4
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 30591p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                   iocell6       2234   2234  24989  RISE       1
\PC:BUART:rx_state_0\/main_4  macrocell89   5331   7565  30591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:rx_status_3\/main_4
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 30591p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                    iocell6       2234   2234  24989  RISE       1
\PC:BUART:rx_status_3\/main_4  macrocell93   5331   7565  30591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_state_0\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 30595p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7562
-------------------------------------   ---- 
End-of-path arrival time (ps)           7562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                   iocell4       2485   2485  24077  RISE       1
\LCD_1:BUART:rx_state_0\/main_4  macrocell43   5077   7562  30595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_status_3\/main_4
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 30595p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7562
-------------------------------------   ---- 
End-of-path arrival time (ps)           7562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                    iocell4       2485   2485  24077  RISE       1
\LCD_1:BUART:rx_status_3\/main_4  macrocell47   5077   7562  30595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:rx_last\/main_0
Capture Clock  : \PC:BUART:rx_last\/clock_0
Path slack     : 30612p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                iocell6       2234   2234  24989  RISE       1
\PC:BUART:rx_last\/main_0  macrocell86   5311   7545  30612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell86         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:rx_state_2\/main_4
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 30612p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                   iocell6       2234   2234  24989  RISE       1
\PC:BUART:rx_state_2\/main_4  macrocell90   5311   7545  30612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_last\/main_0
Capture Clock  : \Impresora:BUART:rx_last\/clock_0
Path slack     : 30922p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                    iocell7       2092   2092  23800  RISE       1
\Impresora:BUART:rx_last\/main_0  macrocell18   5143   7235  30922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_last\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_state_2\/main_4
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 30922p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                       iocell7       2092   2092  23800  RISE       1
\Impresora:BUART:rx_state_2\/main_4  macrocell22   5143   7235  30922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_state_0\/main_4
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 30922p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                       iocell7       2092   2092  23800  RISE       1
\Impresora:BUART:rx_state_0\/main_4  macrocell21   5143   7235  30922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_status_3\/main_4
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 30922p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                        iocell7       2092   2092  23800  RISE       1
\Impresora:BUART:rx_status_3\/main_4  macrocell25   5143   7235  30922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_last\/main_0
Capture Clock  : \Surtidor:BUART:rx_last\/clock_0
Path slack     : 30964p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                      iocell8        2503   2503  24737  RISE       1
\Surtidor:BUART:rx_last\/main_0  macrocell108   4689   7192  30964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2142384p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18093
-------------------------------------   ----- 
End-of-path arrival time (ps)           18093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q                       macrocell50     1250   1250  2142384  RISE       1
\LCD_1:BUART:counter_load_not\/main_3           macrocell36     7288   8538  2142384  RISE       1
\LCD_1:BUART:counter_load_not\/q                macrocell36     3350  11888  2142384  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   6205  18093  2142384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2145583p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15073
-------------------------------------   ----- 
End-of-path arrival time (ps)           15073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   2510   2510  2145583  RISE       1
\LCD_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell51     2910   5420  2145583  RISE       1
\LCD_1:BUART:tx_bitclk_enable_pre\/q           macrocell51     3350   8770  2145583  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   6303  15073  2145583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146926p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14381
-------------------------------------   ----- 
End-of-path arrival time (ps)           14381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q   macrocell37   1250   1250  2146926  RISE       1
\LCD_1:BUART:rx_counter_load\/main_3  macrocell39   7462   8712  2146926  RISE       1
\LCD_1:BUART:rx_counter_load\/q       macrocell39   3350  12062  2146926  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/load   count7cell    2318  14381  2146926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148063p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q   macrocell61   1250   1250  2148063  RISE       1
\LCD_2:BUART:rx_counter_load\/main_3  macrocell63   5786   7036  2148063  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell63   3350  10386  2148063  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell    2857  13243  2148063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148975p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q                      macrocell76     1250   1250  2148975  RISE       1
\LCD_2:BUART:counter_load_not\/main_1           macrocell58     3992   5242  2148975  RISE       1
\LCD_2:BUART:counter_load_not\/q                macrocell58     3350   8592  2148975  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2910  11501  2148975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2148979p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell9   2510   2510  2148979  RISE       1
\LCD_2:BUART:tx_bitclk_enable_pre\/main_0      macrocell75     2899   5409  2148979  RISE       1
\LCD_2:BUART:tx_bitclk_enable_pre\/q           macrocell75     3350   8759  2148979  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell8   2919  11678  2148979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD_1:BUART:sRX:RxSts\/clock
Path slack     : 2149258p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16908
-------------------------------------   ----- 
End-of-path arrival time (ps)           16908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2149258  RISE       1
\LCD_1:BUART:rx_status_4\/main_1                 macrocell48     3626   7206  2149258  RISE       1
\LCD_1:BUART:rx_status_4\/q                      macrocell48     3350  10556  2149258  RISE       1
\LCD_1:BUART:sRX:RxSts\/status_4                 statusicell3    6352  16908  2149258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151022p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q       macrocell37     1250   1250  2146926  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   8385   9635  2151022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_1:BUART:sTX:TxSts\/clock
Path slack     : 2152250p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13917
-------------------------------------   ----- 
End-of-path arrival time (ps)           13917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2152250  RISE       1
\LCD_1:BUART:tx_status_0\/main_2                 macrocell55     4671   8251  2152250  RISE       1
\LCD_1:BUART:tx_status_0\/q                      macrocell55     3350  11601  2152250  RISE       1
\LCD_1:BUART:sTX:TxSts\/status_0                 statusicell4    2315  13917  2152250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD_2:BUART:sRX:RxSts\/clock
Path slack     : 2152484p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13683
-------------------------------------   ----- 
End-of-path arrival time (ps)           13683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  2152484  RISE       1
\LCD_2:BUART:rx_status_4\/main_1                 macrocell72     2289   5869  2152484  RISE       1
\LCD_2:BUART:rx_status_4\/q                      macrocell72     3350   9219  2152484  RISE       1
\LCD_2:BUART:sRX:RxSts\/status_4                 statusicell5    4463  13683  2152484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxSts\/clock                              statusicell5        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_2:BUART:sTX:TxSts\/clock
Path slack     : 2152520p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13647
-------------------------------------   ----- 
End-of-path arrival time (ps)           13647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2152520  RISE       1
\LCD_2:BUART:tx_status_0\/main_2                 macrocell79     4394   7974  2152520  RISE       1
\LCD_2:BUART:tx_status_0\/q                      macrocell79     3350  11324  2152520  RISE       1
\LCD_2:BUART:sTX:TxSts\/status_0                 statusicell6    2323  13647  2152520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxSts\/clock                              statusicell6        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153938p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q                macrocell67     1250   1250  2149706  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   5468   6718  2153938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153967p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q       macrocell61     1250   1250  2148063  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   5439   6689  2153967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154002p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q                macrocell43     1250   1250  2150313  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5405   6655  2154002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154333p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q          macrocell62     1250   1250  2154333  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   5074   6324  2154333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2154444p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8712
-------------------------------------   ---- 
End-of-path arrival time (ps)           8712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q  macrocell37   1250   1250  2146926  RISE       1
\LCD_1:BUART:rx_state_0\/main_7      macrocell43   7462   8712  2154444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154444p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8712
-------------------------------------   ---- 
End-of-path arrival time (ps)           8712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q      macrocell37   1250   1250  2146926  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_3  macrocell46   7462   8712  2154444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_7
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2154444p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8712
-------------------------------------   ---- 
End-of-path arrival time (ps)           8712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q  macrocell37   1250   1250  2146926  RISE       1
\LCD_1:BUART:rx_status_3\/main_7     macrocell47   7462   8712  2154444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2154628p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8529
-------------------------------------   ---- 
End-of-path arrival time (ps)           8529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell50   1250   1250  2142384  RISE       1
\LCD_1:BUART:tx_state_2\/main_3  macrocell54   7279   8529  2154628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell54         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:txn\/main_5
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2154628p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8529
-------------------------------------   ---- 
End-of-path arrival time (ps)           8529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q  macrocell50   1250   1250  2142384  RISE       1
\LCD_1:BUART:txn\/main_5   macrocell57   7279   8529  2154628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell57         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:tx_state_0\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2154906p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2152250  RISE       1
\LCD_1:BUART:tx_state_0\/main_2                  macrocell52     4671   8251  2154906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155180p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q  macrocell37   1250   1250  2146926  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_4    macrocell41   6726   7976  2155180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2155180p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q  macrocell37   1250   1250  2146926  RISE       1
\LCD_1:BUART:rx_state_2\/main_5      macrocell44   6726   7976  2155180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2155180p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q  macrocell37   1250   1250  2146926  RISE       1
\LCD_1:BUART:rx_state_3\/main_4      macrocell45   6726   7976  2155180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:tx_state_0\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2155183p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7974
-------------------------------------   ---- 
End-of-path arrival time (ps)           7974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2152520  RISE       1
\LCD_2:BUART:tx_state_0\/main_2                  macrocell76     4394   7974  2155183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2155595p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q  macrocell61   1250   1250  2148063  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_7    macrocell65   6311   7561  2155595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_10
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2155595p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q  macrocell61   1250   1250  2148063  RISE       1
\LCD_2:BUART:rx_state_0\/main_10     macrocell67   6311   7561  2155595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2155595p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q  macrocell61   1250   1250  2148063  RISE       1
\LCD_2:BUART:rx_state_3\/main_7      macrocell69   6311   7561  2155595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_7
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2155595p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q  macrocell61   1250   1250  2148063  RISE       1
\LCD_2:BUART:rx_status_3\/main_7     macrocell71   6311   7561  2155595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_1\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2155661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_1\/q      macrocell60   1250   1250  2152180  RISE       1
\LCD_2:BUART:rx_state_0\/main_7  macrocell67   6246   7496  2155661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_1\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_4
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2155661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_1\/q       macrocell60   1250   1250  2152180  RISE       1
\LCD_2:BUART:rx_status_3\/main_4  macrocell71   6246   7496  2155661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_4
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2155701p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell50   1250   1250  2142384  RISE       1
\LCD_1:BUART:tx_state_0\/main_4  macrocell52   6206   7456  2155701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2155701p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell50   1250   1250  2142384  RISE       1
\LCD_1:BUART:tx_state_1\/main_3  macrocell53   6206   7456  2155701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD_1:BUART:txn\/main_3
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2155863p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  2155863  RISE       1
\LCD_1:BUART:txn\/main_3                macrocell57     2924   7294  2155863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell57         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155897p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q          macrocell38     1250   1250  2155897  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3510   4760  2155897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2156017p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q   macrocell62   1250   1250  2154333  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_1  macrocell65   5890   7140  2156017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2156017p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell62   1250   1250  2154333  RISE       1
\LCD_2:BUART:rx_state_0\/main_1   macrocell67   5890   7140  2156017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2156017p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell62   1250   1250  2154333  RISE       1
\LCD_2:BUART:rx_state_3\/main_1   macrocell69   5890   7140  2156017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_1
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2156017p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell62   1250   1250  2154333  RISE       1
\LCD_2:BUART:rx_status_3\/main_1  macrocell71   5890   7140  2156017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2156024p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell62   1250   1250  2154333  RISE       1
\LCD_2:BUART:rx_state_2\/main_1   macrocell68   5883   7133  2156024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_8
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2156120p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q  macrocell61   1250   1250  2148063  RISE       1
\LCD_2:BUART:rx_state_2\/main_8      macrocell68   5786   7036  2156120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156120p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q      macrocell61   1250   1250  2148063  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_3  macrocell70   5786   7036  2156120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell70         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156314p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q                macrocell76     1250   1250  2148975  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   3092   4342  2156314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156478p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q                macrocell77     1250   1250  2149132  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   2929   4179  2156478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD_2:BUART:txn\/main_3
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2156481p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  2156481  RISE       1
\LCD_2:BUART:txn\/main_3                macrocell81     2306   6676  2156481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell81         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156525p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q         macrocell43   1250   1250  2150313  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_0  macrocell41   5382   6632  2156525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2156525p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell43   1250   1250  2150313  RISE       1
\LCD_1:BUART:rx_state_2\/main_0  macrocell44   5382   6632  2156525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2156525p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell43   1250   1250  2150313  RISE       1
\LCD_1:BUART:rx_state_3\/main_0  macrocell45   5382   6632  2156525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156586p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q                macrocell53     1250   1250  2145767  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   2820   4070  2156586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156801p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q                macrocell52     1250   1250  2145974  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   2606   3856  2156801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2156923p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156923  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_5       macrocell65   4294   6234  2156923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_0\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2156923p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156923  RISE       1
\LCD_2:BUART:rx_state_0\/main_5         macrocell67   4294   6234  2156923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_3\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2156923p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156923  RISE       1
\LCD_2:BUART:rx_state_3\/main_5         macrocell69   4294   6234  2156923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_0\/main_9
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2156947p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156947  RISE       1
\LCD_1:BUART:rx_state_0\/main_9         macrocell43   4270   6210  2156947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157031p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156947  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_6       macrocell41   4186   6126  2157031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_2\/main_8
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157031p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156947  RISE       1
\LCD_1:BUART:rx_state_2\/main_8         macrocell44   4186   6126  2157031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_3\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157031p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156947  RISE       1
\LCD_1:BUART:rx_state_3\/main_6         macrocell45   4186   6126  2157031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157052p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  2155897  RISE       1
\LCD_1:BUART:rx_state_0\/main_1   macrocell43   4855   6105  2157052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_1
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2157052p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  2155897  RISE       1
\LCD_1:BUART:rx_status_3\/main_1  macrocell47   4855   6105  2157052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157104p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q         macrocell67   1250   1250  2149706  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_0  macrocell65   4803   6053  2157104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2157104p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell67   1250   1250  2149706  RISE       1
\LCD_2:BUART:rx_state_0\/main_0  macrocell67   4803   6053  2157104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2157104p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell67   1250   1250  2149706  RISE       1
\LCD_2:BUART:rx_state_3\/main_0  macrocell69   4803   6053  2157104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_0
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2157104p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q        macrocell67   1250   1250  2149706  RISE       1
\LCD_2:BUART:rx_status_3\/main_0  macrocell71   4803   6053  2157104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_4
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2157243p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell74   1250   1250  2149790  RISE       1
\LCD_2:BUART:tx_state_0\/main_4  macrocell76   4664   5914  2157243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2157243p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell74   1250   1250  2149790  RISE       1
\LCD_2:BUART:tx_state_1\/main_3  macrocell77   4664   5914  2157243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2157259p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell74   1250   1250  2149790  RISE       1
\LCD_2:BUART:tx_state_2\/main_3  macrocell78   4647   5897  2157259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:txn\/main_5
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2157259p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q  macrocell74   1250   1250  2149790  RISE       1
\LCD_2:BUART:txn\/main_5   macrocell81   4647   5897  2157259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell81         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_2\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2157460p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156923  RISE       1
\LCD_2:BUART:rx_state_2\/main_5         macrocell68   3757   5697  2157460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157479p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q   macrocell38   1250   1250  2155897  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_1  macrocell41   4427   5677  2157479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157479p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  2155897  RISE       1
\LCD_1:BUART:rx_state_2\/main_1   macrocell44   4427   5677  2157479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157479p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  2155897  RISE       1
\LCD_1:BUART:rx_state_3\/main_1   macrocell45   4427   5677  2157479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_1:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157736p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   2510   2510  2145583  RISE       1
\LCD_1:BUART:tx_bitclk\/main_0                 macrocell50     2910   5420  2157736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_2:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2157748p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell9   2510   2510  2148979  RISE       1
\LCD_2:BUART:tx_bitclk\/main_0                 macrocell74     2899   5409  2157748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2157763p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell67   1250   1250  2149706  RISE       1
\LCD_2:BUART:rx_state_2\/main_0  macrocell68   4144   5394  2157763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157763p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q               macrocell67   1250   1250  2149706  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_0  macrocell70   4144   5394  2157763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell70         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_1\/q
Path End       : \LCD_2:BUART:pollcount_1\/main_2
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2157799p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_1\/q       macrocell60   1250   1250  2152180  RISE       1
\LCD_2:BUART:pollcount_1\/main_2  macrocell60   4108   5358  2157799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157831p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell43   1250   1250  2150313  RISE       1
\LCD_1:BUART:rx_state_0\/main_0  macrocell43   4075   5325  2157831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157831p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q               macrocell43   1250   1250  2150313  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_0  macrocell46   4075   5325  2157831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_0
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2157831p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q        macrocell43   1250   1250  2150313  RISE       1
\LCD_1:BUART:rx_status_3\/main_0  macrocell47   4075   5325  2157831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157843p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157843  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_5       macrocell41   3374   5314  2157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_2\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157843p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157843  RISE       1
\LCD_1:BUART:rx_state_2\/main_7         macrocell44   3374   5314  2157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_3\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157843p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157843  RISE       1
\LCD_1:BUART:rx_state_3\/main_5         macrocell45   3374   5314  2157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_load_fifo\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157967p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_load_fifo\/q            macrocell65     1250   1250  2153340  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   4320   5570  2157967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2158013p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell53   1250   1250  2145767  RISE       1
\LCD_1:BUART:tx_state_2\/main_0  macrocell54   3894   5144  2158013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell54         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:txn\/main_1
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2158013p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q  macrocell53   1250   1250  2145767  RISE       1
\LCD_1:BUART:txn\/main_1    macrocell57   3894   5144  2158013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell57         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158014p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158014  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_7       macrocell41   3203   5143  2158014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_2\/main_9
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158014p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158014  RISE       1
\LCD_1:BUART:rx_state_2\/main_9         macrocell44   3203   5143  2158014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_3\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158014p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158014  RISE       1
\LCD_1:BUART:rx_state_3\/main_7         macrocell45   3203   5143  2158014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:txn\/q
Path End       : \LCD_2:BUART:txn\/main_0
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2158098p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell81         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:txn\/q       macrocell81   1250   1250  2158098  RISE       1
\LCD_2:BUART:txn\/main_0  macrocell81   3808   5058  2158098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell81         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158146p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158146  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_6       macrocell65   3070   5010  2158146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_0\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158146p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158146  RISE       1
\LCD_2:BUART:rx_state_0\/main_6         macrocell67   3070   5010  2158146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_3\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158146p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158146  RISE       1
\LCD_2:BUART:rx_state_3\/main_6         macrocell69   3070   5010  2158146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158149  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_4       macrocell65   3068   5008  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_0\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158149  RISE       1
\LCD_2:BUART:rx_state_0\/main_4         macrocell67   3068   5008  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_3\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158149  RISE       1
\LCD_2:BUART:rx_state_3\/main_4         macrocell69   3068   5008  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_2\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158156p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158146  RISE       1
\LCD_2:BUART:rx_state_2\/main_6         macrocell68   3061   5001  2158156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_2\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158156p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158149  RISE       1
\LCD_2:BUART:rx_state_2\/main_4         macrocell68   3060   5000  2158156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_load_fifo\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158199p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_load_fifo\/q            macrocell41     1250   1250  2152660  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   4087   5337  2158199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2158219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell52   1250   1250  2145974  RISE       1
\LCD_1:BUART:tx_state_2\/main_1  macrocell54   3688   4938  2158219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell54         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:txn\/main_2
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2158219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q  macrocell52   1250   1250  2145974  RISE       1
\LCD_1:BUART:txn\/main_2    macrocell57   3688   4938  2158219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell57         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2158248p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell54   1250   1250  2146904  RISE       1
\LCD_1:BUART:tx_state_0\/main_3  macrocell52   3658   4908  2158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2158248p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell54   1250   1250  2146904  RISE       1
\LCD_1:BUART:tx_state_1\/main_2  macrocell53   3658   4908  2158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158305p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158305  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_2   macrocell38   2912   4852  2158305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158311p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158311  RISE       1
MODIN13_0/main_1                        macrocell1    2906   4846  2158311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158311p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158311  RISE       1
MODIN13_1/main_1                        macrocell2    2906   4846  2158311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158311p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158311  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_1   macrocell38   2906   4846  2158311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158319p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158319  RISE       1
MODIN13_0/main_0                        macrocell1    2897   4837  2158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158319p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158319  RISE       1
MODIN13_1/main_0                        macrocell2    2897   4837  2158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158319p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158319  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_0   macrocell38   2897   4837  2158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \LCD_1:BUART:rx_state_0\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158501p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN13_0/q                      macrocell1    1250   1250  2153679  RISE       1
\LCD_1:BUART:rx_state_0\/main_6  macrocell43   3406   4656  2158501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \LCD_1:BUART:rx_status_3\/main_6
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2158501p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN13_0/q                       macrocell1    1250   1250  2153679  RISE       1
\LCD_1:BUART:rx_status_3\/main_6  macrocell47   3406   4656  2158501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \LCD_1:BUART:rx_state_0\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158505p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN13_1/q                      macrocell2    1250   1250  2153682  RISE       1
\LCD_1:BUART:rx_state_0\/main_5  macrocell43   3401   4651  2158505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \LCD_1:BUART:rx_status_3\/main_5
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2158505p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN13_1/q                       macrocell2    1250   1250  2153682  RISE       1
\LCD_1:BUART:rx_status_3\/main_5  macrocell47   3401   4651  2158505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_0\/main_8
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158593p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157843  RISE       1
\LCD_1:BUART:rx_state_0\/main_8         macrocell43   2624   4564  2158593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158603p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell44   1250   1250  2151085  RISE       1
\LCD_1:BUART:rx_state_0\/main_3  macrocell43   3304   4554  2158603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158603p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q               macrocell44   1250   1250  2151085  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_2  macrocell46   3304   4554  2158603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_3
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2158603p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q        macrocell44   1250   1250  2151085  RISE       1
\LCD_1:BUART:rx_status_3\/main_3  macrocell47   3304   4554  2158603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:txn\/q
Path End       : \LCD_1:BUART:txn\/main_0
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2158628p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell57         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:txn\/q       macrocell57   1250   1250  2158628  RISE       1
\LCD_1:BUART:txn\/main_0  macrocell57   3279   4529  2158628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell57         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_9
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158719p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q      macrocell59   1250   1250  2153990  RISE       1
\LCD_2:BUART:rx_state_0\/main_9  macrocell67   3187   4437  2158719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_6
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2158719p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q       macrocell59   1250   1250  2153990  RISE       1
\LCD_2:BUART:rx_status_3\/main_6  macrocell71   3187   4437  2158719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158757p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell45   1250   1250  2151238  RISE       1
\LCD_1:BUART:rx_state_0\/main_2  macrocell43   3150   4400  2158757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158757p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q               macrocell45   1250   1250  2151238  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_1  macrocell46   3150   4400  2158757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_2
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2158757p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q        macrocell45   1250   1250  2151238  RISE       1
\LCD_1:BUART:rx_status_3\/main_2  macrocell47   3150   4400  2158757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158817p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell76   1250   1250  2148975  RISE       1
\LCD_2:BUART:tx_state_0\/main_1  macrocell76   3090   4340  2158817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158817p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell76   1250   1250  2148975  RISE       1
\LCD_2:BUART:tx_state_1\/main_1  macrocell77   3090   4340  2158817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_status_3\/q
Path End       : \LCD_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD_1:BUART:sRX:RxSts\/clock
Path slack     : 2158839p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_status_3\/q       macrocell47    1250   1250  2158839  RISE       1
\LCD_1:BUART:sRX:RxSts\/status_3  statusicell3   6077   7327  2158839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:pollcount_0\/main_0
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 2158875p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158875  RISE       1
\LCD_2:BUART:pollcount_0\/main_0        macrocell59   2342   4282  2158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:pollcount_1\/main_0
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2158875p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158875  RISE       1
\LCD_2:BUART:pollcount_1\/main_0        macrocell60   2342   4282  2158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158875p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158875  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_0   macrocell62   2342   4282  2158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158891p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158891  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_2   macrocell62   2326   4266  2158891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:pollcount_0\/main_1
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158903  RISE       1
\LCD_2:BUART:pollcount_0\/main_1        macrocell59   2314   4254  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:pollcount_1\/main_1
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158903  RISE       1
\LCD_2:BUART:pollcount_1\/main_1        macrocell60   2314   4254  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158903  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_1   macrocell62   2314   4254  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_0\/main_10
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158014  RISE       1
\LCD_1:BUART:rx_state_0\/main_10        macrocell43   2310   4250  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158951p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell76   1250   1250  2148975  RISE       1
\LCD_2:BUART:tx_state_2\/main_1  macrocell78   2955   4205  2158951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:txn\/main_2
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2158951p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q  macrocell76   1250   1250  2148975  RISE       1
\LCD_2:BUART:txn\/main_2    macrocell81   2955   4205  2158951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell81         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell77   1250   1250  2149132  RISE       1
\LCD_2:BUART:tx_state_0\/main_0  macrocell76   2923   4173  2158983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell77   1250   1250  2149132  RISE       1
\LCD_2:BUART:tx_state_1\/main_0  macrocell77   2923   4173  2158983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158985p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell77   1250   1250  2149132  RISE       1
\LCD_2:BUART:tx_state_2\/main_0  macrocell78   2921   4171  2158985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:txn\/main_1
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2158985p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q  macrocell77   1250   1250  2149132  RISE       1
\LCD_2:BUART:txn\/main_1    macrocell81   2921   4171  2158985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell81         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159103p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell53   1250   1250  2145767  RISE       1
\LCD_1:BUART:tx_state_0\/main_0  macrocell52   2804   4054  2159103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159103p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell53   1250   1250  2145767  RISE       1
\LCD_1:BUART:tx_state_1\/main_0  macrocell53   2804   4054  2159103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159126p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell54   1250   1250  2146904  RISE       1
\LCD_1:BUART:tx_state_2\/main_2  macrocell54   2781   4031  2159126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell54         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:txn\/main_4
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2159126p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q  macrocell54   1250   1250  2146904  RISE       1
\LCD_1:BUART:txn\/main_4    macrocell57   2781   4031  2159126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell57         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2159135p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell78   1250   1250  2149293  RISE       1
\LCD_2:BUART:tx_state_0\/main_3  macrocell76   2772   4022  2159135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2159135p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell78   1250   1250  2149293  RISE       1
\LCD_2:BUART:tx_state_1\/main_2  macrocell77   2772   4022  2159135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell78   1250   1250  2149293  RISE       1
\LCD_2:BUART:tx_state_2\/main_2  macrocell78   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:txn\/main_4
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q  macrocell78   1250   1250  2149293  RISE       1
\LCD_2:BUART:txn\/main_4    macrocell81   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell81         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159211p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q         macrocell69   1250   1250  2151171  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_2  macrocell65   2695   3945  2159211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159211p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell69   1250   1250  2151171  RISE       1
\LCD_2:BUART:rx_state_0\/main_2  macrocell67   2695   3945  2159211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2159211p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell69   1250   1250  2151171  RISE       1
\LCD_2:BUART:rx_state_3\/main_2  macrocell69   2695   3945  2159211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_2
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2159211p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q        macrocell69   1250   1250  2151171  RISE       1
\LCD_2:BUART:rx_status_3\/main_2  macrocell71   2695   3945  2159211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159228p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell69   1250   1250  2151171  RISE       1
\LCD_2:BUART:rx_state_2\/main_2  macrocell68   2679   3929  2159228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159228p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q               macrocell69   1250   1250  2151171  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_1  macrocell70   2679   3929  2159228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell70         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2159282p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell1    1250   1250  2153679  RISE       1
MODIN13_0/main_3  macrocell1    2625   3875  2159282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2159282p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell1    1250   1250  2153679  RISE       1
MODIN13_1/main_4  macrocell2    2625   3875  2159282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2159285p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell2    1250   1250  2153682  RISE       1
MODIN13_1/main_3  macrocell2    2621   3871  2159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159312p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell52   1250   1250  2145974  RISE       1
\LCD_1:BUART:tx_state_0\/main_1  macrocell52   2595   3845  2159312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159312p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell52   1250   1250  2145974  RISE       1
\LCD_1:BUART:tx_state_1\/main_1  macrocell53   2595   3845  2159312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159365p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q         macrocell44   1250   1250  2151085  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_3  macrocell41   2541   3791  2159365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2159365p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell44   1250   1250  2151085  RISE       1
\LCD_1:BUART:rx_state_2\/main_3  macrocell44   2541   3791  2159365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2159365p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell44   1250   1250  2151085  RISE       1
\LCD_1:BUART:rx_state_3\/main_3  macrocell45   2541   3791  2159365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell68   1250   1250  2151324  RISE       1
\LCD_2:BUART:rx_state_2\/main_3  macrocell68   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q               macrocell68   1250   1250  2151324  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_2  macrocell70   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell70         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159382p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q         macrocell68   1250   1250  2151324  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_3  macrocell65   2525   3775  2159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159382p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell68   1250   1250  2151324  RISE       1
\LCD_2:BUART:rx_state_0\/main_3  macrocell67   2525   3775  2159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2159382p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell68   1250   1250  2151324  RISE       1
\LCD_2:BUART:rx_state_3\/main_3  macrocell69   2525   3775  2159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_3
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2159382p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q        macrocell68   1250   1250  2151324  RISE       1
\LCD_2:BUART:rx_status_3\/main_3  macrocell71   2525   3775  2159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:pollcount_0\/main_3
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q       macrocell59   1250   1250  2153990  RISE       1
\LCD_2:BUART:pollcount_0\/main_3  macrocell59   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:pollcount_1\/main_4
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q       macrocell59   1250   1250  2153990  RISE       1
\LCD_2:BUART:pollcount_1\/main_4  macrocell60   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_last\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_9
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159650p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_last\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_last\/q          macrocell64   1250   1250  2159650  RISE       1
\LCD_2:BUART:rx_state_2\/main_9  macrocell68   2257   3507  2159650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_last\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2159665p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_last\/clock_0                              macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_last\/q          macrocell40   1250   1250  2159665  RISE       1
\LCD_1:BUART:rx_state_2\/main_6  macrocell44   2241   3491  2159665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q         macrocell45   1250   1250  2151238  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_2  macrocell41   2238   3488  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell45   1250   1250  2151238  RISE       1
\LCD_1:BUART:rx_state_2\/main_2  macrocell44   2238   3488  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell45   1250   1250  2151238  RISE       1
\LCD_1:BUART:rx_state_3\/main_2  macrocell45   2238   3488  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_status_3\/q
Path End       : \LCD_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD_2:BUART:sRX:RxSts\/clock
Path slack     : 2162660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_status_3\/q       macrocell71    1250   1250  2162660  RISE       1
\LCD_2:BUART:sRX:RxSts\/status_3  statusicell5   2257   3507  2162660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxSts\/clock                              statusicell5        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15126
-------------------------------------   ----- 
End-of-path arrival time (ps)           15126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                      macrocell30     1250   1250  13020351  RISE       1
\Impresora:BUART:counter_load_not\/main_1           macrocell14     4529   5779  13020351  RISE       1
\Impresora:BUART:counter_load_not\/q                macrocell14     3350   9129  13020351  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   5997  15126  13020351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13021565p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14091
-------------------------------------   ----- 
End-of-path arrival time (ps)           14091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   2510   2510  13021565  RISE       1
\Impresora:BUART:tx_bitclk_enable_pre\/main_0      macrocell29     5992   8502  13021565  RISE       1
\Impresora:BUART:tx_bitclk_enable_pre\/q           macrocell29     3350  11852  13021565  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2240  14091  13021565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Impresora:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023068p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13239
-------------------------------------   ----- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q            macrocell22   1250   1250  13023068  RISE       1
\Impresora:BUART:rx_counter_load\/main_2  macrocell17   4455   5705  13023068  RISE       1
\Impresora:BUART:rx_counter_load\/q       macrocell17   3350   9055  13023068  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/load   count7cell    4185  13239  13023068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13024608p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell12   2510   2510  13024608  RISE       1
\PC:BUART:tx_bitclk_enable_pre\/main_0      macrocell97      2896   5406  13024608  RISE       1
\PC:BUART:tx_bitclk_enable_pre\/q           macrocell97      3350   8756  13024608  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell11   2293  11049  13024608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024714p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6190
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10763
-------------------------------------   ----- 
End-of-path arrival time (ps)           10763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell99         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q                      macrocell99      1250   1250  13024714  RISE       1
\PC:BUART:counter_load_not\/main_0           macrocell82      3871   5121  13024714  RISE       1
\PC:BUART:counter_load_not\/q                macrocell82      3350   8471  13024714  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   2292  10763  13024714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025488p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -5360
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10819
-------------------------------------   ----- 
End-of-path arrival time (ps)           10819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q   macrocell83   1250   1250  13025488  RISE       1
\PC:BUART:rx_counter_load\/main_3  macrocell85   3907   5157  13025488  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell85   3350   8507  13025488  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2312  10819  13025488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PC:BUART:sTX:TxSts\/clock
Path slack     : 13026219p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14948
-------------------------------------   ----- 
End-of-path arrival time (ps)           14948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  13026219  RISE       1
\PC:BUART:tx_status_0\/main_2                 macrocell101     5080   8660  13026219  RISE       1
\PC:BUART:tx_status_0\/q                      macrocell101     3350  12010  13026219  RISE       1
\PC:BUART:sTX:TxSts\/status_0                 statusicell8     2938  14948  13026219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxSts\/clock                                 statusicell8        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 13027473p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13694
-------------------------------------   ----- 
End-of-path arrival time (ps)           13694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13027473  RISE       1
\PC:BUART:rx_status_4\/main_1                 macrocell94      2288   5868  13027473  RISE       1
\PC:BUART:rx_status_4\/q                      macrocell94      3350   9218  13027473  RISE       1
\PC:BUART:sRX:RxSts\/status_4                 statusicell7     4476  13694  13027473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell7        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028817p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                macrocell30     1250   1250  13020351  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   5589   6839  13028817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sTX:TxSts\/status_0
Capture Clock  : \Impresora:BUART:sTX:TxSts\/clock
Path slack     : 13028845p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12322
-------------------------------------   ----- 
End-of-path arrival time (ps)           12322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13028845  RISE       1
\Impresora:BUART:tx_status_0\/main_2                 macrocell33     3129   6709  13028845  RISE       1
\Impresora:BUART:tx_status_0\/q                      macrocell33     3350  10059  13028845  RISE       1
\Impresora:BUART:sTX:TxSts\/status_0                 statusicell2    2263  12322  13028845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sRX:RxSts\/status_4
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 13029032p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12134
-------------------------------------   ----- 
End-of-path arrival time (ps)           12134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13029032  RISE       1
\Impresora:BUART:rx_status_4\/main_1                 macrocell26     2308   5888  13029032  RISE       1
\Impresora:BUART:rx_status_4\/q                      macrocell26     3350   9238  13029032  RISE       1
\Impresora:BUART:sRX:RxSts\/status_4                 statusicell1    2896  12134  13029032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:tx_state_0\/main_2
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13029497p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  13026219  RISE       1
\PC:BUART:tx_state_0\/main_2                  macrocell98      5080   8660  13029497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell98         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Impresora:BUART:tx_bitclk\/main_0
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 13029655p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8502
-------------------------------------   ---- 
End-of-path arrival time (ps)           8502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   2510   2510  13021565  RISE       1
\Impresora:BUART:tx_bitclk\/main_0                 macrocell28     5992   8502  13029655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029728p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell98         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q                macrocell98      1250   1250  13025415  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell11   4679   5929  13029728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029929p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q       macrocell83      1250   1250  13025488  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   4477   5727  13029929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_1\/main_1
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13030017p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8140
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell30   1250   1250  13020351  RISE       1
\Impresora:BUART:tx_state_1\/main_1  macrocell31   6890   8140  13030017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_2\/main_1
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13030017p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8140
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell30   1250   1250  13020351  RISE       1
\Impresora:BUART:tx_state_2\/main_1  macrocell32   6890   8140  13030017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_2\/main_7
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13030232p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030232  RISE       1
\Impresora:BUART:rx_state_2\/main_7         macrocell22   5985   7925  13030232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030449p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q                macrocell89      1250   1250  13025869  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   3958   5208  13030449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030576p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q                macrocell31     1250   1250  13020618  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3831   5081  13030576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:tx_state_0\/main_2
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13030642p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13028845  RISE       1
\Impresora:BUART:tx_state_0\/main_2                  macrocell30     3934   7514  13030642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \PC:BUART:rx_state_0\/main_6
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13030797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                    macrocell7    1250   1250  13026710  RISE       1
\PC:BUART:rx_state_0\/main_6  macrocell89   6109   7359  13030797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \PC:BUART:rx_status_3\/main_6
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13030797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                     macrocell7    1250   1250  13026710  RISE       1
\PC:BUART:rx_status_3\/main_6  macrocell93   6109   7359  13030797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030826p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q          macrocell16     1250   1250  13030826  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3581   4831  13030826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PC:BUART:txn\/main_3
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13030890p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                             model name      delay     AT     slack  edge  Fanout
-----------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell11   4370   4370  13030890  RISE       1
\PC:BUART:txn\/main_3                macrocell103     2897   7267  13030890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell103        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_3
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13030934p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q         macrocell22   1250   1250  13023068  RISE       1
\Impresora:BUART:rx_load_fifo\/main_3  macrocell19   5972   7222  13030934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_0\/main_3
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13030934p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell22   1250   1250  13023068  RISE       1
\Impresora:BUART:rx_state_0\/main_3  macrocell21   5972   7222  13030934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_3\/main_3
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13030934p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell22   1250   1250  13023068  RISE       1
\Impresora:BUART:rx_state_3\/main_3  macrocell23   5972   7222  13030934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_status_3\/main_3
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13030934p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q        macrocell22   1250   1250  13023068  RISE       1
\Impresora:BUART:rx_status_3\/main_3  macrocell25   5972   7222  13030934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031150p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q          macrocell84      1250   1250  13031150  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   3257   4507  13031150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031166p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q       macrocell15     1250   1250  13024274  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3241   4491  13031166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031274p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell99         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q                macrocell99      1250   1250  13024714  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell11   3133   4383  13031274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031310p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q                macrocell21     1250   1250  13024437  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3096   4346  13031310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:txn\/main_2
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13031317p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell98         0      0  RISE       1

Data path
pin name                 model name    delay     AT     slack  edge  Fanout
-----------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q  macrocell98    1250   1250  13025415  RISE       1
\PC:BUART:txn\/main_2    macrocell103   5589   6839  13031317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell103        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Impresora:BUART:txn\/main_3
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13031554p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  13031554  RISE       1
\Impresora:BUART:txn\/main_3                macrocell35     2233   6603  13031554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell35         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_load_fifo\/main_5
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13031645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030232  RISE       1
\Impresora:BUART:rx_load_fifo\/main_5       macrocell19   4572   6512  13031645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_0\/main_8
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13031645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030232  RISE       1
\Impresora:BUART:rx_state_0\/main_8         macrocell21   4572   6512  13031645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_3\/main_5
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13031645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030232  RISE       1
\Impresora:BUART:rx_state_3\/main_5         macrocell23   4572   6512  13031645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Impresora:BUART:rx_state_0\/main_5
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13032023p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                           macrocell6    1250   1250  13027451  RISE       1
\Impresora:BUART:rx_state_0\/main_5  macrocell21   4883   6133  13032023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Impresora:BUART:rx_status_3\/main_5
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13032023p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                            macrocell6    1250   1250  13027451  RISE       1
\Impresora:BUART:rx_status_3\/main_5  macrocell25   4883   6133  13032023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:txn\/main_1
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13032115p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q  macrocell31   1250   1250  13020618  RISE       1
\Impresora:BUART:txn\/main_1    macrocell35   4791   6041  13032115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell35         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_1\/main_1
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13032249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell98         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell98   1250   1250  13025415  RISE       1
\PC:BUART:tx_state_1\/main_1  macrocell99   4657   5907  13032249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell99         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_2\/main_1
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13032249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell98         0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell98    1250   1250  13025415  RISE       1
\PC:BUART:tx_state_2\/main_1  macrocell100   4657   5907  13032249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell100        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_0\/main_1
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13032378p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell30   1250   1250  13020351  RISE       1
\Impresora:BUART:tx_state_0\/main_1  macrocell30   4529   5779  13032378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13032378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q         macrocell89   1250   1250  13025869  RISE       1
\PC:BUART:rx_load_fifo\/main_0  macrocell87   4528   5778  13032378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell87         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_0\/main_0
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13032378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell89   1250   1250  13025869  RISE       1
\PC:BUART:rx_state_0\/main_0  macrocell89   4528   5778  13032378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_3\/main_0
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13032378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell89   1250   1250  13025869  RISE       1
\PC:BUART:rx_state_3\/main_0  macrocell91   4528   5778  13032378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_status_3\/main_0
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13032378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q        macrocell89   1250   1250  13025869  RISE       1
\PC:BUART:rx_status_3\/main_0  macrocell93   4528   5778  13032378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_2\/main_1
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13032379p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13030826  RISE       1
\Impresora:BUART:rx_state_2\/main_1   macrocell22   4528   5778  13032379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_2\/main_3
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13032452p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell22   1250   1250  13023068  RISE       1
\Impresora:BUART:rx_state_2\/main_3  macrocell22   4455   5705  13032452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032452p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q               macrocell22   1250   1250  13023068  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_2  macrocell24   4455   5705  13032452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_0\/main_0
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13032645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell31   1250   1250  13020618  RISE       1
\Impresora:BUART:tx_state_0\/main_0  macrocell30   4262   5512  13032645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q         macrocell91   1250   1250  13025736  RISE       1
\PC:BUART:rx_load_fifo\/main_2  macrocell87   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell87         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_0\/main_2
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell91   1250   1250  13025736  RISE       1
\PC:BUART:rx_state_0\/main_2  macrocell89   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_3\/main_2
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell91   1250   1250  13025736  RISE       1
\PC:BUART:rx_state_3\/main_2  macrocell91   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_status_3\/main_2
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q        macrocell91   1250   1250  13025736  RISE       1
\PC:BUART:rx_status_3\/main_2  macrocell93   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PC:BUART:tx_bitclk\/main_0
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13032751p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell12   2510   2510  13024608  RISE       1
\PC:BUART:tx_bitclk\/main_0                 macrocell96      2896   5406  13032751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell96         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_1
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13032940p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q   macrocell16   1250   1250  13030826  RISE       1
\Impresora:BUART:rx_load_fifo\/main_1  macrocell19   3967   5217  13032940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_0\/main_1
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13032940p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13030826  RISE       1
\Impresora:BUART:rx_state_0\/main_1   macrocell21   3967   5217  13032940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_3\/main_1
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13032940p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13030826  RISE       1
\Impresora:BUART:rx_state_3\/main_1   macrocell23   3967   5217  13032940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_status_3\/main_1
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13032940p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13030826  RISE       1
\Impresora:BUART:rx_status_3\/main_1  macrocell25   3967   5217  13032940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_state_2\/main_5
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13033000p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q  macrocell83   1250   1250  13025488  RISE       1
\PC:BUART:rx_state_2\/main_5      macrocell90   3907   5157  13033000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033000p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q      macrocell83   1250   1250  13025488  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_3  macrocell92   3907   5157  13033000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell92         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:txn\/main_2
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13033019p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q  macrocell30   1250   1250  13020351  RISE       1
\Impresora:BUART:txn\/main_2    macrocell35   3888   5138  13033019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell35         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_0\/main_0
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13033036p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell99         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell99   1250   1250  13024714  RISE       1
\PC:BUART:tx_state_0\/main_0  macrocell98   3871   5121  13033036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell98         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:txn\/main_1
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13033037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell99         0      0  RISE       1

Data path
pin name                 model name    delay     AT     slack  edge  Fanout
-----------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q  macrocell99    1250   1250  13024714  RISE       1
\PC:BUART:txn\/main_1    macrocell103   3869   5119  13033037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell103        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_2\/main_2
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13033248p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell91   1250   1250  13025736  RISE       1
\PC:BUART:rx_state_2\/main_2  macrocell90   3659   4909  13033248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033248p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q               macrocell91   1250   1250  13025736  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_1  macrocell92   3659   4909  13033248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell92         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033266p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033266  RISE       1
MODIN5_0/main_1                             macrocell5    2951   4891  13033266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033266p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033266  RISE       1
MODIN5_1/main_1                             macrocell6    2951   4891  13033266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033266p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033266  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_1   macrocell16   2951   4891  13033266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_0
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033270p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033270  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_2   macrocell16   2947   4887  13033270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033281  RISE       1
\PC:BUART:rx_bitclk_enable\/main_2   macrocell84   2936   4876  13033281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033282  RISE       1
MODIN5_0/main_0                             macrocell5    2934   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033282  RISE       1
MODIN5_1/main_0                             macrocell6    2934   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033282  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_0   macrocell16   2934   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
MODIN9_0/main_1                      macrocell7    2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
MODIN9_1/main_1                      macrocell8    2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
\PC:BUART:rx_bitclk_enable\/main_1   macrocell84   2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033294  RISE       1
MODIN9_0/main_0                      macrocell7    2922   4862  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033294  RISE       1
MODIN9_1/main_0                      macrocell8    2922   4862  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033294  RISE       1
\PC:BUART:rx_bitclk_enable\/main_0   macrocell84   2922   4862  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_1\/main_3
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13033314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell28   1250   1250  13022188  RISE       1
\Impresora:BUART:tx_state_1\/main_3  macrocell31   3592   4842  13033314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_2\/main_3
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13033314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell28   1250   1250  13022188  RISE       1
\Impresora:BUART:tx_state_2\/main_3  macrocell32   3592   4842  13033314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \PC:BUART:rx_state_0\/main_5
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033371p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                    macrocell8    1250   1250  13027912  RISE       1
\PC:BUART:rx_state_0\/main_5  macrocell89   3535   4785  13033371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \PC:BUART:rx_status_3\/main_5
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13033371p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                     macrocell8    1250   1250  13027912  RISE       1
\PC:BUART:rx_status_3\/main_5  macrocell93   3535   4785  13033371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_2\/main_0
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13033381p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell89   1250   1250  13025869  RISE       1
\PC:BUART:rx_state_2\/main_0  macrocell90   3526   4776  13033381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033381p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q               macrocell89   1250   1250  13025869  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_0  macrocell92   3526   4776  13033381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell92         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_load_fifo\/main_7
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033397p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033397  RISE       1
\Impresora:BUART:rx_load_fifo\/main_7       macrocell19   2819   4759  13033397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_0\/main_10
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033397p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033397  RISE       1
\Impresora:BUART:rx_state_0\/main_10        macrocell21   2819   4759  13033397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_3\/main_7
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033397p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033397  RISE       1
\Impresora:BUART:rx_state_3\/main_7         macrocell23   2819   4759  13033397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_2\/main_9
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033404p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033397  RISE       1
\Impresora:BUART:rx_state_2\/main_9         macrocell22   2812   4752  13033404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_2\/main_8
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\PC:BUART:rx_state_2\/main_8         macrocell90   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_2\/main_7
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\PC:BUART:rx_state_2\/main_7         macrocell90   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\PC:BUART:rx_load_fifo\/main_6       macrocell87   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell87         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_0\/main_9
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\PC:BUART:rx_state_0\/main_9         macrocell89   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_3\/main_6
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\PC:BUART:rx_state_3\/main_6         macrocell91   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\PC:BUART:rx_load_fifo\/main_5       macrocell87   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell87         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_0\/main_8
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\PC:BUART:rx_state_0\/main_8         macrocell89   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_3\/main_5
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\PC:BUART:rx_state_3\/main_5         macrocell91   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q  macrocell83   1250   1250  13025488  RISE       1
\PC:BUART:rx_load_fifo\/main_4    macrocell87   3472   4722  13033435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell87         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_state_0\/main_7
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q  macrocell83   1250   1250  13025488  RISE       1
\PC:BUART:rx_state_0\/main_7      macrocell89   3472   4722  13033435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_state_3\/main_4
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13033435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q  macrocell83   1250   1250  13025488  RISE       1
\PC:BUART:rx_state_3\/main_4      macrocell91   3472   4722  13033435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_status_3\/main_7
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13033435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q  macrocell83   1250   1250  13025488  RISE       1
\PC:BUART:rx_status_3\/main_7     macrocell93   3472   4722  13033435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_0\/main_3
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13033538p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell32   1250   1250  13021511  RISE       1
\Impresora:BUART:tx_state_0\/main_3  macrocell30   3369   4619  13033538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:txn\/main_4
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13033547p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q  macrocell32   1250   1250  13021511  RISE       1
\Impresora:BUART:txn\/main_4    macrocell35   3360   4610  13033547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell35         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_load_fifo\/main_6
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033567p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033567  RISE       1
\Impresora:BUART:rx_load_fifo\/main_6       macrocell19   2649   4589  13033567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_0\/main_9
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033567p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033567  RISE       1
\Impresora:BUART:rx_state_0\/main_9         macrocell21   2649   4589  13033567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_3\/main_6
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033567p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033567  RISE       1
\Impresora:BUART:rx_state_3\/main_6         macrocell23   2649   4589  13033567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_2\/main_9
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13033571p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033571  RISE       1
\PC:BUART:rx_state_2\/main_9         macrocell90   2645   4585  13033571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_2\/main_8
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033579p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033567  RISE       1
\Impresora:BUART:rx_state_2\/main_8         macrocell22   2637   4577  13033579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033585p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033571  RISE       1
\PC:BUART:rx_load_fifo\/main_7       macrocell87   2632   4572  13033585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell87         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_0\/main_10
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033585p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033571  RISE       1
\PC:BUART:rx_state_0\/main_10        macrocell89   2632   4572  13033585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_3\/main_7
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13033585p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033571  RISE       1
\PC:BUART:rx_state_3\/main_7         macrocell91   2632   4572  13033585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_4
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q  macrocell15   1250   1250  13024274  RISE       1
\Impresora:BUART:rx_load_fifo\/main_4    macrocell19   3261   4511  13033645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_state_0\/main_7
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q  macrocell15   1250   1250  13024274  RISE       1
\Impresora:BUART:rx_state_0\/main_7      macrocell21   3261   4511  13033645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_state_3\/main_4
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q  macrocell15   1250   1250  13024274  RISE       1
\Impresora:BUART:rx_state_3\/main_4      macrocell23   3261   4511  13033645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_status_3\/main_7
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13033645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q  macrocell15   1250   1250  13024274  RISE       1
\Impresora:BUART:rx_status_3\/main_7     macrocell25   3261   4511  13033645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033656p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q   macrocell84   1250   1250  13031150  RISE       1
\PC:BUART:rx_load_fifo\/main_1  macrocell87   3251   4501  13033656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell87         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_0\/main_1
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033656p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  13031150  RISE       1
\PC:BUART:rx_state_0\/main_1   macrocell89   3251   4501  13033656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_3\/main_1
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13033656p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  13031150  RISE       1
\PC:BUART:rx_state_3\/main_1   macrocell91   3251   4501  13033656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_status_3\/main_1
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13033656p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  13031150  RISE       1
\PC:BUART:rx_status_3\/main_1  macrocell93   3251   4501  13033656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_state_2\/main_5
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033659p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q  macrocell15   1250   1250  13024274  RISE       1
\Impresora:BUART:rx_state_2\/main_5      macrocell22   3248   4498  13033659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033659p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q      macrocell15   1250   1250  13024274  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_3  macrocell24   3248   4498  13033659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033674p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell6    1250   1250  13027451  RISE       1
MODIN5_1/main_3  macrocell6    3233   4483  13033674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_2\/main_1
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13033679p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  13031150  RISE       1
\PC:BUART:rx_state_2\/main_1   macrocell90   3228   4478  13033679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:txn\/main_4
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                 model name    delay     AT     slack  edge  Fanout
-----------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q  macrocell100   1250   1250  13025373  RISE       1
\PC:BUART:txn\/main_4    macrocell103   3214   4464  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell103        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_0\/main_3
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13033695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell100   1250   1250  13025373  RISE       1
\PC:BUART:tx_state_0\/main_3  macrocell98    3212   4462  13033695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell98         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:txn\/main_5
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13033699p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell96         0      0  RISE       1

Data path
pin name                model name    delay     AT     slack  edge  Fanout
----------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q  macrocell96    1250   1250  13025379  RISE       1
\PC:BUART:txn\/main_5   macrocell103   3207   4457  13033699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell103        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Impresora:BUART:rx_state_0\/main_6
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033700p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                           macrocell5    1250   1250  13028377  RISE       1
\Impresora:BUART:rx_state_0\/main_6  macrocell21   3206   4456  13033700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Impresora:BUART:rx_status_3\/main_6
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13033700p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                            macrocell5    1250   1250  13028377  RISE       1
\Impresora:BUART:rx_status_3\/main_6  macrocell25   3206   4456  13033700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_0\/main_4
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13033701p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell96         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell96   1250   1250  13025379  RISE       1
\PC:BUART:tx_state_0\/main_4  macrocell98   3205   4455  13033701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell98         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_0\/main_1
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell98         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell98   1250   1250  13025415  RISE       1
\PC:BUART:tx_state_0\/main_1  macrocell98   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell98         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_1\/main_0
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13033783p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell99         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell99   1250   1250  13024714  RISE       1
\PC:BUART:tx_state_1\/main_0  macrocell99   3124   4374  13033783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell99         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_2\/main_0
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13033783p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell99         0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell99    1250   1250  13024714  RISE       1
\PC:BUART:tx_state_2\/main_0  macrocell100   3124   4374  13033783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell100        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_2\/main_0
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033821p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell21   1250   1250  13024437  RISE       1
\Impresora:BUART:rx_state_2\/main_0  macrocell22   3085   4335  13033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033821p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q               macrocell21   1250   1250  13024437  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_0  macrocell24   3085   4335  13033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:txn\/q
Path End       : \Impresora:BUART:txn\/main_0
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13033877p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:txn\/q       macrocell35   1250   1250  13033877  RISE       1
\Impresora:BUART:txn\/main_0  macrocell35   3029   4279  13033877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell35         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_0
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033940p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q         macrocell21   1250   1250  13024437  RISE       1
\Impresora:BUART:rx_load_fifo\/main_0  macrocell19   2967   4217  13033940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_0\/main_0
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033940p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell21   1250   1250  13024437  RISE       1
\Impresora:BUART:rx_state_0\/main_0  macrocell21   2967   4217  13033940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_3\/main_0
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033940p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell21   1250   1250  13024437  RISE       1
\Impresora:BUART:rx_state_3\/main_0  macrocell23   2967   4217  13033940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_status_3\/main_0
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13033940p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q        macrocell21   1250   1250  13024437  RISE       1
\Impresora:BUART:rx_status_3\/main_0  macrocell25   2967   4217  13033940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q         macrocell90   1250   1250  13026601  RISE       1
\PC:BUART:rx_load_fifo\/main_3  macrocell87   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell87         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_0\/main_3
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell90   1250   1250  13026601  RISE       1
\PC:BUART:rx_state_0\/main_3  macrocell89   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_3\/main_3
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell90   1250   1250  13026601  RISE       1
\PC:BUART:rx_state_3\/main_3  macrocell91   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_status_3\/main_3
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q        macrocell90   1250   1250  13026601  RISE       1
\PC:BUART:rx_status_3\/main_3  macrocell93   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_2\/main_3
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell90   1250   1250  13026601  RISE       1
\PC:BUART:rx_state_2\/main_3  macrocell90   2794   4044  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q               macrocell90   1250   1250  13026601  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_2  macrocell92   2794   4044  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell92         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_0\/main_4
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13034214p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell28   1250   1250  13022188  RISE       1
\Impresora:BUART:tx_state_0\/main_4  macrocell30   2692   3942  13034214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:txn\/main_5
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13034220p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q  macrocell28   1250   1250  13022188  RISE       1
\Impresora:BUART:txn\/main_5   macrocell35   2687   3937  13034220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell35         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13034275p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell7    1250   1250  13026710  RISE       1
MODIN9_0/main_3  macrocell7    2632   3882  13034275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13034275p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell7    1250   1250  13026710  RISE       1
MODIN9_1/main_4  macrocell8    2632   3882  13034275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13034286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell8    1250   1250  13027912  RISE       1
MODIN9_1/main_3  macrocell8    2620   3870  13034286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_2\/main_2
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell23   1250   1250  13024902  RISE       1
\Impresora:BUART:rx_state_2\/main_2  macrocell22   2620   3870  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q               macrocell23   1250   1250  13024902  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_1  macrocell24   2620   3870  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_2
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q         macrocell23   1250   1250  13024902  RISE       1
\Impresora:BUART:rx_load_fifo\/main_2  macrocell19   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_0\/main_2
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell23   1250   1250  13024902  RISE       1
\Impresora:BUART:rx_state_0\/main_2  macrocell21   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_3\/main_2
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell23   1250   1250  13024902  RISE       1
\Impresora:BUART:rx_state_3\/main_2  macrocell23   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_status_3\/main_2
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q        macrocell23   1250   1250  13024902  RISE       1
\Impresora:BUART:rx_status_3\/main_2  macrocell25   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_load_fifo\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034473p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3130
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell87         0      0  RISE       1

Data path
pin name                             model name      delay     AT     slack  edge  Fanout
-----------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_load_fifo\/q            macrocell87      1250   1250  13029288  RISE       1
\PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   2814   4064  13034473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_load_fifo\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034486p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_load_fifo\/q            macrocell19     1250   1250  13030865  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2800   4050  13034486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13034600p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell5    1250   1250  13028377  RISE       1
MODIN5_0/main_3  macrocell5    2307   3557  13034600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034600p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell5    1250   1250  13028377  RISE       1
MODIN5_1/main_4  macrocell6    2307   3557  13034600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_1\/main_2
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell32   1250   1250  13021511  RISE       1
\Impresora:BUART:tx_state_1\/main_2  macrocell31   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_2\/main_2
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell32   1250   1250  13021511  RISE       1
\Impresora:BUART:tx_state_2\/main_2  macrocell32   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_1\/main_0
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell31   1250   1250  13020618  RISE       1
\Impresora:BUART:tx_state_1\/main_0  macrocell31   2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_2\/main_0
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell31   1250   1250  13020618  RISE       1
\Impresora:BUART:tx_state_2\/main_0  macrocell32   2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_1\/main_2
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell100   1250   1250  13025373  RISE       1
\PC:BUART:tx_state_1\/main_2  macrocell99    2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell99         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_2\/main_2
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell100        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell100   1250   1250  13025373  RISE       1
\PC:BUART:tx_state_2\/main_2  macrocell100   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell100        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_last\/q
Path End       : \Impresora:BUART:rx_state_2\/main_6
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_last\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_last\/q          macrocell18   1250   1250  13034610  RISE       1
\Impresora:BUART:rx_state_2\/main_6  macrocell22   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_last\/q
Path End       : \PC:BUART:rx_state_2\/main_6
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell86         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_last\/q          macrocell86   1250   1250  13034610  RISE       1
\PC:BUART:rx_state_2\/main_6  macrocell90   2296   3546  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_1\/main_3
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell96         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell96   1250   1250  13025379  RISE       1
\PC:BUART:tx_state_1\/main_3  macrocell99   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell99         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_2\/main_3
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell96         0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell96    1250   1250  13025379  RISE       1
\PC:BUART:tx_state_2\/main_3  macrocell100   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell100        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:txn\/q
Path End       : \PC:BUART:txn\/main_0
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell103        0      0  RISE       1

Data path
pin name               model name    delay     AT     slack  edge  Fanout
---------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:txn\/q       macrocell103   1250   1250  13034620  RISE       1
\PC:BUART:txn\/main_0  macrocell103   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell103        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_status_3\/q
Path End       : \Impresora:BUART:sRX:RxSts\/status_3
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 13037023p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_status_3\/q       macrocell25    1250   1250  13037023  RISE       1
\Impresora:BUART:sRX:RxSts\/status_3  statusicell1   2894   4144  13037023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_status_3\/q
Path End       : \PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 13037025p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_status_3\/q       macrocell93    1250   1250  13037025  RISE       1
\PC:BUART:sRX:RxSts\/status_3  statusicell7   2891   4141  13037025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell7        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21729299p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15341
-------------------------------------   ----- 
End-of-path arrival time (ps)           15341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q            macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_counter_load\/main_0  macrocell107   8422   9672  21729299  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell107   3350  13022  21729299  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell     2318  15341  21729299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21732988p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11002
-------------------------------------   ----- 
End-of-path arrival time (ps)           11002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell15   2510   2510  21732988  RISE       1
\Surtidor:BUART:tx_bitclk_enable_pre\/main_0      macrocell122     2890   5400  21732988  RISE       1
\Surtidor:BUART:tx_bitclk_enable_pre\/q           macrocell122     3350   8750  21732988  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell14   2252  11002  21732988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21733141p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10669
-------------------------------------   ----- 
End-of-path arrival time (ps)           10669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                      macrocell124     1250   1250  21733141  RISE       1
\Surtidor:BUART:counter_load_not\/main_1           macrocell104     3752   5002  21733141  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell104     3350   8352  21733141  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   2317  10669  21733141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21734543p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9447
-------------------------------------   ---- 
End-of-path arrival time (ps)           9447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q       macrocell105     1250   1250  21733385  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell13   8197   9447  21734543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_load_fifo\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_4
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21735329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14171
-------------------------------------   ----- 
End-of-path arrival time (ps)           14171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_load_fifo\/q      macrocell109   1250   1250  21735329  RISE       1
\Surtidor:BUART:rx_status_4\/main_0  macrocell119   6672   7922  21735329  RISE       1
\Surtidor:BUART:rx_status_4\/q       macrocell119   3350  11272  21735329  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_4  statusicell9   2899  14171  21735329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21735342p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8648
-------------------------------------   ---- 
End-of-path arrival time (ps)           8648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell106     1250   1250  21735342  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell13   7398   8648  21735342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21735740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell113     1250   1250  21729299  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell13   7000   8250  21735740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_4
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21736691p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9799
-------------------------------------   ---- 
End-of-path arrival time (ps)           9799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q          macrocell114   1250   1250  21733922  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_4  macrocell110   8549   9799  21736691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21736691p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9799
-------------------------------------   ---- 
End-of-path arrival time (ps)           9799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell114   1250   1250  21733922  RISE       1
\Surtidor:BUART:rx_state_0\/main_4  macrocell113   8549   9799  21736691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21736691p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9799
-------------------------------------   ---- 
End-of-path arrival time (ps)           9799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell114   1250   1250  21733922  RISE       1
\Surtidor:BUART:rx_state_3\/main_3  macrocell115   8549   9799  21736691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21736691p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9799
-------------------------------------   ---- 
End-of-path arrival time (ps)           9799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell114   1250   1250  21733922  RISE       1
\Surtidor:BUART:rx_status_3\/main_4  macrocell118   8549   9799  21736691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_0
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21736818p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9672
-------------------------------------   ---- 
End-of-path arrival time (ps)           9672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q         macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_0  macrocell109   8422   9672  21736818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21736818p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9672
-------------------------------------   ---- 
End-of-path arrival time (ps)           9672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_state_2\/main_0  macrocell114   8422   9672  21736818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21736818p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9672
-------------------------------------   ---- 
End-of-path arrival time (ps)           9672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q               macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_0  macrocell116   8422   9672  21736818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:TxSts\/status_0
Capture Clock  : \Surtidor:BUART:sTX:TxSts\/clock
Path slack     : 21736829p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12671
-------------------------------------   ----- 
End-of-path arrival time (ps)           12671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q        macrocell125    1250   1250  21733487  RISE       1
\Surtidor:BUART:tx_status_0\/main_0  macrocell127    5190   6440  21736829  RISE       1
\Surtidor:BUART:tx_status_0\/q       macrocell127    3350   9790  21736829  RISE       1
\Surtidor:BUART:sTX:TxSts\/status_0  statusicell10   2880  12671  21736829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21737006p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q                macrocell125     1250   1250  21733487  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell14   5734   6984  21737006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_5
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21737027p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell105   1250   1250  21733385  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_5   macrocell110   8213   9463  21737027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21737027p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell105   1250   1250  21733385  RISE       1
\Surtidor:BUART:rx_state_0\/main_5      macrocell113   8213   9463  21737027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21737027p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell105   1250   1250  21733385  RISE       1
\Surtidor:BUART:rx_state_3\/main_4      macrocell115   8213   9463  21737027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21737027p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell105   1250   1250  21733385  RISE       1
\Surtidor:BUART:rx_status_3\/main_5     macrocell118   8213   9463  21737027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21737164p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9326
-------------------------------------   ---- 
End-of-path arrival time (ps)           9326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q       macrocell105   1250   1250  21733385  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_6  macrocell111   8076   9326  21737164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell111        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21737164p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9326
-------------------------------------   ---- 
End-of-path arrival time (ps)           9326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell105   1250   1250  21733385  RISE       1
\Surtidor:BUART:rx_status_2\/main_5     macrocell117   8076   9326  21737164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21737260p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9230
-------------------------------------   ---- 
End-of-path arrival time (ps)           9230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q                macrocell114   1250   1250  21733922  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_4  macrocell111   7980   9230  21737260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell111        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21737260p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9230
-------------------------------------   ---- 
End-of-path arrival time (ps)           9230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell114   1250   1250  21733922  RISE       1
\Surtidor:BUART:rx_status_2\/main_3  macrocell117   7980   9230  21737260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21737834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell106   1250   1250  21735342  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_1  macrocell111   7406   8656  21737834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell111        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21737834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  21735342  RISE       1
\Surtidor:BUART:rx_status_2\/main_1  macrocell117   7406   8656  21737834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_1
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21737966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q    macrocell106   1250   1250  21735342  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_1  macrocell110   7274   8524  21737966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21737966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  21735342  RISE       1
\Surtidor:BUART:rx_state_0\/main_1   macrocell113   7274   8524  21737966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21737966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  21735342  RISE       1
\Surtidor:BUART:rx_state_3\/main_1   macrocell115   7274   8524  21737966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21737966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  21735342  RISE       1
\Surtidor:BUART:rx_status_3\/main_1  macrocell118   7274   8524  21737966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_2
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21738140p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8350
-------------------------------------   ---- 
End-of-path arrival time (ps)           8350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q         macrocell115   1250   1250  21730622  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_2  macrocell109   7100   8350  21738140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21738140p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8350
-------------------------------------   ---- 
End-of-path arrival time (ps)           8350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell115   1250   1250  21730622  RISE       1
\Surtidor:BUART:rx_state_2\/main_2  macrocell114   7100   8350  21738140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21738140p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8350
-------------------------------------   ---- 
End-of-path arrival time (ps)           8350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q               macrocell115   1250   1250  21730622  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_1  macrocell116   7100   8350  21738140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_0
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21738267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q          macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_0  macrocell110   6973   8223  21738267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21738267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_state_0\/main_0  macrocell113   6973   8223  21738267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21738267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_state_3\/main_0  macrocell115   6973   8223  21738267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21738267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_status_3\/main_0  macrocell118   6973   8223  21738267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_0\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21738302p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  21738302  RISE       1
\Surtidor:BUART:rx_state_0\/main_7         macrocell113   6248   8188  21738302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_3\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21738302p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  21738302  RISE       1
\Surtidor:BUART:rx_state_3\/main_6         macrocell115   6248   8188  21738302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_0\/main_8
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21738303p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  21738303  RISE       1
\Surtidor:BUART:rx_state_0\/main_8         macrocell113   6247   8187  21738303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_3\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21738303p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  21738303  RISE       1
\Surtidor:BUART:rx_state_3\/main_7         macrocell115   6247   8187  21738303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_0\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21738313p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8177
-------------------------------------   ---- 
End-of-path arrival time (ps)           8177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  21738313  RISE       1
\Surtidor:BUART:rx_state_0\/main_6         macrocell113   6237   8177  21738313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21738313p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8177
-------------------------------------   ---- 
End-of-path arrival time (ps)           8177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  21738313  RISE       1
\Surtidor:BUART:rx_state_3\/main_5         macrocell115   6237   8177  21738313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_load_fifo\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21738911p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_load_fifo\/q            macrocell109     1250   1250  21735329  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/f0_load  datapathcell13   6709   7959  21738911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_last\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21738943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_last\/q          macrocell108   1250   1250  21738943  RISE       1
\Surtidor:BUART:rx_state_2\/main_6  macrocell114   6297   7547  21738943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Surtidor:BUART:txn\/main_3
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21739284p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/so_comb  datapathcell14   4370   4370  21739284  RISE       1
\Surtidor:BUART:txn\/main_3                macrocell129     2836   7206  21739284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21740030p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3960
-------------------------------------   ---- 
End-of-path arrival time (ps)           3960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                macrocell124     1250   1250  21733141  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell14   2710   3960  21740030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21740050p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell125   1250   1250  21733487  RISE       1
\Surtidor:BUART:tx_state_0\/main_0  macrocell124   5190   6440  21740050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:tx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21740362p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  21737141  RISE       1
\Surtidor:BUART:tx_state_0\/main_2                  macrocell124     2548   6128  21740362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21740571p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q          macrocell124   1250   1250  21733141  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_2  macrocell123   4669   5919  21740571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell123        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21740571p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell124   1250   1250  21733141  RISE       1
\Surtidor:BUART:tx_state_1\/main_1  macrocell125   4669   5919  21740571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21740571p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell124   1250   1250  21733141  RISE       1
\Surtidor:BUART:tx_state_2\/main_1  macrocell126   4669   5919  21740571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_4
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21740859p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q           macrocell121   1250   1250  21733429  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_4  macrocell123   4381   5631  21740859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell123        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21740859p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell121   1250   1250  21733429  RISE       1
\Surtidor:BUART:tx_state_1\/main_3  macrocell125   4381   5631  21740859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21740859p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell121   1250   1250  21733429  RISE       1
\Surtidor:BUART:tx_state_2\/main_3  macrocell126   4381   5631  21740859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_4
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21740903p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell105   1250   1250  21733385  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_4    macrocell109   4337   5587  21740903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21740903p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell105   1250   1250  21733385  RISE       1
\Surtidor:BUART:rx_state_2\/main_5      macrocell114   4337   5587  21740903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21740903p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q      macrocell105   1250   1250  21733385  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_3  macrocell116   4337   5587  21740903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21740924p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q                macrocell115   1250   1250  21730622  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell111   4316   5566  21740924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell111        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21740924p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell115   1250   1250  21730622  RISE       1
\Surtidor:BUART:rx_status_2\/main_2  macrocell117   4316   5566  21740924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21740940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell126   1250   1250  21733485  RISE       1
\Surtidor:BUART:tx_state_0\/main_3  macrocell124   4300   5550  21740940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Surtidor:BUART:tx_bitclk\/main_0
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21741090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell15   2510   2510  21732988  RISE       1
\Surtidor:BUART:tx_bitclk\/main_0                 macrocell121     2890   5400  21741090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21741166p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_0  macrocell111   4074   5324  21741166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell111        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21741166p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell113   1250   1250  21729299  RISE       1
\Surtidor:BUART:rx_status_2\/main_0  macrocell117   4074   5324  21741166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_3
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21741440p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q         macrocell114   1250   1250  21733922  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_3  macrocell109   3800   5050  21741440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21741440p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell114   1250   1250  21733922  RISE       1
\Surtidor:BUART:rx_state_2\/main_3  macrocell114   3800   5050  21741440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21741440p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q               macrocell114   1250   1250  21733922  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_2  macrocell116   3800   5050  21741440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_1
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21741441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q   macrocell106   1250   1250  21735342  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_1  macrocell109   3799   5049  21741441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21741441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  21735342  RISE       1
\Surtidor:BUART:rx_state_2\/main_1   macrocell114   3799   5049  21741441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:txn\/main_2
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21741469p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q  macrocell124   1250   1250  21733141  RISE       1
\Surtidor:BUART:txn\/main_2    macrocell129   3771   5021  21741469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21741625p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q          macrocell115   1250   1250  21730622  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_3  macrocell110   3615   4865  21741625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21741625p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell115   1250   1250  21730622  RISE       1
\Surtidor:BUART:rx_state_0\/main_3  macrocell113   3615   4865  21741625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21741625p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell115   1250   1250  21730622  RISE       1
\Surtidor:BUART:rx_state_3\/main_2  macrocell115   3615   4865  21741625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21741625p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell115   1250   1250  21730622  RISE       1
\Surtidor:BUART:rx_status_3\/main_3  macrocell118   3615   4865  21741625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:txn\/main_5
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21741757p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q  macrocell121   1250   1250  21733429  RISE       1
\Surtidor:BUART:txn\/main_5   macrocell129   3483   4733  21741757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21741831p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell3    1250   1250  21732306  RISE       1
MODIN1_0/main_3  macrocell3    3409   4659  21741831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21741831p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell3    1250   1250  21732306  RISE       1
MODIN1_1/main_4  macrocell4    3409   4659  21741831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21741843p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell4    1250   1250  21732298  RISE       1
MODIN1_1/main_3  macrocell4    3397   4647  21741843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:txn\/main_4
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21741844p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q  macrocell126   1250   1250  21733485  RISE       1
\Surtidor:BUART:txn\/main_4    macrocell129   3396   4646  21741844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:txn\/main_1
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21741846p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q  macrocell125   1250   1250  21733487  RISE       1
\Surtidor:BUART:txn\/main_1    macrocell129   3394   4644  21741846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_parity_bit\/q
Path End       : \Surtidor:BUART:txn\/main_7
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21741846p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_parity_bit\/q  macrocell123   1250   1250  21741846  RISE       1
\Surtidor:BUART:txn\/main_7       macrocell129   3394   4644  21741846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_0
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742052p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q                 macrocell129   1250   1250  21742052  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_0  macrocell123   3188   4438  21742052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell123        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21742230p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21742230  RISE       1
MODIN1_0/main_0                            macrocell3    2320   4260  21742230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21742230p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21742230  RISE       1
MODIN1_1/main_0                            macrocell4    2320   4260  21742230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21742230p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  21742230  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_0   macrocell106   2320   4260  21742230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21742239p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21742239  RISE       1
MODIN1_0/main_1                            macrocell3    2311   4251  21742239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21742239p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21742239  RISE       1
MODIN1_1/main_1                            macrocell4    2311   4251  21742239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21742239p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  21742239  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_1   macrocell106   2311   4251  21742239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_0
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21742243p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  21742243  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_2   macrocell106   2307   4247  21742243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_bit\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_6
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21742445p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_bit\/q       macrocell110   1250   1250  21742445  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_6  macrocell110   2795   4045  21742445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_bit\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742453p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_bit\/q             macrocell110   1250   1250  21742445  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_7  macrocell111   2787   4037  21742453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell111        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21742551p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell124   1250   1250  21733141  RISE       1
\Surtidor:BUART:tx_state_0\/main_1  macrocell124   2689   3939  21742551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_parity_bit\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_5
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742607p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell123        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_parity_bit\/q       macrocell123   1250   1250  21741846  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_5  macrocell123   2633   3883  21742607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell123        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21742702p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell121   1250   1250  21733429  RISE       1
\Surtidor:BUART:tx_state_0\/main_4  macrocell124   2538   3788  21742702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_error_pre\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell111        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_error_pre\/q       macrocell111   1250   1250  21742927  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_5  macrocell111   2313   3563  21742927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell111        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_error_pre\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21742927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_error_pre\/q  macrocell111   1250   1250  21742927  RISE       1
\Surtidor:BUART:rx_status_2\/main_4     macrocell117   2313   3563  21742927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_3
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q          macrocell126   1250   1250  21733485  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_3  macrocell123   2308   3558  21742932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell123        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21742932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell126   1250   1250  21733485  RISE       1
\Surtidor:BUART:tx_state_1\/main_2  macrocell125   2308   3558  21742932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21742932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell126   1250   1250  21733485  RISE       1
\Surtidor:BUART:tx_state_2\/main_2  macrocell126   2308   3558  21742932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_1
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742934p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q          macrocell125   1250   1250  21733487  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_1  macrocell123   2306   3556  21742934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell123        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21742934p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell125   1250   1250  21733487  RISE       1
\Surtidor:BUART:tx_state_1\/main_0  macrocell125   2306   3556  21742934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21742934p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell125   1250   1250  21733487  RISE       1
\Surtidor:BUART:tx_state_2\/main_0  macrocell126   2306   3556  21742934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:txn\/main_0
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21742956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell129        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q       macrocell129   1250   1250  21742052  RISE       1
\Surtidor:BUART:txn\/main_0  macrocell129   2284   3534  21742956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell129        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_3\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_3
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21745350p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_3\/q       macrocell118   1250   1250  21745350  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_3  statusicell9   2900   4150  21745350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_2\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_2
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21745358p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_2\/q       macrocell117   1250   1250  21745358  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_2  statusicell9   2892   4142  21745358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 62486873p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell16   2290   2290  62486873  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1        macrocell130     2790   5080  62486873  RISE       1
\Timer_1:TimerUDB:status_tc\/q             macrocell130     3350   8430  62486873  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0  statusicell11    4197  12627  62486873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell11       0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 62488890p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell16   2290   2290  62486873  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell16   2760   5050  62488890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 62488951p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10549
-------------------------------------   ----- 
End-of-path arrival time (ps)           10549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_2:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell17   2290   2290  62488951  RISE       1
\Timer_2:TimerUDB:status_tc\/main_1        macrocell131     2598   4888  62488951  RISE       1
\Timer_2:TimerUDB:status_tc\/q             macrocell131     3350   8238  62488951  RISE       1
\Timer_2:TimerUDB:rstSts:stsreg\/status_0  statusicell12    2311  10549  62488951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:rstSts:stsreg\/clock                     statusicell12       0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_2:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_2:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 62489071p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_2:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell17   2290   2290  62488951  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell17   2579   4869  62489071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 62490127p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  62488127  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell16   2603   3813  62490127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_2:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_2:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 62490127p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2     1210   1210  62490013  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell17   2603   3813  62490127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell17      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

