

================================================================
== Vitis HLS Report for 'mm_Pipeline_row'
================================================================
* Date:           Thu Nov 30 16:20:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        3_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.252 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row     |       16|       16|         3|          2|          2|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1983|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   192|       0|    1280|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|     270|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   192|     270|    3331|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    11|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U77   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U78   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U79   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U80   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U81   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U82   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U83   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U84   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U85   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U86   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U87   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U88   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U89   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U90   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U91   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U92   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U93   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U94   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U95   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U96   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U97   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U98   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U99   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U100  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U101  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U102  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U103  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U104  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U105  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U106  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U107  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U108  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U109  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U110  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U111  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U112  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U113  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U114  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U115  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U116  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U117  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U118  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U119  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U120  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U121  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U122  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U123  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U124  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U125  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U126  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U127  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U128  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U129  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U130  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U131  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U132  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U133  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U134  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U135  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U136  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U137  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U138  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U139  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U140  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0| 192|  0|1280|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |AB_buff_1_d0            |         +|   0|  0|  32|          32|          32|
    |AB_buff_2_d0            |         +|   0|  0|  32|          32|          32|
    |AB_buff_3_d0            |         +|   0|  0|  32|          32|          32|
    |AB_buff_4_d0            |         +|   0|  0|  32|          32|          32|
    |AB_buff_5_d0            |         +|   0|  0|  32|          32|          32|
    |AB_buff_6_d0            |         +|   0|  0|  32|          32|          32|
    |AB_buff_7_d0            |         +|   0|  0|  32|          32|          32|
    |AB_buff_d0              |         +|   0|  0|  32|          32|          32|
    |add_ln38_fu_798_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln44_10_fu_962_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln44_11_fu_968_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln44_12_fu_974_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln44_14_fu_1027_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_15_fu_1033_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_16_fu_1039_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_17_fu_1045_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_18_fu_1051_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_19_fu_1057_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_1_fu_867_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln44_21_fu_1110_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_22_fu_1116_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_23_fu_1122_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_24_fu_1128_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_25_fu_1134_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_26_fu_1140_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_28_fu_1185_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_29_fu_1191_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_2_fu_873_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln44_30_fu_1197_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_31_fu_1203_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_32_fu_1209_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_33_fu_1215_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_35_fu_1260_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_36_fu_1266_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_37_fu_1272_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_38_fu_1278_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_39_fu_1284_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_3_fu_879_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln44_40_fu_1290_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_42_fu_1335_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_43_fu_1341_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_44_fu_1347_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_45_fu_1353_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_46_fu_1359_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_47_fu_1365_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_49_fu_1410_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_4_fu_885_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln44_50_fu_1416_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_51_fu_1422_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_52_fu_1428_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_53_fu_1434_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln44_54_fu_1440_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln44_5_fu_891_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln44_7_fu_944_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln44_8_fu_950_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln44_9_fu_956_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln44_fu_861_p2      |         +|   0|  0|  39|          32|          32|
    |icmp_ln38_fu_792_p2     |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1983|        1801|        1800|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    4|          8|
    |i_fu_188                     |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  68|         15|   13|         27|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_buff_1_load_reg_1844       |  32|   0|   32|          0|
    |A_buff_2_load_reg_1852       |  32|   0|   32|          0|
    |A_buff_3_load_reg_1860       |  32|   0|   32|          0|
    |A_buff_4_load_reg_1868       |  32|   0|   32|          0|
    |A_buff_5_load_reg_1876       |  32|   0|   32|          0|
    |A_buff_6_load_reg_1884       |  32|   0|   32|          0|
    |A_buff_7_load_reg_1892       |  32|   0|   32|          0|
    |A_buff_load_reg_1836         |  32|   0|   32|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_188                     |   4|   0|    4|          0|
    |icmp_ln38_reg_1780           |   1|   0|    1|          0|
    |zext_ln38_reg_1784           |   4|   0|   64|         60|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 270|   0|  330|         60|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   mm_Pipeline_row|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   mm_Pipeline_row|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   mm_Pipeline_row|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   mm_Pipeline_row|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   mm_Pipeline_row|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   mm_Pipeline_row|  return value|
|AB_buff_7_address0  |  out|    3|   ap_memory|         AB_buff_7|         array|
|AB_buff_7_ce0       |  out|    1|   ap_memory|         AB_buff_7|         array|
|AB_buff_7_we0       |  out|    1|   ap_memory|         AB_buff_7|         array|
|AB_buff_7_d0        |  out|   32|   ap_memory|         AB_buff_7|         array|
|AB_buff_6_address0  |  out|    3|   ap_memory|         AB_buff_6|         array|
|AB_buff_6_ce0       |  out|    1|   ap_memory|         AB_buff_6|         array|
|AB_buff_6_we0       |  out|    1|   ap_memory|         AB_buff_6|         array|
|AB_buff_6_d0        |  out|   32|   ap_memory|         AB_buff_6|         array|
|AB_buff_5_address0  |  out|    3|   ap_memory|         AB_buff_5|         array|
|AB_buff_5_ce0       |  out|    1|   ap_memory|         AB_buff_5|         array|
|AB_buff_5_we0       |  out|    1|   ap_memory|         AB_buff_5|         array|
|AB_buff_5_d0        |  out|   32|   ap_memory|         AB_buff_5|         array|
|AB_buff_4_address0  |  out|    3|   ap_memory|         AB_buff_4|         array|
|AB_buff_4_ce0       |  out|    1|   ap_memory|         AB_buff_4|         array|
|AB_buff_4_we0       |  out|    1|   ap_memory|         AB_buff_4|         array|
|AB_buff_4_d0        |  out|   32|   ap_memory|         AB_buff_4|         array|
|AB_buff_3_address0  |  out|    3|   ap_memory|         AB_buff_3|         array|
|AB_buff_3_ce0       |  out|    1|   ap_memory|         AB_buff_3|         array|
|AB_buff_3_we0       |  out|    1|   ap_memory|         AB_buff_3|         array|
|AB_buff_3_d0        |  out|   32|   ap_memory|         AB_buff_3|         array|
|AB_buff_2_address0  |  out|    3|   ap_memory|         AB_buff_2|         array|
|AB_buff_2_ce0       |  out|    1|   ap_memory|         AB_buff_2|         array|
|AB_buff_2_we0       |  out|    1|   ap_memory|         AB_buff_2|         array|
|AB_buff_2_d0        |  out|   32|   ap_memory|         AB_buff_2|         array|
|AB_buff_1_address0  |  out|    3|   ap_memory|         AB_buff_1|         array|
|AB_buff_1_ce0       |  out|    1|   ap_memory|         AB_buff_1|         array|
|AB_buff_1_we0       |  out|    1|   ap_memory|         AB_buff_1|         array|
|AB_buff_1_d0        |  out|   32|   ap_memory|         AB_buff_1|         array|
|AB_buff_address0    |  out|    3|   ap_memory|           AB_buff|         array|
|AB_buff_ce0         |  out|    1|   ap_memory|           AB_buff|         array|
|AB_buff_we0         |  out|    1|   ap_memory|           AB_buff|         array|
|AB_buff_d0          |  out|   32|   ap_memory|           AB_buff|         array|
|A_buff_address0     |  out|    3|   ap_memory|            A_buff|         array|
|A_buff_ce0          |  out|    1|   ap_memory|            A_buff|         array|
|A_buff_q0           |   in|   32|   ap_memory|            A_buff|         array|
|B_buff_reload       |   in|   32|     ap_none|     B_buff_reload|        scalar|
|A_buff_1_address0   |  out|    3|   ap_memory|          A_buff_1|         array|
|A_buff_1_ce0        |  out|    1|   ap_memory|          A_buff_1|         array|
|A_buff_1_q0         |   in|   32|   ap_memory|          A_buff_1|         array|
|B_buff_8_reload     |   in|   32|     ap_none|   B_buff_8_reload|        scalar|
|A_buff_2_address0   |  out|    3|   ap_memory|          A_buff_2|         array|
|A_buff_2_ce0        |  out|    1|   ap_memory|          A_buff_2|         array|
|A_buff_2_q0         |   in|   32|   ap_memory|          A_buff_2|         array|
|B_buff_16_reload    |   in|   32|     ap_none|  B_buff_16_reload|        scalar|
|A_buff_3_address0   |  out|    3|   ap_memory|          A_buff_3|         array|
|A_buff_3_ce0        |  out|    1|   ap_memory|          A_buff_3|         array|
|A_buff_3_q0         |   in|   32|   ap_memory|          A_buff_3|         array|
|B_buff_24_reload    |   in|   32|     ap_none|  B_buff_24_reload|        scalar|
|A_buff_4_address0   |  out|    3|   ap_memory|          A_buff_4|         array|
|A_buff_4_ce0        |  out|    1|   ap_memory|          A_buff_4|         array|
|A_buff_4_q0         |   in|   32|   ap_memory|          A_buff_4|         array|
|B_buff_32_reload    |   in|   32|     ap_none|  B_buff_32_reload|        scalar|
|A_buff_5_address0   |  out|    3|   ap_memory|          A_buff_5|         array|
|A_buff_5_ce0        |  out|    1|   ap_memory|          A_buff_5|         array|
|A_buff_5_q0         |   in|   32|   ap_memory|          A_buff_5|         array|
|B_buff_40_reload    |   in|   32|     ap_none|  B_buff_40_reload|        scalar|
|A_buff_6_address0   |  out|    3|   ap_memory|          A_buff_6|         array|
|A_buff_6_ce0        |  out|    1|   ap_memory|          A_buff_6|         array|
|A_buff_6_q0         |   in|   32|   ap_memory|          A_buff_6|         array|
|B_buff_48_reload    |   in|   32|     ap_none|  B_buff_48_reload|        scalar|
|A_buff_7_address0   |  out|    3|   ap_memory|          A_buff_7|         array|
|A_buff_7_ce0        |  out|    1|   ap_memory|          A_buff_7|         array|
|A_buff_7_q0         |   in|   32|   ap_memory|          A_buff_7|         array|
|B_buff_56_reload    |   in|   32|     ap_none|  B_buff_56_reload|        scalar|
|B_buff_1_reload     |   in|   32|     ap_none|   B_buff_1_reload|        scalar|
|B_buff_9_reload     |   in|   32|     ap_none|   B_buff_9_reload|        scalar|
|B_buff_17_reload    |   in|   32|     ap_none|  B_buff_17_reload|        scalar|
|B_buff_25_reload    |   in|   32|     ap_none|  B_buff_25_reload|        scalar|
|B_buff_33_reload    |   in|   32|     ap_none|  B_buff_33_reload|        scalar|
|B_buff_41_reload    |   in|   32|     ap_none|  B_buff_41_reload|        scalar|
|B_buff_49_reload    |   in|   32|     ap_none|  B_buff_49_reload|        scalar|
|B_buff_57_reload    |   in|   32|     ap_none|  B_buff_57_reload|        scalar|
|B_buff_2_reload     |   in|   32|     ap_none|   B_buff_2_reload|        scalar|
|B_buff_10_reload    |   in|   32|     ap_none|  B_buff_10_reload|        scalar|
|B_buff_18_reload    |   in|   32|     ap_none|  B_buff_18_reload|        scalar|
|B_buff_26_reload    |   in|   32|     ap_none|  B_buff_26_reload|        scalar|
|B_buff_34_reload    |   in|   32|     ap_none|  B_buff_34_reload|        scalar|
|B_buff_42_reload    |   in|   32|     ap_none|  B_buff_42_reload|        scalar|
|B_buff_50_reload    |   in|   32|     ap_none|  B_buff_50_reload|        scalar|
|B_buff_58_reload    |   in|   32|     ap_none|  B_buff_58_reload|        scalar|
|B_buff_3_reload     |   in|   32|     ap_none|   B_buff_3_reload|        scalar|
|B_buff_11_reload    |   in|   32|     ap_none|  B_buff_11_reload|        scalar|
|B_buff_19_reload    |   in|   32|     ap_none|  B_buff_19_reload|        scalar|
|B_buff_27_reload    |   in|   32|     ap_none|  B_buff_27_reload|        scalar|
|B_buff_35_reload    |   in|   32|     ap_none|  B_buff_35_reload|        scalar|
|B_buff_43_reload    |   in|   32|     ap_none|  B_buff_43_reload|        scalar|
|B_buff_51_reload    |   in|   32|     ap_none|  B_buff_51_reload|        scalar|
|B_buff_59_reload    |   in|   32|     ap_none|  B_buff_59_reload|        scalar|
|B_buff_4_reload     |   in|   32|     ap_none|   B_buff_4_reload|        scalar|
|B_buff_12_reload    |   in|   32|     ap_none|  B_buff_12_reload|        scalar|
|B_buff_20_reload    |   in|   32|     ap_none|  B_buff_20_reload|        scalar|
|B_buff_28_reload    |   in|   32|     ap_none|  B_buff_28_reload|        scalar|
|B_buff_36_reload    |   in|   32|     ap_none|  B_buff_36_reload|        scalar|
|B_buff_44_reload    |   in|   32|     ap_none|  B_buff_44_reload|        scalar|
|B_buff_52_reload    |   in|   32|     ap_none|  B_buff_52_reload|        scalar|
|B_buff_60_reload    |   in|   32|     ap_none|  B_buff_60_reload|        scalar|
|B_buff_5_reload     |   in|   32|     ap_none|   B_buff_5_reload|        scalar|
|B_buff_13_reload    |   in|   32|     ap_none|  B_buff_13_reload|        scalar|
|B_buff_21_reload    |   in|   32|     ap_none|  B_buff_21_reload|        scalar|
|B_buff_29_reload    |   in|   32|     ap_none|  B_buff_29_reload|        scalar|
|B_buff_37_reload    |   in|   32|     ap_none|  B_buff_37_reload|        scalar|
|B_buff_45_reload    |   in|   32|     ap_none|  B_buff_45_reload|        scalar|
|B_buff_53_reload    |   in|   32|     ap_none|  B_buff_53_reload|        scalar|
|B_buff_61_reload    |   in|   32|     ap_none|  B_buff_61_reload|        scalar|
|B_buff_6_reload     |   in|   32|     ap_none|   B_buff_6_reload|        scalar|
|B_buff_14_reload    |   in|   32|     ap_none|  B_buff_14_reload|        scalar|
|B_buff_22_reload    |   in|   32|     ap_none|  B_buff_22_reload|        scalar|
|B_buff_30_reload    |   in|   32|     ap_none|  B_buff_30_reload|        scalar|
|B_buff_38_reload    |   in|   32|     ap_none|  B_buff_38_reload|        scalar|
|B_buff_46_reload    |   in|   32|     ap_none|  B_buff_46_reload|        scalar|
|B_buff_54_reload    |   in|   32|     ap_none|  B_buff_54_reload|        scalar|
|B_buff_62_reload    |   in|   32|     ap_none|  B_buff_62_reload|        scalar|
|B_buff_7_reload     |   in|   32|     ap_none|   B_buff_7_reload|        scalar|
|B_buff_15_reload    |   in|   32|     ap_none|  B_buff_15_reload|        scalar|
|B_buff_23_reload    |   in|   32|     ap_none|  B_buff_23_reload|        scalar|
|B_buff_31_reload    |   in|   32|     ap_none|  B_buff_31_reload|        scalar|
|B_buff_39_reload    |   in|   32|     ap_none|  B_buff_39_reload|        scalar|
|B_buff_47_reload    |   in|   32|     ap_none|  B_buff_47_reload|        scalar|
|B_buff_55_reload    |   in|   32|     ap_none|  B_buff_55_reload|        scalar|
|B_buff_63_reload    |   in|   32|     ap_none|  B_buff_63_reload|        scalar|
+--------------------+-----+-----+------------+------------------+--------------+

