{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711345038792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711345038792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 23:37:18 2024 " "Processing started: Sun Mar 24 23:37:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711345038792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711345038792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea_2 -c Tarea_2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea_2 -c Tarea_2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711345038792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711345039024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711345039024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea_2 " "Found entity 1: Tarea_2" {  } { { "Tarea_2.sv" "" { Text "C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller/Tarea_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711345044647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711345044647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea_2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea_2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea_2_tb " "Found entity 1: Tarea_2_tb" {  } { { "Tarea_2_tb.sv" "" { Text "C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller/Tarea_2_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711345044647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711345044647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea_2 " "Elaborating entity \"Tarea_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711345044662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Tarea_2.sv(75) " "Verilog HDL assignment warning at Tarea_2.sv(75): truncated value with size 32 to match size of target (8)" {  } { { "Tarea_2.sv" "" { Text "C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller/Tarea_2.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711345044678 "|Tarea_2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Tarea_2.sv(71) " "Verilog HDL Case Statement information at Tarea_2.sv(71): all case item expressions in this case statement are onehot" {  } { { "Tarea_2.sv" "" { Text "C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller/Tarea_2.sv" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1711345044678 "|Tarea_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Tarea_2.sv(89) " "Verilog HDL assignment warning at Tarea_2.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "Tarea_2.sv" "" { Text "C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller/Tarea_2.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711345044678 "|Tarea_2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711345044709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 24 23:37:24 2024 " "Processing ended: Sun Mar 24 23:37:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711345044709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711345044709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711345044709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711345044709 ""}
