###################################################################

# Created by write_sdc on Wed Apr 5 03:36:05 2023

###################################################################
set sdc_version 2.1

set_load -pin_load 1 [get_ports yumi_o]
set_load -pin_load 1 [get_ports {data_o[31]}]
set_load -pin_load 1 [get_ports {data_o[30]}]
set_load -pin_load 1 [get_ports {data_o[29]}]
set_load -pin_load 1 [get_ports {data_o[28]}]
set_load -pin_load 1 [get_ports {data_o[27]}]
set_load -pin_load 1 [get_ports {data_o[26]}]
set_load -pin_load 1 [get_ports {data_o[25]}]
set_load -pin_load 1 [get_ports {data_o[24]}]
set_load -pin_load 1 [get_ports {data_o[23]}]
set_load -pin_load 1 [get_ports {data_o[22]}]
set_load -pin_load 1 [get_ports {data_o[21]}]
set_load -pin_load 1 [get_ports {data_o[20]}]
set_load -pin_load 1 [get_ports {data_o[19]}]
set_load -pin_load 1 [get_ports {data_o[18]}]
set_load -pin_load 1 [get_ports {data_o[17]}]
set_load -pin_load 1 [get_ports {data_o[16]}]
set_load -pin_load 1 [get_ports {data_o[15]}]
set_load -pin_load 1 [get_ports {data_o[14]}]
set_load -pin_load 1 [get_ports {data_o[13]}]
set_load -pin_load 1 [get_ports {data_o[12]}]
set_load -pin_load 1 [get_ports {data_o[11]}]
set_load -pin_load 1 [get_ports {data_o[10]}]
set_load -pin_load 1 [get_ports {data_o[9]}]
set_load -pin_load 1 [get_ports {data_o[8]}]
set_load -pin_load 1 [get_ports {data_o[7]}]
set_load -pin_load 1 [get_ports {data_o[6]}]
set_load -pin_load 1 [get_ports {data_o[5]}]
set_load -pin_load 1 [get_ports {data_o[4]}]
set_load -pin_load 1 [get_ports {data_o[3]}]
set_load -pin_load 1 [get_ports {data_o[2]}]
set_load -pin_load 1 [get_ports {data_o[1]}]
set_load -pin_load 1 [get_ports {data_o[0]}]
set_load -pin_load 1 [get_ports v_o]
set_load -pin_load 1 [get_ports {dma_pkt_o[32]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[31]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[30]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[29]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[28]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[27]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[26]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[25]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[24]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[23]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[22]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[21]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[20]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[19]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[18]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[17]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[16]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[15]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[14]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[13]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[12]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[11]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[10]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[9]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[8]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[7]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[6]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[5]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[4]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[3]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[2]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[1]}]
set_load -pin_load 1 [get_ports {dma_pkt_o[0]}]
set_load -pin_load 1 [get_ports dma_pkt_v_o]
set_load -pin_load 1 [get_ports dma_data_ready_o]
set_load -pin_load 1 [get_ports {dma_data_o[31]}]
set_load -pin_load 1 [get_ports {dma_data_o[30]}]
set_load -pin_load 1 [get_ports {dma_data_o[29]}]
set_load -pin_load 1 [get_ports {dma_data_o[28]}]
set_load -pin_load 1 [get_ports {dma_data_o[27]}]
set_load -pin_load 1 [get_ports {dma_data_o[26]}]
set_load -pin_load 1 [get_ports {dma_data_o[25]}]
set_load -pin_load 1 [get_ports {dma_data_o[24]}]
set_load -pin_load 1 [get_ports {dma_data_o[23]}]
set_load -pin_load 1 [get_ports {dma_data_o[22]}]
set_load -pin_load 1 [get_ports {dma_data_o[21]}]
set_load -pin_load 1 [get_ports {dma_data_o[20]}]
set_load -pin_load 1 [get_ports {dma_data_o[19]}]
set_load -pin_load 1 [get_ports {dma_data_o[18]}]
set_load -pin_load 1 [get_ports {dma_data_o[17]}]
set_load -pin_load 1 [get_ports {dma_data_o[16]}]
set_load -pin_load 1 [get_ports {dma_data_o[15]}]
set_load -pin_load 1 [get_ports {dma_data_o[14]}]
set_load -pin_load 1 [get_ports {dma_data_o[13]}]
set_load -pin_load 1 [get_ports {dma_data_o[12]}]
set_load -pin_load 1 [get_ports {dma_data_o[11]}]
set_load -pin_load 1 [get_ports {dma_data_o[10]}]
set_load -pin_load 1 [get_ports {dma_data_o[9]}]
set_load -pin_load 1 [get_ports {dma_data_o[8]}]
set_load -pin_load 1 [get_ports {dma_data_o[7]}]
set_load -pin_load 1 [get_ports {dma_data_o[6]}]
set_load -pin_load 1 [get_ports {dma_data_o[5]}]
set_load -pin_load 1 [get_ports {dma_data_o[4]}]
set_load -pin_load 1 [get_ports {dma_data_o[3]}]
set_load -pin_load 1 [get_ports {dma_data_o[2]}]
set_load -pin_load 1 [get_ports {dma_data_o[1]}]
set_load -pin_load 1 [get_ports {dma_data_o[0]}]
set_load -pin_load 1 [get_ports dma_data_v_o]
set_load -pin_load 1 [get_ports v_we_o]
create_clock [get_ports clk_i]  -name clk  -period 30  -waveform {0 15}
set_clock_uncertainty 0  [get_clocks clk]
set_input_delay -clock clk  0  [get_ports clk_i]
set_input_delay -clock clk  0  [get_ports reset_i]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[69]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[68]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[67]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[66]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[65]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[64]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[63]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[62]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[61]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[60]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[59]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[58]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[57]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[56]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[55]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[54]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[53]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[52]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[51]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[50]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[49]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[48]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[47]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[46]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[45]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[44]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[43]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[42]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[41]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[40]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[39]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[38]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[37]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[36]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[35]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[34]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[33]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[32]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[31]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[30]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[29]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[28]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[27]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[26]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[25]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[24]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[23]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[22]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[21]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[20]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[19]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[18]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[17]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[16]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[15]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[14]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[13]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[12]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[11]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[10]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[9]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[8]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[7]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[6]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[5]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[4]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[3]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[2]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[1]}]
set_input_delay -clock clk  0  [get_ports {cache_pkt_i[0]}]
set_input_delay -clock clk  0  [get_ports v_i]
set_input_delay -clock clk  0  [get_ports yumi_i]
set_input_delay -clock clk  0  [get_ports dma_pkt_yumi_i]
set_input_delay -clock clk  0  [get_ports {dma_data_i[31]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[30]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[29]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[28]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[27]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[26]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[25]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[24]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[23]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[22]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[21]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[20]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[19]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[18]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[17]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[16]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[15]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[14]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[13]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[12]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[11]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[10]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[9]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[8]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[7]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[6]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[5]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[4]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[3]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[2]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[1]}]
set_input_delay -clock clk  0  [get_ports {dma_data_i[0]}]
set_input_delay -clock clk  0  [get_ports dma_data_v_i]
set_input_delay -clock clk  0  [get_ports dma_data_yumi_i]
set_output_delay -clock clk  0  [get_ports yumi_o]
set_output_delay -clock clk  0  [get_ports {data_o[31]}]
set_output_delay -clock clk  0  [get_ports {data_o[30]}]
set_output_delay -clock clk  0  [get_ports {data_o[29]}]
set_output_delay -clock clk  0  [get_ports {data_o[28]}]
set_output_delay -clock clk  0  [get_ports {data_o[27]}]
set_output_delay -clock clk  0  [get_ports {data_o[26]}]
set_output_delay -clock clk  0  [get_ports {data_o[25]}]
set_output_delay -clock clk  0  [get_ports {data_o[24]}]
set_output_delay -clock clk  0  [get_ports {data_o[23]}]
set_output_delay -clock clk  0  [get_ports {data_o[22]}]
set_output_delay -clock clk  0  [get_ports {data_o[21]}]
set_output_delay -clock clk  0  [get_ports {data_o[20]}]
set_output_delay -clock clk  0  [get_ports {data_o[19]}]
set_output_delay -clock clk  0  [get_ports {data_o[18]}]
set_output_delay -clock clk  0  [get_ports {data_o[17]}]
set_output_delay -clock clk  0  [get_ports {data_o[16]}]
set_output_delay -clock clk  0  [get_ports {data_o[15]}]
set_output_delay -clock clk  0  [get_ports {data_o[14]}]
set_output_delay -clock clk  0  [get_ports {data_o[13]}]
set_output_delay -clock clk  0  [get_ports {data_o[12]}]
set_output_delay -clock clk  0  [get_ports {data_o[11]}]
set_output_delay -clock clk  0  [get_ports {data_o[10]}]
set_output_delay -clock clk  0  [get_ports {data_o[9]}]
set_output_delay -clock clk  0  [get_ports {data_o[8]}]
set_output_delay -clock clk  0  [get_ports {data_o[7]}]
set_output_delay -clock clk  0  [get_ports {data_o[6]}]
set_output_delay -clock clk  0  [get_ports {data_o[5]}]
set_output_delay -clock clk  0  [get_ports {data_o[4]}]
set_output_delay -clock clk  0  [get_ports {data_o[3]}]
set_output_delay -clock clk  0  [get_ports {data_o[2]}]
set_output_delay -clock clk  0  [get_ports {data_o[1]}]
set_output_delay -clock clk  0  [get_ports {data_o[0]}]
set_output_delay -clock clk  0  [get_ports v_o]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[32]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[31]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[30]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[29]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[28]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[27]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[26]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[25]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[24]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[23]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[22]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[21]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[20]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[19]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[18]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[17]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[16]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[15]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[14]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[13]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[12]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[11]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[10]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[9]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[8]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[7]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[6]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[5]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[4]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[3]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[2]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[1]}]
set_output_delay -clock clk  0  [get_ports {dma_pkt_o[0]}]
set_output_delay -clock clk  0  [get_ports dma_pkt_v_o]
set_output_delay -clock clk  0  [get_ports dma_data_ready_o]
set_output_delay -clock clk  0  [get_ports {dma_data_o[31]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[30]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[29]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[28]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[27]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[26]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[25]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[24]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[23]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[22]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[21]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[20]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[19]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[18]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[17]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[16]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[15]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[14]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[13]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[12]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[11]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[10]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[9]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[8]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[7]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[6]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[5]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[4]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[3]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[2]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[1]}]
set_output_delay -clock clk  0  [get_ports {dma_data_o[0]}]
set_output_delay -clock clk  0  [get_ports dma_data_v_o]
set_output_delay -clock clk  0  [get_ports v_we_o]
