set_min_delay 10 -rise -rise_from [get_ports clk*] -fall_from [get_clocks {core_clk}] -rise_through and1 -fall_through [get_pins flop_Q] -rise_to [get_clocks {core_clk}] -fall_to [get_ports clk2] -ignore_clock_latency -probe -reset_path
