-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sc_status_reg_met_out_handle is
port (
    status : IN STD_LOGIC_VECTOR (31 downto 0);
    ingress_out_0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ingress_out_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    ingress_out_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    egress_out_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    egress_out_0_ap_vld : OUT STD_LOGIC;
    egress_out_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    egress_out_1_ap_vld : OUT STD_LOGIC;
    egress_out_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    egress_out_2_ap_vld : OUT STD_LOGIC );
end;


architecture behav of sc_status_reg_met_out_handle is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

    signal ap_phi_mux_v_value_phi_fu_106_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln879_fu_128_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin




    ap_phi_mux_v_value_phi_fu_106_p4_assign_proc : process(status, ingress_out_2, icmp_ln879_fu_128_p2)
    begin
        if ((icmp_ln879_fu_128_p2 = ap_const_lv1_0)) then 
            ap_phi_mux_v_value_phi_fu_106_p4 <= ingress_out_2;
        elsif ((icmp_ln879_fu_128_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_v_value_phi_fu_106_p4 <= status;
        else 
            ap_phi_mux_v_value_phi_fu_106_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    egress_out_0 <= std_logic_vector(unsigned(ingress_out_0) + unsigned(ap_const_lv8_1));
    egress_out_0_ap_vld <= ap_const_logic_1;
    egress_out_1 <= ingress_out_1;
    egress_out_1_ap_vld <= ap_const_logic_1;
    egress_out_2 <= ap_phi_mux_v_value_phi_fu_106_p4;
    egress_out_2_ap_vld <= ap_const_logic_1;
    icmp_ln879_fu_128_p2 <= "1" when (ingress_out_1 = ingress_out_0) else "0";
end behav;
