<stg><name>Context_layer_Pipeline_l_gemm_i18_l_j18</name>


<trans_list>

<trans id="246" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j18"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i18"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten18"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i10 0, i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %j18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %l_S_k_4_k2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
l_S_k_4_k2:0 %indvar_flatten18_load = load i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="indvar_flatten18_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_S_k_4_k2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_S_k_4_k2:2 %icmp_ln379 = icmp_eq  i10 %indvar_flatten18_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_S_k_4_k2:3 %add_ln379_1 = add i10 %indvar_flatten18_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln379_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_S_k_4_k2:4 %br_ln379 = br i1 %icmp_ln379, void %for.inc251, void %l_j19.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc251:0 %j18_load = load i7 %j18

]]></Node>
<StgValue><ssdm name="j18_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc251:1 %i18_load = load i4 %i18

]]></Node>
<StgValue><ssdm name="i18_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc251:2 %add_ln379 = add i4 %i18_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln379"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc251:5 %icmp_ln380 = icmp_eq  i7 %j18_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln380"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc251:6 %select_ln379 = select i1 %icmp_ln380, i7 0, i7 %j18_load

]]></Node>
<StgValue><ssdm name="select_ln379"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc251:7 %select_ln379_1 = select i1 %icmp_ln380, i4 %add_ln379, i4 %i18_load

]]></Node>
<StgValue><ssdm name="select_ln379_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="4">
<![CDATA[
for.inc251:9 %zext_ln379 = zext i4 %select_ln379_1

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:28 %q_Attn_V_6_addr = getelementptr i12 %q_Attn_V_6, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_6_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:29 %q_Attn_V_6_load = load i4 %q_Attn_V_6_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_6_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="7">
<![CDATA[
for.inc251:47 %j18_cast = zext i7 %select_ln379

]]></Node>
<StgValue><ssdm name="j18_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:84 %q_V_h_V_6_addr = getelementptr i12 %q_V_h_V_6, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_6_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:85 %q_V_h_V_6_load = load i6 %q_V_h_V_6_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_6_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc251:133 %add_ln380 = add i7 %select_ln379, i7 1

]]></Node>
<StgValue><ssdm name="add_ln380"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:134 %store_ln380 = store i10 %add_ln379_1, i10 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:135 %store_ln380 = store i4 %select_ln379_1, i4 %i18

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:136 %store_ln380 = store i7 %add_ln380, i7 %j18

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc251:8 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln379_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:10 %q_Attn_V_0_addr = getelementptr i12 %q_Attn_V_0, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:11 %q_Attn_V_0_load = load i4 %q_Attn_V_0_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_0_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:19 %q_Attn_V_3_addr = getelementptr i12 %q_Attn_V_3, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_3_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:20 %q_Attn_V_3_load = load i4 %q_Attn_V_3_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_3_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:29 %q_Attn_V_6_load = load i4 %q_Attn_V_6_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_6_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:30 %sext_ln379_6 = sext i12 %q_Attn_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln379_6"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:31 %q_Attn_V_7_addr = getelementptr i12 %q_Attn_V_7, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_7_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:32 %q_Attn_V_7_load = load i4 %q_Attn_V_7_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_7_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:34 %q_Attn_V_8_addr = getelementptr i12 %q_Attn_V_8, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_8_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:35 %q_Attn_V_8_load = load i4 %q_Attn_V_8_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_8_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:40 %q_Attn_V_10_addr = getelementptr i12 %q_Attn_V_10, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_10_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:41 %q_Attn_V_10_load = load i4 %q_Attn_V_10_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_10_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="7">
<![CDATA[
for.inc251:48 %select_ln379_cast = zext i7 %select_ln379

]]></Node>
<StgValue><ssdm name="select_ln379_cast"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc251:49 %empty_432 = add i10 %tmp_s, i10 %select_ln379_cast

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
for.inc251:50 %p_cast = zext i10 %empty_432

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:51 %q_outp2_addr_1 = getelementptr i32 %q_outp2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="q_outp2_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
for.inc251:53 %q_outp2_load = load i10 %q_outp2_addr_1

]]></Node>
<StgValue><ssdm name="q_outp2_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:54 %q_V_h_V_0_addr = getelementptr i12 %q_V_h_V_0, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_0_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:55 %q_V_h_V_0_load = load i6 %q_V_h_V_0_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_0_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:69 %q_V_h_V_3_addr = getelementptr i12 %q_V_h_V_3, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:70 %q_V_h_V_3_load = load i6 %q_V_h_V_3_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_3_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:85 %q_V_h_V_6_load = load i6 %q_V_h_V_6_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_6_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:86 %sext_ln75_8 = sext i12 %q_V_h_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln75_8"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:87 %mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6

]]></Node>
<StgValue><ssdm name="mul_ln75_6"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:89 %q_V_h_V_7_addr = getelementptr i12 %q_V_h_V_7, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_7_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:90 %q_V_h_V_7_load = load i6 %q_V_h_V_7_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_7_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:94 %q_V_h_V_8_addr = getelementptr i12 %q_V_h_V_8, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_8_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:95 %q_V_h_V_8_load = load i6 %q_V_h_V_8_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_8_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:104 %q_V_h_V_10_addr = getelementptr i12 %q_V_h_V_10, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_10_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:105 %q_V_h_V_10_load = load i6 %q_V_h_V_10_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_10_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:11 %q_Attn_V_0_load = load i4 %q_Attn_V_0_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_0_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:12 %sext_ln379 = sext i12 %q_Attn_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln379"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:13 %q_Attn_V_1_addr = getelementptr i12 %q_Attn_V_1, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_1_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:14 %q_Attn_V_1_load = load i4 %q_Attn_V_1_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_1_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:20 %q_Attn_V_3_load = load i4 %q_Attn_V_3_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_3_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:21 %sext_ln379_3 = sext i12 %q_Attn_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln379_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:22 %q_Attn_V_4_addr = getelementptr i12 %q_Attn_V_4, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_4_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:23 %q_Attn_V_4_load = load i4 %q_Attn_V_4_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_4_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:25 %q_Attn_V_5_addr = getelementptr i12 %q_Attn_V_5, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_5_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:26 %q_Attn_V_5_load = load i4 %q_Attn_V_5_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_5_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:32 %q_Attn_V_7_load = load i4 %q_Attn_V_7_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_7_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:33 %sext_ln379_7 = sext i12 %q_Attn_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln379_7"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:35 %q_Attn_V_8_load = load i4 %q_Attn_V_8_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_8_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:36 %sext_ln379_8 = sext i12 %q_Attn_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln379_8"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:37 %q_Attn_V_9_addr = getelementptr i12 %q_Attn_V_9, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_9_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:38 %q_Attn_V_9_load = load i4 %q_Attn_V_9_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_9_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:41 %q_Attn_V_10_load = load i4 %q_Attn_V_10_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_10_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:42 %sext_ln379_10 = sext i12 %q_Attn_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln379_10"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:43 %q_Attn_V_11_addr = getelementptr i12 %q_Attn_V_11, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_11_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:44 %q_Attn_V_11_load = load i4 %q_Attn_V_11_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_11_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
for.inc251:53 %q_outp2_load = load i10 %q_outp2_addr_1

]]></Node>
<StgValue><ssdm name="q_outp2_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:55 %q_V_h_V_0_load = load i6 %q_V_h_V_0_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_0_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:56 %sext_ln75_1 = sext i12 %q_V_h_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:57 %mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379

]]></Node>
<StgValue><ssdm name="mul_ln75"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:59 %q_V_h_V_1_addr = getelementptr i12 %q_V_h_V_1, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_1_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:60 %q_V_h_V_1_load = load i6 %q_V_h_V_1_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_1_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:70 %q_V_h_V_3_load = load i6 %q_V_h_V_3_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_3_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:71 %sext_ln75_5 = sext i12 %q_V_h_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln75_5"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:72 %mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3

]]></Node>
<StgValue><ssdm name="mul_ln75_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:74 %q_V_h_V_4_addr = getelementptr i12 %q_V_h_V_4, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_4_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:75 %q_V_h_V_4_load = load i6 %q_V_h_V_4_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_4_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:79 %q_V_h_V_5_addr = getelementptr i12 %q_V_h_V_5, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_5_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:80 %q_V_h_V_5_load = load i6 %q_V_h_V_5_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_5_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:87 %mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6

]]></Node>
<StgValue><ssdm name="mul_ln75_6"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:90 %q_V_h_V_7_load = load i6 %q_V_h_V_7_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_7_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:91 %sext_ln75_9 = sext i12 %q_V_h_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln75_9"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:92 %mul_ln75_7 = mul i24 %sext_ln75_9, i24 %sext_ln379_7

]]></Node>
<StgValue><ssdm name="mul_ln75_7"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:95 %q_V_h_V_8_load = load i6 %q_V_h_V_8_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_8_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:96 %sext_ln75_10 = sext i12 %q_V_h_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln75_10"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:97 %mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8

]]></Node>
<StgValue><ssdm name="mul_ln75_8"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:99 %q_V_h_V_9_addr = getelementptr i12 %q_V_h_V_9, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_9_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:100 %q_V_h_V_9_load = load i6 %q_V_h_V_9_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_9_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:105 %q_V_h_V_10_load = load i6 %q_V_h_V_10_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_10_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:106 %sext_ln75_12 = sext i12 %q_V_h_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln75_12"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:107 %mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10

]]></Node>
<StgValue><ssdm name="mul_ln75_10"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:109 %q_V_h_V_11_addr = getelementptr i12 %q_V_h_V_11, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_11_addr"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:110 %q_V_h_V_11_load = load i6 %q_V_h_V_11_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_11_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="118" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:14 %q_Attn_V_1_load = load i4 %q_Attn_V_1_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_1_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:15 %sext_ln379_1 = sext i12 %q_Attn_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln379_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:16 %q_Attn_V_2_addr = getelementptr i12 %q_Attn_V_2, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="q_Attn_V_2_addr"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:17 %q_Attn_V_2_load = load i4 %q_Attn_V_2_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_2_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:23 %q_Attn_V_4_load = load i4 %q_Attn_V_4_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_4_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:24 %sext_ln379_4 = sext i12 %q_Attn_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln379_4"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:26 %q_Attn_V_5_load = load i4 %q_Attn_V_5_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_5_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:27 %sext_ln379_5 = sext i12 %q_Attn_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln379_5"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:38 %q_Attn_V_9_load = load i4 %q_Attn_V_9_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_9_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:39 %sext_ln379_9 = sext i12 %q_Attn_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln379_9"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:44 %q_Attn_V_11_load = load i4 %q_Attn_V_11_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_11_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:45 %sext_ln379_11 = sext i12 %q_Attn_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln379_11"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:57 %mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379

]]></Node>
<StgValue><ssdm name="mul_ln75"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:60 %q_V_h_V_1_load = load i6 %q_V_h_V_1_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_1_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:61 %sext_ln75_3 = sext i12 %q_V_h_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln75_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:62 %mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln379_1

]]></Node>
<StgValue><ssdm name="mul_ln75_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:64 %q_V_h_V_2_addr = getelementptr i12 %q_V_h_V_2, i64 0, i64 %j18_cast

]]></Node>
<StgValue><ssdm name="q_V_h_V_2_addr"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:65 %q_V_h_V_2_load = load i6 %q_V_h_V_2_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_2_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:72 %mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3

]]></Node>
<StgValue><ssdm name="mul_ln75_3"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:75 %q_V_h_V_4_load = load i6 %q_V_h_V_4_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_4_load"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:76 %sext_ln75_6 = sext i12 %q_V_h_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln75_6"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:77 %mul_ln75_4 = mul i24 %sext_ln75_6, i24 %sext_ln379_4

]]></Node>
<StgValue><ssdm name="mul_ln75_4"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:80 %q_V_h_V_5_load = load i6 %q_V_h_V_5_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_5_load"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:81 %sext_ln75_7 = sext i12 %q_V_h_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln75_7"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:82 %mul_ln75_5 = mul i24 %sext_ln75_7, i24 %sext_ln379_5

]]></Node>
<StgValue><ssdm name="mul_ln75_5"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:87 %mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6

]]></Node>
<StgValue><ssdm name="mul_ln75_6"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:92 %mul_ln75_7 = mul i24 %sext_ln75_9, i24 %sext_ln379_7

]]></Node>
<StgValue><ssdm name="mul_ln75_7"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:97 %mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8

]]></Node>
<StgValue><ssdm name="mul_ln75_8"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:100 %q_V_h_V_9_load = load i6 %q_V_h_V_9_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_9_load"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:101 %sext_ln75_11 = sext i12 %q_V_h_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln75_11"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:102 %mul_ln75_9 = mul i24 %sext_ln75_11, i24 %sext_ln379_9

]]></Node>
<StgValue><ssdm name="mul_ln75_9"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:107 %mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10

]]></Node>
<StgValue><ssdm name="mul_ln75_10"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:110 %q_V_h_V_11_load = load i6 %q_V_h_V_11_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_11_load"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:111 %sext_ln75_13 = sext i12 %q_V_h_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln75_13"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:112 %mul_ln75_11 = mul i24 %sext_ln75_13, i24 %sext_ln379_11

]]></Node>
<StgValue><ssdm name="mul_ln75_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="153" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="4">
<![CDATA[
for.inc251:17 %q_Attn_V_2_load = load i4 %q_Attn_V_2_addr

]]></Node>
<StgValue><ssdm name="q_Attn_V_2_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:18 %sext_ln379_2 = sext i12 %q_Attn_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln379_2"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:57 %mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379

]]></Node>
<StgValue><ssdm name="mul_ln75"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:62 %mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln379_1

]]></Node>
<StgValue><ssdm name="mul_ln75_1"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="6">
<![CDATA[
for.inc251:65 %q_V_h_V_2_load = load i6 %q_V_h_V_2_addr

]]></Node>
<StgValue><ssdm name="q_V_h_V_2_load"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="12">
<![CDATA[
for.inc251:66 %sext_ln75 = sext i12 %q_V_h_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:67 %mul_ln75_2 = mul i24 %sext_ln75, i24 %sext_ln379_2

]]></Node>
<StgValue><ssdm name="mul_ln75_2"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:72 %mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3

]]></Node>
<StgValue><ssdm name="mul_ln75_3"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:77 %mul_ln75_4 = mul i24 %sext_ln75_6, i24 %sext_ln379_4

]]></Node>
<StgValue><ssdm name="mul_ln75_4"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:82 %mul_ln75_5 = mul i24 %sext_ln75_7, i24 %sext_ln379_5

]]></Node>
<StgValue><ssdm name="mul_ln75_5"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:87 %mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6

]]></Node>
<StgValue><ssdm name="mul_ln75_6"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:88 %sext_ln383_6 = sext i24 %mul_ln75_6

]]></Node>
<StgValue><ssdm name="sext_ln383_6"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:92 %mul_ln75_7 = mul i24 %sext_ln75_9, i24 %sext_ln379_7

]]></Node>
<StgValue><ssdm name="mul_ln75_7"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:93 %sext_ln383_7 = sext i24 %mul_ln75_7

]]></Node>
<StgValue><ssdm name="sext_ln383_7"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:97 %mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8

]]></Node>
<StgValue><ssdm name="mul_ln75_8"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:102 %mul_ln75_9 = mul i24 %sext_ln75_11, i24 %sext_ln379_9

]]></Node>
<StgValue><ssdm name="mul_ln75_9"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:107 %mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10

]]></Node>
<StgValue><ssdm name="mul_ln75_10"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:112 %mul_ln75_11 = mul i24 %sext_ln75_13, i24 %sext_ln379_11

]]></Node>
<StgValue><ssdm name="mul_ln75_11"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:121 %add_ln389_5 = add i25 %sext_ln383_6, i25 %sext_ln383_7

]]></Node>
<StgValue><ssdm name="add_ln389_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="172" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:57 %mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379

]]></Node>
<StgValue><ssdm name="mul_ln75"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:58 %sext_ln383 = sext i24 %mul_ln75

]]></Node>
<StgValue><ssdm name="sext_ln383"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:62 %mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln379_1

]]></Node>
<StgValue><ssdm name="mul_ln75_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:63 %sext_ln383_1 = sext i24 %mul_ln75_1

]]></Node>
<StgValue><ssdm name="sext_ln383_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:67 %mul_ln75_2 = mul i24 %sext_ln75, i24 %sext_ln379_2

]]></Node>
<StgValue><ssdm name="mul_ln75_2"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:72 %mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3

]]></Node>
<StgValue><ssdm name="mul_ln75_3"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:73 %sext_ln383_3 = sext i24 %mul_ln75_3

]]></Node>
<StgValue><ssdm name="sext_ln383_3"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:77 %mul_ln75_4 = mul i24 %sext_ln75_6, i24 %sext_ln379_4

]]></Node>
<StgValue><ssdm name="mul_ln75_4"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:78 %sext_ln383_4 = sext i24 %mul_ln75_4

]]></Node>
<StgValue><ssdm name="sext_ln383_4"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:82 %mul_ln75_5 = mul i24 %sext_ln75_7, i24 %sext_ln379_5

]]></Node>
<StgValue><ssdm name="mul_ln75_5"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:83 %sext_ln383_5 = sext i24 %mul_ln75_5

]]></Node>
<StgValue><ssdm name="sext_ln383_5"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:97 %mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8

]]></Node>
<StgValue><ssdm name="mul_ln75_8"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:98 %sext_ln383_8 = sext i24 %mul_ln75_8

]]></Node>
<StgValue><ssdm name="sext_ln383_8"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:102 %mul_ln75_9 = mul i24 %sext_ln75_11, i24 %sext_ln379_9

]]></Node>
<StgValue><ssdm name="mul_ln75_9"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:103 %sext_ln383_9 = sext i24 %mul_ln75_9

]]></Node>
<StgValue><ssdm name="sext_ln383_9"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:107 %mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10

]]></Node>
<StgValue><ssdm name="mul_ln75_10"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:108 %sext_ln383_10 = sext i24 %mul_ln75_10

]]></Node>
<StgValue><ssdm name="sext_ln383_10"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:112 %mul_ln75_11 = mul i24 %sext_ln75_13, i24 %sext_ln379_11

]]></Node>
<StgValue><ssdm name="mul_ln75_11"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:113 %sext_ln389 = sext i24 %mul_ln75_11

]]></Node>
<StgValue><ssdm name="sext_ln389"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:114 %add_ln389 = add i25 %sext_ln383, i25 %sext_ln383_1

]]></Node>
<StgValue><ssdm name="add_ln389"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:117 %add_ln389_2 = add i25 %sext_ln383_3, i25 %sext_ln383_4

]]></Node>
<StgValue><ssdm name="add_ln389_2"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:121 %add_ln389_5 = add i25 %sext_ln383_6, i25 %sext_ln383_7

]]></Node>
<StgValue><ssdm name="add_ln389_5"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:122 %add_ln389_6 = add i25 %add_ln389_5, i25 %sext_ln383_5

]]></Node>
<StgValue><ssdm name="add_ln389_6"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:124 %add_ln389_7 = add i25 %sext_ln383_8, i25 %sext_ln383_9

]]></Node>
<StgValue><ssdm name="add_ln389_7"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:126 %add_ln389_8 = add i25 %sext_ln383_10, i25 %sext_ln389

]]></Node>
<StgValue><ssdm name="add_ln389_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="197" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc251:67 %mul_ln75_2 = mul i24 %sext_ln75, i24 %sext_ln379_2

]]></Node>
<StgValue><ssdm name="mul_ln75_2"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="25" op_0_bw="24">
<![CDATA[
for.inc251:68 %sext_ln383_2 = sext i24 %mul_ln75_2

]]></Node>
<StgValue><ssdm name="sext_ln383_2"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:114 %add_ln389 = add i25 %sext_ln383, i25 %sext_ln383_1

]]></Node>
<StgValue><ssdm name="add_ln389"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="25">
<![CDATA[
for.inc251:115 %sext_ln389_1 = sext i25 %add_ln389

]]></Node>
<StgValue><ssdm name="sext_ln389_1"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc251:116 %add_ln389_1 = add i32 %sext_ln389_1, i32 %q_outp2_load

]]></Node>
<StgValue><ssdm name="add_ln389_1"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:117 %add_ln389_2 = add i25 %sext_ln383_3, i25 %sext_ln383_4

]]></Node>
<StgValue><ssdm name="add_ln389_2"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:118 %add_ln389_3 = add i25 %add_ln389_2, i25 %sext_ln383_2

]]></Node>
<StgValue><ssdm name="add_ln389_3"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:122 %add_ln389_6 = add i25 %add_ln389_5, i25 %sext_ln383_5

]]></Node>
<StgValue><ssdm name="add_ln389_6"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="26" op_0_bw="25">
<![CDATA[
for.inc251:123 %sext_ln389_3 = sext i25 %add_ln389_6

]]></Node>
<StgValue><ssdm name="sext_ln389_3"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:124 %add_ln389_7 = add i25 %sext_ln383_8, i25 %sext_ln383_9

]]></Node>
<StgValue><ssdm name="add_ln389_7"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="25">
<![CDATA[
for.inc251:125 %sext_ln389_4 = sext i25 %add_ln389_7

]]></Node>
<StgValue><ssdm name="sext_ln389_4"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:126 %add_ln389_8 = add i25 %sext_ln383_10, i25 %sext_ln389

]]></Node>
<StgValue><ssdm name="add_ln389_8"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="25">
<![CDATA[
for.inc251:127 %sext_ln389_5 = sext i25 %add_ln389_8

]]></Node>
<StgValue><ssdm name="sext_ln389_5"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc251:128 %add_ln389_9 = add i26 %sext_ln389_5, i26 %sext_ln389_4

]]></Node>
<StgValue><ssdm name="add_ln389_9"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc251:129 %add_ln389_10 = add i26 %add_ln389_9, i26 %sext_ln389_3

]]></Node>
<StgValue><ssdm name="add_ln389_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="212" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc251:118 %add_ln389_3 = add i25 %add_ln389_2, i25 %sext_ln383_2

]]></Node>
<StgValue><ssdm name="add_ln389_3"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="25">
<![CDATA[
for.inc251:119 %sext_ln389_2 = sext i25 %add_ln389_3

]]></Node>
<StgValue><ssdm name="sext_ln389_2"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc251:120 %add_ln389_4 = add i32 %sext_ln389_2, i32 %add_ln389_1

]]></Node>
<StgValue><ssdm name="add_ln389_4"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="26">
<![CDATA[
for.inc251:130 %sext_ln389_6 = sext i26 %add_ln389_10

]]></Node>
<StgValue><ssdm name="sext_ln389_6"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc251:131 %add_ln389_11 = add i32 %sext_ln389_6, i32 %add_ln389_4

]]></Node>
<StgValue><ssdm name="add_ln389_11"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0">
<![CDATA[
l_j19.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc251:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i18_l_j18_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc251:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc251:46 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc251:52 %specloopname_ln380 = specloopname void @_ssdm_op_SpecLoopName, void @empty_77

]]></Node>
<StgValue><ssdm name="specloopname_ln380"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc251:132 %store_ln387 = store i32 %add_ln389_11, i10 %q_outp2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
for.inc251:137 %br_ln380 = br void %l_S_k_4_k2

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
