#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 28 19:44:37 2021
# Process ID: 87116
# Current directory: C:/Users/12204/Desktop/Verilog_project/lab2_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent85708 C:\Users\12204\Desktop\Verilog_project\lab2_1\lab2_1.xpr
# Log file: C:/Users/12204/Desktop/Verilog_project/lab2_1/vivado.log
# Journal file: C:/Users/12204/Desktop/Verilog_project/lab2_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/12204/Desktop/Verilog_project/lab2_1/lab2_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exitreset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 28 19:45:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab2_1/lab2_1.runs/synth_1/runme.log
[Wed Apr 28 19:45:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/12204/Desktop/Verilog_project/lab2_1/lab2_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E600A
set_property PROGRAM.FILE {C:/Users/12204/Desktop/Verilog_project/lab2_1/lab2_1.runs/impl_1/_7Seg_Driver_Direct.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12204/Desktop/Verilog_project/lab2_1/lab2_1.runs/impl_1/_7Seg_Driver_Direct.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 28 20:03:17 2021...
