<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/84892607425</prism:url><dc:identifier>SCOPUS_ID:84892607425</dc:identifier><eid>2-s2.0-84892607425</eid><dc:title>Fixed-point multiplication and division in the logarithmic number system: A way to low-power design</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>2</citedby-count><prism:publicationName>Informacije MIDEM</prism:publicationName><source-id>26102</source-id><prism:issn>03529045</prism:issn><prism:volume>43</prism:volume><prism:issueIdentifier>4</prism:issueIdentifier><prism:startingPage>203</prism:startingPage><prism:endingPage>211</prism:endingPage><prism:pageRange>203-211</prism:pageRange><prism:coverDate>2013-12-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>In this article we present the use of the logarithmic number system (LNS) to implement fixed-point multiplication and division. LNS has recently attracted the interest of researchers for its low-power properties. The reduction of power dissipation in LNS arises from the simplification of basic arithmetic operations. In this paper we give a survey of the recently proposed digital circuits for logarithm and anti-logarithm conversion and multiplication and division in LNS. We also compare these methods in terms of accuracy, area, time and power. Finally, we give an overview of the real world applications that benefit form the use of LNS arithmetic.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/84892607425" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=84892607425&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=84892607425&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Computer arithmetic</author-keyword><author-keyword>Logarithm number system</author-keyword><author-keyword>Power dissipation</author-keyword></authkeywords><idxterms/><subject-areas><subject-area code="2504" abbrev="MATE">Electronic, Optical and Magnetic Materials</subject-area><subject-area code="2208" abbrev="ENGI">Electrical and Electronic Engineering</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2017" month="08" day="12" timestamp="2017-08-12T07:36:48.000048-04:00"/><ait:date-sort year="2013" month="12" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2014 Elsevier B.V., All rights reserved.</copyright><itemidlist><itemid idtype="PUI">372132886</itemid><itemid idtype="SNCPX">2014009622</itemid><itemid idtype="SCP">84892607425</itemid><itemid idtype="SGR">84892607425</itemid><itemid idtype="PUIsecondary">604037612</itemid><itemid idtype="CAR-ID">635483588</itemid></itemidlist><history><date-created year="2014" month="01" day="22"/></history><dbcollection>SNCPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><abstract-language xml:lang="slv" language="Slovenian"/><author-keywords><author-keyword>Computer arithmetic</author-keyword><author-keyword>Logarithm number system</author-keyword><author-keyword>Power dissipation</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">Fixed-point multiplication and division in the logarithmic number system: A way to low-power design</titletext></citation-title><author-group><author auid="6603205527" seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>University of Ljubljana</organization><organization>Faculty of Computer and Information Science</organization><city-group>Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname></person><affiliation country="svn"><organization>University of Ljubljana</organization><organization>Faculty of Computer and Information Science</organization><city-group>Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>In this article we present the use of the logarithmic number system (LNS) to implement fixed-point multiplication and division. LNS has recently attracted the interest of researchers for its low-power properties. The reduction of power dissipation in LNS arises from the simplification of basic arithmetic operations. In this paper we give a survey of the recently proposed digital circuits for logarithm and anti-logarithm conversion and multiplication and division in LNS. We also compare these methods in terms of accuracy, area, time and power. Finally, we give an overview of the real world applications that benefit form the use of LNS arithmetic.</ce:para></abstract></abstracts><source srcid="26102" type="j" country="svn"><sourcetitle>Informacije MIDEM</sourcetitle><sourcetitle-abbrev>Inf. MIDEM</sourcetitle-abbrev><issn type="print">03529045</issn><volisspag><voliss volume="43" issue="4"/><pagerange first="203" last="211"/></volisspag><publicationyear first="2013"/><publicationdate><year>2013</year><month>12</month><date-text xfab-added="true">December 2013</date-text></publicationdate><website><ce:e-address type="url">http://www.midem-drustvo.si/Journal%20papers/MIDEM_43(2013)4p203.pdf</ce:e-address></website></source><enhancement><classificationgroup><classifications type="ASJC"><classification>2504</classification><classification>2208</classification></classifications><classifications type="SUBJABBR"><classification>MATE</classification><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="22"><reference id="1"><ref-info><ref-title><ref-titletext>Considering the alternatives in low-power design</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0035410341</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Stouraitis T.</ce:indexed-name><ce:surname>Stouraitis</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Paliouras V.</ce:indexed-name><ce:surname>Paliouras</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Circuits and Devices Magazine</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="17" issue="4"/><pagerange first="23" last="29"/></ref-volisspag><ref-text>July</ref-text></ref-info><ref-fulltext>T. Stouraitis and V. Paliouras, "Considering the Alternatives in Low-Power Design," IEEE Circuits and Devices Magazine, vol. 17, no. 4, pp. 23-29, July 2001.</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>Signal activity and power consumption reduction using the logarithmic number system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0035013762</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Paliouras V.</ce:indexed-name><ce:surname>Paliouras</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Stouraitis T.</ce:indexed-name><ce:surname>Stouraitis</ce:surname></author></ref-authors><ref-sourcetitle>The 2001 IEEE International Symposium on Circuits and Systems</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="653" last="656"/></ref-volisspag><ref-text>ISCAS 2001, Sydney, NSW, 2001</ref-text></ref-info><ref-fulltext>V. Paliouras and T. Stouraitis, "Signal activity and power consumption reduction using the logarithmic number system," in The 2001 IEEE International Symposium on Circuits and Systems, 2001. ISCAS 2001, Sydney, NSW, 2001, pp. 653-656.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Computer multiplication and division using binary logarithms</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0000980875</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Mitchell J.</ce:indexed-name><ce:surname>Mitchell</ce:surname></author></ref-authors><ref-sourcetitle>IRE Transactions on Electronic Computers</ref-sourcetitle><ref-publicationyear first="1962"/><ref-volisspag><voliss volume="11" issue="4"/><pagerange first="512" last="517"/></ref-volisspag><ref-text>Aug</ref-text></ref-info><ref-fulltext>J. Mitchell., "Computer Multiplication and Division using Binary Logarithms," IRE Transactions on Electronic Computers, vol. 11, no. 4, pp. 512-517, Aug. 1962.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>Improved mitchell-based logarithmic multiplier for low-power dsp applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">67649878388</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.J.</ce:initials><ce:indexed-name>Mclaren D.J.</ce:indexed-name><ce:surname>Mclaren</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of IEEE International [Systems-on-Chip] SOC Conference</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="2003"/><pagerange first="53" last="56"/></ref-volisspag></ref-info><ref-fulltext>D.J Mclaren, "Improved Mitchell-based logarithmic multiplier for low-power DSP applications," in Proceedings of IEEE International [Systems-on-Chip] SOC Conference, 2003., 2003, pp. 53-56.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>Sign/logarithm arithmetic for FFT implementation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0020764547</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.E.</ce:initials><ce:indexed-name>Swartzlander E.E.</ce:indexed-name><ce:surname>Swartzlander</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="1983"/><ref-volisspag><voliss volume="32" issue="6"/><pagerange first="526" last="534"/></ref-volisspag><ref-text>Jun</ref-text></ref-info><ref-fulltext>E.E Swartzlander, "Sign/logarithm Arithmetic for FFT Implementation," IEEE Transactions on Computers, vol. 32, no. 6, pp. 526-534, Jun 1983.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>CMOS VLSI implementation of a low-power logarithmic converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0242578159</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Siferd R.E.</ce:indexed-name><ce:surname>Siferd</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="11"/><pagerange first="1421" last="1433"/></ref-volisspag><ref-text>Nov</ref-text></ref-info><ref-fulltext>K.H. Abed and R.E. Siferd, "CMOS VLSI implementation of a low-power logarithmic converter," IEEE Transactions on Computers, vol. 52, no. 11, pp. 1421-1433, Nov. 2003.</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>VLSI implementation of a low-power antilogarithmic converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0141613812</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Siferd R.E.</ce:indexed-name><ce:surname>Siferd</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="9"/><pagerange first="1221" last="1228"/></ref-volisspag><ref-text>Sept</ref-text></ref-info><ref-fulltext>K.H. Abed and R.E. Siferd, "VLSI implementation of a low-power antilogarithmic converter," IEEE Transactions on Computers, vol. 52, no. 9, pp. 1221-1228, Sept. 2003.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>Efficient logarithmic converters for digital signal processing applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">80054865854</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.</ce:initials><ce:indexed-name>De Caro D.</ce:indexed-name><ce:surname>De Caro</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Petra N.</ce:indexed-name><ce:surname>Petra</ce:surname></author><author seq="3"><ce:initials>A.G.M.</ce:initials><ce:indexed-name>Strollo A.G.M.</ce:indexed-name><ce:surname>Strollo</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Circuits and Systems II: Express Briefs</ref-sourcetitle><ref-publicationyear first="2011"/><ref-volisspag><voliss volume="58" issue="10"/><pagerange first="667" last="671"/></ref-volisspag><ref-text>Oct</ref-text></ref-info><ref-fulltext>D. De Caro, N. Petra, and A.G.M. Strollo, "Efficient Logarithmic Converters for Digital Signal Processing Applications," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 58, no. 10, pp. 667-671, Oct. 2011.</ref-fulltext></reference><reference id="9"><ref-info><ref-title><ref-titletext>Low cost hardware implementation of logarithm approximation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">80455145101</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Gutierrez R.</ce:indexed-name><ce:surname>Gutierrez</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Valls J.</ce:indexed-name><ce:surname>Valls</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</ref-sourcetitle><ref-publicationyear first="2011"/><ref-volisspag><voliss volume="19" issue="12"/><pagerange first="2326" last="2330"/></ref-volisspag><ref-text>Dec</ref-text></ref-info><ref-fulltext>R. Gutierrez and J. Valls, "Low Cost Hardware Implementation of Logarithm Approximation," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 12, pp. 2326-2330, Dec. 2011.</ref-fulltext></reference><reference id="10"><ref-info><ref-title><ref-titletext>Generation of products and quotients using approximate binary logarithms for digital filtering applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0014734928</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.L.</ce:initials><ce:indexed-name>Hall E.L.</ce:indexed-name><ce:surname>Hall</ce:surname></author><author seq="2"><ce:initials>D.D.</ce:initials><ce:indexed-name>Lynch D.D.</ce:indexed-name><ce:surname>Lynch</ce:surname></author><author seq="3"><ce:initials>S.J.</ce:initials><ce:indexed-name>Dwyer S.J.</ce:indexed-name><ce:surname>Dwyer</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="1970"/><ref-volisspag><voliss volume="19" issue="2"/><pagerange first="97" last="105"/></ref-volisspag><ref-text>Feb</ref-text></ref-info><ref-fulltext>Ernest L. Hall, D.D. Lynch, and S.J., Dwyer, "Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications," IEEE Transactions on Computers, vol. 19, no. 2, pp. 97-105, Feb. 1970.</ref-fulltext></reference><reference id="11"><ref-info><ref-title><ref-titletext>Improving accuracy in mitchell's logarithmic multiplication using operand decomposition</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33947271792</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Mahalingam V.</ce:indexed-name><ce:surname>Mahalingam</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Ranganathan N.</ce:indexed-name><ce:surname>Ranganathan</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="55" issue="12"/><pagerange first="1523" last="1535"/></ref-volisspag><ref-text>Dec</ref-text></ref-info><ref-fulltext>V. Mahalingam and N. Ranganathan, "Improving Accuracy in Mitchell's Logarithmic Multiplication Using Operand Decomposition," IEEE Transactions on Computers, vol. 55, no. 12, pp. 1523-1535, Dec. 2006.</ref-fulltext></reference><reference id="12"><ref-info><ref-title><ref-titletext>An efficient and accurate logarithmic multiplier based on operand decomposition</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33748546238</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Mahalingam V.</ce:indexed-name><ce:surname>Mahalingam</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Ranganathan N.</ce:indexed-name><ce:surname>Ranganathan</ce:surname></author></ref-authors><ref-sourcetitle>19th International Conference on VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><pagerange first="6"/></ref-volisspag></ref-info><ref-fulltext>V. Mahalingam and N. Ranganathan, "An efficient and accurate logarithmic multiplier based on operand decomposition," in 19th International Conference on VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design, 2006, p. 6.</ref-fulltext></reference><reference id="13"><ref-info><ref-title><ref-titletext>An iterative logarithmic multiplier</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">79551478217</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname></author><author seq="3"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2011"/><ref-volisspag><voliss volume="35" issue="1"/><pagerange first="23" last="33"/></ref-volisspag><ref-text>Feb.</ref-text></ref-info><ref-fulltext>Z. Babić, A. Avramović, and P. Bulić, "An iterative logarithmic multiplier," Microprocessors and Microsystems, vol. 35, no. 1, pp. 23-33, Feb. 2011.</ref-fulltext></reference><reference id="14"><ref-info><ref-title><ref-titletext>A simple pipelined logarithmic multiplier</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">78650746606</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname></author><author seq="2"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babic</ce:surname></author><author seq="3"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramovic</ce:surname></author></ref-authors><ref-sourcetitle>2010 IEEE International Conference on Computer Design (ICCD), Amsterdam</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><pagerange first="235" last="240"/></ref-volisspag></ref-info><ref-fulltext>P. Bulic, Z. Babic, and A. Avramovic, "A simple pipelined logarithmic multiplier," in 2010 IEEE International Conference on Computer Design (ICCD), Amsterdam, 2010, pp. 235-240.</ref-fulltext></reference><reference id="15"><ref-info><ref-title><ref-titletext>VLSI implementations of low-power leading-one detector circuits</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33751113592</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Siferd R.E.</ce:indexed-name><ce:surname>Siferd</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the IEEE SoutheastCon</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="2006"/><pagerange first="279" last="284"/></ref-volisspag><ref-text>Memphis, TN</ref-text></ref-info><ref-fulltext>K.H. Abed and R.E. Siferd, "VLSI Implementations of Low-Power Leading-One Detector Circuits," in Proceedings of the IEEE SoutheastCon, 2006, Memphis, TN, 2006, pp. 279-284.</ref-fulltext></reference><reference id="16"><ref-info><ref-title><ref-titletext>A 231-MHz, 2.18-mW 32-bit logarithmic arithmetic unit for fixed-point 3-D graphics system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33750808634</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Kim H.</ce:indexed-name><ce:surname>Kim</ce:surname></author><author seq="2"><ce:initials>B.-G.</ce:initials><ce:indexed-name>Nam B.-G.</ce:indexed-name><ce:surname>Nam</ce:surname></author><author seq="3"><ce:initials>J.-H.</ce:initials><ce:indexed-name>Sohn J.-H.</ce:indexed-name><ce:surname>Sohn</ce:surname></author><author seq="4"><ce:initials>J.-H.</ce:initials><ce:indexed-name>Woo J.-H.</ce:indexed-name><ce:surname>Woo</ce:surname></author><author seq="5"><ce:initials>H.-J.</ce:initials><ce:indexed-name>Yoo H.-J.</ce:indexed-name><ce:surname>Yoo</ce:surname></author></ref-authors><ref-sourcetitle>IEEE EEE Journal of Solid-State Circuits</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="41" issue="11"/><pagerange first="2373" last="2381"/></ref-volisspag><ref-text>Nov</ref-text></ref-info><ref-fulltext>Hyejung Kim, Byeong-Gyu Nam, Ju-Ho Sohn, Jeong-Ho Woo, and Hoi-Jun Yoo, "A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System," IEEE EEE Journal of Solid-State Circuits, vol. 41, no. 11, pp. 2373-2381, Nov. 2006.</ref-fulltext></reference><reference id="17"><ref-info><ref-title><ref-titletext>Applicability of approximate multipliers in hardware neural networks</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84864386338</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotrič</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author></ref-authors><ref-sourcetitle>Neurocomputing</ref-sourcetitle><ref-publicationyear first="2012"/><ref-volisspag><voliss volume="96"/><pagerange first="57" last="65"/></ref-volisspag><ref-text>Nov.</ref-text></ref-info><ref-fulltext>Uroš Lotrič and Patricio Bulić, "Applicability of approximate multipliers in hardware neural networks," Neurocomputing, vol. 96, pp. 57-65, Nov. 2012.</ref-fulltext></reference><reference id="18"><ref-info><ref-title><ref-titletext>Logarithmic multiplier in hardware implementation of neural networks</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">79955117817</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotric</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="2011"/><ref-volisspag><voliss volume="6593"/><pagerange first="158" last="168"/></ref-volisspag><ref-text>Adaptive and Natural Computing Algorithms-10th International Conference, ICANNGA 2011, Proceedings, Part I Conference, ICANNGA 2011, 2011</ref-text></ref-info><ref-fulltext>U Lotric and P Bulic, "Logarithmic Multiplier in Hardware Implementation of Neural Networks," in Lecture Notes in Computer Science Volume 6593, 2011, Adaptive and Natural Computing Algorithms-10th International Conference, ICANNGA 2011, Proceedings, Part I Conference, ICANNGA 2011, 2011, pp. 158-168.</ref-fulltext></reference><reference id="19"><ref-info><ref-title><ref-titletext>Logarithmic arithmetic for low-power adaptive control systems</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84892568744</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Skube S.</ce:indexed-name><ce:surname>Skube</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author><author seq="3"><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotrič</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Control Systems Technology, under review</ref-sourcetitle><ref-publicationyear first="2013"/><ref-volisspag><pagerange first="1" last="22"/></ref-volisspag></ref-info><ref-fulltext>S. Skube, P. Bulić, and U. Lotrič, "Logarithmic Arithmetic for Low-Power Adaptive Control Systems," IEEE Transactions on Control Systems Technology, under review, pp. 1-22, 2013.</ref-fulltext></reference><reference id="20"><ref-info><ref-title><ref-titletext>Low power multiplication algorithm for switching activity reduction through operand decomposition</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0344119504</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Ito M.</ce:indexed-name><ce:surname>Ito</ce:surname></author><author seq="2"><ce:initials>D.</ce:initials><ce:indexed-name>Chinnery D.</ce:indexed-name><ce:surname>Chinnery</ce:surname></author><author seq="3"><ce:initials>K.</ce:initials><ce:indexed-name>Keutzer K.</ce:indexed-name><ce:surname>Keutzer</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 21st International Conference on Computer Design</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="2003"/><pagerange first="21" last="26"/></ref-volisspag></ref-info><ref-fulltext>M. Ito, D. Chinnery, and K. Keutzer, "Low power multiplication algorithm for switching activity reduction through operand decomposition," in Proceedings of the 21st International Conference on Computer Design, 2003., 2003, pp. 21-26.</ref-fulltext></reference><reference id="21"><ref-info><ref-title><ref-titletext>The sign/logarithm number system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0016660338</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.E.</ce:initials><ce:indexed-name>Swartzlander E.E.</ce:indexed-name><ce:surname>Swartzlander</ce:surname></author><author seq="2"><ce:initials>A.G.</ce:initials><ce:indexed-name>Alexopoulos A.G.</ce:indexed-name><ce:surname>Alexopoulos</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="1975"/><ref-volisspag><voliss volume="24" issue="12"/><pagerange first="1238" last="1242"/></ref-volisspag><ref-text>Dec</ref-text></ref-info><ref-fulltext>E.E. Swartzlander and A.G. Alexopoulos, "The Sign/Logarithm Number System," IEEE Transactions on Computers, vol. 24, no. 12, pp. 1238-1242, Dec. 1975.</ref-fulltext></reference><reference id="22"><ref-info><ref-title><ref-titletext>A 20 bit logarithmic number system processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0023962626</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>F.J.</ce:initials><ce:indexed-name>Taylor F.J.</ce:indexed-name><ce:surname>Taylor</ce:surname></author><author seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Gill R.</ce:indexed-name><ce:surname>Gill</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Joseph J.</ce:indexed-name><ce:surname>Joseph</ce:surname></author><author seq="4"><ce:initials>J.</ce:initials><ce:indexed-name>Radke J.</ce:indexed-name><ce:surname>Radke</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="1988"/><ref-volisspag><voliss volume="37" issue="2"/><pagerange first="190" last="200"/></ref-volisspag><ref-text>Aug</ref-text></ref-info><ref-fulltext>F.J. Taylor, R. Gill, J. Joseph, and J. Radke, "A 20 bit logarithmic number system processor," IEEE Transactions on Computers, vol. 37, no. 2, pp. 190-200, Aug. 1988.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>