#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jul  4 00:57:50 2025
# Process ID: 66912
# Current directory: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent74568 F:\GitHub\Digital_Design_MCU-main\v200_MCU_multi\prj\v200_MCU_multi.xpr
# Log file: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/vivado.log
# Journal file: F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1320.855 ; gain = 52.160
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/dut/WriteData_0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/dut/dm/RAM_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim/memfile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/prj/v200_MCU_multi.sim/sim_1/behav/xsim'
"xelab -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_top.dut.dm.ROM_1.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb_top.dut.dm.ROM_1.inst is          15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  4 01:10:42 2025...
