{"Source Block": ["hdl/library/util_hbm/util_hbm.v@218:228@HdlIdDef", "assign m_axis_valid = &m_axis_valid_loc;\n\nwire [NUM_M-1:0] wr_response_ready_loc;\nwire [NUM_M-1:0] rd_response_ready_loc;\n\nwire [NUM_M-1:0] wr_overflow_loc;\nwire [NUM_M-1:0] rd_underflow_loc;\n\n// Measure stored data in case transfer is shorter than programmed,\n//  do the measurement only with the first master, all others should be\n//  similar.\n"], "Clone Blocks": [["hdl/library/util_hbm/util_hbm.v@216:226", "\nwire [NUM_M-1:0] m_axis_valid_loc;\nassign m_axis_valid = &m_axis_valid_loc;\n\nwire [NUM_M-1:0] wr_response_ready_loc;\nwire [NUM_M-1:0] rd_response_ready_loc;\n\nwire [NUM_M-1:0] wr_overflow_loc;\nwire [NUM_M-1:0] rd_underflow_loc;\n\n// Measure stored data in case transfer is shorter than programmed,\n"], ["hdl/library/util_hbm/util_hbm.v@215:225", "assign m_axis_last = &m_axis_last_loc;\n\nwire [NUM_M-1:0] m_axis_valid_loc;\nassign m_axis_valid = &m_axis_valid_loc;\n\nwire [NUM_M-1:0] wr_response_ready_loc;\nwire [NUM_M-1:0] rd_response_ready_loc;\n\nwire [NUM_M-1:0] wr_overflow_loc;\nwire [NUM_M-1:0] rd_underflow_loc;\n\n"], ["hdl/library/util_hbm/util_hbm.v@213:223", "\nwire [NUM_M-1:0] m_axis_last_loc;\nassign m_axis_last = &m_axis_last_loc;\n\nwire [NUM_M-1:0] m_axis_valid_loc;\nassign m_axis_valid = &m_axis_valid_loc;\n\nwire [NUM_M-1:0] wr_response_ready_loc;\nwire [NUM_M-1:0] rd_response_ready_loc;\n\nwire [NUM_M-1:0] wr_overflow_loc;\n"], ["hdl/library/util_hbm/util_hbm.v@219:229", "\nwire [NUM_M-1:0] wr_response_ready_loc;\nwire [NUM_M-1:0] rd_response_ready_loc;\n\nwire [NUM_M-1:0] wr_overflow_loc;\nwire [NUM_M-1:0] rd_underflow_loc;\n\n// Measure stored data in case transfer is shorter than programmed,\n//  do the measurement only with the first master, all others should be\n//  similar.\nlocalparam LW_PER_M = LENGTH_WIDTH-NUM_M_LOG2;\n"]], "Diff Content": {"Delete": [[223, "wire [NUM_M-1:0] wr_overflow_loc;\n"]], "Add": []}}