

================================================================
== Vitis HLS Report for 'cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2'
================================================================
* Date:           Thu Jan 30 18:34:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution8 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3759|     3759|  75.180 us|  75.180 us|  3759|  3759|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- col_loop2_kernelRow_Loop2_kernelCol_loop2  |     3757|     3757|        11|          3|          3|  1250|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    173|    -|
|Register         |        -|    -|     234|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     234|    360|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_5ns_3ns_11_4_1_U40  |mac_muladd_6ns_5ns_3ns_11_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln75_1_fu_210_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln75_fu_192_p2         |         +|   0|  0|  12|          11|           1|
    |add_ln76_1_fu_228_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln76_fu_315_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln77_fu_294_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln79_1_fu_350_p2       |         +|   0|  0|  12|          11|          11|
    |add_ln79_fu_340_p2         |         +|   0|  0|  13|           5|           5|
    |and_ln29_fu_271_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln75_fu_186_p2        |      icmp|   0|  0|  12|          11|          11|
    |icmp_ln76_fu_204_p2        |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln77_fu_265_p2        |      icmp|   0|  0|  11|           3|           3|
    |or_ln29_fu_277_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln29_1_fu_282_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln29_fu_308_p3      |    select|   0|  0|   3|           1|           1|
    |select_ln75_fu_216_p3      |    select|   0|  0|   6|           1|           6|
    |select_ln76_1_fu_234_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln76_fu_321_p3      |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln29_fu_260_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 155|          75|          59|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |Layer_Weights_blk_n_R                   |   9|          2|    1|          2|
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten51_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten66_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_somme_1_load_1         |   9|          2|   32|         64|
    |indvar_flatten51_fu_92                  |   9|          2|    6|         12|
    |indvar_flatten66_fu_100                 |   9|          2|   11|         22|
    |j_fu_96                                 |   9|          2|    6|         12|
    |k_fu_88                                 |   9|          2|    3|          6|
    |m_fu_84                                 |   9|          2|    3|          6|
    |somme_1_fu_80                           |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 173|         38|  124|        250|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Layer3_Neurons_CPU_load_reg_481   |  32|   0|   32|          0|
    |Layer_Weights_addr_read_reg_476   |  32|   0|   32|          0|
    |and_ln29_reg_461                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln75_reg_445                 |   1|   0|    1|          0|
    |icmp_ln76_reg_449                 |   1|   0|    1|          0|
    |indvar_flatten51_fu_92            |   6|   0|    6|          0|
    |indvar_flatten66_fu_100           |  11|   0|   11|          0|
    |j_fu_96                           |   6|   0|    6|          0|
    |k_fu_88                           |   3|   0|    3|          0|
    |m_fu_84                           |   3|   0|    3|          0|
    |mul7_reg_491                      |  32|   0|   32|          0|
    |somme_1_fu_80                     |  32|   0|   32|          0|
    |icmp_ln75_reg_445                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 234|  32|  171|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|grp_fu_473_p_din0             |  out|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|grp_fu_473_p_din1             |  out|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|grp_fu_473_p_opcode           |  out|    2|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|grp_fu_473_p_dout0            |   in|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|grp_fu_473_p_ce               |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|grp_fu_477_p_din0             |  out|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|grp_fu_477_p_din1             |  out|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|grp_fu_477_p_dout0            |   in|   32|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|grp_fu_477_p_ce               |  out|    1|  ap_ctrl_hs|  cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2|  return value|
|somme                         |   in|   32|     ap_none|                                                         somme|        scalar|
|m_axi_Layer_Weights_AWVALID   |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWREADY   |   in|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWADDR    |  out|   64|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWID      |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWLEN     |  out|   32|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWSIZE    |  out|    3|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWBURST   |  out|    2|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWLOCK    |  out|    2|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWCACHE   |  out|    4|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWPROT    |  out|    3|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWQOS     |  out|    4|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWREGION  |  out|    4|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWUSER    |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_WVALID    |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_WREADY    |   in|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_WDATA     |  out|   32|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_WSTRB     |  out|    4|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_WLAST     |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_WID       |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_WUSER     |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARVALID   |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARREADY   |   in|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARADDR    |  out|   64|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARID      |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARLEN     |  out|   32|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARSIZE    |  out|    3|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARBURST   |  out|    2|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARLOCK    |  out|    2|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARCACHE   |  out|    4|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARPROT    |  out|    3|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARQOS     |  out|    4|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARREGION  |  out|    4|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARUSER    |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_RVALID    |   in|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_RREADY    |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_RDATA     |   in|   32|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_RLAST     |   in|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_RID       |   in|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_RFIFONUM  |   in|    9|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_RUSER     |   in|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_RRESP     |   in|    2|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_BVALID    |   in|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_BREADY    |  out|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_BRESP     |   in|    2|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_BID       |   in|    1|       m_axi|                                                 Layer_Weights|       pointer|
|m_axi_Layer_Weights_BUSER     |   in|    1|       m_axi|                                                 Layer_Weights|       pointer|
|sext_ln75                     |   in|   62|     ap_none|                                                     sext_ln75|        scalar|
|Layer3_Neurons_CPU_address0   |  out|   11|   ap_memory|                                            Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_ce0        |  out|    1|   ap_memory|                                            Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_q0         |   in|   32|   ap_memory|                                            Layer3_Neurons_CPU|         array|
|somme_61_out                  |  out|   32|      ap_vld|                                                  somme_61_out|       pointer|
|somme_61_out_ap_vld           |  out|    1|      ap_vld|                                                  somme_61_out|       pointer|
+------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 3, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%somme_1 = alloca i32 1" [cnn_lenet.cpp:29]   --->   Operation 14 'alloca' 'somme_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 15 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 16 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten51 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten66 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln75"   --->   Operation 20 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%somme_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %somme"   --->   Operation 21 'read' 'somme_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln75_cast = sext i62 %sext_ln75_read"   --->   Operation 22 'sext' 'sext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer_Weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 156, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten66"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln30 = store i6 0, i6 %j" [cnn_lenet.cpp:30]   --->   Operation 25 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten51"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln30 = store i3 0, i3 %k" [cnn_lenet.cpp:30]   --->   Operation 27 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln30 = store i3 0, i3 %m" [cnn_lenet.cpp:30]   --->   Operation 28 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 %somme_read, i32 %somme_1" [cnn_lenet.cpp:29]   --->   Operation 29 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc238"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten66_load = load i11 %indvar_flatten66" [cnn_lenet.cpp:75]   --->   Operation 31 'load' 'indvar_flatten66_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer_Weights"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.63ns)   --->   "%icmp_ln75 = icmp_eq  i11 %indvar_flatten66_load, i11 1250" [cnn_lenet.cpp:75]   --->   Operation 33 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.63ns)   --->   "%add_ln75 = add i11 %indvar_flatten66_load, i11 1" [cnn_lenet.cpp:75]   --->   Operation 34 'add' 'add_ln75' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc244, void %for.inc250.exitStub" [cnn_lenet.cpp:75]   --->   Operation 35 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten51_load = load i6 %indvar_flatten51" [cnn_lenet.cpp:76]   --->   Operation 36 'load' 'indvar_flatten51_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [cnn_lenet.cpp:75]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%icmp_ln76 = icmp_eq  i6 %indvar_flatten51_load, i6 25" [cnn_lenet.cpp:76]   --->   Operation 38 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln75_1 = add i6 %j_load, i6 1" [cnn_lenet.cpp:75]   --->   Operation 39 'add' 'add_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.18ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i6 %add_ln75_1, i6 %j_load" [cnn_lenet.cpp:75]   --->   Operation 40 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i6 %select_ln75" [cnn_lenet.cpp:75]   --->   Operation 41 'zext' 'zext_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_2)   --->   "%empty = mul i11 %zext_ln75, i11 25" [cnn_lenet.cpp:75]   --->   Operation 42 'mul' 'empty' <Predicate = (!icmp_ln75)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln76_1 = add i6 %indvar_flatten51_load, i6 1" [cnn_lenet.cpp:76]   --->   Operation 43 'add' 'add_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.18ns)   --->   "%select_ln76_1 = select i1 %icmp_ln76, i6 1, i6 %add_ln76_1" [cnn_lenet.cpp:76]   --->   Operation 44 'select' 'select_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln75 = store i11 %add_ln75, i11 %indvar_flatten66" [cnn_lenet.cpp:75]   --->   Operation 45 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln30 = store i6 %select_ln75, i6 %j" [cnn_lenet.cpp:30]   --->   Operation 46 'store' 'store_ln30' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln76 = store i6 %select_ln76_1, i6 %indvar_flatten51" [cnn_lenet.cpp:76]   --->   Operation 47 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 48 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_2)   --->   "%empty = mul i11 %zext_ln75, i11 25" [cnn_lenet.cpp:75]   --->   Operation 48 'mul' 'empty' <Predicate = (!icmp_ln75)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.84>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%m_load = load i3 %m" [cnn_lenet.cpp:77]   --->   Operation 49 'load' 'm_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln76, i1 1" [cnn_lenet.cpp:29]   --->   Operation 50 'xor' 'xor_ln29' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.65ns)   --->   "%icmp_ln77 = icmp_eq  i3 %m_load, i3 5" [cnn_lenet.cpp:77]   --->   Operation 51 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln77, i1 %xor_ln29" [cnn_lenet.cpp:29]   --->   Operation 52 'and' 'and_ln29' <Predicate = (!icmp_ln75)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%or_ln29 = or i1 %and_ln29, i1 %icmp_ln76" [cnn_lenet.cpp:29]   --->   Operation 53 'or' 'or_ln29' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %or_ln29, i3 0, i3 %m_load" [cnn_lenet.cpp:29]   --->   Operation 54 'select' 'select_ln29_1' <Predicate = (!icmp_ln75)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_2)   --->   "%empty = mul i11 %zext_ln75, i11 25" [cnn_lenet.cpp:75]   --->   Operation 55 'mul' 'empty' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i3 %select_ln29_1" [cnn_lenet.cpp:77]   --->   Operation 56 'zext' 'zext_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_2 = add i11 %empty, i11 %zext_ln77" [cnn_lenet.cpp:79]   --->   Operation 57 'add' 'add_ln79_2' <Predicate = (!icmp_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (1.65ns)   --->   "%add_ln77 = add i3 %select_ln29_1, i3 1" [cnn_lenet.cpp:77]   --->   Operation 58 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln30 = store i3 %add_ln77, i3 %m" [cnn_lenet.cpp:30]   --->   Operation 59 'store' 'store_ln30' <Predicate = (!icmp_ln75)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 10.2>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [cnn_lenet.cpp:29]   --->   Operation 60 'load' 'k_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.98ns)   --->   "%select_ln29 = select i1 %icmp_ln76, i3 0, i3 %k_load" [cnn_lenet.cpp:29]   --->   Operation 61 'select' 'select_ln29' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.65ns)   --->   "%add_ln76 = add i3 %select_ln29, i3 1" [cnn_lenet.cpp:76]   --->   Operation 62 'add' 'add_ln76' <Predicate = (and_ln29)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.98ns)   --->   "%select_ln76 = select i1 %and_ln29, i3 %add_ln76, i3 %select_ln29" [cnn_lenet.cpp:76]   --->   Operation 63 'select' 'select_ln76' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i3 %select_ln76" [cnn_lenet.cpp:76]   --->   Operation 64 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln76, i2 0" [cnn_lenet.cpp:76]   --->   Operation 65 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln79 = add i5 %p_shl1, i5 %zext_ln76" [cnn_lenet.cpp:79]   --->   Operation 66 'add' 'add_ln79' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %add_ln79" [cnn_lenet.cpp:79]   --->   Operation 67 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_2 = add i11 %empty, i11 %zext_ln77" [cnn_lenet.cpp:79]   --->   Operation 68 'add' 'add_ln79_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (1.63ns)   --->   "%add_ln79_1 = add i11 %add_ln79_2, i11 %zext_ln79" [cnn_lenet.cpp:79]   --->   Operation 69 'add' 'add_ln79_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i11 %add_ln79_1" [cnn_lenet.cpp:79]   --->   Operation 70 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 %zext_ln79_1" [cnn_lenet.cpp:79]   --->   Operation 71 'getelementptr' 'Layer3_Neurons_CPU_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load = load i11 %Layer3_Neurons_CPU_addr" [cnn_lenet.cpp:79]   --->   Operation 72 'load' 'Layer3_Neurons_CPU_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_4 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln30 = store i3 %select_ln76, i3 %k" [cnn_lenet.cpp:30]   --->   Operation 73 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%Layer_Weights_addr = getelementptr i32 %Layer_Weights, i64 %sext_ln75_cast" [cnn_lenet.cpp:75]   --->   Operation 74 'getelementptr' 'Layer_Weights_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %Layer_Weights_addr" [cnn_lenet.cpp:79]   --->   Operation 75 'read' 'Layer_Weights_addr_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load = load i11 %Layer3_Neurons_CPU_addr" [cnn_lenet.cpp:79]   --->   Operation 76 'load' 'Layer3_Neurons_CPU_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast i32 %Layer_Weights_addr_read" [cnn_lenet.cpp:79]   --->   Operation 77 'bitcast' 'bitcast_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (12.3ns)   --->   "%mul7 = fmul i32 %bitcast_ln79, i32 %Layer3_Neurons_CPU_load" [cnn_lenet.cpp:79]   --->   Operation 78 'fmul' 'mul7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 79 [1/2] (12.3ns)   --->   "%mul7 = fmul i32 %bitcast_ln79, i32 %Layer3_Neurons_CPU_load" [cnn_lenet.cpp:79]   --->   Operation 79 'fmul' 'mul7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%somme_1_load_1 = load i32 %somme_1" [cnn_lenet.cpp:79]   --->   Operation 80 'load' 'somme_1_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [4/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1_load_1, i32 %mul7" [cnn_lenet.cpp:79]   --->   Operation 81 'fadd' 'somme_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%somme_1_load = load i32 %somme_1"   --->   Operation 90 'load' 'somme_1_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %somme_61_out, i32 %somme_1_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 82 [3/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1_load_1, i32 %mul7" [cnn_lenet.cpp:79]   --->   Operation 82 'fadd' 'somme_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 83 [2/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1_load_1, i32 %mul7" [cnn_lenet.cpp:79]   --->   Operation 83 'fadd' 'somme_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.1>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_loop2_kernelRow_Loop2_kernelCol_loop2_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [cnn_lenet.cpp:78]   --->   Operation 86 'specpipeline' 'specpipeline_ln78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1_load_1, i32 %mul7" [cnn_lenet.cpp:79]   --->   Operation 87 'fadd' 'somme_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 %somme_2, i32 %somme_1" [cnn_lenet.cpp:29]   --->   Operation 88 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc238" [cnn_lenet.cpp:77]   --->   Operation 89 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ somme]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer_Weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln75]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer3_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ somme_61_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
somme_1                 (alloca           ) [ 011111111111]
m                       (alloca           ) [ 011100000000]
k                       (alloca           ) [ 011110000000]
indvar_flatten51        (alloca           ) [ 010000000000]
j                       (alloca           ) [ 010000000000]
indvar_flatten66        (alloca           ) [ 010000000000]
sext_ln75_read          (read             ) [ 000000000000]
somme_read              (read             ) [ 000000000000]
sext_ln75_cast          (sext             ) [ 011111000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
store_ln0               (store            ) [ 000000000000]
store_ln30              (store            ) [ 000000000000]
store_ln0               (store            ) [ 000000000000]
store_ln30              (store            ) [ 000000000000]
store_ln30              (store            ) [ 000000000000]
store_ln29              (store            ) [ 000000000000]
br_ln0                  (br               ) [ 000000000000]
indvar_flatten66_load   (load             ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
icmp_ln75               (icmp             ) [ 011111111000]
add_ln75                (add              ) [ 000000000000]
br_ln75                 (br               ) [ 000000000000]
indvar_flatten51_load   (load             ) [ 000000000000]
j_load                  (load             ) [ 000000000000]
icmp_ln76               (icmp             ) [ 011110000000]
add_ln75_1              (add              ) [ 000000000000]
select_ln75             (select           ) [ 000000000000]
zext_ln75               (zext             ) [ 001100000000]
add_ln76_1              (add              ) [ 000000000000]
select_ln76_1           (select           ) [ 000000000000]
store_ln75              (store            ) [ 000000000000]
store_ln30              (store            ) [ 000000000000]
store_ln76              (store            ) [ 000000000000]
m_load                  (load             ) [ 000000000000]
xor_ln29                (xor              ) [ 000000000000]
icmp_ln77               (icmp             ) [ 000000000000]
and_ln29                (and              ) [ 010010000000]
or_ln29                 (or               ) [ 000000000000]
select_ln29_1           (select           ) [ 000000000000]
empty                   (mul              ) [ 010010000000]
zext_ln77               (zext             ) [ 010010000000]
add_ln77                (add              ) [ 000000000000]
store_ln30              (store            ) [ 000000000000]
k_load                  (load             ) [ 000000000000]
select_ln29             (select           ) [ 000000000000]
add_ln76                (add              ) [ 000000000000]
select_ln76             (select           ) [ 000000000000]
zext_ln76               (zext             ) [ 000000000000]
p_shl1                  (bitconcatenate   ) [ 000000000000]
add_ln79                (add              ) [ 000000000000]
zext_ln79               (zext             ) [ 000000000000]
add_ln79_2              (add              ) [ 000000000000]
add_ln79_1              (add              ) [ 000000000000]
zext_ln79_1             (zext             ) [ 000000000000]
Layer3_Neurons_CPU_addr (getelementptr    ) [ 001001000000]
store_ln30              (store            ) [ 000000000000]
Layer_Weights_addr      (getelementptr    ) [ 000000000000]
Layer_Weights_addr_read (read             ) [ 000100100000]
Layer3_Neurons_CPU_load (load             ) [ 010100110000]
bitcast_ln79            (bitcast          ) [ 010000010000]
mul7                    (fmul             ) [ 011100001111]
somme_1_load_1          (load             ) [ 011100000111]
specloopname_ln0        (specloopname     ) [ 000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000]
specpipeline_ln78       (specpipeline     ) [ 000000000000]
somme_2                 (fadd             ) [ 000000000000]
store_ln29              (store            ) [ 000000000000]
br_ln77                 (br               ) [ 000000000000]
somme_1_load            (load             ) [ 000000000000]
write_ln0               (write            ) [ 000000000000]
ret_ln0                 (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="somme">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="somme"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Layer_Weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_Weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln75">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Layer3_Neurons_CPU">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="somme_61_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="somme_61_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_loop2_kernelRow_Loop2_kernelCol_loop2_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="somme_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="somme_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="m_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="k_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten51_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten51/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten66_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten66/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln75_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="62" slack="0"/>
<pin id="106" dir="0" index="1" bw="62" slack="0"/>
<pin id="107" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="somme_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="somme_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="Layer_Weights_addr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer_Weights_addr_read/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln0_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="Layer3_Neurons_CPU_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer3_Neurons_CPU_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Layer3_Neurons_CPU_load/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="somme_2/8 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sext_ln75_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="62" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_cast/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln30_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="6" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln30_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln30_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln29_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten66_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten66_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln75_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln75_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten51_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten51_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln76_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln75_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln75_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln75_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln76_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln76_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="6" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln75_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="11" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln30_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln76_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="m_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="2"/>
<pin id="259" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln29_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="2"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln77_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="and_ln29_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="or_ln29_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="2"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln29_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln77_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln77_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln30_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="2"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="k_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="3"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln29_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="3"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="0" index="2" bw="3" slack="0"/>
<pin id="312" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln76_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln76_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="0" index="2" bw="3" slack="0"/>
<pin id="325" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln76_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln79_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln79_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln79_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln79_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln30_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="3"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="Layer_Weights_addr_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="4"/>
<pin id="368" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer_Weights_addr/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="bitcast_ln79_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln79/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="somme_1_load_1_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="7"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="somme_1_load_1/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln29_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="10"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="somme_1_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="7"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="somme_1_load/8 "/>
</bind>
</comp>

<comp id="388" class="1007" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="5" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty/1 add_ln79_2/3 "/>
</bind>
</comp>

<comp id="397" class="1005" name="somme_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="somme_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="m_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="412" class="1005" name="k_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="419" class="1005" name="indvar_flatten51_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten51 "/>
</bind>
</comp>

<comp id="426" class="1005" name="j_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="433" class="1005" name="indvar_flatten66_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten66 "/>
</bind>
</comp>

<comp id="440" class="1005" name="sext_ln75_cast_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="4"/>
<pin id="442" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln75_cast "/>
</bind>
</comp>

<comp id="445" class="1005" name="icmp_ln75_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="449" class="1005" name="icmp_ln76_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="2"/>
<pin id="451" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="456" class="1005" name="zext_ln75_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln75 "/>
</bind>
</comp>

<comp id="461" class="1005" name="and_ln29_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29 "/>
</bind>
</comp>

<comp id="466" class="1005" name="zext_ln77_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="1"/>
<pin id="468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="471" class="1005" name="Layer3_Neurons_CPU_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Layer3_Neurons_CPU_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="Layer_Weights_addr_read_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer_Weights_addr_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="Layer3_Neurons_CPU_load_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer3_Neurons_CPU_load "/>
</bind>
</comp>

<comp id="486" class="1005" name="bitcast_ln79_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln79 "/>
</bind>
</comp>

<comp id="491" class="1005" name="mul7_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="496" class="1005" name="somme_1_load_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_1_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="78" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="152"><net_src comp="104" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="110" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="201" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="204" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="201" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="198" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="204" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="192" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="216" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="234" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="257" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="260" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="257" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="282" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="56" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="308" pin="3"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="58" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="321" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="328" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="364"><net_src comp="321" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="2" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="365" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="383"><net_src comp="141" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="393"><net_src comp="224" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="290" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="396"><net_src comp="388" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="400"><net_src comp="80" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="408"><net_src comp="84" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="415"><net_src comp="88" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="422"><net_src comp="92" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="429"><net_src comp="96" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="436"><net_src comp="100" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="443"><net_src comp="149" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="448"><net_src comp="186" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="204" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="459"><net_src comp="224" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="464"><net_src comp="271" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="469"><net_src comp="290" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="474"><net_src comp="128" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="479"><net_src comp="116" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="484"><net_src comp="135" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="489"><net_src comp="371" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="494"><net_src comp="145" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="499"><net_src comp="375" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Layer_Weights | {}
	Port: somme_61_out | {8 }
 - Input state : 
	Port: cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2 : somme | {1 }
	Port: cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2 : Layer_Weights | {5 }
	Port: cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2 : sext_ln75 | {1 }
	Port: cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2 : Layer3_Neurons_CPU | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln30 : 1
		store_ln0 : 1
		store_ln30 : 1
		store_ln30 : 1
		indvar_flatten66_load : 1
		icmp_ln75 : 2
		add_ln75 : 2
		br_ln75 : 3
		indvar_flatten51_load : 1
		j_load : 1
		icmp_ln76 : 2
		add_ln75_1 : 2
		select_ln75 : 3
		zext_ln75 : 4
		empty : 5
		add_ln76_1 : 2
		select_ln76_1 : 3
		store_ln75 : 3
		store_ln30 : 4
		store_ln76 : 4
	State 2
	State 3
		icmp_ln77 : 1
		and_ln29 : 2
		or_ln29 : 2
		select_ln29_1 : 2
		zext_ln77 : 3
		add_ln79_2 : 4
		add_ln77 : 3
		store_ln30 : 4
	State 4
		select_ln29 : 1
		add_ln76 : 2
		select_ln76 : 3
		zext_ln76 : 4
		p_shl1 : 4
		add_ln79 : 5
		zext_ln79 : 6
		add_ln79_1 : 7
		zext_ln79_1 : 8
		Layer3_Neurons_CPU_addr : 9
		Layer3_Neurons_CPU_load : 10
		store_ln30 : 4
	State 5
		Layer_Weights_addr_read : 1
	State 6
		mul7 : 1
	State 7
	State 8
		somme_2 : 1
		write_ln0 : 1
	State 9
	State 10
	State 11
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   fadd   |              grp_fu_141             |    2    |   227   |   403   |
|----------|-------------------------------------|---------|---------|---------|
|   fmul   |              grp_fu_145             |    3    |   128   |   320   |
|----------|-------------------------------------|---------|---------|---------|
|          |           add_ln75_fu_192           |    0    |    0    |    12   |
|          |          add_ln75_1_fu_210          |    0    |    0    |    14   |
|          |          add_ln76_1_fu_228          |    0    |    0    |    14   |
|    add   |           add_ln77_fu_294           |    0    |    0    |    11   |
|          |           add_ln76_fu_315           |    0    |    0    |    11   |
|          |           add_ln79_fu_340           |    0    |    0    |    13   |
|          |          add_ln79_1_fu_350          |    0    |    0    |    12   |
|----------|-------------------------------------|---------|---------|---------|
|          |           icmp_ln75_fu_186          |    0    |    0    |    12   |
|   icmp   |           icmp_ln76_fu_204          |    0    |    0    |    14   |
|          |           icmp_ln77_fu_265          |    0    |    0    |    11   |
|----------|-------------------------------------|---------|---------|---------|
|          |          select_ln75_fu_216         |    0    |    0    |    6    |
|          |         select_ln76_1_fu_234        |    0    |    0    |    6    |
|  select  |         select_ln29_1_fu_282        |    0    |    0    |    3    |
|          |          select_ln29_fu_308         |    0    |    0    |    3    |
|          |          select_ln76_fu_321         |    0    |    0    |    3    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |           xor_ln29_fu_260           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    and   |           and_ln29_fu_271           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    or    |            or_ln29_fu_277           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|  muladd  |              grp_fu_388             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |      sext_ln75_read_read_fu_104     |    0    |    0    |    0    |
|   read   |        somme_read_read_fu_110       |    0    |    0    |    0    |
|          | Layer_Weights_addr_read_read_fu_116 |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |        write_ln0_write_fu_121       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |        sext_ln75_cast_fu_149        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           zext_ln75_fu_224          |    0    |    0    |    0    |
|          |           zext_ln77_fu_290          |    0    |    0    |    0    |
|   zext   |           zext_ln76_fu_328          |    0    |    0    |    0    |
|          |           zext_ln79_fu_346          |    0    |    0    |    0    |
|          |          zext_ln79_1_fu_355         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|bitconcatenate|            p_shl1_fu_332            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    6    |   355   |   874   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|Layer3_Neurons_CPU_addr_reg_471|   11   |
|Layer3_Neurons_CPU_load_reg_481|   32   |
|Layer_Weights_addr_read_reg_476|   32   |
|        and_ln29_reg_461       |    1   |
|      bitcast_ln79_reg_486     |   32   |
|       icmp_ln75_reg_445       |    1   |
|       icmp_ln76_reg_449       |    1   |
|    indvar_flatten51_reg_419   |    6   |
|    indvar_flatten66_reg_433   |   11   |
|           j_reg_426           |    6   |
|           k_reg_412           |    3   |
|           m_reg_405           |    3   |
|          mul7_reg_491         |   32   |
|     sext_ln75_cast_reg_440    |   64   |
|     somme_1_load_1_reg_496    |   32   |
|        somme_1_reg_397        |   32   |
|       zext_ln75_reg_456       |   11   |
|       zext_ln77_reg_466       |   11   |
+-------------------------------+--------+
|             Total             |   321  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_141    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_145    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_388    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_388    |  p1  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   172  ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   355  |   874  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   321  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    7   |   676  |   919  |
+-----------+--------+--------+--------+--------+
