Command: vcs -full64 -override_timescale=1ns/1ns -v ../../libs/mw_lib/tmax/core.v \
../../syn/mapped_scan/async_fifo.v ./parallel/TM4/pat_parallel_tb.v +tetramax +define+tmax_rtp=1 \
+define+tmax_msg=1 +define+tmax_fsdb -debug_access+dmptf -o pat_parallel_simv_TM4 \
-l logs/TM4/compile_parallel.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Jan  7 00:31:05 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../syn/mapped_scan/async_fifo.v'
Parsing design file './parallel/TM4/pat_parallel_tb.v'
Parsing library file '../../libs/mw_lib/tmax/core.v'
Top Level Modules:
       async_fifo_test
TimeScale is 1 ns / 1 ns

Warning-[TFIPC] Too few instance port connections
../../syn/mapped_scan/async_fifo.v, 1126
async_fifo, "ad01d0 U260( .A (intadd_0_B_0_),  .B (near_empty_mrgn[1]),  .CI (n198),  .CO (n199));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../../syn/mapped_scan/async_fifo.v, 1127
async_fifo, "ad01d0 U261( .A (intadd_0_B_1_),  .B (near_empty_mrgn[2]),  .CI (n199),  .CO (n200));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[DRTZ] Detect delay value roundoff to 0
  Delay from design or SDF file roundoff to 0 based on timescale
  Please use switch -diag timescale to dump detailed information.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
30 modules and 5 UDPs read.
recompiling module async_fifo_SCCOMP_DECOMPRESSOR
recompiling module async_fifo_SCCOMP_COMPRESSOR
recompiling module async_fifo
recompiling module async_fifo_test
recompiling module MaxTB_DECOMPRESSOR
recompiling module ad01d0
recompiling module an02d1
recompiling module an03d0
recompiling module aoi22d1
recompiling module aon211d1
recompiling module aor21d1
recompiling module aor221d1
recompiling module aor22d1
recompiling module buffd2
recompiling module cg01d0
recompiling module cg01d1
recompiling module dfcrq1
recompiling module inv0d1
recompiling module mx02d1
recompiling module nd02d1
recompiling module nd03d0
recompiling module nd12d0
recompiling module nr02d2
recompiling module nr03d1
recompiling module or02d1
recompiling module sdcrq1
recompiling module sdcrq2
recompiling module xn02d1
recompiling module xr02d1
recompiling module xr03d1
All of 30 modules done
make[1]: Entering directory `/home/rfic/Desktop/adapted/async_fifo/tmax/max_sim/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../pat_parallel_simv_TM4.daidir//_csrc0.so objs/amcQw_d.o \

rm -f _csrc0.so
if [ -x ../pat_parallel_simv_TM4 ]; then chmod -x ../pat_parallel_simv_TM4; fi
g++  -o ../pat_parallel_simv_TM4    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/pat_parallel_simv_TM4.daidir/ \
-Wl,-rpath=./pat_parallel_simv_TM4.daidir/ -Wl,-rpath='$ORIGIN'/pat_parallel_simv_TM4.daidir//scsim.db.dir \
-rdynamic  -Wl,-rpath=/opt/synopsys/VCS2018/vcs-mx/O-2018.09-SP2/linux64/lib -L/opt/synopsys/VCS2018/vcs-mx/O-2018.09-SP2/linux64/lib \
_26730_archive_1.so _csrc0.so objs/udps/USMy8.o objs/udps/Nginy.o objs/udps/QRIPd.o \
objs/udps/K79QG.o objs/udps/afYMY.o   _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim \
-lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /opt/synopsys/VCS2018/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /opt/synopsys/VCS2018/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/opt/synopsys/Verdi2018/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl \
-lc -lm -lpthread -ldl 
../pat_parallel_simv_TM4 up to date
make[1]: Leaving directory `/home/rfic/Desktop/adapted/async_fifo/tmax/max_sim/csrc' \

CPU time: 1.017 seconds to compile + .360 seconds to elab + .271 seconds to link
