# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*![Screenshot 2024-01-02 124239](https://github.com/GSanthosh007/Experiment--02-Implementation-of-combinational-logic-/assets/147527586/8ef282c3-cc14-4e31-8e62-cd9124529335)

Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: SANTHOSH G
RegisterNumber:212223240152  
*/
## RTL realization
![Screenshot 2024-01-02 124416](https://github.com/GSanthosh007/Experiment--02-Implementation-of-combinational-logic-/assets/147527586/8a0b57ba-17b5-4efb-85da-29b58e426
## Truth Table
![Screenshot 2024-01-02 124713](https://github.com/GSanthosh007/Experiment--02-Implementation-of-combinational-logic-/assets/147527586/7cae385d-99f2-4c41-95e9-f7f20ce9f49d)
## Timing Diagram
![Screenshot 2024-01-02 124823](https://github.com/GSanthosh007/Experiment--02-Implementation-of-combinational-logic-/assets/147527586/9f3fdf72-72d0-4022-81f0-7a8fab50a8d9)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
