# Gateway Makefile

CLEAN =

# defaults
SIM ?= verilator
EXTRA_ARGS += --trace --trace-structs
TOPLEVEL_LANG ?= verilog

TEST_FOLDER = $(currdir) 
SRC_FOLDER = $(PWD)/../../rtl/
WRAPPER_SRC = $(TEST_FOLDER)./wrap.sv
VERILOG_SOURCES += $(SRC_FOLDER)/aplic_domain_gateway.sv
VERILOG_SOURCES += $(WRAPPER_SRC)

# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL = aplic_domain_gateway_wrapper

# MODULE is the basename of the Python test file
MODULE = aplic_domain_gateway_tb

ifeq ($(CLEAN),)
# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim
else
all:
	rm -rf $(PWD)/__pycache__
	rm -rf $(PWD)/sim_build
	rm $(PWD)/results.xml
	rm $(PWD)/dump.vcd
endif