

================================================================
== Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_292_4'
================================================================
* Date:           Mon May  2 01:13:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.959 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      148|      148|  1.480 us|  1.480 us|  148|  148|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_292_4  |      146|      146|         6|          3|          1|    48|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.20>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 16, i7 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i"   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.46ns)   --->   "%icmp_ln292 = icmp_eq  i7 %i_2, i7 64" [ECE418FinalProject/fullCode.c:292]   --->   Operation 14 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %icmp_ln292, void %.split6, void %createMessageSchedule.exit.preheader.exitStub" [ECE418FinalProject/fullCode.c:292]   --->   Operation 16 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_31 = trunc i7 %i_2"   --->   Operation 17 'trunc' 'empty_31' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.94ns)   --->   "%add_ln293 = add i6 %empty_31, i6 49" [ECE418FinalProject/fullCode.c:293]   --->   Operation 18 'add' 'add_ln293' <Predicate = (!icmp_ln292)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln293 = zext i6 %add_ln293" [ECE418FinalProject/fullCode.c:293]   --->   Operation 19 'zext' 'zext_ln293' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%messageSchedule_addr = getelementptr i32 %messageSchedule, i64 0, i64 %zext_ln293" [ECE418FinalProject/fullCode.c:293]   --->   Operation 20 'getelementptr' 'messageSchedule_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%messageSchedule_load = load i6 %messageSchedule_addr" [ECE418FinalProject/fullCode.c:293]   --->   Operation 21 'load' 'messageSchedule_load' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (1.94ns)   --->   "%add_ln294 = add i6 %empty_31, i6 62" [ECE418FinalProject/fullCode.c:294]   --->   Operation 22 'add' 'add_ln294' <Predicate = (!icmp_ln292)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i6 %add_ln294" [ECE418FinalProject/fullCode.c:294]   --->   Operation 23 'zext' 'zext_ln294' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%messageSchedule_addr_1 = getelementptr i32 %messageSchedule, i64 0, i64 %zext_ln294" [ECE418FinalProject/fullCode.c:294]   --->   Operation 24 'getelementptr' 'messageSchedule_addr_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%messageSchedule_load_1 = load i6 %messageSchedule_addr_1" [ECE418FinalProject/fullCode.c:294]   --->   Operation 25 'load' 'messageSchedule_load_1' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 26 [1/1] (2.03ns)   --->   "%add_ln292 = add i7 %i_2, i7 1" [ECE418FinalProject/fullCode.c:292]   --->   Operation 26 'add' 'add_ln292' <Predicate = (!icmp_ln292)> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln292 = store i7 %add_ln292, i7 %i" [ECE418FinalProject/fullCode.c:292]   --->   Operation 27 'store' 'store_ln292' <Predicate = (!icmp_ln292)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%messageSchedule_load = load i6 %messageSchedule_addr" [ECE418FinalProject/fullCode.c:293]   --->   Operation 28 'load' 'messageSchedule_load' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %messageSchedule_load, i32 7, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%trunc_ln261 = trunc i32 %messageSchedule_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 30 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln261, i25 %lshr_ln" [ECE418FinalProject/fullCode.c:261]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln261_1 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %messageSchedule_load, i32 18, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 32 'partselect' 'lshr_ln261_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%trunc_ln261_6 = trunc i32 %messageSchedule_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 33 'trunc' 'trunc_ln261_6' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%or_ln261_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln261_6, i14 %lshr_ln261_1" [ECE418FinalProject/fullCode.c:261]   --->   Operation 34 'bitconcatenate' 'or_ln261_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %messageSchedule_load, i32 3, i32 31" [ECE418FinalProject/fullCode.c:293]   --->   Operation 35 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%zext_ln293_1 = zext i29 %lshr_ln1" [ECE418FinalProject/fullCode.c:293]   --->   Operation 36 'zext' 'zext_ln293_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%xor_ln293 = xor i32 %zext_ln293_1, i32 %or_ln261_1" [ECE418FinalProject/fullCode.c:293]   --->   Operation 37 'xor' 'xor_ln293' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%s0 = xor i32 %xor_ln293, i32 %or_ln" [ECE418FinalProject/fullCode.c:293]   --->   Operation 38 'xor' 's0' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (3.25ns)   --->   "%messageSchedule_load_1 = load i6 %messageSchedule_addr_1" [ECE418FinalProject/fullCode.c:294]   --->   Operation 39 'load' 'messageSchedule_load_1' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln261_2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %messageSchedule_load_1, i32 17, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 40 'partselect' 'lshr_ln261_2' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%trunc_ln261_7 = trunc i32 %messageSchedule_load_1" [ECE418FinalProject/fullCode.c:261]   --->   Operation 41 'trunc' 'trunc_ln261_7' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%or_ln261_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln261_7, i15 %lshr_ln261_2" [ECE418FinalProject/fullCode.c:261]   --->   Operation 42 'bitconcatenate' 'or_ln261_2' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln261_3 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %messageSchedule_load_1, i32 19, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 43 'partselect' 'lshr_ln261_3' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%trunc_ln261_8 = trunc i32 %messageSchedule_load_1" [ECE418FinalProject/fullCode.c:261]   --->   Operation 44 'trunc' 'trunc_ln261_8' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%or_ln261_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln261_8, i13 %lshr_ln261_3" [ECE418FinalProject/fullCode.c:261]   --->   Operation 45 'bitconcatenate' 'or_ln261_3' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %messageSchedule_load_1, i32 10, i32 31" [ECE418FinalProject/fullCode.c:294]   --->   Operation 46 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%zext_ln294_1 = zext i22 %lshr_ln2" [ECE418FinalProject/fullCode.c:294]   --->   Operation 47 'zext' 'zext_ln294_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%xor_ln294 = xor i32 %zext_ln294_1, i32 %or_ln261_3" [ECE418FinalProject/fullCode.c:294]   --->   Operation 48 'xor' 'xor_ln294' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%s1 = xor i32 %xor_ln294, i32 %or_ln261_2" [ECE418FinalProject/fullCode.c:294]   --->   Operation 49 'xor' 's1' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.94ns)   --->   "%add_ln296 = add i6 %empty_31, i6 48" [ECE418FinalProject/fullCode.c:296]   --->   Operation 50 'add' 'add_ln296' <Predicate = (!icmp_ln292)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i6 %add_ln296" [ECE418FinalProject/fullCode.c:296]   --->   Operation 51 'zext' 'zext_ln296' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%messageSchedule_addr_2 = getelementptr i32 %messageSchedule, i64 0, i64 %zext_ln296" [ECE418FinalProject/fullCode.c:296]   --->   Operation 52 'getelementptr' 'messageSchedule_addr_2' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%messageSchedule_load_2 = load i6 %messageSchedule_addr_2" [ECE418FinalProject/fullCode.c:296]   --->   Operation 53 'load' 'messageSchedule_load_2' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 54 [1/1] (1.94ns)   --->   "%add_ln296_1 = add i6 %empty_31, i6 57" [ECE418FinalProject/fullCode.c:296]   --->   Operation 54 'add' 'add_ln296_1' <Predicate = (!icmp_ln292)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln296_1 = zext i6 %add_ln296_1" [ECE418FinalProject/fullCode.c:296]   --->   Operation 55 'zext' 'zext_ln296_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%messageSchedule_addr_3 = getelementptr i32 %messageSchedule, i64 0, i64 %zext_ln296_1" [ECE418FinalProject/fullCode.c:296]   --->   Operation 56 'getelementptr' 'messageSchedule_addr_3' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%messageSchedule_load_3 = load i6 %messageSchedule_addr_3" [ECE418FinalProject/fullCode.c:296]   --->   Operation 57 'load' 'messageSchedule_load_3' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 58 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln296_3 = add i32 %s0, i32 %s1" [ECE418FinalProject/fullCode.c:296]   --->   Operation 58 'add' 'add_ln296_3' <Predicate = (!icmp_ln292)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 59 [1/2] (3.25ns)   --->   "%messageSchedule_load_2 = load i6 %messageSchedule_addr_2" [ECE418FinalProject/fullCode.c:296]   --->   Operation 59 'load' 'messageSchedule_load_2' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%messageSchedule_load_3 = load i6 %messageSchedule_addr_3" [ECE418FinalProject/fullCode.c:296]   --->   Operation 60 'load' 'messageSchedule_load_3' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln292)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.50>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln296_2 = add i32 %messageSchedule_load_2, i32 %messageSchedule_load_3" [ECE418FinalProject/fullCode.c:296]   --->   Operation 61 'add' 'add_ln296_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln296_4 = add i32 %add_ln296_3, i32 %add_ln296_2" [ECE418FinalProject/fullCode.c:296]   --->   Operation 62 'add' 'add_ln296_4' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%i_2_cast13 = zext i7 %i_2"   --->   Operation 63 'zext' 'i_2_cast13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln270 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [ECE418FinalProject/fullCode.c:270]   --->   Operation 64 'specloopname' 'specloopname_ln270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%messageSchedule_addr_4 = getelementptr i32 %messageSchedule, i64 0, i64 %i_2_cast13" [ECE418FinalProject/fullCode.c:296]   --->   Operation 65 'getelementptr' 'messageSchedule_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln296 = store i32 %add_ln296_4, i6 %messageSchedule_addr_4" [ECE418FinalProject/fullCode.c:296]   --->   Operation 66 'store' 'store_ln296' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ messageSchedule]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i_2                    (load             ) [ 0111111]
specpipeline_ln0       (specpipeline     ) [ 0000000]
icmp_ln292             (icmp             ) [ 0111000]
empty                  (speclooptripcount) [ 0000000]
br_ln292               (br               ) [ 0000000]
empty_31               (trunc            ) [ 0010000]
add_ln293              (add              ) [ 0000000]
zext_ln293             (zext             ) [ 0000000]
messageSchedule_addr   (getelementptr    ) [ 0010000]
add_ln294              (add              ) [ 0000000]
zext_ln294             (zext             ) [ 0000000]
messageSchedule_addr_1 (getelementptr    ) [ 0010000]
add_ln292              (add              ) [ 0000000]
store_ln292            (store            ) [ 0000000]
messageSchedule_load   (load             ) [ 0000000]
lshr_ln                (partselect       ) [ 0000000]
trunc_ln261            (trunc            ) [ 0000000]
or_ln                  (bitconcatenate   ) [ 0000000]
lshr_ln261_1           (partselect       ) [ 0000000]
trunc_ln261_6          (trunc            ) [ 0000000]
or_ln261_1             (bitconcatenate   ) [ 0000000]
lshr_ln1               (partselect       ) [ 0000000]
zext_ln293_1           (zext             ) [ 0000000]
xor_ln293              (xor              ) [ 0000000]
s0                     (xor              ) [ 0000000]
messageSchedule_load_1 (load             ) [ 0000000]
lshr_ln261_2           (partselect       ) [ 0000000]
trunc_ln261_7          (trunc            ) [ 0000000]
or_ln261_2             (bitconcatenate   ) [ 0000000]
lshr_ln261_3           (partselect       ) [ 0000000]
trunc_ln261_8          (trunc            ) [ 0000000]
or_ln261_3             (bitconcatenate   ) [ 0000000]
lshr_ln2               (partselect       ) [ 0000000]
zext_ln294_1           (zext             ) [ 0000000]
xor_ln294              (xor              ) [ 0000000]
s1                     (xor              ) [ 0000000]
add_ln296              (add              ) [ 0000000]
zext_ln296             (zext             ) [ 0000000]
messageSchedule_addr_2 (getelementptr    ) [ 0001000]
add_ln296_1            (add              ) [ 0000000]
zext_ln296_1           (zext             ) [ 0000000]
messageSchedule_addr_3 (getelementptr    ) [ 0001000]
add_ln296_3            (add              ) [ 0101100]
messageSchedule_load_2 (load             ) [ 0100100]
messageSchedule_load_3 (load             ) [ 0100100]
add_ln296_2            (add              ) [ 0000000]
add_ln296_4            (add              ) [ 0011011]
i_2_cast13             (zext             ) [ 0000000]
specloopname_ln270     (specloopname     ) [ 0000000]
messageSchedule_addr_4 (getelementptr    ) [ 0000000]
store_ln296            (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="messageSchedule">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="messageSchedule"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i19.i13"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="messageSchedule_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageSchedule_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
<pin id="89" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="messageSchedule_load/1 messageSchedule_load_1/1 messageSchedule_load_2/2 messageSchedule_load_3/2 store_ln296/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="messageSchedule_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageSchedule_addr_1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="messageSchedule_addr_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageSchedule_addr_2/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="messageSchedule_addr_3_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageSchedule_addr_3/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="messageSchedule_addr_4_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageSchedule_addr_4/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="7" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_2_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln292_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="empty_31_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln293_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="5" slack="0"/>
<pin id="144" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln293/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln293_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln293/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln294_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln294/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln294_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln294/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln292_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln292/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln292_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="lshr_ln_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="25" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln261_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="0" index="2" bw="25" slack="0"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="lshr_ln261_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="0" index="3" bw="6" slack="0"/>
<pin id="201" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln261_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln261_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261_6/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln261_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="18" slack="0"/>
<pin id="213" dir="0" index="2" bw="14" slack="0"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln261_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lshr_ln1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="29" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="0" index="3" bw="6" slack="0"/>
<pin id="223" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln293_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="29" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln293_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln293_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="29" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln293/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="s0_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="s0/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="lshr_ln261_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="15" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln261_2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln261_7_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261_7/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="or_ln261_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="17" slack="0"/>
<pin id="261" dir="0" index="2" bw="15" slack="0"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln261_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="lshr_ln261_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln261_3/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln261_8_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261_8/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="or_ln261_3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="19" slack="0"/>
<pin id="283" dir="0" index="2" bw="13" slack="0"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln261_3/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="lshr_ln2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="22" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="0" index="3" bw="6" slack="0"/>
<pin id="293" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln294_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="22" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln294_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="xor_ln294_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="22" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln294/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="s1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="s1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln296_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="1"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln296_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln296/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln296_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="1"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln296_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln296_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln296_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296_3/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln296_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296_2/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln296_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="2"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296_4/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="i_2_cast13_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="5"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast13/6 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="360" class="1005" name="i_2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="5"/>
<pin id="362" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="icmp_ln292_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln292 "/>
</bind>
</comp>

<comp id="369" class="1005" name="empty_31_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="1"/>
<pin id="371" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="375" class="1005" name="messageSchedule_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="1"/>
<pin id="377" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="messageSchedule_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="messageSchedule_addr_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="1"/>
<pin id="382" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="messageSchedule_addr_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="messageSchedule_addr_2_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="messageSchedule_addr_2 "/>
</bind>
</comp>

<comp id="390" class="1005" name="messageSchedule_addr_3_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="1"/>
<pin id="392" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="messageSchedule_addr_3 "/>
</bind>
</comp>

<comp id="395" class="1005" name="add_ln296_3_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2"/>
<pin id="397" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln296_3 "/>
</bind>
</comp>

<comp id="400" class="1005" name="messageSchedule_load_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="messageSchedule_load_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="messageSchedule_load_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="messageSchedule_load_3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln296_4_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2"/>
<pin id="412" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln296_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="74" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="156"><net_src comp="137" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="167"><net_src comp="128" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="81" pin="7"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="81" pin="7"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="174" pin="4"/><net_sink comp="188" pin=2"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="81" pin="7"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="209"><net_src comp="81" pin="7"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="196" pin="4"/><net_sink comp="210" pin=2"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="81" pin="7"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="210" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="188" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="81" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="81" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="244" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="272"><net_src comp="52" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="81" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="81" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="266" pin="4"/><net_sink comp="280" pin=2"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="81" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="301"><net_src comp="288" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="280" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="258" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="314" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="338"><net_src comp="238" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="308" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="356"><net_src comp="70" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="363"><net_src comp="128" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="368"><net_src comp="131" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="137" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="378"><net_src comp="74" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="383"><net_src comp="91" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="388"><net_src comp="99" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="393"><net_src comp="107" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="398"><net_src comp="334" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="403"><net_src comp="81" pin="7"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="408"><net_src comp="81" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="413"><net_src comp="344" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="81" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: messageSchedule | {6 }
 - Input state : 
	Port: prep_Pipeline_VITIS_LOOP_292_4 : messageSchedule | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln292 : 2
		br_ln292 : 3
		empty_31 : 2
		add_ln293 : 3
		zext_ln293 : 4
		messageSchedule_addr : 5
		messageSchedule_load : 6
		add_ln294 : 3
		zext_ln294 : 4
		messageSchedule_addr_1 : 5
		messageSchedule_load_1 : 6
		add_ln292 : 2
		store_ln292 : 3
	State 2
		lshr_ln : 1
		trunc_ln261 : 1
		or_ln : 2
		lshr_ln261_1 : 1
		trunc_ln261_6 : 1
		or_ln261_1 : 2
		lshr_ln1 : 1
		zext_ln293_1 : 2
		xor_ln293 : 3
		s0 : 3
		lshr_ln261_2 : 1
		trunc_ln261_7 : 1
		or_ln261_2 : 2
		lshr_ln261_3 : 1
		trunc_ln261_8 : 1
		or_ln261_3 : 2
		lshr_ln2 : 1
		zext_ln294_1 : 2
		xor_ln294 : 3
		s1 : 3
		zext_ln296 : 1
		messageSchedule_addr_2 : 2
		messageSchedule_load_2 : 3
		zext_ln296_1 : 1
		messageSchedule_addr_3 : 2
		messageSchedule_load_3 : 3
		add_ln296_3 : 3
	State 3
	State 4
		add_ln296_4 : 1
	State 5
	State 6
		messageSchedule_addr_4 : 1
		store_ln296 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln293_fu_141   |    0    |    14   |
|          |   add_ln294_fu_152   |    0    |    14   |
|          |   add_ln292_fu_163   |    0    |    14   |
|    add   |   add_ln296_fu_314   |    0    |    14   |
|          |  add_ln296_1_fu_324  |    0    |    14   |
|          |  add_ln296_3_fu_334  |    0    |    39   |
|          |  add_ln296_2_fu_340  |    0    |    32   |
|          |  add_ln296_4_fu_344  |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   xor_ln293_fu_232   |    0    |    32   |
|    xor   |       s0_fu_238      |    0    |    32   |
|          |   xor_ln294_fu_302   |    0    |    32   |
|          |       s1_fu_308      |    0    |    32   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln292_fu_131  |    0    |    10   |
|----------|----------------------|---------|---------|
|          |    empty_31_fu_137   |    0    |    0    |
|          |  trunc_ln261_fu_184  |    0    |    0    |
|   trunc  | trunc_ln261_6_fu_206 |    0    |    0    |
|          | trunc_ln261_7_fu_254 |    0    |    0    |
|          | trunc_ln261_8_fu_276 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln293_fu_147  |    0    |    0    |
|          |   zext_ln294_fu_158  |    0    |    0    |
|          |  zext_ln293_1_fu_228 |    0    |    0    |
|   zext   |  zext_ln294_1_fu_298 |    0    |    0    |
|          |   zext_ln296_fu_319  |    0    |    0    |
|          |  zext_ln296_1_fu_329 |    0    |    0    |
|          |   i_2_cast13_fu_349  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    lshr_ln_fu_174    |    0    |    0    |
|          |  lshr_ln261_1_fu_196 |    0    |    0    |
|partselect|    lshr_ln1_fu_218   |    0    |    0    |
|          |  lshr_ln261_2_fu_244 |    0    |    0    |
|          |  lshr_ln261_3_fu_266 |    0    |    0    |
|          |    lshr_ln2_fu_288   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     or_ln_fu_188     |    0    |    0    |
|bitconcatenate|   or_ln261_1_fu_210  |    0    |    0    |
|          |   or_ln261_2_fu_258  |    0    |    0    |
|          |   or_ln261_3_fu_280  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   311   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln296_3_reg_395     |   32   |
|      add_ln296_4_reg_410     |   32   |
|       empty_31_reg_369       |    6   |
|          i_2_reg_360         |    7   |
|           i_reg_353          |    7   |
|      icmp_ln292_reg_365      |    1   |
|messageSchedule_addr_1_reg_380|    6   |
|messageSchedule_addr_2_reg_385|    6   |
|messageSchedule_addr_3_reg_390|    6   |
| messageSchedule_addr_reg_375 |    6   |
|messageSchedule_load_2_reg_400|   32   |
|messageSchedule_load_3_reg_405|   32   |
+------------------------------+--------+
|             Total            |   173  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   5  |   6  |   30   ||    21   |
| grp_access_fu_81 |  p2  |   4  |   0  |    0   ||    17   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   || 3.38214 ||    38   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   311  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   38   |
|  Register |    -   |   173  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   173  |   349  |
+-----------+--------+--------+--------+
