INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DigitalCircuit-Verilog-Base-Learning/lab8/lab8.srcs/sources_1/new/shifting_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifting_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DigitalCircuit-Verilog-Base-Learning/lab8/lab8.srcs/sim_1/new/test_shifting_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_shifting_register
