# ğŸ§® 3.1 ãƒãƒ¼ãƒ‰ç¸®å°ã®æ­´å²ã¨å¯¸æ³•ãƒ«ãƒ¼ãƒ«ã®å¤‰é·  
# ğŸ§® 3.1 History of Node Scaling and Design Rule Evolution

---

## ğŸ§­ æ¦‚è¦ï½œOverview

æœ¬ç¯€ã§ã¯ã€CMOSæŠ€è¡“ã«ãŠã‘ã‚‹ã€Œãƒãƒ¼ãƒ‰ç¸®å°ã€ã®æ„å‘³ã‚’æ˜ç¢ºã«ã—ã€  
**0.5Âµmã‹ã‚‰90nmã¾ã§ã®ãƒ—ãƒ­ã‚»ã‚¹é€²åŒ–ã¨ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£æŠ€è¡“ãƒ»è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã®é–¢ä¿‚æ€§**ã‚’æ•´ç†ã—ã¾ã™ã€‚

> This section clarifies what "node scaling" truly meant in CMOS history,  
> tracing how lithography and layout design rules evolved from 0.5Âµm to 90nm generations.

---

## ğŸ“Œ ãƒ ãƒ¼ã‚¢ã®æ³•å‰‡ã®æ„å‘³ã¨èª¤è§£  
### ğŸ“˜ Mooreâ€™s Law: Meaning and Misconceptions

- **ãƒ ãƒ¼ã‚¢ã®æ³•å‰‡ï¼ˆ1965å¹´ï¼‰**ï¼šICä¸Šã®ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ•°ã¯18ã€œ24ã‹æœˆã§å€å¢—  
- ã—ã‹ã—ã€ã“ã‚Œã¯**ç‰©ç†å¯¸æ³•ãŒ2å¹´ã”ã¨ã«åŠåˆ†ã«ãªã‚‹**ã“ã¨ã¨ã¯ç•°ãªã‚‹  
- ç¾å®Ÿã«ã¯ã€**ç·šå¹…ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆãƒ«ãƒ¼ãƒ«ãƒ»æ­©ç•™ã¾ã‚Šãƒ»éœ²å…‰é™ç•Œ**ã®ç·åˆè¨­è¨ˆãŒæ±‚ã‚ã‚‰ã‚ŒãŸ  

> - **Moore's Law (1965):** The number of transistors on a chip doubles every 18â€“24 months  
> - âš ï¸ This does **not** mean that physical dimensions halve every two years  
> - Actual node generations involved comprehensive evolution: **lithography, layout rules, and yield engineering**

---

## ğŸ“ æŠ€è¡“ãƒãƒ¼ãƒ‰ã¨å¯¸æ³•ãƒ«ãƒ¼ãƒ«ã®å¤‰é·ï½œNode Generations and Rule Evolution

| ä¸–ä»£ / Generation | å…¬ç§°ãƒãƒ¼ãƒ‰<br>Nominal Node | ã‚²ãƒ¼ãƒˆé•·<br>Gate Length (Lmin) | ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¾‹<br>Layout Examples | ä¸»ãªæŠ€è¡“è¦ç´ <br>Key Features |
|------------------|-----------------------------|-------------------------------|-------------------------------|-------------------------------|
| 0.5Âµm            | 500nm                       | ~600nm                        | M1å¹…: 0.6Âµm                   | iç·šéœ²å…‰, LOCOSéš”é›¢            |
| 0.35Âµm           | 350nm                       | ~400nm                        | Cont: 0.4Âµm                   | LDDå°å…¥, æ·±æ‹¡æ•£æ¥åˆ           |
| 0.25Âµm           | 250nm                       | ~280nm                        | M1: 0.3Âµm                     | KrFå°å…¥, STIæ™®åŠ              |
| 0.18Âµm           | 180nm                       | ~210nm                        | Gate: 0.2Âµm                   | ã‚µãƒªã‚µã‚¤ãƒ‰, OPCåˆæœŸå°å…¥       |
| 0.13Âµm           | 130nm                       | ~160nm                        | Cont: 0.22Âµm                  | Cué…ç·š, OPCæœ¬æ ¼åŒ–             |
| 90nm             | 90nm                        | ~120nm                        | Gate: 0.13Âµm                  | ArFéœ²å…‰, ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ãƒã‚¹ã‚¯   |

> â€» è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã¯PDKã‚„ãƒ¡ãƒ¼ã‚«ãƒ¼ã«ã‚ˆã£ã¦ç•°ãªã‚‹ãŒã€**ãƒˆãƒ¬ãƒ³ãƒ‰ã¨ã—ã¦ã®ä»£è¡¨å€¤**ã‚’ç¤ºã—ã¦ã„ã‚‹  
> â€» Values vary by PDK/vendor; table shows **typical trends**

---

## ğŸ”¬ ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£æŠ€è¡“ã®æ¨ç§»ï½œLithography Progression

| ãƒãƒ¼ãƒ‰ | éœ²å…‰æ³¢é•·<br>Exposure Î» | è§£åƒåº¦å¼·åŒ–æ‰‹æ³•<br>Enhancement Techniques |
|--------|-------------------------|--------------------------------------------|
| 0.5Âµmã€œ0.35Âµm | iç·šï¼ˆ365nmï¼‰          | å˜ç´”ç¸®å°<br>Simple shrink                  |
| 0.25Âµmã€œ0.18Âµm | KrFï¼ˆ248nmï¼‰          | NAå‘ä¸Š, STIã§è‡ªç”±åº¦å¢—åŠ                     |
| 0.13Âµmã€œ90nm   | ArFï¼ˆ193nmï¼‰          | OPCå°å…¥, ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ãƒã‚¹ã‚¯               |

- Î»/NA ã®é™ç•Œã‚’è¶…ãˆãŸé ˜åŸŸã§ã¯ã€**OPCã‚„ç‰¹æ®Šãƒã‚¹ã‚¯**ãŒä¸å¯æ¬ ã«  
- æŠ€è¡“å°å…¥ã¯**è§£åƒåº¦ã ã‘ã§ãªãæ­©ç•™ã¾ã‚Šã®ç¢ºä¿**ãŒã‚«ã‚®  

> In sub-130nm nodes, resolution exceeded Î»/NA limits.  
> **OPC and advanced masks** became critical to maintain **manufacturability and yield**.

---

## ğŸ“ è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã®æœ¬è³ªï½œDesign Rules â‰  Minimum Features

- å¤šãã®è³‡æ–™ã§ã€Œãƒãƒ¼ãƒ‰ï¼æœ€å°ç·šå¹…ã€ã¨èª¬æ˜ã•ã‚Œã‚‹ãŒã€**å®Ÿéš›ã®è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã¯ã‚‚ã£ã¨è¤‡é›‘**  
- ç‰©ç†ã‚²ãƒ¼ãƒˆé•·ï¼ˆLgateï¼‰ã ã‘ã§ãªãï¼š  
  - Contactå¯¸æ³•ï¼ˆContï¼‰  
  - Metalé…ç·šå¹…ï¼ˆM1ï¼‰  
  - é–“éš”ï¼ˆSpacingï¼‰  
- ã“ã‚Œã‚‰å…¨ä½“ãŒè¨­è¨ˆæ€§èƒ½ãƒ»å¯†åº¦ãƒ»ESDè€æ€§ãƒ»å¯„ç”Ÿæˆåˆ†ã«å½±éŸ¿  

> â€œNode = Minimum Featureâ€ is a **misleading simplification**.  
> Real-world layout rules involve multiple constraints (Cont, Metal, Spacing, etc.)  
> â†’ These rules determine **yield, performance, reliability**.

---

## ğŸ§  æœ¬ç¯€ã®ã¾ã¨ã‚ï½œSummary

| è¦³ç‚¹ / Aspect | è¦ç‚¹ / Key Takeaways |
|---------------|-----------------------|
| ãƒãƒ¼ãƒ‰å®šç¾©     | å˜ãªã‚‹ç·šå¹…ã§ã¯ãªãã€ãƒ—ãƒ­ã‚»ã‚¹/è¨­è¨ˆãƒ«ãƒ¼ãƒ«å…¨ä½“ã®é€²åŒ–æŒ‡æ¨™<br>Not just a line width, but a **total process-design indicator** |
| ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£   | KrF, ArF, OPCã«ã‚ˆã‚Šå¾®ç´°åŒ–é™ç•Œã‚’çªç ´<br>**KrF â†’ ArF â†’ OPC** enabled sub-wavelength resolution |
| è¨­è¨ˆãƒ«ãƒ¼ãƒ«     | å¤šå±¤æ§‹é€ ã®å¯¸æ³•åˆ¶ç´„ã®ç›¸äº’ä½œç”¨ãŒæ€§èƒ½ã‚’æ±ºã‚ã‚‹<br>**Interplay of layout dimensions** defines design viability |

---

## ğŸ“˜ æ¬¡ç¯€ã¸ã®æ¥ç¶šï½œLead-in to Section 3.2

ğŸ‘‰ æ¬¡ç¯€ [**3.2 CMOSæ§‹é€ ã®é€²åŒ–ã¨è¨­è¨ˆå½±éŸ¿**](./3.2_cmos_structure_shift.md) ã§ã¯ã€  
**STIï¼ˆShallow Trench Isolationï¼‰ã‚„LDDï¼ˆLightly Doped Drainï¼‰** ã¨ã„ã£ãŸæ§‹é€ æŠ€è¡“ã®å°å…¥ãŒ  
**å¯¸æ³•é™ç•Œãƒ»é›»æ°—ç‰¹æ€§ãƒ»ESDè¨­è¨ˆ**ã«ã©ã†å½±éŸ¿ã—ãŸã‹ã‚’è§£èª¬ã—ã¾ã™ã€‚

> In Section [3.2](./3.2_cmos_structure_shift.md), weâ€™ll explore how **STI and LDD** revolutionized CMOS structure and impacted **layout rules and reliability**.

---
