module task3(SW, HEX0, HEX2, HEX4, HEX5, KEY[0]);
	input logic [9:0] SW;
	input logic KEY[0];
	output logic [6:0] HEX0, HEX2, HEX4, HEX5;
	logic [3:0] q;
	
	ram32x4 ram(.addr(SW[8:4]), .data(SW[3:0]), .wren(SW[9]), .clk(~KEY[0]), .q);
	display dis(SW, q, HEX0, HEX2, HEX4, HEX5);
endmodule

module task3_testbench();
	logic [9:0] SW;
	logic KEY[0];
	logic [6:0] HEX0, HEX2, HEX4, HEX5;
	
	task3 t3(SW, HEX0, HEX2, HEX4, HEX5, KEY[0]);
	
	initial begin
		SW = 0101010011; KEY[0] = 0; #10
							  KEY[0] = 1; #10
		SW = 1101010011; KEY[0] = 0; #10
		SW = 0101011111; KEY[0] = 1; #10
							  KEY[0] = 0; #10
		SW = 1101011111; KEY[0] = 1; #10
		SW = 0101011111; KEY[0] = 0; #10
							  KEY[0] = 1; #10
		$stop;
	end
endmodule
