library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Practica_9 is
	port
	(
		i_FPGA_CLK      : in STD_LOGIC;     -- Clock
        i_RST           : in STD_LOGIC;     -- Reset

        -- LCD
        o_RS, o_E, o_RW     : out STD_LOGIC;
		i_LCD_DATA          : out std_logic_vector(7 downto 0);     -- 8 Bits ASCII
        i_ST                : in STD_LOGIC     -- Señal de start
	); 
end Practica_9;

architecture Reception of Practica_9 is 
    
    -- Componente de recepcion UART
    -- component UART_RX is
    --     port
    --     (
    --         i_FPGA_CLK      : in STD_LOGIC;     -- Oscilador de placa (50 MHz)
    --         i_RST           : in STD_LOGIC;     -- Reset
            
    --         -- UART_RX
    --         i_RX            : in STD_LOGIC;     -- Reception PIN
    --         o_EOR           : out STD_LOGIC;    -- End Of Reception
    --         o_DVD           : out STD_LOGIC;    -- Validez con paridad
    --     ); 
    -- end component;

    -- Componente de LCD
    component LCD is
        port
        (
            i_FPGA_CLK          : in STD_LOGIC;
            o_RS, o_E, o_RW     : out STD_LOGIC;
            i_LCD_DATA          : out std_logic_vector(7 downto 0);     -- 8 Bits ASCII
    
            i_ST                : in STD_LOGIC;     -- Señal de start
            i_DATA              : in STD_LOGIC_VECTOR(8 downto 0)
        ); 
    end component;
    signal DATA : STD_LOGIC_VECTOR(8 downto 0) := "01000001";   -- A
    
begin

    Printing : LCD port map ( i_FPGA_CLK, o_RS, o_E, o_RW, i_LCD_DATA, i_ST, DATA );

end Reception;