*-27.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
@200
-Test details
@22
top.tb_tx_buf_unit_test.tb.i_test.iterations
top.tb_tx_buf_unit_test.tb.i_test.log_level
top.tb_tx_buf_unit_test.tb.i_test.error_beh
top.tb_tx_buf_unit_test.tb.i_test.loop_ctr
@200
-System
@22
top.tb_tx_buf_unit_test.tb.i_test.res_n
top.tb_tx_buf_unit_test.tb.i_test.clk_sys
@200
-DUT memory access
@22
+{Data input} top.tb_tx_buf_unit_test.tb.i_test.tran_data[31:0]
+{Address input} top.tb_tx_buf_unit_test.tb.i_test.tran_addr[4:0]
+{Chip select} top.tb_tx_buf_unit_test.tb.i_test.tran_cs
@200
-DUT control signals
@c00200
-SW commands
@22
top.tb_tx_buf_unit_test.tb.i_test.txt_sw_cmd.set_rdy
top.tb_tx_buf_unit_test.tb.i_test.txt_sw_cmd.set_ety
top.tb_tx_buf_unit_test.tb.i_test.txt_sw_cmd.set_abt
@1401200
-SW commands
@22
+{SW command index} top.tb_tx_buf_unit_test.tb.i_test.txt_sw_buf_cmd_index[3:0]
@c00200
-HW commands
@22
top.tb_tx_buf_unit_test.tb.i_test.txt_hw_cmd.lock
top.tb_tx_buf_unit_test.tb.i_test.txt_hw_cmd.unlock
top.tb_tx_buf_unit_test.tb.i_test.txt_hw_cmd.valid
top.tb_tx_buf_unit_test.tb.i_test.txt_hw_cmd.err
top.tb_tx_buf_unit_test.tb.i_test.txt_hw_cmd.arbl
top.tb_tx_buf_unit_test.tb.i_test.txt_hw_cmd.failed
@1401200
-HW commands
@200
-DUT status signals
@22
+{Buffer state} top.tb_tx_buf_unit_test.tb.i_test.txtb_state[3:0]
+{Buffer ready} top.tb_tx_buf_unit_test.tb.i_test.txt_buf_ready
+{Buffer output} top.tb_tx_buf_unit_test.tb.i_test.txt_word[31:0]
+{Buffer adress from CAN Core} top.tb_tx_buf_unit_test.tb.i_test.txt_addr
+{TX Buffer memory} top.tb_tx_buf_unit_test.tb.i_test.txt_buffer_comp.txt_buf_ram.ram_memory[0:19]
+{TX Buffer FSM} top.tb_tx_buf_unit_test.tb.i_test.txt_buffer_comp.txt_buffer_fsm_comp.buf_fsm
@200
-Internal testbench signals
@22
+{Shadow memory} top.tb_tx_buf_unit_test.tb.i_test.shadow_mem[0:19]
