Info: Generated by version: 24.3 build 212
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Kirill\Documents\picorv_c10gx\ip\myPLL.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Kirill\Documents\picorv_c10gx\ip\myPLL --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: myPLL.iopll_0: Able to implement PLL with user settings
Info: myPLL: "Transforming system: myPLL"
Info: myPLL: "Naming system components in system: myPLL"
Info: myPLL: "Processing generation queue"
Info: myPLL: "Generating: myPLL"
Info: myPLL: "Generating: myPLL_altera_iopll_2000_nw63ofi"
Info: myPLL: Done "myPLL" with 2 modules, 2 files
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Kirill/Documents/picorv_c10gx/ip/myPLL/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Kirill/Documents/picorv_c10gx/ip/myPLL/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Kirill/Documents/picorv_c10gx/ip/myPLL/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\Kirill\Documents\picorv_c10gx\ip\myPLL.ip --output-directory=C:/Users/Kirill/Documents/picorv_c10gx/ip/myPLL/sim/ --use-relative-paths=true --modelsim-flow=traditional
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Kirill/Documents/picorv_c10gx/ip/myPLL/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: 	aldec/run_rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Kirill/Documents/picorv_c10gx/ip/myPLL/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: 	mentor/run_msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Kirill/Documents/picorv_c10gx/ip/myPLL/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Kirill\Documents\picorv_c10gx\ip\myPLL.ip --block-symbol-file --output-directory=C:\Users\Kirill\Documents\picorv_c10gx\ip\myPLL --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: myPLL.iopll_0: Able to implement PLL with user settings
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Kirill\Documents\picorv_c10gx\ip\myPLL.ip --synthesis=VERILOG --output-directory=C:\Users\Kirill\Documents\picorv_c10gx\ip\myPLL --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: myPLL.iopll_0: Able to implement PLL with user settings
Info: myPLL: "Transforming system: myPLL"
Info: myPLL: "Naming system components in system: myPLL"
Info: myPLL: "Processing generation queue"
Info: myPLL: "Generating: myPLL"
Info: myPLL: "Generating: myPLL_altera_iopll_2000_nw63ofi"
Info: myPLL: Done "myPLL" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in myPLL. No files generated.
Info: Finished: Generate IP Core Documentation
