// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef SPMI_PER_REGIF_H
#define SPMI_PER_REGIF_H

#define SPMI_PER_M_DEMO_VERSION                 0x0000
#define SPMI_PER_SPMI_STATUS                    0x0014
#define SPMI_PER_SPMI_STATUS_RCS_CMD_KEY_SHIFT                     0
#define SPMI_PER_SPMI_STATUS_RCS_CMD_KEY_MASK                      0x000000ff
#define SPMI_PER_SPMI_STATUS_RCS_CMD_ID_SHIFT                      8
#define SPMI_PER_SPMI_STATUS_RCS_CMD_ID_MASK                       0x00000f00
#define SPMI_PER_SPMI_STATUS_IS_A_ARB_SHIFT                        12
#define SPMI_PER_SPMI_STATUS_IS_A_ARB_MASK                         0x00001000
#define SPMI_PER_SPMI_STATUS_IS_SR_ARB_SHIFT                       13
#define SPMI_PER_SPMI_STATUS_IS_SR_ARB_MASK                        0x00002000
#define SPMI_PER_SPMI_STATUS_SA_VAL_SHIFT                          14
#define SPMI_PER_SPMI_STATUS_SA_VAL_MASK                           0x0003c000
#define SPMI_PER_SPMI_STATUS_RCS_ADDR_IS_PERROR_R_SHIFT            18
#define SPMI_PER_SPMI_STATUS_RCS_ADDR_IS_PERROR_R_MASK             0x00040000
#define SPMI_PER_SPMI_STATUS_RCS_WDATA_PERR_SHIFT                  19
#define SPMI_PER_SPMI_STATUS_RCS_WDATA_PERR_MASK                   0x00080000
#define SPMI_PER_SPMI_STATUS_RCS_CMD_IS_NA_R_SHIFT                 20
#define SPMI_PER_SPMI_STATUS_RCS_CMD_IS_NA_R_MASK                  0x00100000
#define SPMI_PER_SPMI_STATUS_RCS_CMD_IS_PERROR_R_SHIFT             21
#define SPMI_PER_SPMI_STATUS_RCS_CMD_IS_PERROR_R_MASK              0x00200000
#define SPMI_PER_SPMI_STATUS_IS_RCS_REQ_SHIFT                      22
#define SPMI_PER_SPMI_STATUS_IS_RCS_REQ_MASK                       0x00400000
#define SPMI_PER_SPMI_STATUS_IS_MASTER_REQ_SHIFT                   23
#define SPMI_PER_SPMI_STATUS_IS_MASTER_REQ_MASK                    0x00800000
#define SPMI_PER_SPMI_STATUS_BUS_CS_SHIFT                          24
#define SPMI_PER_SPMI_STATUS_BUS_CS_MASK                           0x1f000000
#define SPMI_PER_SPMI_SCH_STATUS                0x0018
#define SPMI_PER_SPMI_SCH_STATUS_CUR_SCH_STA_SHIFT                 0
#define SPMI_PER_SPMI_SCH_STATUS_CUR_SCH_STA_MASK                  0x00000007
#define SPMI_PER_SPMI_SCH_STATUS_NXT_SCH_STA_SHIFT                 4
#define SPMI_PER_SPMI_SCH_STATUS_NXT_SCH_STA_MASK                  0x00000070
#define SPMI_PER_SPMI_CNT0                      0x001c
#define SPMI_PER_SPMI_CNT0_DVS_ENTRY_SEND_CNT_SHIFT                0
#define SPMI_PER_SPMI_CNT0_DVS_ENTRY_SEND_CNT_MASK                 0x000000ff
#define SPMI_PER_SPMI_CNT0_APB_ENTRY_SEND_CNT_SHIFT                8
#define SPMI_PER_SPMI_CNT0_APB_ENTRY_SEND_CNT_MASK                 0x0000ff00
#define SPMI_PER_SPMI_CNT0_TX_CMD_ERR_CNT_SHIFT                    24
#define SPMI_PER_SPMI_CNT0_TX_CMD_ERR_CNT_MASK                     0xff000000
#define SPMI_PER_SPMI_CNT1                      0x0020
#define SPMI_PER_SPMI_CNT1_RCS_CMD_CNT_SHIFT                       0
#define SPMI_PER_SPMI_CNT1_RCS_CMD_CNT_MASK                        0x000000ff
#define SPMI_PER_SPMI_CNT1_RCS_CMD_ERR_CNT_SHIFT                   8
#define SPMI_PER_SPMI_CNT1_RCS_CMD_ERR_CNT_MASK                    0x0000ff00
#define SPMI_PER_SPMI_CNT1_SECURE_REQ_ERR_CNT_SHIFT                16
#define SPMI_PER_SPMI_CNT1_SECURE_REQ_ERR_CNT_MASK                 0x00ff0000
#define SPMI_PER_SPMI_CNT1_TX_CMD_DROP_CNT_SHIFT                   24
#define SPMI_PER_SPMI_CNT1_TX_CMD_DROP_CNT_MASK                    0xff000000
#define SPMI_PER_SPMI_RC_EN                     0x0024
#define SPMI_PER_SPMI_RC_EN_SPMI_RC_EN_SHIFT                       0
#define SPMI_PER_SPMI_RC_EN_SPMI_RC_EN_MASK                        0x00000001
#define SPMI_PER_SPMI_RC_EN_SPMI_CNT_EN_SHIFT                      1
#define SPMI_PER_SPMI_RC_EN_SPMI_CNT_EN_MASK                       0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_0             0x0100
#define SPMI_PER_APB_ENTRY_INFOR1_0_APB_TIMEOUT_TRIG_SHIFT         0
#define SPMI_PER_APB_ENTRY_INFOR1_0_APB_ENTRY_BUSY_SHIFT           1
#define SPMI_PER_APB_ENTRY_INFOR1_0_APB_ENTRY_BUSY_MASK            0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_1             0x0104
#define SPMI_PER_APB_ENTRY_INFOR1_1_APB_TIMEOUT_TRIG_1_SHIFT       0
#define SPMI_PER_APB_ENTRY_INFOR1_1_APB_ENTRY_BUSY_1_SHIFT         1
#define SPMI_PER_APB_ENTRY_INFOR1_1_APB_ENTRY_BUSY_1_MASK          0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_2             0x0108
#define SPMI_PER_APB_ENTRY_INFOR1_2_APB_TIMEOUT_TRIG_2_SHIFT       0
#define SPMI_PER_APB_ENTRY_INFOR1_2_APB_ENTRY_BUSY_2_SHIFT         1
#define SPMI_PER_APB_ENTRY_INFOR1_2_APB_ENTRY_BUSY_2_MASK          0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_3             0x010c
#define SPMI_PER_APB_ENTRY_INFOR1_3_APB_TIMEOUT_TRIG_3_SHIFT       0
#define SPMI_PER_APB_ENTRY_INFOR1_3_APB_ENTRY_BUSY_3_SHIFT         1
#define SPMI_PER_APB_ENTRY_INFOR1_3_APB_ENTRY_BUSY_3_MASK          0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_4             0x0110
#define SPMI_PER_APB_ENTRY_INFOR1_4_APB_TIMEOUT_TRIG_4_SHIFT       0
#define SPMI_PER_APB_ENTRY_INFOR1_4_APB_ENTRY_BUSY_4_SHIFT         1
#define SPMI_PER_APB_ENTRY_INFOR1_4_APB_ENTRY_BUSY_4_MASK          0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_5             0x0114
#define SPMI_PER_APB_ENTRY_INFOR1_5_APB_TIMEOUT_TRIG_5_SHIFT       0
#define SPMI_PER_APB_ENTRY_INFOR1_5_APB_ENTRY_BUSY_5_SHIFT         1
#define SPMI_PER_APB_ENTRY_INFOR1_5_APB_ENTRY_BUSY_5_MASK          0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_6             0x0118
#define SPMI_PER_APB_ENTRY_INFOR1_6_APB_TIMEOUT_TRIG_6_SHIFT       0
#define SPMI_PER_APB_ENTRY_INFOR1_6_APB_ENTRY_BUSY_6_SHIFT         1
#define SPMI_PER_APB_ENTRY_INFOR1_6_APB_ENTRY_BUSY_6_MASK          0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_7             0x011c
#define SPMI_PER_APB_ENTRY_INFOR1_7_APB_TIMEOUT_TRIG_7_SHIFT       0
#define SPMI_PER_APB_ENTRY_INFOR1_7_APB_ENTRY_BUSY_7_SHIFT         1
#define SPMI_PER_APB_ENTRY_INFOR1_7_APB_ENTRY_BUSY_7_MASK          0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_8             0x0120
#define SPMI_PER_APB_ENTRY_INFOR1_8_APB_TIMEOUT_TRIG_8_SHIFT       0
#define SPMI_PER_APB_ENTRY_INFOR1_8_APB_ENTRY_BUSY_8_SHIFT         1
#define SPMI_PER_APB_ENTRY_INFOR1_8_APB_ENTRY_BUSY_8_MASK          0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_9             0x0124
#define SPMI_PER_APB_ENTRY_INFOR1_9_APB_TIMEOUT_TRIG_9_SHIFT       0
#define SPMI_PER_APB_ENTRY_INFOR1_9_APB_ENTRY_BUSY_9_SHIFT         1
#define SPMI_PER_APB_ENTRY_INFOR1_9_APB_ENTRY_BUSY_9_MASK          0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_10            0x0128
#define SPMI_PER_APB_ENTRY_INFOR1_10_APB_TIMEOUT_TRIG_10_SHIFT     0
#define SPMI_PER_APB_ENTRY_INFOR1_10_APB_ENTRY_BUSY_10_SHIFT       1
#define SPMI_PER_APB_ENTRY_INFOR1_10_APB_ENTRY_BUSY_10_MASK        0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_11            0x012c
#define SPMI_PER_APB_ENTRY_INFOR1_11_APB_TIMEOUT_TRIG_11_SHIFT     0
#define SPMI_PER_APB_ENTRY_INFOR1_11_APB_ENTRY_BUSY_11_SHIFT       1
#define SPMI_PER_APB_ENTRY_INFOR1_11_APB_ENTRY_BUSY_11_MASK        0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_12            0x0130
#define SPMI_PER_APB_ENTRY_INFOR1_12_APB_TIMEOUT_TRIG_12_SHIFT     0
#define SPMI_PER_APB_ENTRY_INFOR1_12_APB_ENTRY_BUSY_12_SHIFT       1
#define SPMI_PER_APB_ENTRY_INFOR1_12_APB_ENTRY_BUSY_12_MASK        0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_13            0x0134
#define SPMI_PER_APB_ENTRY_INFOR1_13_APB_TIMEOUT_TRIG_13_SHIFT     0
#define SPMI_PER_APB_ENTRY_INFOR1_13_APB_ENTRY_BUSY_13_SHIFT       1
#define SPMI_PER_APB_ENTRY_INFOR1_13_APB_ENTRY_BUSY_13_MASK        0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_14            0x0138
#define SPMI_PER_APB_ENTRY_INFOR1_14_APB_TIMEOUT_TRIG_14_SHIFT     0
#define SPMI_PER_APB_ENTRY_INFOR1_14_APB_ENTRY_BUSY_14_SHIFT       1
#define SPMI_PER_APB_ENTRY_INFOR1_14_APB_ENTRY_BUSY_14_MASK        0x00000002
#define SPMI_PER_APB_ENTRY_INFOR1_15            0x013c
#define SPMI_PER_APB_ENTRY_INFOR1_15_APB_TIMEOUT_TRIG_15_SHIFT     0
#define SPMI_PER_APB_ENTRY_INFOR1_15_APB_ENTRY_BUSY_15_SHIFT       1
#define SPMI_PER_APB_ENTRY_INFOR1_15_APB_ENTRY_BUSY_15_MASK        0x00000002
#define SPMI_PER_APB_ENTRY_INFOR0_0             0x0140
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_DATA_SHIFT           0
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_DATA_MASK            0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_ADDR0_SHIFT          8
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_ADDR0_MASK           0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_ADDR1_SHIFT          16
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_ADDR1_MASK           0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_SD_ID_SHIFT          24
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_SD_ID_MASK           0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENRTY_RW_SEL_SHIFT         28
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENRTY_RW_SEL_MASK          0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENRTY_CMD_END_SHIFT        29
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENRTY_CMD_END_MASK         0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_CMD_ERR_SHIFT        30
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_CMD_ERR_MASK         0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_0_APB_ENTRY_CMD_TRIG_SHIFT       31
#define SPMI_PER_APB_ENTRY_INFOR0_1             0x0144
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_DATA_1_SHIFT         0
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_DATA_1_MASK          0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_ADDR0_1_SHIFT        8
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_ADDR0_1_MASK         0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_ADDR1_1_SHIFT        16
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_ADDR1_1_MASK         0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_SD_ID_1_SHIFT        24
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_SD_ID_1_MASK         0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENRTY_RW_SEL_1_SHIFT       28
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENRTY_RW_SEL_1_MASK        0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENRTY_CMD_END_1_SHIFT      29
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENRTY_CMD_END_1_MASK       0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_CMD_ERR_1_SHIFT      30
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_CMD_ERR_1_MASK       0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_1_APB_ENTRY_CMD_TRIG_1_SHIFT     31
#define SPMI_PER_APB_ENTRY_INFOR0_2             0x0148
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_DATA_2_SHIFT         0
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_DATA_2_MASK          0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_ADDR0_2_SHIFT        8
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_ADDR0_2_MASK         0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_ADDR1_2_SHIFT        16
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_ADDR1_2_MASK         0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_SD_ID_2_SHIFT        24
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_SD_ID_2_MASK         0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENRTY_RW_SEL_2_SHIFT       28
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENRTY_RW_SEL_2_MASK        0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENRTY_CMD_END_2_SHIFT      29
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENRTY_CMD_END_2_MASK       0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_CMD_ERR_2_SHIFT      30
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_CMD_ERR_2_MASK       0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_2_APB_ENTRY_CMD_TRIG_2_SHIFT     31
#define SPMI_PER_APB_ENTRY_INFOR0_3             0x014c
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_DATA_3_SHIFT         0
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_DATA_3_MASK          0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_ADDR0_3_SHIFT        8
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_ADDR0_3_MASK         0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_ADDR1_3_SHIFT        16
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_ADDR1_3_MASK         0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_SD_ID_3_SHIFT        24
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_SD_ID_3_MASK         0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENRTY_RW_SEL_3_SHIFT       28
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENRTY_RW_SEL_3_MASK        0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENRTY_CMD_END_3_SHIFT      29
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENRTY_CMD_END_3_MASK       0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_CMD_ERR_3_SHIFT      30
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_CMD_ERR_3_MASK       0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_3_APB_ENTRY_CMD_TRIG_3_SHIFT     31
#define SPMI_PER_APB_ENTRY_INFOR0_4             0x0150
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_DATA_4_SHIFT         0
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_DATA_4_MASK          0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_ADDR0_4_SHIFT        8
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_ADDR0_4_MASK         0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_ADDR1_4_SHIFT        16
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_ADDR1_4_MASK         0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_SD_ID_4_SHIFT        24
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_SD_ID_4_MASK         0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENRTY_RW_SEL_4_SHIFT       28
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENRTY_RW_SEL_4_MASK        0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENRTY_CMD_END_4_SHIFT      29
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENRTY_CMD_END_4_MASK       0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_CMD_ERR_4_SHIFT      30
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_CMD_ERR_4_MASK       0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_4_APB_ENTRY_CMD_TRIG_4_SHIFT     31
#define SPMI_PER_APB_ENTRY_INFOR0_5             0x0154
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_DATA_5_SHIFT         0
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_DATA_5_MASK          0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_ADDR0_5_SHIFT        8
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_ADDR0_5_MASK         0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_ADDR1_5_SHIFT        16
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_ADDR1_5_MASK         0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_SD_ID_5_SHIFT        24
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_SD_ID_5_MASK         0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENRTY_RW_SEL_5_SHIFT       28
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENRTY_RW_SEL_5_MASK        0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENRTY_CMD_END_5_SHIFT      29
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENRTY_CMD_END_5_MASK       0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_CMD_ERR_5_SHIFT      30
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_CMD_ERR_5_MASK       0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_5_APB_ENTRY_CMD_TRIG_5_SHIFT     31
#define SPMI_PER_APB_ENTRY_INFOR0_6             0x0158
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_DATA_6_SHIFT         0
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_DATA_6_MASK          0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_ADDR0_6_SHIFT        8
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_ADDR0_6_MASK         0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_ADDR1_6_SHIFT        16
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_ADDR1_6_MASK         0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_SD_ID_6_SHIFT        24
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_SD_ID_6_MASK         0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENRTY_RW_SEL_6_SHIFT       28
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENRTY_RW_SEL_6_MASK        0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENRTY_CMD_END_6_SHIFT      29
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENRTY_CMD_END_6_MASK       0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_CMD_ERR_6_SHIFT      30
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_CMD_ERR_6_MASK       0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_6_APB_ENTRY_CMD_TRIG_6_SHIFT     31
#define SPMI_PER_APB_ENTRY_INFOR0_7             0x015c
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_DATA_7_SHIFT         0
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_DATA_7_MASK          0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_ADDR0_7_SHIFT        8
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_ADDR0_7_MASK         0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_ADDR1_7_SHIFT        16
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_ADDR1_7_MASK         0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_SD_ID_7_SHIFT        24
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_SD_ID_7_MASK         0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENRTY_RW_SEL_7_SHIFT       28
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENRTY_RW_SEL_7_MASK        0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENRTY_CMD_END_7_SHIFT      29
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENRTY_CMD_END_7_MASK       0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_CMD_ERR_7_SHIFT      30
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_CMD_ERR_7_MASK       0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_7_APB_ENTRY_CMD_TRIG_7_SHIFT     31
#define SPMI_PER_APB_ENTRY_INFOR0_8             0x0160
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_DATA_8_SHIFT         0
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_DATA_8_MASK          0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_ADDR0_8_SHIFT        8
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_ADDR0_8_MASK         0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_ADDR1_8_SHIFT        16
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_ADDR1_8_MASK         0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_SD_ID_8_SHIFT        24
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_SD_ID_8_MASK         0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENRTY_RW_SEL_8_SHIFT       28
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENRTY_RW_SEL_8_MASK        0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENRTY_CMD_END_8_SHIFT      29
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENRTY_CMD_END_8_MASK       0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_CMD_ERR_8_SHIFT      30
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_CMD_ERR_8_MASK       0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_8_APB_ENTRY_CMD_TRIG_8_SHIFT     31
#define SPMI_PER_APB_ENTRY_INFOR0_9             0x0164
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_DATA_9_SHIFT         0
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_DATA_9_MASK          0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_ADDR0_9_SHIFT        8
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_ADDR0_9_MASK         0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_ADDR1_9_SHIFT        16
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_ADDR1_9_MASK         0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_SD_ID_9_SHIFT        24
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_SD_ID_9_MASK         0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENRTY_RW_SEL_9_SHIFT       28
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENRTY_RW_SEL_9_MASK        0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENRTY_CMD_END_9_SHIFT      29
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENRTY_CMD_END_9_MASK       0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_CMD_ERR_9_SHIFT      30
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_CMD_ERR_9_MASK       0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_9_APB_ENTRY_CMD_TRIG_9_SHIFT     31
#define SPMI_PER_APB_ENTRY_INFOR0_10            0x0168
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_DATA_10_SHIFT       0
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_DATA_10_MASK        0x000000ff
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_ADDR0_10_SHIFT      8
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_ADDR0_10_MASK       0x0000ff00
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_ADDR1_10_SHIFT      16
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_ADDR1_10_MASK       0x00ff0000
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_SD_ID_10_SHIFT      24
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_SD_ID_10_MASK       0x0f000000
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENRTY_RW_SEL_10_SHIFT     28
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENRTY_RW_SEL_10_MASK      0x10000000
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENRTY_CMD_END_10_SHIFT    29
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENRTY_CMD_END_10_MASK     0x20000000
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_CMD_ERR_10_SHIFT    30
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_CMD_ERR_10_MASK     0x40000000
#define SPMI_PER_APB_ENTRY_INFOR0_10_APB_ENTRY_CMD_TRIG_10_SHIFT   31
#define SPMI_PER_BURST0_DATA0                   0x0180
#define SPMI_PER_BURST0_DATA0_APB_BURST0_DATA0_SHIFT               0
#define SPMI_PER_BURST0_DATA0_APB_BURST0_DATA0_MASK                0x000000ff
#define SPMI_PER_BURST0_DATA0_APB_BURST0_DATA1_SHIFT               8
#define SPMI_PER_BURST0_DATA0_APB_BURST0_DATA1_MASK                0x0000ff00
#define SPMI_PER_BURST0_DATA0_APB_BURST0_DATA2_SHIFT               16
#define SPMI_PER_BURST0_DATA0_APB_BURST0_DATA2_MASK                0x00ff0000
#define SPMI_PER_BURST0_DATA0_APB_BURST0_DATA3_SHIFT               24
#define SPMI_PER_BURST0_DATA0_APB_BURST0_DATA3_MASK                0xff000000
#define SPMI_PER_BURST0_DATA1                   0x0184
#define SPMI_PER_BURST0_DATA1_APB_BURST0_DATA4_SHIFT               0
#define SPMI_PER_BURST0_DATA1_APB_BURST0_DATA4_MASK                0x000000ff
#define SPMI_PER_BURST0_DATA1_APB_BURST0_DATA5_SHIFT               8
#define SPMI_PER_BURST0_DATA1_APB_BURST0_DATA5_MASK                0x0000ff00
#define SPMI_PER_BURST0_DATA1_APB_BURST0_DATA6_SHIFT               16
#define SPMI_PER_BURST0_DATA1_APB_BURST0_DATA6_MASK                0x00ff0000
#define SPMI_PER_BURST0_DATA1_APB_BURST0_DATA7_SHIFT               24
#define SPMI_PER_BURST0_DATA1_APB_BURST0_DATA7_MASK                0xff000000
#define SPMI_PER_BURST0_DATA2                   0x0188
#define SPMI_PER_BURST0_DATA2_APB_BURST0_DATA8_SHIFT               0
#define SPMI_PER_BURST0_DATA2_APB_BURST0_DATA8_MASK                0x000000ff
#define SPMI_PER_BURST0_DATA2_APB_BURST0_DATA9_SHIFT               8
#define SPMI_PER_BURST0_DATA2_APB_BURST0_DATA9_MASK                0x0000ff00
#define SPMI_PER_BURST0_DATA2_APB_BURST0_DATA10_SHIFT              16
#define SPMI_PER_BURST0_DATA2_APB_BURST0_DATA10_MASK               0x00ff0000
#define SPMI_PER_BURST0_DATA2_APB_BURST0_DATA11_SHIFT              24
#define SPMI_PER_BURST0_DATA2_APB_BURST0_DATA11_MASK               0xff000000
#define SPMI_PER_BURST0_DATA3                   0x018c
#define SPMI_PER_BURST0_DATA3_APB_BURST0_DATA12_SHIFT              0
#define SPMI_PER_BURST0_DATA3_APB_BURST0_DATA12_MASK               0x000000ff
#define SPMI_PER_BURST0_DATA3_APB_BURST0_DATA13_SHIFT              8
#define SPMI_PER_BURST0_DATA3_APB_BURST0_DATA13_MASK               0x0000ff00
#define SPMI_PER_BURST0_DATA3_APB_BURST0_DATA14_SHIFT              16
#define SPMI_PER_BURST0_DATA3_APB_BURST0_DATA14_MASK               0x00ff0000
#define SPMI_PER_BURST0_DATA3_APB_BURST0_DATA15_SHIFT              24
#define SPMI_PER_BURST0_DATA3_APB_BURST0_DATA15_MASK               0xff000000
#define SPMI_PER_APB_BURST0_ENTRY               0x0190
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_CMD_SHIFT             0
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_CMD_MASK              0x000000ff
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_ADDR0_SHIFT           8
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_ADDR0_MASK            0x0000ff00
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_ADDR1_SHIFT           16
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_ADDR1_MASK            0x00ff0000
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_SD_ID_SHIFT           24
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_SD_ID_MASK            0x0f000000
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_CMD_END_SHIFT         29
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_CMD_END_MASK          0x20000000
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_CMD_ERR_SHIFT         30
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_CMD_ERR_MASK          0x40000000
#define SPMI_PER_APB_BURST0_ENTRY_APB_BURST0_CMD_TRIG_SHIFT        31
#define SPMI_PER_BURST1_DATA0                   0x01a0
#define SPMI_PER_BURST1_DATA0_APB_BURST1_DATA0_SHIFT               0
#define SPMI_PER_BURST1_DATA0_APB_BURST1_DATA0_MASK                0x000000ff
#define SPMI_PER_BURST1_DATA0_APB_BURST1_DATA1_SHIFT               8
#define SPMI_PER_BURST1_DATA0_APB_BURST1_DATA1_MASK                0x0000ff00
#define SPMI_PER_BURST1_DATA0_APB_BURST1_DATA2_SHIFT               16
#define SPMI_PER_BURST1_DATA0_APB_BURST1_DATA2_MASK                0x00ff0000
#define SPMI_PER_BURST1_DATA0_APB_BURST1_DATA3_SHIFT               24
#define SPMI_PER_BURST1_DATA0_APB_BURST1_DATA3_MASK                0xff000000
#define SPMI_PER_BURST1_DATA1                   0x01a4
#define SPMI_PER_BURST1_DATA1_APB_BURST1_DATA4_SHIFT               0
#define SPMI_PER_BURST1_DATA1_APB_BURST1_DATA4_MASK                0x000000ff
#define SPMI_PER_BURST1_DATA1_APB_BURST1_DATA5_SHIFT               8
#define SPMI_PER_BURST1_DATA1_APB_BURST1_DATA5_MASK                0x0000ff00
#define SPMI_PER_BURST1_DATA1_APB_BURST1_DATA6_SHIFT               16
#define SPMI_PER_BURST1_DATA1_APB_BURST1_DATA6_MASK                0x00ff0000
#define SPMI_PER_BURST1_DATA1_APB_BURST1_DATA7_SHIFT               24
#define SPMI_PER_BURST1_DATA1_APB_BURST1_DATA7_MASK                0xff000000
#define SPMI_PER_BURST1_DATA2                   0x01a8
#define SPMI_PER_BURST1_DATA2_APB_BURST1_DATA8_SHIFT               0
#define SPMI_PER_BURST1_DATA2_APB_BURST1_DATA8_MASK                0x000000ff
#define SPMI_PER_BURST1_DATA2_APB_BURST1_DATA9_SHIFT               8
#define SPMI_PER_BURST1_DATA2_APB_BURST1_DATA9_MASK                0x0000ff00
#define SPMI_PER_BURST1_DATA2_APB_BURST1_DATA10_SHIFT              16
#define SPMI_PER_BURST1_DATA2_APB_BURST1_DATA10_MASK               0x00ff0000
#define SPMI_PER_BURST1_DATA2_APB_BURST1_DATA11_SHIFT              24
#define SPMI_PER_BURST1_DATA2_APB_BURST1_DATA11_MASK               0xff000000
#define SPMI_PER_BURST1_DATA3                   0x01ac
#define SPMI_PER_BURST1_DATA3_APB_BURST1_DATA12_SHIFT              0
#define SPMI_PER_BURST1_DATA3_APB_BURST1_DATA12_MASK               0x000000ff
#define SPMI_PER_BURST1_DATA3_APB_BURST1_DATA13_SHIFT              8
#define SPMI_PER_BURST1_DATA3_APB_BURST1_DATA13_MASK               0x0000ff00
#define SPMI_PER_BURST1_DATA3_APB_BURST1_DATA14_SHIFT              16
#define SPMI_PER_BURST1_DATA3_APB_BURST1_DATA14_MASK               0x00ff0000
#define SPMI_PER_BURST1_DATA3_APB_BURST1_DATA15_SHIFT              24
#define SPMI_PER_BURST1_DATA3_APB_BURST1_DATA15_MASK               0xff000000
#define SPMI_PER_APB_BURST1_ENTRY               0x01b0
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_CMD_SHIFT             0
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_CMD_MASK              0x000000ff
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_ADDR0_SHIFT           8
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_ADDR0_MASK            0x0000ff00
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_ADDR1_SHIFT           16
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_ADDR1_MASK            0x00ff0000
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_SD_ID_SHIFT           24
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_SD_ID_MASK            0x0f000000
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_CMD_END_SHIFT         29
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_CMD_END_MASK          0x20000000
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_CMD_ERR_SHIFT         30
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_CMD_ERR_MASK          0x40000000
#define SPMI_PER_APB_BURST1_ENTRY_APB_BURST1_CMD_TRIG_SHIFT        31
#define SPMI_PER_BURST2_DATA0                   0x01c0
#define SPMI_PER_BURST2_DATA0_APB_BURST2_DATA0_SHIFT               0
#define SPMI_PER_BURST2_DATA0_APB_BURST2_DATA0_MASK                0x000000ff
#define SPMI_PER_BURST2_DATA0_APB_BURST2_DATA1_SHIFT               8
#define SPMI_PER_BURST2_DATA0_APB_BURST2_DATA1_MASK                0x0000ff00
#define SPMI_PER_BURST2_DATA0_APB_BURST2_DATA2_SHIFT               16
#define SPMI_PER_BURST2_DATA0_APB_BURST2_DATA2_MASK                0x00ff0000
#define SPMI_PER_BURST2_DATA0_APB_BURST2_DATA3_SHIFT               24
#define SPMI_PER_BURST2_DATA0_APB_BURST2_DATA3_MASK                0xff000000
#define SPMI_PER_BURST2_DATA1                   0x01c4
#define SPMI_PER_BURST2_DATA1_APB_BURST2_DATA4_SHIFT               0
#define SPMI_PER_BURST2_DATA1_APB_BURST2_DATA4_MASK                0x000000ff
#define SPMI_PER_BURST2_DATA1_APB_BURST2_DATA5_SHIFT               8
#define SPMI_PER_BURST2_DATA1_APB_BURST2_DATA5_MASK                0x0000ff00
#define SPMI_PER_BURST2_DATA1_APB_BURST2_DATA6_SHIFT               16
#define SPMI_PER_BURST2_DATA1_APB_BURST2_DATA6_MASK                0x00ff0000
#define SPMI_PER_BURST2_DATA1_APB_BURST2_DATA7_SHIFT               24
#define SPMI_PER_BURST2_DATA1_APB_BURST2_DATA7_MASK                0xff000000
#define SPMI_PER_BURST2_DATA2                   0x01c8
#define SPMI_PER_BURST2_DATA2_APB_BURST2_DATA8_SHIFT               0
#define SPMI_PER_BURST2_DATA2_APB_BURST2_DATA8_MASK                0x000000ff
#define SPMI_PER_BURST2_DATA2_APB_BURST2_DATA9_SHIFT               8
#define SPMI_PER_BURST2_DATA2_APB_BURST2_DATA9_MASK                0x0000ff00
#define SPMI_PER_BURST2_DATA2_APB_BURST2_DATA10_SHIFT              16
#define SPMI_PER_BURST2_DATA2_APB_BURST2_DATA10_MASK               0x00ff0000
#define SPMI_PER_BURST2_DATA2_APB_BURST2_DATA11_SHIFT              24
#define SPMI_PER_BURST2_DATA2_APB_BURST2_DATA11_MASK               0xff000000
#define SPMI_PER_BURST2_DATA3                   0x01cc
#define SPMI_PER_BURST2_DATA3_APB_BURST2_DATA12_SHIFT              0
#define SPMI_PER_BURST2_DATA3_APB_BURST2_DATA12_MASK               0x000000ff
#define SPMI_PER_BURST2_DATA3_APB_BURST2_DATA13_SHIFT              8
#define SPMI_PER_BURST2_DATA3_APB_BURST2_DATA13_MASK               0x0000ff00
#define SPMI_PER_BURST2_DATA3_APB_BURST2_DATA14_SHIFT              16
#define SPMI_PER_BURST2_DATA3_APB_BURST2_DATA14_MASK               0x00ff0000
#define SPMI_PER_BURST2_DATA3_APB_BURST2_DATA15_SHIFT              24
#define SPMI_PER_BURST2_DATA3_APB_BURST2_DATA15_MASK               0xff000000
#define SPMI_PER_APB_BURST2_ENTRY               0x01d0
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_CMD_SHIFT             0
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_CMD_MASK              0x000000ff
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_ADDR0_SHIFT           8
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_ADDR0_MASK            0x0000ff00
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_ADDR1_SHIFT           16
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_ADDR1_MASK            0x00ff0000
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_SD_ID_SHIFT           24
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_SD_ID_MASK            0x0f000000
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_CMD_END_SHIFT         29
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_CMD_END_MASK          0x20000000
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_CMD_ERR_SHIFT         30
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_CMD_ERR_MASK          0x40000000
#define SPMI_PER_APB_BURST2_ENTRY_APB_BURST2_CMD_TRIG_SHIFT        31
#define SPMI_PER_BURST3_DATA0                   0x01e0
#define SPMI_PER_BURST3_DATA0_APB_BURST3_DATA0_SHIFT               0
#define SPMI_PER_BURST3_DATA0_APB_BURST3_DATA0_MASK                0x000000ff
#define SPMI_PER_BURST3_DATA0_APB_BURST3_DATA1_SHIFT               8
#define SPMI_PER_BURST3_DATA0_APB_BURST3_DATA1_MASK                0x0000ff00
#define SPMI_PER_BURST3_DATA0_APB_BURST3_DATA2_SHIFT               16
#define SPMI_PER_BURST3_DATA0_APB_BURST3_DATA2_MASK                0x00ff0000
#define SPMI_PER_BURST3_DATA0_APB_BURST3_DATA3_SHIFT               24
#define SPMI_PER_BURST3_DATA0_APB_BURST3_DATA3_MASK                0xff000000
#define SPMI_PER_BURST3_DATA1                   0x01e4
#define SPMI_PER_BURST3_DATA1_APB_BURST3_DATA4_SHIFT               0
#define SPMI_PER_BURST3_DATA1_APB_BURST3_DATA4_MASK                0x000000ff
#define SPMI_PER_BURST3_DATA1_APB_BURST3_DATA5_SHIFT               8
#define SPMI_PER_BURST3_DATA1_APB_BURST3_DATA5_MASK                0x0000ff00
#define SPMI_PER_BURST3_DATA1_APB_BURST3_DATA6_SHIFT               16
#define SPMI_PER_BURST3_DATA1_APB_BURST3_DATA6_MASK                0x00ff0000
#define SPMI_PER_BURST3_DATA1_APB_BURST3_DATA7_SHIFT               24
#define SPMI_PER_BURST3_DATA1_APB_BURST3_DATA7_MASK                0xff000000
#define SPMI_PER_BURST3_DATA2                   0x01e8
#define SPMI_PER_BURST3_DATA2_APB_BURST3_DATA8_SHIFT               0
#define SPMI_PER_BURST3_DATA2_APB_BURST3_DATA8_MASK                0x000000ff
#define SPMI_PER_BURST3_DATA2_APB_BURST3_DATA9_SHIFT               8
#define SPMI_PER_BURST3_DATA2_APB_BURST3_DATA9_MASK                0x0000ff00
#define SPMI_PER_BURST3_DATA2_APB_BURST3_DATA10_SHIFT              16
#define SPMI_PER_BURST3_DATA2_APB_BURST3_DATA10_MASK               0x00ff0000
#define SPMI_PER_BURST3_DATA2_APB_BURST3_DATA11_SHIFT              24
#define SPMI_PER_BURST3_DATA2_APB_BURST3_DATA11_MASK               0xff000000
#define SPMI_PER_BURST3_DATA3                   0x01ec
#define SPMI_PER_BURST3_DATA3_APB_BURST3_DATA12_SHIFT              0
#define SPMI_PER_BURST3_DATA3_APB_BURST3_DATA12_MASK               0x000000ff
#define SPMI_PER_BURST3_DATA3_APB_BURST3_DATA13_SHIFT              8
#define SPMI_PER_BURST3_DATA3_APB_BURST3_DATA13_MASK               0x0000ff00
#define SPMI_PER_BURST3_DATA3_APB_BURST3_DATA14_SHIFT              16
#define SPMI_PER_BURST3_DATA3_APB_BURST3_DATA14_MASK               0x00ff0000
#define SPMI_PER_BURST3_DATA3_APB_BURST3_DATA15_SHIFT              24
#define SPMI_PER_BURST3_DATA3_APB_BURST3_DATA15_MASK               0xff000000
#define SPMI_PER_APB_BURST3_ENTRY               0x01f0
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_CMD_SHIFT             0
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_CMD_MASK              0x000000ff
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_ADDR0_SHIFT           8
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_ADDR0_MASK            0x0000ff00
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_ADDR1_SHIFT           16
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_ADDR1_MASK            0x00ff0000
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_SD_ID_SHIFT           24
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_SD_ID_MASK            0x0f000000
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_CMD_END_SHIFT         29
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_CMD_END_MASK          0x20000000
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_CMD_ERR_SHIFT         30
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_CMD_ERR_MASK          0x40000000
#define SPMI_PER_APB_BURST3_ENTRY_APB_BURST3_CMD_TRIG_SHIFT        31
#define SPMI_PER_BURST4_DATA0                   0x0200
#define SPMI_PER_BURST4_DATA0_APB_BURST4_DATA0_SHIFT               0
#define SPMI_PER_BURST4_DATA0_APB_BURST4_DATA0_MASK                0x000000ff
#define SPMI_PER_BURST4_DATA0_APB_BURST4_DATA1_SHIFT               8
#define SPMI_PER_BURST4_DATA0_APB_BURST4_DATA1_MASK                0x0000ff00
#define SPMI_PER_BURST4_DATA0_APB_BURST4_DATA2_SHIFT               16
#define SPMI_PER_BURST4_DATA0_APB_BURST4_DATA2_MASK                0x00ff0000
#define SPMI_PER_BURST4_DATA0_APB_BURST4_DATA3_SHIFT               24
#define SPMI_PER_BURST4_DATA0_APB_BURST4_DATA3_MASK                0xff000000
#define SPMI_PER_BURST4_DATA1                   0x0204
#define SPMI_PER_BURST4_DATA1_APB_BURST4_DATA4_SHIFT               0
#define SPMI_PER_BURST4_DATA1_APB_BURST4_DATA4_MASK                0x000000ff
#define SPMI_PER_BURST4_DATA1_APB_BURST4_DATA5_SHIFT               8
#define SPMI_PER_BURST4_DATA1_APB_BURST4_DATA5_MASK                0x0000ff00
#define SPMI_PER_BURST4_DATA1_APB_BURST4_DATA6_SHIFT               16
#define SPMI_PER_BURST4_DATA1_APB_BURST4_DATA6_MASK                0x00ff0000
#define SPMI_PER_BURST4_DATA1_APB_BURST4_DATA7_SHIFT               24
#define SPMI_PER_BURST4_DATA1_APB_BURST4_DATA7_MASK                0xff000000
#define SPMI_PER_BURST4_DATA2                   0x0208
#define SPMI_PER_BURST4_DATA2_APB_BURST4_DATA8_SHIFT               0
#define SPMI_PER_BURST4_DATA2_APB_BURST4_DATA8_MASK                0x000000ff
#define SPMI_PER_BURST4_DATA2_APB_BURST4_DATA9_SHIFT               8
#define SPMI_PER_BURST4_DATA2_APB_BURST4_DATA9_MASK                0x0000ff00
#define SPMI_PER_BURST4_DATA2_APB_BURST4_DATA10_SHIFT              16
#define SPMI_PER_BURST4_DATA2_APB_BURST4_DATA10_MASK               0x00ff0000
#define SPMI_PER_BURST4_DATA2_APB_BURST4_DATA11_SHIFT              24
#define SPMI_PER_BURST4_DATA2_APB_BURST4_DATA11_MASK               0xff000000
#define SPMI_PER_BURST4_DATA3                   0x020c
#define SPMI_PER_BURST4_DATA3_APB_BURST4_DATA12_SHIFT              0
#define SPMI_PER_BURST4_DATA3_APB_BURST4_DATA12_MASK               0x000000ff
#define SPMI_PER_BURST4_DATA3_APB_BURST4_DATA13_SHIFT              8
#define SPMI_PER_BURST4_DATA3_APB_BURST4_DATA13_MASK               0x0000ff00
#define SPMI_PER_BURST4_DATA3_APB_BURST4_DATA14_SHIFT              16
#define SPMI_PER_BURST4_DATA3_APB_BURST4_DATA14_MASK               0x00ff0000
#define SPMI_PER_BURST4_DATA3_APB_BURST4_DATA15_SHIFT              24
#define SPMI_PER_BURST4_DATA3_APB_BURST4_DATA15_MASK               0xff000000
#define SPMI_PER_APB_BURST4_ENTRY               0x0210
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_CMD_SHIFT             0
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_CMD_MASK              0x000000ff
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_ADDR0_SHIFT           8
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_ADDR0_MASK            0x0000ff00
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_ADDR1_SHIFT           16
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_ADDR1_MASK            0x00ff0000
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_SD_ID_SHIFT           24
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_SD_ID_MASK            0x0f000000
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_CMD_END_SHIFT         29
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_CMD_END_MASK          0x20000000
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_CMD_ERR_SHIFT         30
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_CMD_ERR_MASK          0x40000000
#define SPMI_PER_APB_BURST4_ENTRY_APB_BURST4_CMD_TRIG_SHIFT        31
#define SPMI_PER_CLEAR_INT                      0x0300
#define SPMI_PER_CLEAR_INT_OCOT_FLG_CLEAR_SHIFT                    0
#define SPMI_PER_CLEAR_INT_VBD_FLG_CLEAR_SHIFT                     4
#define SPMI_PER_CLEAR_INT_PMU_INT_CLEAR_SHIFT                     5
#define SPMI_PER_FORCE_INT                      0x0304
#define SPMI_PER_FORCE_INT_OCOT_FLG_FORCE_SHIFT                    0
#define SPMI_PER_FORCE_INT_OCOT_FLG_FORCE_MASK                     0x0000000f
#define SPMI_PER_FORCE_INT_VBD_FLG_FORCE_SHIFT                     4
#define SPMI_PER_FORCE_INT_VBD_FLG_FORCE_MASK                      0x00000010
#define SPMI_PER_FORCE_INT_PMU_INT_FORCE_SHIFT                     5
#define SPMI_PER_FORCE_INT_PMU_INT_FORCE_MASK                      0x00000020
#define SPMI_PER_MASK_INT                       0x0308
#define SPMI_PER_MASK_INT_OCOT_FLG_MASK_SHIFT                      0
#define SPMI_PER_MASK_INT_OCOT_FLG_MASK_MASK                       0x0000000f
#define SPMI_PER_MASK_INT_VBD_FLG_MASK_SHIFT                       4
#define SPMI_PER_MASK_INT_VBD_FLG_MASK_MASK                        0x00000010
#define SPMI_PER_MASK_INT_PMU_INT_MASK_SHIFT                       5
#define SPMI_PER_MASK_INT_PMU_INT_MASK_MASK                        0x00000020
#define SPMI_PER_STATUS_INT                     0x030c
#define SPMI_PER_STATUS_INT_INTR_OCOT_FLG_SHIFT                    0
#define SPMI_PER_STATUS_INT_INTR_OCOT_FLG_MASK                     0x0000000f
#define SPMI_PER_STATUS_INT_INTR_VBD_FLG_SHIFT                     4
#define SPMI_PER_STATUS_INT_INTR_VBD_FLG_MASK                      0x00000010
#define SPMI_PER_STATUS_INT_INTR_PMU_INT_SHIFT                     5
#define SPMI_PER_STATUS_INT_INTR_PMU_INT_MASK                      0x00000020
#define SPMI_PER_STATUS_INT_INTR_OCOT_FLG_STATUS_SHIFT             16
#define SPMI_PER_STATUS_INT_INTR_OCOT_FLG_STATUS_MASK              0x000f0000
#define SPMI_PER_STATUS_INT_INTR_VBD_FLG_STATUS_SHIFT              20
#define SPMI_PER_STATUS_INT_INTR_VBD_FLG_STATUS_MASK               0x00100000
#define SPMI_PER_STATUS_INT_INTR_PMU_INT_STATUS_SHIFT              21
#define SPMI_PER_STATUS_INT_INTR_PMU_INT_STATUS_MASK               0x00200000
#define SPMI_PER_INT1_IRQ_INT_RAW               0x0400
#define SPMI_PER_INT1_IRQ_INT_RAW_INTR_WCMD_ERR_RAW_SHIFT          0
#define SPMI_PER_INT1_IRQ_INT_RAW_INTR_RCMD_ERR_RAW_SHIFT          1
#define SPMI_PER_INT1_IRQ_INT_RAW_INTR_RCS_CMD_ERR_RAW_SHIFT       2
#define SPMI_PER_INT1_IRQ_INT_RAW_INTR_CMD_DROP_RAW_SHIFT          3
#define SPMI_PER_INT1_IRQ_INT_RAW_INTR_INVALID_CMD_RAW_SHIFT       4
#define SPMI_PER_INT1_IRQ_INT_RAW_INTR_UNSECURE_ERR_RAW_SHIFT      5
#define SPMI_PER_INT1_IRQ_INT_RAW_INTR_SPMI_STA_ERR_RAW_SHIFT      6
#define SPMI_PER_INT1_IRQ_INT_RAW_INTR_SCH_STA_ERR_RAW_SHIFT       7
#define SPMI_PER_INT1_IRQ_INT_RAW_INTR_DVS_REQ_ERR_RAW_SHIFT       8
#define SPMI_PER_INT1_IRQ_INT_FORCE             0x0404
#define SPMI_PER_INT1_IRQ_INT_FORCE_INTR_WCMD_ERR_RAW_SHIFT        0
#define SPMI_PER_INT1_IRQ_INT_FORCE_INTR_RCMD_ERR_RAW_SHIFT        1
#define SPMI_PER_INT1_IRQ_INT_FORCE_INTR_RCS_CMD_ERR_RAW_SHIFT     2
#define SPMI_PER_INT1_IRQ_INT_FORCE_INTR_CMD_DROP_RAW_SHIFT        3
#define SPMI_PER_INT1_IRQ_INT_FORCE_INTR_INVALID_CMD_RAW_SHIFT     4
#define SPMI_PER_INT1_IRQ_INT_FORCE_INTR_UNSECURE_ERR_RAW_SHIFT    5
#define SPMI_PER_INT1_IRQ_INT_FORCE_INTR_SPMI_STA_ERR_RAW_SHIFT    6
#define SPMI_PER_INT1_IRQ_INT_FORCE_INTR_SCH_STA_ERR_RAW_SHIFT     7
#define SPMI_PER_INT1_IRQ_INT_FORCE_INTR_DVS_REQ_ERR_RAW_SHIFT     8
#define SPMI_PER_INT1_IRQ_INT_MASK              0x0408
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_WCMD_ERR_MASK_SHIFT        0
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_WCMD_ERR_MASK_MASK         0x00000001
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_RCMD_ERR_MASK_SHIFT        1
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_RCMD_ERR_MASK_MASK         0x00000002
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_RCS_CMD_ERR_MASK_SHIFT     2
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_RCS_CMD_ERR_MASK_MASK      0x00000004
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_CMD_DROP_MASK_SHIFT        3
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_CMD_DROP_MASK_MASK         0x00000008
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_INVALID_CMD_MASK_SHIFT     4
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_INVALID_CMD_MASK_MASK      0x00000010
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_UNSECURE_ERR_MASK_SHIFT    5
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_UNSECURE_ERR_MASK_MASK     0x00000020
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_SPMI_STA_ERR_MASK_SHIFT    6
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_SPMI_STA_ERR_MASK_MASK     0x00000040
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_SCH_STA_ERR_MASK_SHIFT     7
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_SCH_STA_ERR_MASK_MASK      0x00000080
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_DVS_REQ_ERR_MASK_SHIFT     8
#define SPMI_PER_INT1_IRQ_INT_MASK_INTR_DVS_REQ_ERR_MASK_MASK      0x00000100
#define SPMI_PER_INT1_IRQ_INT_STATUS            0x040c
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_WCMD_ERR_STATUS_SHIFT    0
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_WCMD_ERR_STATUS_MASK     0x00000001
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_RCMD_ERR_STATUS_SHIFT    1
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_RCMD_ERR_STATUS_MASK     0x00000002
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_RCS_CMD_ERR_STATUS_SHIFT 2
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_RCS_CMD_ERR_STATUS_MASK  0x00000004
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_CMD_DROP_STATUS_SHIFT    3
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_CMD_DROP_STATUS_MASK     0x00000008
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_INVALID_CMD_STATUS_SHIFT 4
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_INVALID_CMD_STATUS_MASK  0x00000010
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_UNSECURE_ERR_STATUS_SHIFT 5
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_UNSECURE_ERR_STATUS_MASK  0x00000020
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_SPMI_STA_ERR_STATUS_SHIFT 6
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_SPMI_STA_ERR_STATUS_MASK  0x00000040
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_SCH_STA_ERR_STATUS_SHIFT 7
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_SCH_STA_ERR_STATUS_MASK  0x00000080
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_DVS_REQ_ERR_STATUS_SHIFT 8
#define SPMI_PER_INT1_IRQ_INT_STATUS_INTR_DVS_REQ_ERR_STATUS_MASK  0x00000100
#define SPMI_PER_SPMI_CFG                       0x0800
#define SPMI_PER_SPMI_CFG_SPMI_MID_SHIFT                           0
#define SPMI_PER_SPMI_CFG_SPMI_MID_MASK                            0x00000003
#define SPMI_PER_SPMI_CFG_NUM_64US_SHIFT                           2
#define SPMI_PER_SPMI_CFG_NUM_64US_MASK                            0x00003ffc
#define SPMI_PER_SPMI_CFG_NUM_BT_SHIFT                             14
#define SPMI_PER_SPMI_CFG_NUM_BT_MASK                              0x03ffc000
#define SPMI_PER_SPMI_CFG_CFG_ARQ_CNT_SHIFT                        26
#define SPMI_PER_SPMI_CFG_CFG_ARQ_CNT_MASK                         0x3c000000
#define SPMI_PER_SPMI_CFG_CFG_WITH_RCS_SHIFT                       30
#define SPMI_PER_SPMI_CFG_CFG_WITH_RCS_MASK                        0x40000000
#define SPMI_PER_SPMI_SECURE_ADDR               0x0828
#define SPMI_PER_SPMI_SECURE_ADDR_SECURE_ADDR_BEGIN_SHIFT          0
#define SPMI_PER_SPMI_SECURE_ADDR_SECURE_ADDR_BEGIN_MASK           0x0000ffff
#define SPMI_PER_SPMI_SECURE_ADDR_SECURE_ADDR_END_SHIFT            16
#define SPMI_PER_SPMI_SECURE_ADDR_SECURE_ADDR_END_MASK             0xffff0000
#define SPMI_PER_SPMI_SA_ID                     0x0834
#define SPMI_PER_SPMI_SA_ID_SLAVE_ID_0_SHIFT                       0
#define SPMI_PER_SPMI_SA_ID_SLAVE_ID_0_MASK                        0x0000000f
#define SPMI_PER_SPMI_SA_ID_CFG_SPMI_VERSION_SHIFT                 4
#define SPMI_PER_SPMI_SA_ID_CFG_SPMI_VERSION_MASK                  0x00000010
#define SPMI_PER_CLEAR                          0x0838
#define SPMI_PER_CLEAR_PGVOK_FLG_CLEAR_SHIFT                       0
#define SPMI_PER_CLEAR_PSOK_FLG_CLEAR_SHIFT                        9
#define SPMI_PER_FORCE                          0x083c
#define SPMI_PER_FORCE_PGVOK_FLG_FORCE_SHIFT                       0
#define SPMI_PER_FORCE_PGVOK_FLG_FORCE_MASK                        0x000001ff
#define SPMI_PER_FORCE_PSOK_FLG_FORCE_SHIFT                        9
#define SPMI_PER_FORCE_PSOK_FLG_FORCE_MASK                         0x00000200
#define SPMI_PER_MASK                           0x0840
#define SPMI_PER_MASK_PGVOK_FLG_MASK_SHIFT                         0
#define SPMI_PER_MASK_PGVOK_FLG_MASK_MASK                          0x000001ff
#define SPMI_PER_MASK_PSOK_FLG_MASK_SHIFT                          9
#define SPMI_PER_MASK_PSOK_FLG_MASK_MASK                           0x00000200
#define SPMI_PER_STATUS                         0x0844
#define SPMI_PER_STATUS_PGVOK_FLG_SHIFT                            0
#define SPMI_PER_STATUS_PGVOK_FLG_MASK                             0x000001ff
#define SPMI_PER_STATUS_PSOK_FLG_SHIFT                             9
#define SPMI_PER_STATUS_PSOK_FLG_MASK                              0x00000200
#define SPMI_PER_SEQ0                           0x0848
#define SPMI_PER_SEQ0_PGVOK_0_SEQ_SHIFT                            0
#define SPMI_PER_SEQ0_PGVOK_0_SEQ_MASK                             0x0000000f
#define SPMI_PER_SEQ0_PGVOK_1_SEQ_SHIFT                            4
#define SPMI_PER_SEQ0_PGVOK_1_SEQ_MASK                             0x000000f0
#define SPMI_PER_SEQ0_PGVOK_2_SEQ_SHIFT                            8
#define SPMI_PER_SEQ0_PGVOK_2_SEQ_MASK                             0x00000f00
#define SPMI_PER_SEQ0_PGVOK_3_SEQ_SHIFT                            12
#define SPMI_PER_SEQ0_PGVOK_3_SEQ_MASK                             0x0000f000
#define SPMI_PER_SEQ0_PGVOK_4_SEQ_SHIFT                            16
#define SPMI_PER_SEQ0_PGVOK_4_SEQ_MASK                             0x000f0000
#define SPMI_PER_SEQ0_PGVOK_5_SEQ_SHIFT                            20
#define SPMI_PER_SEQ0_PGVOK_5_SEQ_MASK                             0x00f00000
#define SPMI_PER_SEQ0_PGVOK_6_SEQ_SHIFT                            24
#define SPMI_PER_SEQ0_PGVOK_6_SEQ_MASK                             0x0f000000
#define SPMI_PER_SEQ0_PGVOK_7_SEQ_SHIFT                            28
#define SPMI_PER_SEQ0_PGVOK_7_SEQ_MASK                             0xf0000000
#define SPMI_PER_SEQ1                           0x084c
#define SPMI_PER_SEQ1_PGVOK_8_SEQ_SHIFT                            0
#define SPMI_PER_SEQ1_PGVOK_8_SEQ_MASK                             0x0000000f
#define SPMI_PER_SEQ1_OCOT_0_SEQ_SHIFT                             4
#define SPMI_PER_SEQ1_OCOT_0_SEQ_MASK                              0x000000f0
#define SPMI_PER_SEQ1_OCOT_1_SEQ_SHIFT                             8
#define SPMI_PER_SEQ1_OCOT_1_SEQ_MASK                              0x00000f00
#define SPMI_PER_SEQ1_OCOT_2_SEQ_SHIFT                             12
#define SPMI_PER_SEQ1_OCOT_2_SEQ_MASK                              0x0000f000
#define SPMI_PER_SEQ1_OCOT_3_SEQ_SHIFT                             16
#define SPMI_PER_SEQ1_OCOT_3_SEQ_MASK                              0x000f0000
#define SPMI_PER_SEQ1_RCS_VBD_SEQ_SHIFT                            20
#define SPMI_PER_SEQ1_RCS_VBD_SEQ_MASK                             0x00f00000
#define SPMI_PER_SEQ1_RCS_INT_SEQ_SHIFT                            24
#define SPMI_PER_SEQ1_RCS_INT_SEQ_MASK                             0x0f000000
#define SPMI_PER_SEQ1_PSOK_SEQ_SHIFT                               28
#define SPMI_PER_SEQ1_PSOK_SEQ_MASK                                0xf0000000
#define SPMI_PER_SPMI_DVS_ERR                   0x0850
#define SPMI_PER_SPMI_DVS_ERR_DVS_CMD_ERR_SHIFT                    0
#define SPMI_PER_SPMI_DVS_ERR_DVS_CMD_ERR_MASK                     0x0000ffff
#define SPMI_PER_SPMI_CKGE_BYPASS               0x0854
#define SPMI_PER_SPMI_CKGE_BYPASS_SPMI_CKGE_BYPASS_SHIFT           0
#define SPMI_PER_SPMI_CKGE_BYPASS_SPMI_CKGE_BYPASS_MASK            0x00000001
#define SPMI_PER_SPMI_CKGE_BYPASS_SPMI_CTRL_GATE_STA_SHIFT         1
#define SPMI_PER_SPMI_CKGE_BYPASS_SPMI_CTRL_GATE_STA_MASK          0x00000002
#define SPMI_PER_SPMI_CKGE_BYPASS_SPMI_SCH_GATE_STA_SHIFT          2
#define SPMI_PER_SPMI_CKGE_BYPASS_SPMI_SCH_GATE_STA_MASK           0x00000004
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0          0x0900
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_PRI_SHIFT         0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_PRI_MASK          0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_WADDR0_SHIFT      8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_WADDR0_MASK       0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_WADDR1_SHIFT      16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_WADDR1_MASK       0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_SD_ID_SHIFT       24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_SD_ID_MASK        0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_MASK_SHIFT        30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_MASK_MASK         0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_BUSY_SHIFT        31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_0_DVS_ENTRY_BUSY_MASK         0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1          0x0904
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_PRI_1_SHIFT       0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_PRI_1_MASK        0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_WADDR0_1_SHIFT    8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_WADDR0_1_MASK     0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_WADDR1_1_SHIFT    16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_WADDR1_1_MASK     0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_SD_ID_1_SHIFT     24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_SD_ID_1_MASK      0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_MASK_1_SHIFT      30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_MASK_1_MASK       0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_BUSY_1_SHIFT      31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_1_DVS_ENTRY_BUSY_1_MASK       0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2          0x0908
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_PRI_2_SHIFT       0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_PRI_2_MASK        0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_WADDR0_2_SHIFT    8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_WADDR0_2_MASK     0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_WADDR1_2_SHIFT    16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_WADDR1_2_MASK     0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_SD_ID_2_SHIFT     24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_SD_ID_2_MASK      0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_MASK_2_SHIFT      30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_MASK_2_MASK       0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_BUSY_2_SHIFT      31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_2_DVS_ENTRY_BUSY_2_MASK       0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3          0x090c
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_PRI_3_SHIFT       0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_PRI_3_MASK        0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_WADDR0_3_SHIFT    8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_WADDR0_3_MASK     0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_WADDR1_3_SHIFT    16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_WADDR1_3_MASK     0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_SD_ID_3_SHIFT     24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_SD_ID_3_MASK      0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_MASK_3_SHIFT      30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_MASK_3_MASK       0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_BUSY_3_SHIFT      31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_3_DVS_ENTRY_BUSY_3_MASK       0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4          0x0910
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_PRI_4_SHIFT       0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_PRI_4_MASK        0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_WADDR0_4_SHIFT    8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_WADDR0_4_MASK     0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_WADDR1_4_SHIFT    16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_WADDR1_4_MASK     0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_SD_ID_4_SHIFT     24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_SD_ID_4_MASK      0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_MASK_4_SHIFT      30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_MASK_4_MASK       0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_BUSY_4_SHIFT      31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_4_DVS_ENTRY_BUSY_4_MASK       0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5          0x0914
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_PRI_5_SHIFT       0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_PRI_5_MASK        0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_WADDR0_5_SHIFT    8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_WADDR0_5_MASK     0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_WADDR1_5_SHIFT    16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_WADDR1_5_MASK     0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_SD_ID_5_SHIFT     24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_SD_ID_5_MASK      0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_MASK_5_SHIFT      30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_MASK_5_MASK       0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_BUSY_5_SHIFT      31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_5_DVS_ENTRY_BUSY_5_MASK       0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6          0x0918
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_PRI_6_SHIFT       0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_PRI_6_MASK        0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_WADDR0_6_SHIFT    8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_WADDR0_6_MASK     0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_WADDR1_6_SHIFT    16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_WADDR1_6_MASK     0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_SD_ID_6_SHIFT     24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_SD_ID_6_MASK      0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_MASK_6_SHIFT      30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_MASK_6_MASK       0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_BUSY_6_SHIFT      31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_6_DVS_ENTRY_BUSY_6_MASK       0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7          0x091c
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_PRI_7_SHIFT       0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_PRI_7_MASK        0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_WADDR0_7_SHIFT    8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_WADDR0_7_MASK     0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_WADDR1_7_SHIFT    16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_WADDR1_7_MASK     0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_SD_ID_7_SHIFT     24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_SD_ID_7_MASK      0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_MASK_7_SHIFT      30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_MASK_7_MASK       0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_BUSY_7_SHIFT      31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_7_DVS_ENTRY_BUSY_7_MASK       0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8          0x0920
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_PRI_8_SHIFT       0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_PRI_8_MASK        0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_WADDR0_8_SHIFT    8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_WADDR0_8_MASK     0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_WADDR1_8_SHIFT    16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_WADDR1_8_MASK     0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_SD_ID_8_SHIFT     24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_SD_ID_8_MASK      0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_MASK_8_SHIFT      30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_MASK_8_MASK       0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_BUSY_8_SHIFT      31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_8_DVS_ENTRY_BUSY_8_MASK       0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9          0x0924
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_PRI_9_SHIFT       0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_PRI_9_MASK        0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_WADDR0_9_SHIFT    8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_WADDR0_9_MASK     0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_WADDR1_9_SHIFT    16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_WADDR1_9_MASK     0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_SD_ID_9_SHIFT     24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_SD_ID_9_MASK      0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_MASK_9_SHIFT      30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_MASK_9_MASK       0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_BUSY_9_SHIFT      31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_9_DVS_ENTRY_BUSY_9_MASK       0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10         0x0928
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_PRI_10_SHIFT     0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_PRI_10_MASK      0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_WADDR0_10_SHIFT  8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_WADDR0_10_MASK   0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_WADDR1_10_SHIFT  16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_WADDR1_10_MASK   0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_SD_ID_10_SHIFT   24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_SD_ID_10_MASK    0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_MASK_10_SHIFT    30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_MASK_10_MASK     0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_BUSY_10_SHIFT    31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_10_DVS_ENTRY_BUSY_10_MASK     0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11         0x092c
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_PRI_11_SHIFT     0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_PRI_11_MASK      0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_WADDR0_11_SHIFT  8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_WADDR0_11_MASK   0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_WADDR1_11_SHIFT  16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_WADDR1_11_MASK   0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_SD_ID_11_SHIFT   24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_SD_ID_11_MASK    0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_MASK_11_SHIFT    30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_MASK_11_MASK     0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_BUSY_11_SHIFT    31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_11_DVS_ENTRY_BUSY_11_MASK     0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12         0x0930
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_PRI_12_SHIFT     0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_PRI_12_MASK      0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_WADDR0_12_SHIFT  8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_WADDR0_12_MASK   0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_WADDR1_12_SHIFT  16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_WADDR1_12_MASK   0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_SD_ID_12_SHIFT   24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_SD_ID_12_MASK    0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_MASK_12_SHIFT    30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_MASK_12_MASK     0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_BUSY_12_SHIFT    31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_12_DVS_ENTRY_BUSY_12_MASK     0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13         0x0934
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_PRI_13_SHIFT     0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_PRI_13_MASK      0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_WADDR0_13_SHIFT  8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_WADDR0_13_MASK   0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_WADDR1_13_SHIFT  16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_WADDR1_13_MASK   0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_SD_ID_13_SHIFT   24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_SD_ID_13_MASK    0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_MASK_13_SHIFT    30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_MASK_13_MASK     0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_BUSY_13_SHIFT    31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_13_DVS_ENTRY_BUSY_13_MASK     0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14         0x0938
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_PRI_14_SHIFT     0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_PRI_14_MASK      0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_WADDR0_14_SHIFT  8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_WADDR0_14_MASK   0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_WADDR1_14_SHIFT  16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_WADDR1_14_MASK   0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_SD_ID_14_SHIFT   24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_SD_ID_14_MASK    0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_MASK_14_SHIFT    30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_MASK_14_MASK     0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_BUSY_14_SHIFT    31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_14_DVS_ENTRY_BUSY_14_MASK     0x80000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15         0x093c
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_PRI_15_SHIFT     0
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_PRI_15_MASK      0x0000001f
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_WADDR0_15_SHIFT  8
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_WADDR0_15_MASK   0x0000ff00
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_WADDR1_15_SHIFT  16
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_WADDR1_15_MASK   0x00ff0000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_SD_ID_15_SHIFT   24
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_SD_ID_15_MASK    0x0f000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_MASK_15_SHIFT    30
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_MASK_15_MASK     0x40000000
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_BUSY_15_SHIFT    31
#define SPMI_PER_DVS_ENTRY_TIC_INFOR_15_DVS_ENTRY_BUSY_15_MASK     0x80000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_0          0x0940
#define SPMI_PER_APB_ENTRY_TIC_INFOR_0_APB_ENTRY_PRI_SHIFT         0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_0_APB_ENTRY_PRI_MASK          0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_0_APB_MASK_SHIFT              30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_0_APB_MASK_MASK               0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_1          0x0944
#define SPMI_PER_APB_ENTRY_TIC_INFOR_1_APB_ENTRY_PRI_1_SHIFT       0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_1_APB_ENTRY_PRI_1_MASK        0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_1_APB_MASK_1_SHIFT            30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_1_APB_MASK_1_MASK             0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_2          0x0948
#define SPMI_PER_APB_ENTRY_TIC_INFOR_2_APB_ENTRY_PRI_2_SHIFT       0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_2_APB_ENTRY_PRI_2_MASK        0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_2_APB_MASK_2_SHIFT            30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_2_APB_MASK_2_MASK             0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_3          0x094c
#define SPMI_PER_APB_ENTRY_TIC_INFOR_3_APB_ENTRY_PRI_3_SHIFT       0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_3_APB_ENTRY_PRI_3_MASK        0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_3_APB_MASK_3_SHIFT            30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_3_APB_MASK_3_MASK             0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_4          0x0950
#define SPMI_PER_APB_ENTRY_TIC_INFOR_4_APB_ENTRY_PRI_4_SHIFT       0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_4_APB_ENTRY_PRI_4_MASK        0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_4_APB_MASK_4_SHIFT            30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_4_APB_MASK_4_MASK             0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_5          0x0954
#define SPMI_PER_APB_ENTRY_TIC_INFOR_5_APB_ENTRY_PRI_5_SHIFT       0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_5_APB_ENTRY_PRI_5_MASK        0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_5_APB_MASK_5_SHIFT            30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_5_APB_MASK_5_MASK             0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_6          0x0958
#define SPMI_PER_APB_ENTRY_TIC_INFOR_6_APB_ENTRY_PRI_6_SHIFT       0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_6_APB_ENTRY_PRI_6_MASK        0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_6_APB_MASK_6_SHIFT            30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_6_APB_MASK_6_MASK             0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_7          0x095c
#define SPMI_PER_APB_ENTRY_TIC_INFOR_7_APB_ENTRY_PRI_7_SHIFT       0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_7_APB_ENTRY_PRI_7_MASK        0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_7_APB_MASK_7_SHIFT            30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_7_APB_MASK_7_MASK             0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_8          0x0960
#define SPMI_PER_APB_ENTRY_TIC_INFOR_8_APB_ENTRY_PRI_8_SHIFT       0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_8_APB_ENTRY_PRI_8_MASK        0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_8_APB_MASK_8_SHIFT            30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_8_APB_MASK_8_MASK             0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_9          0x0964
#define SPMI_PER_APB_ENTRY_TIC_INFOR_9_APB_ENTRY_PRI_9_SHIFT       0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_9_APB_ENTRY_PRI_9_MASK        0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_9_APB_MASK_9_SHIFT            30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_9_APB_MASK_9_MASK             0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_10         0x0968
#define SPMI_PER_APB_ENTRY_TIC_INFOR_10_APB_ENTRY_PRI_10_SHIFT     0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_10_APB_ENTRY_PRI_10_MASK      0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_10_APB_MASK_10_SHIFT          30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_10_APB_MASK_10_MASK           0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_11         0x096c
#define SPMI_PER_APB_ENTRY_TIC_INFOR_11_APB_ENTRY_PRI_11_SHIFT     0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_11_APB_ENTRY_PRI_11_MASK      0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_11_APB_MASK_11_SHIFT          30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_11_APB_MASK_11_MASK           0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_12         0x0970
#define SPMI_PER_APB_ENTRY_TIC_INFOR_12_APB_ENTRY_PRI_12_SHIFT     0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_12_APB_ENTRY_PRI_12_MASK      0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_12_APB_MASK_12_SHIFT          30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_12_APB_MASK_12_MASK           0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_13         0x0974
#define SPMI_PER_APB_ENTRY_TIC_INFOR_13_APB_ENTRY_PRI_13_SHIFT     0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_13_APB_ENTRY_PRI_13_MASK      0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_13_APB_MASK_13_SHIFT          30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_13_APB_MASK_13_MASK           0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_14         0x0978
#define SPMI_PER_APB_ENTRY_TIC_INFOR_14_APB_ENTRY_PRI_14_SHIFT     0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_14_APB_ENTRY_PRI_14_MASK      0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_14_APB_MASK_14_SHIFT          30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_14_APB_MASK_14_MASK           0x40000000
#define SPMI_PER_APB_ENTRY_TIC_INFOR_15         0x097c
#define SPMI_PER_APB_ENTRY_TIC_INFOR_15_APB_ENTRY_PRI_15_SHIFT     0
#define SPMI_PER_APB_ENTRY_TIC_INFOR_15_APB_ENTRY_PRI_15_MASK      0x0000001f
#define SPMI_PER_APB_ENTRY_TIC_INFOR_15_APB_MASK_15_SHIFT          30
#define SPMI_PER_APB_ENTRY_TIC_INFOR_15_APB_MASK_15_MASK           0x40000000
#define SPMI_PER_REGFILE_CGBYPASS               0x0980
#define SPMI_PER_REGFILE_CGBYPASS_REGFILE_CGBYPASS_SHIFT           0
#define SPMI_PER_REGFILE_CGBYPASS_REGFILE_CGBYPASS_MASK            0x00000001


#endif
