
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.025262                       # Number of seconds simulated
sim_ticks                                 25262203000                       # Number of ticks simulated
final_tick                                25262203000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104497                       # Simulator instruction rate (inst/s)
host_op_rate                                   204030                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100774349                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707496                       # Number of bytes of host memory used
host_seconds                                   250.68                       # Real time elapsed on the host
sim_insts                                    26195418                       # Number of instructions simulated
sim_ops                                      51146313                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          105600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          137536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              243136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       105600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         105600                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1650                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2149                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3799                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4180158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5444339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                9624497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4180158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4180158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4180158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5444339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9624497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1650.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2149.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001101250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                10070                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3799                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3799                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  243136                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   243136                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                200                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                357                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                379                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                365                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                271                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                292                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                230                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                258                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                251                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               168                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               196                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    25262110000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3799                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3161                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      527                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       91                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       16                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2009                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     120.768542                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     86.395000                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    164.608381                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1540     76.66%     76.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          279     13.89%     90.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           62      3.09%     93.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           31      1.54%     95.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           31      1.54%     96.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           18      0.90%     97.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      0.55%     98.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      0.35%     98.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2009                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       105600                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       137536                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 4180158.001263785176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5444339.118009621277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1650                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2149                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     67604500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    573169000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     40972.42                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    266714.29                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     569542250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                640773500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18995000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                     149918.99                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                168668.99                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          9.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       9.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.08                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.08                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1785                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  46.99                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     6649673.60                       # Average gap between requests
system.mem_ctrl.pageHitRate                     46.99                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   9003540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4785495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 16793280                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          992643600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             214774860                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              81748320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       2733242340                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       2330263680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3350664420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              9734886015                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             385.353804                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           24576282250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     179250500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      419785000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   12513916500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   6068393750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       86885250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   5993972000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   5376420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2838660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10331580                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          561166320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             122983770                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              43362720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1625407440                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1250548800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4511849580                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              8134164330                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             321.989509                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           24878827500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      92849000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      237380000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   18057775250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   3256616000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       53096750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3564486000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7909449                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7909449                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            730653                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4382320                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2843310                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             335015                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4382320                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2407866                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1974454                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       325435                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9518921                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7731460                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         20752                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1893                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7479119                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           274                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     25262203000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         50524407                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             804137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       39491511                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7909449                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5251176                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      48906783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1469628                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1739                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   7478967                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1329                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           50447808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.555839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.774156                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8889785     17.62%     17.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4627356      9.17%     26.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 36930667     73.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             50447808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.156547                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.781632                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4757896                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7233639                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  33556916                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4164543                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 734814                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               71378220                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2592752                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 734814                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8873027                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1105590                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1769                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  33469213                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6263395                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               68702658                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1295939                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    41                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2575185                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      7                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1990861                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               65                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            61564774                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             165820390                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        121196084                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             37178                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              45202472                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16362302                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 34                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5844993                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             11816152                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8689176                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            763701                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           268068                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   66125374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 720                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  56195002                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1918768                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        14979780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     26834081                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            694                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      50447808                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.113924                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.711294                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10215529     20.25%     20.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24269556     48.11%     68.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15962723     31.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        50447808                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                17677229     75.19%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    232      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    22      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4026164     17.13%     92.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1806090      7.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            202712      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38187770     67.96%     68.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                21649      0.04%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1648      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  851      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  294      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 287      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9930713     17.67%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7814978     13.91%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           22295      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          11787      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               56195002                       # Type of FU issued
system.cpu.iq.rate                           1.112235                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    23509755                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.418360                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          188190541                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          81022456                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     54414747                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               75794                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              88348                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        28105                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               79466233                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   35812                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3905693                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3096489                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11168                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5015                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1170977                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          690                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 734814                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  520495                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 61038                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            66126094                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            549053                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              11816152                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8689176                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                277                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3881                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 56878                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5015                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         366086                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       406081                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               772167                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              54666062                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9518108                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1528940                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     17247836                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5132286                       # Number of branches executed
system.cpu.iew.exec_stores                    7729728                       # Number of stores executed
system.cpu.iew.exec_rate                     1.081973                       # Inst execution rate
system.cpu.iew.wb_sent                       54503232                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      54442852                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38132902                       # num instructions producing a value
system.cpu.iew.wb_consumers                  70482629                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.077555                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.541026                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        13692311                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            730771                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     49205463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.039444                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.890045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18557647     37.71%     37.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10149319     20.63%     58.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     20498497     41.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     49205463                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             26195418                       # Number of instructions committed
system.cpu.commit.committedOps               51146313                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       16237862                       # Number of memory references committed
system.cpu.commit.loads                       8719663                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4989960                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      18080                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  50846401                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1855286                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       137947      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         34746005     67.93%     68.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           21506      0.04%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1645      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8711217     17.03%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7509921     14.68%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         8446      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8278      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          51146313                       # Class of committed instruction
system.cpu.commit.bw_lim_events              20498497                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     93545590                       # The number of ROB reads
system.cpu.rob.rob_writes                   130923028                       # The number of ROB writes
system.cpu.timesIdled                             848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           76599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    26195418                       # Number of Instructions Simulated
system.cpu.committedOps                      51146313                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.928750                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.928750                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.518471                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.518471                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 96804473                       # number of integer regfile reads
system.cpu.int_regfile_writes                41191447                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     14128                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    16717                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   9034355                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7211407                       # number of cc regfile writes
system.cpu.misc_regfile_reads                25876284                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.752961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13107287                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9766                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1342.134651                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.752961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104898590                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104898590                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5580449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5580449                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7517069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7517069                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     13097518                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13097518                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13097520                       # number of overall hits
system.cpu.dcache.overall_hits::total        13097520                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11357                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2224                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data        13581                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13581                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13583                       # number of overall misses
system.cpu.dcache.overall_misses::total         13583                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    160659500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    160659500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    665551500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    665551500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    826211000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    826211000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    826211000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    826211000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5591806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5591806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13111099                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13111099                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13111103                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13111103                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002031                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000296                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001036                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001036                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001036                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001036                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14146.297438                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14146.297438                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 299258.767986                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 299258.767986                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60835.800015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60835.800015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60826.842377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60826.842377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          418                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9069                       # number of writebacks
system.cpu.dcache.writebacks::total              9069                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3796                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         3816                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3816                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3816                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3816                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7561                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2204                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         9765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         9767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9767                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    104733500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    104733500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    663090500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    663090500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    767824000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    767824000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    767847000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    767847000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000745                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000745                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000745                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000745                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13851.805317                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13851.805317                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 300857.758621                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 300857.758621                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78630.209933                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78630.209933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78616.463602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78616.463602                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9510                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.445538                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7478428                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3807.753564                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.445538                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59833700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59833700                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      7476464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7476464                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      7476464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7476464                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7476464                       # number of overall hits
system.cpu.icache.overall_hits::total         7476464                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2503                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2503                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2503                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2503                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2503                       # number of overall misses
system.cpu.icache.overall_misses::total          2503                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    186097500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186097500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    186097500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186097500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    186097500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186097500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7478967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7478967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      7478967                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7478967                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7478967                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7478967                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74349.780264                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74349.780264                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74349.780264                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74349.780264                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74349.780264                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74349.780264                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1101                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          538                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          538                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          538                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          538                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          538                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          538                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1965                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1965                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1965                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1965                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1965                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1965                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153462000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153462000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78097.709924                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78097.709924                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78097.709924                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78097.709924                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78097.709924                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78097.709924                       # average overall mshr miss latency
system.cpu.icache.replacements                   1451                       # number of replacements
system.l2bus.snoop_filter.tot_requests          22693                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        10963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          235                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               12                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                9527                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          9078                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2159                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2203                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2203                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           9528                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5379                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        29043                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   34422                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       125632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1205440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1331072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               277                       # Total snoops (count)
system.l2bus.snoopTraffic                         640                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              12008                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.020736                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.142506                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    11759     97.93%     97.93% # Request fanout histogram
system.l2bus.snoop_fanout::1                      249      2.07%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                12008                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             29484500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4910499                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            24415998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2726.280606                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  20798                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3814                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.453068                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.052379                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1397.594153                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1328.634074                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000013                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.341210                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.324374                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.665596                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3538                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          590                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2694                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.863770                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               170206                       # Number of tag accesses
system.l2cache.tags.data_accesses              170206                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         9069                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         9069                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          266                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              266                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          305                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         7348                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7653                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             305                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7614                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7919                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            305                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7614                       # number of overall hits
system.l2cache.overall_hits::total               7919                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         1937                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1937                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1659                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1874                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1659                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2152                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3811                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1659                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2152                       # number of overall misses
system.l2cache.overall_misses::total             3811                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    657105500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    657105500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    147421000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19685500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    167106500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    147421000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    676791000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    824212000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    147421000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    676791000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    824212000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         9069                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         9069                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         2203                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2203                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1964                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         7563                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9527                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1964                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         9766                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           11730                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1964                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         9766                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          11730                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.879256                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.879256                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.844705                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.028428                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.196704                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.844705                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.220356                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.324893                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.844705                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.220356                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.324893                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 339238.771296                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 339238.771296                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 88861.362266                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 91560.465116                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 89171.024546                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 88861.362266                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 314493.959108                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 216271.844660                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 88861.362266                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 314493.959108                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 216271.844660                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              9                       # number of writebacks
system.l2cache.writebacks::total                    9                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1937                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1937                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1659                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1874                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1659                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2152                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3811                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1659                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2152                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3811                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    653231500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    653231500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    144105000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     19255500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    163360500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    144105000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    672487000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    816592000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    144105000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    672487000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    816592000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.879256                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.879256                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.844705                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.028428                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.196704                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.844705                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.220356                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.324893                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.844705                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.220356                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.324893                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 337238.771296                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 337238.771296                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 86862.567812                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89560.465116                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87172.091782                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 86862.567812                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 312493.959108                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 214272.369457                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 86862.567812                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 312493.959108                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 214272.369457                       # average overall mshr miss latency
system.l2cache.replacements                       276                       # number of replacements
system.l3bus.snoop_filter.tot_requests           4074                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests          264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1873                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty             9                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               255                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1937                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1937                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1873                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         7884                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       244416                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               3810                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     3810    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 3810                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              2055000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             9525000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2785.565428                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   3819                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3799                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.005265                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1443.011889                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1342.553539                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.044037                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.040971                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.085009                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3799                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          589                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2969                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.115936                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                64903                       # Number of tag accesses
system.l3cache.tags.data_accesses               64903                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total            9                       # number of WritebackDirty hits
system.l3cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total           11                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data               3                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                  11                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l3cache.overall_hits::.cpu.data              3                       # number of overall hits
system.l3cache.overall_hits::total                 11                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data         1937                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1937                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1650                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          212                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1862                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1650                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2149                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3799                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1650                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2149                       # number of overall misses
system.l3cache.overall_misses::total             3799                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    635798500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    635798500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    129007000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     17254500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    146261500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    129007000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    653053000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    782060000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    129007000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    653053000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    782060000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data         1937                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1937                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1658                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          215                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1873                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1658                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2152                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            3810                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1658                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2152                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           3810                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.995175                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.986047                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.994127                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.995175                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.998606                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.997113                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.995175                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.998606                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.997113                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 328238.771296                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 328238.771296                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 78186.060606                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 81389.150943                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 78550.751880                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 78186.060606                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 303886.924151                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 205859.436694                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 78186.060606                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 303886.924151                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 205859.436694                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         1937                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1937                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1650                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          212                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1862                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1650                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2149                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3799                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1650                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2149                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3799                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    631924500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    631924500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    125707000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16830500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    142537500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    125707000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    648755000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    774462000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    125707000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    648755000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    774462000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.995175                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.986047                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.994127                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.995175                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.998606                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.997113                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.995175                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.998606                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.997113                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 326238.771296                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 326238.771296                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 76186.060606                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79389.150943                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 76550.751880                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 76186.060606                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 301886.924151                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 203859.436694                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 76186.060606                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 301886.924151                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 203859.436694                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          3799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  25262203000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1862                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1937                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1937                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1862                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       243136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       243136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  243136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3799                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3799    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3799                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1899500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10221000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
