* PSpice Model Editor - Version 16.2.0
*$
* TPS61235
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS61235
* Date: 07MAY2015 
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: 
* EVM Users Guide: SLVUAD0 - October 2014
* Datasheet: SLVSCK4 - JULY 2014
*
* Model Version: Final 1.0
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
.SUBCKT TPS61235_TRANS CC EN FB SW PGND AGND INACT VIN VOUT PARAMS: SS=1 FAST=0


X_U64         N16750214 EN_CTL N16753858 GATE_P_1 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U281         PFM_INV N17534424 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
G_ABMI1         N17474605 VCAP VALUE { if(V(GATE_N_INT) < 0.5,
+  (V(ISENSE)/100k),0)    }
R_R27         N17355877 N17356911  73  
E_ABM56         N17513408 0 VALUE { IF(V(N17504529) > 0.5 & V(VCAP) <0,1 ,0)   
+  }
R_R22         0 PGND  1m  
E_ABM11         N17436574 0 VALUE { {1.008*V(VREF)}    }
X_S5    N17699658 0 OVP_1P3USDELAYED 0 TPS61235_S5 
V_V7         N17700007 0 5.75
X_U57         N17127112 N17127112 N17130470 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_S4    DIS 0 VCAP 0 TPS61235_S4 
X_U279         N17513408 N17513843 INACT1 N17514278 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U67         N16793488 VOUT_OV_TH_INV1 PFM_INV N17127112 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_ABM57         N17513843 0 VALUE { IF(V(N17504529) > 0.5 & V(VCAP) >0,1, 0)   
+  }
C_C25         0 OVP_1P3USDELAYED  1n  
X_U272         N17355877 N17359412 N17360055 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U282         N17534872 PFM_INV N17504103 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R34         OVP OVP_1P3USDELAYED  {1.3u/0.69n}  
X_U267         16PFM N17337886 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
E_ABM55         N17504529 0 VALUE { if ( V(N17504103) > 0.5 & V(PFM_INV)
+  >0.5,1,0)    }
X_U271         N17356911 N17359412 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U2         U1_N06870 U1_N16811876 U1_TON_RST_MIN COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
D_U1_D1         0 U1_N16811876 D_D1 
X_U1_U66         U1_GATE_NP U1_GATE_PP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_ABM1         U1_N16811946 0 VALUE { IF(V(U1_N16788162)>0.5,  
+ V(ISENSE), 10)   }
X_U1_U20         U1_N16850117 U1_TON_RST N16750394 N16750214
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_R5         VIN U1_N06870  1k  
R_U1_R6         U1_N16811985 U1_ISENSE_FILT  10  
E_U1_ABM14         U1_N168567851 0 VALUE {
+  if(V(U1_TON_RST)>0.5,0,(if(v(U1_N16850117)>0.5,1,V(N16750394))))    }
D_U1_D2         U1_CRAMP U1_N16811896 D_D1 
R_U1_R3         U1_N16811946 U1_ISENSE_BLANK  1  
X_U1_U19         0 0 N16864115 N16864319 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U1_V3         U1_N16811903 0 1
R_U1_R16         U1_N16811987 U1_IN  1  
R_U1_R7         N16750214 U1_N16788162  144  
G_U1_ABMII1         U1_N16811896 U1_CRAMP VALUE { (V(N16750394) *25m)    }
C_U1_C55         0 U1_COMP_1  1n  
X_U1_F1    U1_N16811960 U1_N16811870 U1_N16811876 0 Ton_Timer_U1_F1 
V_U1_V2         U1_N16811896 0 2
X_U1_U21         U1_IN GATE_P U1_N16849566 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_S2    U1_PRE_CHG_DIS 0 U1_CRAMP 0 Ton_Timer_U1_S2 
C_U1_C8         U1_ISENSE_BLANK 0  1n  
X_U1_U4         U1_CRAMP U1_N16811903 U1_TON_MIN COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U1_R4         U1_N16811964 U1_COMP_1  1  
R_U1_R1         0 U1_N16811870  1Meg  
C_U1_C1         U1_N16811876 U1_N16811878  2p  
X_U1_S1    U1_PRE_CHG_DIS 0 U1_N16811878 U1_N16811876 Ton_Timer_U1_S1 
E_U1_ABM2         U1_N16811964 0 VALUE { (V(COMP))*3.185    }
V_U1_V4         U1_N16811878 U1_N16811960 1m
E_U1_GAIN3         U1_N16811878 0 VALUE {1 * V(VOUT)}
X_U1_U3         U1_COMP_1 U1_ISENSE_BLANK U1_N16811987 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U1_GAIN2         U1_N16811985 0 VALUE {1 * V(ISENSE)}
X_U1_U64         U1_TON_MIN U1_TON_RST_MIN EN_CTL U1_TON_RST AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U65         U1_N16849566 0 U1_N16850117 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U11         U1_IN U1_OUT BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_C9         U1_IN 0  1n  
R_U1_R14         U1_N168567851 U1_GATE_NP  10  
C_U1_C2         0 U1_CRAMP  1.75n  
X_U1_U5         U1_N16788162 N16750214 d_d PARAMS:
C_U1_C7         0 U1_N16788162  1n  
X_U1_U18         0 N16750214 U1_PRE_CHG_DIS OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U1_C14         0 U1_GATE_NP  1n IC=0 
C_U1_C6         0 U1_ISENSE_FILT  1n  
X_U25         N17439426 N17442793 PFM PFM_INV SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_V15         N17699807 0 1Vdc
X_U269         N17370222 N17341463 N17355877 N17353112 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U278         PFM_DEL N17494460 DIS AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C19         U3_OVLO_CTL 0  1n  
X_U3_U6         EN U3_EN_TH U3_N019423 U3_N01798 COMPHYS2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 T=10
R_U3_R22         U3_N05049 U3_OVLO_CTL  1  
X_U3_U56         U3_EN_CTL1 U3_UVLO_CTL EN_CTL AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM2         U3_N05001 0 VALUE { if( V(VREF) >1.243,V(VIN),0)    }
V_U3_V8         U3_N019423 0 0.6
V_U3_V12         U3_N050253 0 0.15
V_U3_V9         U3_EN_TH 0 1
X_U3_U57         U3_EN_CTL1 U3_N01798 d_d PARAMS:
X_U3_U14         VIN U3_UVLO_TH U3_N020403 U3_N02064 COMPHYS2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 T=10
C_U3_C18         U3_UVLO_CTL 0  1n IC={FAST*1} 
C_U3_C7         U3_EN_CTL1 0  1.855n IC={FAST*1} 
R_U3_R21         U3_N02064 U3_UVLO_CTL  1  
R_U3_R6         U3_N01798 U3_EN_CTL1  100k  
E_U3_ABM1         U3_N05139 0 VALUE { if( V(VREF) >1.243,V(VOUT) -0.5,10)    }
X_U3_U15         U3_N05001 U3_N05139 U3_N050253 U3_N05049 COMPHYS2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 T=10
V_U3_V10         U3_N020403 0 0.15
V_U3_V11         U3_UVLO_TH 0 2.2
X_U21         GATE_P GATE_P N17134487 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U29         0 N17337900 d_d PARAMS:
X_U284         VOUT VOUT_OV_TH1 N176851482 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_R31         N17500446 N17494460  {30n/0.69n}  
C_C16         N17356911 0  1n IC=0 TC=0,0 
X_U277         PFM_DEL N17500446 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R17         0 AGND  1m  
C_C20         N17494460 0  1n IC=0 TC=0,0 
X_U71         N17699713 N17699676 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U37         N17685184 VOUT_OV_TH_INV11 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM9         16PFM 0 VALUE { if(V(N17337900) >=16,1,0)    }
X_U22         PRE_PHASE_CTL N16753858 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R3         0 N17348755  1G TC=0,0 
E_ABM10         N17434004 0 VALUE { if(V(COMP) >21m,1,0)    }
E_ABM17         VOUT_OV_TH1 0 VALUE { if(V(OVP) < 0.5,5.8, 5.6)    }
X_U69         OVP_1P3USDELAYED N17699841 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U18         OVP_1P3USDELAYED VOUT_OV_TH_INV1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_V5         N17580340 0 300m
C_C21         0 N17685184  1n  
G_ABMII7         0 N17337900 VALUE { if(V(N17360055) > 0.9 , 0.1, 0)    }
X_U66         GATE_P_1 VOUT_OV_TH_INV1 PFM_INV GATE_P AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_R25         N176851482 N17685184  10  
C_C15         N17337900 0  5n IC=0 TC=0,0 
R_R28         N17348755 N17370222  10  
X_U32         N17580340 N17580348 X COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U270         N17348755 N17341463 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U28         N17356911 N17355877 d_d PARAMS:
R_R21         N17699941 N17699855  8  
X_U276         PFM_INV PFM_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U273         N17434004 16PFM INACT2 N17402546 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
I_I1         VCAP 0 DC 0.7u  
C_C19         0 N17699660  10n  
X_U275         N17436574 FB_1 N17585463 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_C17         N17370222 0  1n IC=0 TC=0,0 
E_GAIN2         N17580348 0 VALUE {3.185 * V(COMP)}
E_ABM53         N17348755 0 VALUE { if ( V(PRE_PHASE_CTL) < 0.5 & V(INACT1) >
+  0.5 & V(PFM_DEL) >0.5,1,0)    }
V_V13         N17474605 0 5
R_R20         FB_1 0  250k TC=0,0 
C_C18         0 N17699855  10n  
R_R23         N17699713 N17699660  8  
X_U280         N17534424 N17534872 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R1         FB FB_1  769k TC=0,0 
X_U33         N17585476 N17585463 N17442788 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U74         N17699841 N17699941 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V14         N174874381 0 -1
X_U268         INACT2 INACTIVE BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=17m
X_U34         X N17585476 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U70         N17699676 N17699660 N17699658 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R15         U2_N16890019 U2_N16889987  10k TC=0,0 
E_U2_ABM13         U2_N17030742 0 VALUE { if(V(EN_CTL) >0.5, IF(V(U2_PRE_DIO) <
+  0.5,(V(VIN)+80m),V(VIN)),0)    }
X_U2_U15         U2_N16834706 U2_N16834729 U2_GATE_P_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U2_D1         0 SW D_D1 
X_U2_U9         0 U2_BB d_d PARAMS:
V_U2_VDUM         U2_N16876950 U2_N16832324 0Vdc
R_U2_R6         0 0  100  
X_U2_U17         N17134487 U2_GATE_N_N U2_N16834706 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U2_ABM10         U2_MAX 0 VALUE { max(V(VIN), V(VOUT))    }
R_U2_R5         U2_N16932783 U2_N16928854  1  
C_U2_C10         0 0  1n IC=0 
X_U2_U11         0 U2_N16938638 d_d PARAMS:
V_U2_V13         U2_N17181205 U2_MAX 0.6
E_U2_ABM5         U2_N16932783 0 VALUE { IF(V(U2_PRE_DIO)<0.5 ,  
+ 5,V(U2_GATE_P_N_INT) )   }
D_U2_D4         0 U2_N17181205 D_D1 
V_U2_VDUM1         U2_N17135001 U2_N17134695 -500m
C_U2_C11         0 U2_CUR  15p  
C_U2_C18         U2_N17077577 0  5p IC=0 
R_U2_R22         U2_N17317460 U2_N16832324  1.05m  
X_U2_U23         EN_CTL U2_N17077577 U2_PRE_DIO AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U22         U2_N17082444 EN_CTL U2_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_ABM12         U2_N17030718 0 VALUE { if(V(EN_CTL) >0.5,IF(V(U2_PRE) <0.5,
+  V(VIN)-150m,V(VIN)-300m),0)    }
R_U2_R20         U2_N17082154 U2_N17082444  1k  
R_U2_R10         U2_N16938344 U2_CUR  1000  
X_U2_U27         U2_PRE_DIO U2_N17163382 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R14         U2_N17058659 U2_DIODE  1  
X_U2_S2    U2_N16928854 0 U2_N16876950 U2_N17145474 Driver_U2_S2 
X_U2_S5    U2_PRE 0 U2_N16832324 U2_N17134695 Driver_U2_S5 
C_U2_C14         0 U2_DIODE  10n IC=0 
E_U2_ABM6         U2_N16956135 0 VALUE { IF(V(N16764037)<0.5 ,  
+ 0,V(ISENSE) )   }
V_U2_V2         U2_N16889985 0 5
X_U2_S4    U2_BB 0 0 0 Driver_U2_S4 
X_U2_U28         U2_PRE U2_N17163382 N17163694 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U8         N17134487 U2_GATE_P_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R7         U2_N16890019 0  1424meg TC=0,0 
X_U2_U20         0 U2_MAX d_d PARAMS:
X_U2_U12         U2_N16831205 U2_N16833443 GATE_N_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_R17         U2_N16889985 U2_N16890019  1424meg TC=0,0 
D_U2_D7         U2_N16832324 U2_N16893318 D_D1 
C_U2_C9         0 U2_PDRIVE  15p  
E_U2_ABM11         U2_N16938344 0 VALUE { if(V(N16764037) >0.5 & V(VOUT) <0.8,
+  0.3, 0)    }
X_U2_U3         U2_GATE_P_INT U2_GATE_P_N_INT INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_S3    EN_CTL 0 VOUT 0 Driver_U2_S3 
C_U2_C17         U2_N17082444 0  5p IC=0 
X_U2_U7         U2_N16938344 U2_CUR d_d PARAMS:
X_U2_U16         N17130470 U2_GATE_N_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_S1    GATE_N_INT 0 SW 0 Driver_U2_S1 
E_U2_GAIN1         U2_N16731885 0 VALUE {5 * V(U2_PRE_DIO)}
X_U2_H1    SW U2_N17317460 ISENSE 0 Driver_U2_H1 
X_U2_U26         U2_PRE U2_PRE_DIO U2_N17058659 N17058370 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_R18         U2_N16890019 U2_N16890163  500k TC=0,0 
R_U2_R8         U2_N16731885 U2_PDRIVE  1k  
E_U2_ABM19         U2_N17082154 0 VALUE { if( V(VOUT)>= V(U2_N17030718),1,0)   
+  }
X_U2_U24         U2_N17115542 U2_N17114926 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R13         U2_N17010158 VOUT  1m  
X_U2_U13         U2_N16834706 U2_N16834729 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1n
R_U2_R23         U2_N17145474 VOUT  10u  
E_U2_ABM18         U2_N16924698 0 VALUE { if(v(U2_PRE) <0.9,
+  V(U2_N16890019),100)    }
C_U2_C12         0 U2_N17115542  100n IC=0 
C_U2_C16         U2_N16890163 0  100p IC=0 TC=0,0 
X_U2_U14         N17130470 U2_GATE_P_N U2_N16831205 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_R21         U2_N17082761 U2_N17077577  1k  
R_U2_R16         U2_PRE U2_N17115542  1k  
X_U2_U10         U2_N16831205 U2_N16833443 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=0.1n
D_U2_D6         U2_N17135001 VOUT D_D1 
G_U2_G2         U2_N16938638 0 U2_CUR 0 1
G_U2_ABM2I1         U2_N16889985 U2_N16890019 VALUE { {LIMIT((V(U2_N16954336) -
+  V(U2_N16954312))*28u, -50u,50u)}    }
C_U2_C8         0 U2_N16928854  1n  
E_U2_ABM17         U2_N16960769 0 VALUE { if(v(U2_PDRIVE) <0.01, V(0),100)    }
M_U2_M1         U2_N17010158 U2_N16924698 U2_N16893318 U2_N16893318 PMOS_SIMPLE
+   
+ L=165u  
+ W=1109000u         
R_U2_R11         U2_N16954336 0  20k TC=0,0 
E_U2_ABM20         U2_N17082761 0 VALUE { if( V(VOUT)> V(U2_N17030742),1,0)   
+  }
R_U2_R12         U2_N16954312 0  20k TC=0,0 
E_U2_ABM15         U2_N16890196 0 VALUE { IF(V(N16764037)>0.5 , if(v(VOUT) <
+  0.8, 300m,(v(VOUT)*0.5)),0)    }
R_U2_R9         U2_N16938638 0  1e9  
X_U2_U25         U2_PRE U2_N17114926 PRE_ONE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_ABMI2         0 U2_N16954336 VALUE { IF(V(N16764037)>0.5, V(ISENSE), 1)   
+  }
C_U2_C15         U2_N16889987 0  60p IC=0 TC=0,0 
G_U2_ABMI1         0 U2_N16954312 VALUE { IF(V(N16764037)>0.5 , if(v(VOUT)
+  <0.8, 250m,(v(VOUT)*0.33)),0)    }
X_U73         N17699841 N17699855 N17699858 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U6_ABMI3         U6_PRE_TH 0 VALUE { IF(V(PRE_PHASE_CTLB)>0.5, -1u, 0)    }
R_U6_R16         U6_N167772071 U6_N16777215  1  
C_U6_C16         0 U6_N16777215  1n  
X_U6_U16         U6_N16777215 PRETOBOOSTCTL PRE_PHASE_CTL PRE_PHASE_CTLB
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U26         EN_CTL U6_N16777252 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U25         U6_N16777710 U6_N16777157 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U48         PRE_PHASE_CTL U6_N16776545 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
X_U6_U24         PRETOBOOSTCTL U6_N16776605 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U58         U6_N16776605 U6_N16776605 U6_PREMODE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U31         VOUT U6_N16776825 PRETOBOOSTCTL COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_U53         U6_N16776605 EN_CTL U6_N16777189 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U6_ABM3         U6_N167768851 0 VALUE { V(VIN) -V(U6_PRE_TH)    }
X_U6_U17         U6_N16777157 U6_N16777252 U6_PREBOOST N16777245
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U6_R9         U6_N167768851 U6_N16776825  1  
V_U6_V5         U6_N16776689 0 150m
C_U6_C10         0 U6_N16776825  1n  
X_U6_U19         PRE_PHASE_CTL U6_N16776545 U6_N16777710 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R18         U6_N16776689 U6_PRE_TH  150k  
E_U6_ABM11         U6_N167772071 0 VALUE { IF(V(U6_PREBOOST)<0.5,
+  V(U6_N16777189), V(U6_PREMODE))    }
R_R30         N17442788 N17442793  {2.95u/0.69n}  
X_U27         VCAP N17474605 d_d PARAMS:
X_S3    INACTIVE 0 INACT 0 TPS61235_S3 
R_R4         0 VCAP  1G TC=0,0 
R_U5_R5         U5_COMP1 0  2.89G TC=0,0 
R_U5_R2         COMP 0  411.85meg TC=0,0 
X_U5_U11         U5_N16774768 COMP d_d PARAMS:
R_U5_R7         U5_COMP1 U5_N167292910  4MEG TC=0,0 
E_U5_ABM11         U5_N16780171 0 VALUE { if(
+  V(PRE_PHASE_CTL)>0.5,(V(VIN)/9.555),20m)    }
G_U5_G1         U5_N16732791 CC U5_N16732352 0 1
C_U5_C20         U5_N167292910 0  30p  TC=0,0 
V_U5_V8         U5_N16732791 0 1.4
V_U5_V7         U5_N16729277 0 2
G_U5_ABM2I6         U5_N16729277 U5_COMP1 VALUE { {LIMIT((V(CC) -
+  V(VREF))*0.76u, -4u,4u)}    }
X_U5_U8         U5_COMP1 U5_V1P07 d_d PARAMS:
R_U5_R3         COMP U5_N16728717  936k TC=0,0 
V_U5_V9         U5_V1P07 0 2.355
C_U5_C9         U5_N16728717 0  60p  TC=0,0 
X_U5_U12         0 U5_COMP1 d_d PARAMS:
X_U5_U10         COMP U5_N16728861 d_d PARAMS:
R_U5_R9         U5_N16774768 U5_N16780171  1 TC=0,0 
E_U5_E1         U5_N16728861 0 U5_V1P07 U5_COMP1 1
E_U5_ABM10         U5_N16732352 0 VALUE { IF(V(PRE_PHASE_CTL) < 0.5 & v(EN_CTL)
+  >0.5, (v(ISENSE)/100000),0)    }
C_U5_C13         U5_N16774768 0  5n  
V_U5_V11         U5_N16752431 FB_1 0
X_U5_U9         CC U5_N16732791 d_d PARAMS:
G_U5_ABM2I1         U5_N16728575 COMP VALUE { {LIMIT((V(VREF) -
+  V(U5_N16752431))*4.46u, -4u,4u)}    }
V_U5_V2         U5_N16728575 0 5
X_U24         N17439426 N17554587 d_d PARAMS:
X_U274         FB_1 N17436574 N17585961 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U68         X N17585961 N17585961 N17554587 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U26         N17442793 N17442788 d_d PARAMS:
X_U72         OVP_1P3USDELAYED N17699713 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_R2         0 N17337900  1G TC=0,0 
R_R29         N17554587 N17439426  {3.78u/0.69n}  
X_U65         N16750394 EN_CTL N16753858 N16793488 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_C7         N17442793 0  1n  
C_C6         N17439426 0  1n  
C_C8         0 VCAP  70p  
X_S1    N17699858 0 OVP_1P3USDELAYED N17699807 TPS61235_S1 
R_U4_R10         U4_N16722068 U4_N16722012  1  
C_U4_C11         0 U4_N16722012  1n  
R_U4_R11         U4_N16722120 U4_N16752968  1k  
X_U4_U4         U4_N16722012 U4_SS d_d PARAMS:
V_U4_V2         U4_FB_NEW FB_1 0
G_U4_ABMII1         U4_N16722120 U4_SS VALUE { IF(V(U4_N16722216)>0.5, 4.2n, 0)
+     }
X_U4_U5         U4_SS U4_N16722120 d_d PARAMS:
E_U4_ABM6         U4_N16752968 0 VALUE { IF(V(PRE_PHASE_CTL)>0.6, V(U4_FB_NEW),
+  2.5)    }
C_U4_C19         U4_SS 0  {40p/(SS*3+1)} IC={1.244*FAST} 
X_U4_U52         PRE_PHASE_CTLB EN_CTL U4_N16722216 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U4_ABM1         VREF 0 VALUE { IF(V(U4_SS)<1.244, V(U4_SS), 1.244)    }
E_U4_ABM5         U4_N16722068 0 VALUE { IF(V(PRE_PHASE_CTL)>0.6, V(U4_FB_NEW),
+  0)    }
X_U55         PRE_PHASE_CTL EN_CTL N16764037 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U286         VOUT N17700007 OVP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U31         N174874381 VCAP d_d PARAMS:
X_S2    N17337966 0 N17337900 0 TPS61235_S2 
E_ABM54         N17337966 0 VALUE { if ( V(N17337886) < 0.5 & V(INACT1) >
+  0.5,0,1)    }

.ENDS TPS61235_TRANS
*$
***************************************************************************
.subckt TPS61235_S5 1 2 3 4  
S_S5         3 4 1 2 _S5
RS_S5         1 2 1G
.MODEL         _S5 VSWITCH Roff=1e9 Ron=1.0 Voff=0.49V Von=0.51V
.ends TPS61235_S5
*$
.subckt TPS61235_S4 1 2 3 4  
S_S4         3 4 1 2 _S4
RS_S4         1 2 1G
.MODEL         _S4 VSWITCH Roff=1e6 Ron=1.0 Voff=0.0V Von=1.0V
.ends TPS61235_S4
*$
.subckt Ton_Timer_U1_F1 1 2 3 4  
F_U1_F1         3 4 VF_U1_F1 2
VF_U1_F1         1 2 0V
.ends Ton_Timer_U1_F1
*$
.subckt Ton_Timer_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Ton_Timer_U1_S2
*$
.subckt Ton_Timer_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Ton_Timer_U1_S1
*$
.subckt Driver_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=1e9 Ron=11m Voff=0.8 Von=0.2
.ends Driver_U2_S2
*$
.subckt Driver_U2_S5 1 2 3 4  
S_U2_S5         3 4 1 2 _U2_S5
RS_U2_S5         1 2 1G
.MODEL         _U2_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.49 Von=0.51
.ends Driver_U2_S5
*$
.subckt Driver_U2_S4 1 2 3 4  
S_U2_S4         3 4 1 2 _U2_S4
RS_U2_S4         1 2 1G
.MODEL         _U2_S4 VSWITCH Roff=1e6 Ron=10e6 Voff=0.2 Von=0.8
.ends Driver_U2_S4
*$
.subckt Driver_U2_S3 1 2 3 4  
S_U2_S3         3 4 1 2 _U2_S3
RS_U2_S3         1 2 1G
.MODEL         _U2_S3 VSWITCH Roff=1.26k Ron=100e6 Voff=0.2 Von=0.8
.ends Driver_U2_S3
*$
.subckt Driver_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e9 Ron=12m Voff=0.2 Von=0.8
.ends Driver_U2_S1
*$
.subckt Driver_U2_H1 1 2 3 4  
H_U2_H1         3 4 VH_U2_H1 1
VH_U2_H1         1 2 0V
.ends Driver_U2_H1
*$
.subckt TPS61235_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=1e9 Ron=1.0 Voff=0.0V Von=1.0V
.ends TPS61235_S3
*$
.subckt TPS61235_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.49V Von=0.51V
.ends TPS61235_S1
*$
.subckt TPS61235_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=1e9 Ron=1m Voff=0.1V Von=0.9
.ends TPS61235_S2

*$
.MODEL D_D1 D IS=1e-15 TT=10p Rs=0.05 N=0.01
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT OP_AMP P M OUT 
+ PARAMs:  Hlimit=5 Rin=10Meg BW=18Meg DC_Gain=100 Rout=100 Llimit=0 SRP=1 SRM=1
R_Rin         P M  {Rin}
E_E1          5 0 M P {-Gain}
E_LIMIT2      6 0 VALUE {LIMIT(V(5), {-Abs(SRM)*Ca*1Meg+V(1)/Ra},
+                 {SRP*Ca*1Meg+V(1)/Ra})}
G_G2          1 0 6 0 -1
R_Ra          0 1  {Ra} 
C_Ca          0 1  {Ca}   
E_LIMIT1      2 0 VALUE {LIMIT(V(1),{Llimit},{Hlimit})}
V_VL          3 0 {Llimit+200m}
V_VH          4 0 {Hlimit-200m}
D_D1          3 1 Dideal 
D_D2          1 4 Dideal 
R_Rout        OUT 2  {Rout}
.model Dideal D Is=1e-10 Cjo=.01pF Rs=1m  N=1
.PARAM  Ra=1k   Ca={exp(DC_gain*log(10)/20)/(2*3.14159*BW*Ra)} 
+ Gain={exp(DC_gain*log(10)/20)/Ra} 
.ENDS OP_AMP
*$
.subckt SWHYSTE NodeMinus NodePlus Plus Minus PARAMS: RON=1 
+ ROFF=1MEG VT=5 VH=2
S5 NodePlus NodeMinus 8 0 smoothSW
EBcrtl 8 0 Value = { IF ( V(plus)-V(minus) > V(ref), 1, 0 ) }
EBref ref1 0 Value = { IF ( V(8) > 0.5, {VT-VH}, {VT+VH} ) }
Rdel ref1 ref 100
Cdel ref 0 100p  IC={VT+VH}
Rconv1 8 0 10Meg
Rconv2 plus 0 10Meg
Rconv3 minus 0 10Meg
.model smoothSW VSWITCH (RON={RON} ROFF={ROFF} VON=1 VOFF=0)
.ends SWHYSTE
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.MODEL PMOS_SIMPLE PMOS vto=-2 KP=0.13
*$
.model PMOS01 PMOS
+ VTO     = -2
+ KP      = 0.13
+ LAMBDA  = 0.001
*$
.MODEL NPN NPN 
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
