<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cc2538_sys_ctrl_t Struct Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        displaySR();
                    }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structcc2538__sys__ctrl__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cc2538_sys_ctrl_t Struct Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc2538.html">TI CC2538</a> &raquo; <a class="el" href="group__cpu__cc2538__regs.html">TI CC2538 CMSIS-style Headers</a> &raquo; <a class="el" href="group__cpu__cc2538__sysctrl.html">CC2538 System Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>System Control component registers.  
 <a href="structcc2538__sys__ctrl__t.html#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>System Control component registers. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00032">32</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>
</div>
<p><code>#include &lt;<a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:accd2b9b56fcb235315ce072b2b201e59"><td class="memItemLeft" ><a id="accd2b9b56fcb235315ce072b2b201e59"></a>
union {</td></tr>
<tr class="memitem:a27a92526cbdc13ceca0d3ecbcb4a7f19"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#abbe3be72c97e4e6d82cdaf75f7b71392">CLOCK_CTRL</a></td></tr>
<tr class="memdesc:a27a92526cbdc13ceca0d3ecbcb4a7f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register. <br /></td></tr>
<tr class="separator:a27a92526cbdc13ceca0d3ecbcb4a7f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bee3f332b9dc7951c551bca59e476a0"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6f3d555cdb1851b6808e7f2bff55ed0e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#add579c744a0527b34d97172405dc535e">SYS_DIV</a>: 3</td></tr>
<tr class="memdesc:a6f3d555cdb1851b6808e7f2bff55ed0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock rate setting. <br /></td></tr>
<tr class="separator:a6f3d555cdb1851b6808e7f2bff55ed0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51acb1e7d5d4d54fd9bc9fe0b81601a1"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ab3d3d9cce3bc9681127cf1baa579e72d">RESERVED1</a>: 5</td></tr>
<tr class="memdesc:a51acb1e7d5d4d54fd9bc9fe0b81601a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a51acb1e7d5d4d54fd9bc9fe0b81601a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e822961981462fc364705e33ed58636"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a08d02d0bae77de3c2aad9fee0dfe7416">IO_DIV</a>: 3</td></tr>
<tr class="memdesc:a9e822961981462fc364705e33ed58636"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O clock rate setting. <br /></td></tr>
<tr class="separator:a9e822961981462fc364705e33ed58636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52eb6f0b5687fd687f0b6ed90adee7d9"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ab5473cbe95fb8bd45d0570ee2cf9c594">RESERVED2</a>: 5</td></tr>
<tr class="memdesc:a52eb6f0b5687fd687f0b6ed90adee7d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a52eb6f0b5687fd687f0b6ed90adee7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c552650014be33b97fb1316dfa92823"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ae465eecb69463569a6f2809d361d0335">OSC</a>: 1</td></tr>
<tr class="memdesc:a6c552650014be33b97fb1316dfa92823"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock oscillator selection. <br /></td></tr>
<tr class="separator:a6c552650014be33b97fb1316dfa92823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed75c14693cab1d62b63ec9cc0660b57"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ada018db8a904bd7fdcc47bdf78dfa253">OSC_PD</a>: 1</td></tr>
<tr class="memdesc:aed75c14693cab1d62b63ec9cc0660b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oscillator power-down. <br /></td></tr>
<tr class="separator:aed75c14693cab1d62b63ec9cc0660b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b36452ac36c1d9315d3c195cb632f8"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#adb13978b7c63a58356441bca2c743195">RESERVED3</a>: 3</td></tr>
<tr class="memdesc:a51b36452ac36c1d9315d3c195cb632f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a51b36452ac36c1d9315d3c195cb632f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9649dc728db0a208382d723ca0a7ede9"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a722fcdc4a67e27747a26af7caab003c4">AMP_DET</a>: 1</td></tr>
<tr class="memdesc:a9649dc728db0a208382d723ca0a7ede9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Amplitude detector of XOSC during power up. <br /></td></tr>
<tr class="separator:a9649dc728db0a208382d723ca0a7ede9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c06c417a66be5f458dc0e292d9b609c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a2ae082e11555fe10bf400af0dfc4ff23">RESERVED4</a>: 2</td></tr>
<tr class="memdesc:a1c06c417a66be5f458dc0e292d9b609c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a1c06c417a66be5f458dc0e292d9b609c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5afb22ee31417e19217c13e0a9fd4344"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a346f85c72c48d059f8fee251781c3f1b">OSC32K</a>: 1</td></tr>
<tr class="memdesc:a5afb22ee31417e19217c13e0a9fd4344"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-kHz clock oscillator selection <br /></td></tr>
<tr class="separator:a5afb22ee31417e19217c13e0a9fd4344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38be4f7c6d8cfee4655a2cd52ebd6fa5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a612adf8ccba78b8ea9d97fa9acf9199f">OSC32K_CADIS</a>: 1</td></tr>
<tr class="memdesc:a38be4f7c6d8cfee4655a2cd52ebd6fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable calibration 32-kHz RC oscillator. <br /></td></tr>
<tr class="separator:a38be4f7c6d8cfee4655a2cd52ebd6fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f7a2fb92439a9115255183e348b9d0"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a5952c8b36d4f193a4149435791504cc9">RESERVED5</a>: 6</td></tr>
<tr class="memdesc:a90f7a2fb92439a9115255183e348b9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a90f7a2fb92439a9115255183e348b9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bee3f332b9dc7951c551bca59e476a0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>CLOCK_CTRLbits</b></td></tr>
<tr class="separator:a0bee3f332b9dc7951c551bca59e476a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accd2b9b56fcb235315ce072b2b201e59"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#accd2b9b56fcb235315ce072b2b201e59">cc2538_sys_ctrl_clk_ctrl</a></td></tr>
<tr class="memdesc:accd2b9b56fcb235315ce072b2b201e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register. <br /></td></tr>
<tr class="separator:accd2b9b56fcb235315ce072b2b201e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf23eaab9d6f5afd818f0206437689a"><td class="memItemLeft" ><a id="aabf23eaab9d6f5afd818f0206437689a"></a>
union {</td></tr>
<tr class="memitem:a86ef85fb4ff283fb69027bdb34f7b40c"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a52cda35b92302beca03c55f38e3c0ab2">CLOCK_STA</a></td></tr>
<tr class="memdesc:a86ef85fb4ff283fb69027bdb34f7b40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock status register. <br /></td></tr>
<tr class="separator:a86ef85fb4ff283fb69027bdb34f7b40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e257e6a2c5e32234804a37ef57cad8"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab1238473bd40519c2d93aef6b76345a3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#add579c744a0527b34d97172405dc535e">SYS_DIV</a>: 3</td></tr>
<tr class="memdesc:ab1238473bd40519c2d93aef6b76345a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current functional frequency for system clock. <br /></td></tr>
<tr class="separator:ab1238473bd40519c2d93aef6b76345a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a892626c86ba9a9ad4e13e63316ddcffd"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a8b33338e7a791d8b4d771e55c8d8674c">RESERVED6</a>: 5</td></tr>
<tr class="memdesc:a892626c86ba9a9ad4e13e63316ddcffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a892626c86ba9a9ad4e13e63316ddcffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238286533671dfd2ea7b35b3c12d1b08"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a08d02d0bae77de3c2aad9fee0dfe7416">IO_DIV</a>: 3</td></tr>
<tr class="memdesc:a238286533671dfd2ea7b35b3c12d1b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current functional frequency for IO_CLK. <br /></td></tr>
<tr class="separator:a238286533671dfd2ea7b35b3c12d1b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ced2c12d6c48f66df61aa32fadda5c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a626e0fecfd3acf7770c308469c6e9303">RESERVED7</a>: 5</td></tr>
<tr class="memdesc:a99ced2c12d6c48f66df61aa32fadda5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a99ced2c12d6c48f66df61aa32fadda5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d45058b703e25ae932ee5571774eff"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ae465eecb69463569a6f2809d361d0335">OSC</a>: 1</td></tr>
<tr class="memdesc:aa5d45058b703e25ae932ee5571774eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current clock source selected. <br /></td></tr>
<tr class="separator:aa5d45058b703e25ae932ee5571774eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0568699c546009da6eab8fbb421c96b8"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ada018db8a904bd7fdcc47bdf78dfa253">OSC_PD</a>: 1</td></tr>
<tr class="memdesc:a0568699c546009da6eab8fbb421c96b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oscillator power-down. <br /></td></tr>
<tr class="separator:a0568699c546009da6eab8fbb421c96b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe9404805d1c928a6300cb8d9498fad1"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a76a4f4eb2b2d80b2a973dedb1df8f994">HSOSC_STB</a>: 1</td></tr>
<tr class="memdesc:afe9404805d1c928a6300cb8d9498fad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSOSC stable status. <br /></td></tr>
<tr class="separator:afe9404805d1c928a6300cb8d9498fad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940f0d8039780cc0827b39ca1ec959ef"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ad24c75dbaf6ef5aa5b4d01e17ce5f81f">XOSC_STB</a>: 1</td></tr>
<tr class="memdesc:a940f0d8039780cc0827b39ca1ec959ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">XOSC stable status. <br /></td></tr>
<tr class="separator:a940f0d8039780cc0827b39ca1ec959ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fba0343b82963ef03554f0ab68bc4cb"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ab3fca1b459c5094c2bea516982a542e1">SOURCE_CHANGE</a>: 1</td></tr>
<tr class="memdesc:a0fba0343b82963ef03554f0ab68bc4cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source change. <br /></td></tr>
<tr class="separator:a0fba0343b82963ef03554f0ab68bc4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04a84448b4770f5c1b12a35f45b7560"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a98f82e6ca27df4f5d0cf2a172422122a">RESERVED8</a>: 1</td></tr>
<tr class="memdesc:af04a84448b4770f5c1b12a35f45b7560"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:af04a84448b4770f5c1b12a35f45b7560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5feb003e3ed98576636e03065cd2637"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a30c2a0027106f561da1dae412ef9f7c5">RST</a>: 2</td></tr>
<tr class="memdesc:ac5feb003e3ed98576636e03065cd2637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last source of reset. <br /></td></tr>
<tr class="separator:ac5feb003e3ed98576636e03065cd2637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae870841c99a8ced31b3fa9f0c611ce"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a346f85c72c48d059f8fee251781c3f1b">OSC32K</a>: 1</td></tr>
<tr class="memdesc:a4ae870841c99a8ced31b3fa9f0c611ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current 32-kHz clock oscillator selected. <br /></td></tr>
<tr class="separator:a4ae870841c99a8ced31b3fa9f0c611ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28c5fb4a6f1e3b7ed0f8da49d07c4f4"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ac024ef8c5333a8f6cfa70146445c70ad">OSC32K_CALDIS</a>: 1</td></tr>
<tr class="memdesc:ad28c5fb4a6f1e3b7ed0f8da49d07c4f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable calibration 32-kHz RC oscillator. <br /></td></tr>
<tr class="separator:ad28c5fb4a6f1e3b7ed0f8da49d07c4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b40286e0793bc9fba971f67c763d73"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#aa31ffab3ebc75534d63cb9043f60eeff">SYNC_32K</a>: 1</td></tr>
<tr class="memdesc:ae4b40286e0793bc9fba971f67c763d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-kHz clock source synced to undivided system clock (16 or 32 MHz) <br /></td></tr>
<tr class="separator:ae4b40286e0793bc9fba971f67c763d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e76124905278ea84ceb1edb7902835d"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#abe2918398cf8bdeb4fa20c006c3393ef">RESERVED9</a>: 5</td></tr>
<tr class="memdesc:a6e76124905278ea84ceb1edb7902835d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a6e76124905278ea84ceb1edb7902835d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e257e6a2c5e32234804a37ef57cad8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>CLOCK_STAbits</b></td></tr>
<tr class="separator:a05e257e6a2c5e32234804a37ef57cad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf23eaab9d6f5afd818f0206437689a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aabf23eaab9d6f5afd818f0206437689a">cc2538_sys_ctrl_clk_sta</a></td></tr>
<tr class="memdesc:aabf23eaab9d6f5afd818f0206437689a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock status register. <br /></td></tr>
<tr class="separator:aabf23eaab9d6f5afd818f0206437689a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf678c50b3d11f182923b73031f23de"><td class="memItemLeft" align="right" valign="top"><a id="aaaf678c50b3d11f182923b73031f23de"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aaaf678c50b3d11f182923b73031f23de">RCGCGPT</a></td></tr>
<tr class="memdesc:aaaf678c50b3d11f182923b73031f23de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:aaaf678c50b3d11f182923b73031f23de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a28f9603c0366fc513ed72bd70418ac"><td class="memItemLeft" align="right" valign="top"><a id="a6a28f9603c0366fc513ed72bd70418ac"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a6a28f9603c0366fc513ed72bd70418ac">SCGCGPT</a></td></tr>
<tr class="memdesc:a6a28f9603c0366fc513ed72bd70418ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a6a28f9603c0366fc513ed72bd70418ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57705c6e176328c94f0a078ef96bda6"><td class="memItemLeft" align="right" valign="top"><a id="ab57705c6e176328c94f0a078ef96bda6"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ab57705c6e176328c94f0a078ef96bda6">DCGCGPT</a></td></tr>
<tr class="memdesc:ab57705c6e176328c94f0a078ef96bda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:ab57705c6e176328c94f0a078ef96bda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb42b681920e68d901c984f7e46e399"><td class="memItemLeft" align="right" valign="top"><a id="a3bb42b681920e68d901c984f7e46e399"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a3bb42b681920e68d901c984f7e46e399">SRGPT</a></td></tr>
<tr class="memdesc:a3bb42b681920e68d901c984f7e46e399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for GPT[3:0]. <br /></td></tr>
<tr class="separator:a3bb42b681920e68d901c984f7e46e399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996c09e47437761121efea59a672bc0d"><td class="memItemLeft" align="right" valign="top"><a id="a996c09e47437761121efea59a672bc0d"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a996c09e47437761121efea59a672bc0d">RCGCSSI</a></td></tr>
<tr class="memdesc:a996c09e47437761121efea59a672bc0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a996c09e47437761121efea59a672bc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b03f6e3e13953ccbbb0852ef95b5ae"><td class="memItemLeft" align="right" valign="top"><a id="a25b03f6e3e13953ccbbb0852ef95b5ae"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a25b03f6e3e13953ccbbb0852ef95b5ae">SCGCSSI</a></td></tr>
<tr class="memdesc:a25b03f6e3e13953ccbbb0852ef95b5ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is insSleep mode. <br /></td></tr>
<tr class="separator:a25b03f6e3e13953ccbbb0852ef95b5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fade6b6eafb464fa9c238ebd8d7b3aa"><td class="memItemLeft" align="right" valign="top"><a id="a4fade6b6eafb464fa9c238ebd8d7b3aa"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a4fade6b6eafb464fa9c238ebd8d7b3aa">DCGCSSI</a></td></tr>
<tr class="memdesc:a4fade6b6eafb464fa9c238ebd8d7b3aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a4fade6b6eafb464fa9c238ebd8d7b3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b81c12e23ca7bed13af6ee3df12dfb5"><td class="memItemLeft" align="right" valign="top"><a id="a7b81c12e23ca7bed13af6ee3df12dfb5"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a7b81c12e23ca7bed13af6ee3df12dfb5">SRSSI</a></td></tr>
<tr class="memdesc:a7b81c12e23ca7bed13af6ee3df12dfb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for SSI[1:0]. <br /></td></tr>
<tr class="separator:a7b81c12e23ca7bed13af6ee3df12dfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af88e39ac03e38fbf0522b27c68e23e10"><td class="memItemLeft" ><a id="af88e39ac03e38fbf0522b27c68e23e10"></a>
union {</td></tr>
<tr class="memitem:af9b26c7f64e16ba37e4edc494746bb1c"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#af1cc69504d8178cb0e9e3a893d3f7834">RCGCUART</a></td></tr>
<tr class="memdesc:af9b26c7f64e16ba37e4edc494746bb1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:af9b26c7f64e16ba37e4edc494746bb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfde89734e4ea080218d794ac91fa1c0"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab23e9119047f851472c0f3d61e59c60c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a6652897d4e8b5b734bc83079a00b083e">UART0</a>: 1</td></tr>
<tr class="memdesc:ab23e9119047f851472c0f3d61e59c60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART0 clock in active (run) mode. <br /></td></tr>
<tr class="separator:ab23e9119047f851472c0f3d61e59c60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1e24d1017fec2ea32f1cbce0577a49"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#adbef21a60d642ca3d5b652b13791aa14">UART1</a>: 1</td></tr>
<tr class="memdesc:a6c1e24d1017fec2ea32f1cbce0577a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART1 clock in active (run) mode. <br /></td></tr>
<tr class="separator:a6c1e24d1017fec2ea32f1cbce0577a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb2bf0da8d8550fc5c36883a9335d4d"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a48afdd678104ceaa0760a073d31abf70">RESERVED</a>: 30</td></tr>
<tr class="memdesc:afcb2bf0da8d8550fc5c36883a9335d4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:afcb2bf0da8d8550fc5c36883a9335d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfde89734e4ea080218d794ac91fa1c0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>RCGCUARTbits</b></td></tr>
<tr class="separator:abfde89734e4ea080218d794ac91fa1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af88e39ac03e38fbf0522b27c68e23e10"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#af88e39ac03e38fbf0522b27c68e23e10">cc2538_sys_ctrl_unnamed1</a></td></tr>
<tr class="memdesc:af88e39ac03e38fbf0522b27c68e23e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART module clock register - active mode. <br /></td></tr>
<tr class="separator:af88e39ac03e38fbf0522b27c68e23e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e05a99654a02813b1a12476cd3c962f"><td class="memItemLeft" ><a id="a3e05a99654a02813b1a12476cd3c962f"></a>
union {</td></tr>
<tr class="memitem:a5e390d5937ea0cc1fee115df1baecba0"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a33cb20b6c530e442b03583578d023c87">SCGCUART</a></td></tr>
<tr class="memdesc:a5e390d5937ea0cc1fee115df1baecba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a5e390d5937ea0cc1fee115df1baecba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd759f0f6b1728fe6a538d9498d01a1"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac0aea4873aa6faa79ca6f33283ef58ac"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a6652897d4e8b5b734bc83079a00b083e">UART0</a>: 1</td></tr>
<tr class="memdesc:ac0aea4873aa6faa79ca6f33283ef58ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART0 clock in sleep mode. <br /></td></tr>
<tr class="separator:ac0aea4873aa6faa79ca6f33283ef58ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9fe9cf47ac3cc6f1a527eec79c72eb6"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#adbef21a60d642ca3d5b652b13791aa14">UART1</a>: 1</td></tr>
<tr class="memdesc:aa9fe9cf47ac3cc6f1a527eec79c72eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART1 clock in sleep mode. <br /></td></tr>
<tr class="separator:aa9fe9cf47ac3cc6f1a527eec79c72eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f81ce210189e75cafa267920dc65c2"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a48afdd678104ceaa0760a073d31abf70">RESERVED</a>: 30</td></tr>
<tr class="memdesc:a93f81ce210189e75cafa267920dc65c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a93f81ce210189e75cafa267920dc65c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd759f0f6b1728fe6a538d9498d01a1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>SCGCUARTbits</b></td></tr>
<tr class="separator:a6bd759f0f6b1728fe6a538d9498d01a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e05a99654a02813b1a12476cd3c962f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a3e05a99654a02813b1a12476cd3c962f">cc2538_sys_ctrl_unnamed2</a></td></tr>
<tr class="memdesc:a3e05a99654a02813b1a12476cd3c962f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART module clock register - sleep mode. <br /></td></tr>
<tr class="separator:a3e05a99654a02813b1a12476cd3c962f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68a0e2861df059f62642f9bd0f9b203"><td class="memItemLeft" ><a id="ad68a0e2861df059f62642f9bd0f9b203"></a>
union {</td></tr>
<tr class="memitem:a6be611c8b66afed338291480b0744393"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#aa1e2e499ed52a39324a7229b85674805">DCGCUART</a></td></tr>
<tr class="memdesc:a6be611c8b66afed338291480b0744393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a6be611c8b66afed338291480b0744393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa136343ad79e0a6205583f045054cf1b"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab83843ceef52fb128fa6433262004bd1"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a6652897d4e8b5b734bc83079a00b083e">UART0</a>: 1</td></tr>
<tr class="memdesc:ab83843ceef52fb128fa6433262004bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART0 clock in PM0. <br /></td></tr>
<tr class="separator:ab83843ceef52fb128fa6433262004bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99c8cc1c3fbfc5daa948394e7aa1147"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#adbef21a60d642ca3d5b652b13791aa14">UART1</a>: 1</td></tr>
<tr class="memdesc:ad99c8cc1c3fbfc5daa948394e7aa1147"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART1 clock in PM0. <br /></td></tr>
<tr class="separator:ad99c8cc1c3fbfc5daa948394e7aa1147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3fc90bdb68e9fc4c124d7056bb08ae"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a48afdd678104ceaa0760a073d31abf70">RESERVED</a>: 30</td></tr>
<tr class="memdesc:abd3fc90bdb68e9fc4c124d7056bb08ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:abd3fc90bdb68e9fc4c124d7056bb08ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa136343ad79e0a6205583f045054cf1b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>DCGCUARTbits</b></td></tr>
<tr class="separator:aa136343ad79e0a6205583f045054cf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68a0e2861df059f62642f9bd0f9b203"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ad68a0e2861df059f62642f9bd0f9b203">cc2538_sys_ctrl_unnamed3</a></td></tr>
<tr class="memdesc:ad68a0e2861df059f62642f9bd0f9b203"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART module clock register - PM0 mode. <br /></td></tr>
<tr class="separator:ad68a0e2861df059f62642f9bd0f9b203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa363637c43ed1e2be981442399f4182f"><td class="memItemLeft" align="right" valign="top"><a id="aa363637c43ed1e2be981442399f4182f"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa363637c43ed1e2be981442399f4182f">SRUART</a></td></tr>
<tr class="memdesc:aa363637c43ed1e2be981442399f4182f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for UART[1:0]. <br /></td></tr>
<tr class="separator:aa363637c43ed1e2be981442399f4182f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9836a6b35b74a5e91ecc380f39ab1c9"><td class="memItemLeft" align="right" valign="top"><a id="af9836a6b35b74a5e91ecc380f39ab1c9"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#af9836a6b35b74a5e91ecc380f39ab1c9">RCGCI2C</a></td></tr>
<tr class="memdesc:af9836a6b35b74a5e91ecc380f39ab1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:af9836a6b35b74a5e91ecc380f39ab1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba159b627685d6bda5e7e283f92212b5"><td class="memItemLeft" align="right" valign="top"><a id="aba159b627685d6bda5e7e283f92212b5"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aba159b627685d6bda5e7e283f92212b5">SCGCI2C</a></td></tr>
<tr class="memdesc:aba159b627685d6bda5e7e283f92212b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:aba159b627685d6bda5e7e283f92212b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61142460cd57806f03ea43d5538e647"><td class="memItemLeft" align="right" valign="top"><a id="aa61142460cd57806f03ea43d5538e647"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa61142460cd57806f03ea43d5538e647">DCGCI2C</a></td></tr>
<tr class="memdesc:aa61142460cd57806f03ea43d5538e647"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in PM0. <br /></td></tr>
<tr class="separator:aa61142460cd57806f03ea43d5538e647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d17f06b5a641838adbe055f287fcbce"><td class="memItemLeft" align="right" valign="top"><a id="a7d17f06b5a641838adbe055f287fcbce"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a7d17f06b5a641838adbe055f287fcbce">SRI2C</a></td></tr>
<tr class="memdesc:a7d17f06b5a641838adbe055f287fcbce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for I2C. <br /></td></tr>
<tr class="separator:a7d17f06b5a641838adbe055f287fcbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418d90e36fef93ea7d4aa2f339262f42"><td class="memItemLeft" align="right" valign="top"><a id="a418d90e36fef93ea7d4aa2f339262f42"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a418d90e36fef93ea7d4aa2f339262f42">RCGCSEC</a></td></tr>
<tr class="memdesc:a418d90e36fef93ea7d4aa2f339262f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a418d90e36fef93ea7d4aa2f339262f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc91aaf4715e33448ad496ae558affac"><td class="memItemLeft" align="right" valign="top"><a id="abc91aaf4715e33448ad496ae558affac"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#abc91aaf4715e33448ad496ae558affac">SCGCSEC</a></td></tr>
<tr class="memdesc:abc91aaf4715e33448ad496ae558affac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:abc91aaf4715e33448ad496ae558affac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceead1b2a97433eb36f5502d7d290d23"><td class="memItemLeft" align="right" valign="top"><a id="aceead1b2a97433eb36f5502d7d290d23"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aceead1b2a97433eb36f5502d7d290d23">DCGCSEC</a></td></tr>
<tr class="memdesc:aceead1b2a97433eb36f5502d7d290d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in PM0. <br /></td></tr>
<tr class="separator:aceead1b2a97433eb36f5502d7d290d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeebe2e7b0bf619259201e3a2df9ffb40"><td class="memItemLeft" align="right" valign="top"><a id="aeebe2e7b0bf619259201e3a2df9ffb40"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aeebe2e7b0bf619259201e3a2df9ffb40">SRSEC</a></td></tr>
<tr class="memdesc:aeebe2e7b0bf619259201e3a2df9ffb40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for the security module. <br /></td></tr>
<tr class="separator:aeebe2e7b0bf619259201e3a2df9ffb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa322e9642519991bde33657540431974"><td class="memItemLeft" align="right" valign="top"><a id="aa322e9642519991bde33657540431974"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa322e9642519991bde33657540431974">PMCTL</a></td></tr>
<tr class="memdesc:aa322e9642519991bde33657540431974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power mode. <br /></td></tr>
<tr class="separator:aa322e9642519991bde33657540431974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7622a57fad715f4e52b0e46265e3c0"><td class="memItemLeft" align="right" valign="top"><a id="afe7622a57fad715f4e52b0e46265e3c0"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#afe7622a57fad715f4e52b0e46265e3c0">SRCRC</a></td></tr>
<tr class="memdesc:afe7622a57fad715f4e52b0e46265e3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC on state retention. <br /></td></tr>
<tr class="separator:afe7622a57fad715f4e52b0e46265e3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bbaec028a5be9a72292552031640c4"><td class="memItemLeft" align="right" valign="top"><a id="a49bbaec028a5be9a72292552031640c4"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a49bbaec028a5be9a72292552031640c4">RESERVED10</a> [5]</td></tr>
<tr class="memdesc:a49bbaec028a5be9a72292552031640c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a49bbaec028a5be9a72292552031640c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a0e7a1390e4dd44bdb035fec88a186"><td class="memItemLeft" align="right" valign="top"><a id="a23a0e7a1390e4dd44bdb035fec88a186"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a23a0e7a1390e4dd44bdb035fec88a186">PWRDBG</a></td></tr>
<tr class="memdesc:a23a0e7a1390e4dd44bdb035fec88a186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power debug register. <br /></td></tr>
<tr class="separator:a23a0e7a1390e4dd44bdb035fec88a186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50cbaed4cad67fe80396e08133edd33"><td class="memItemLeft" align="right" valign="top"><a id="aa50cbaed4cad67fe80396e08133edd33"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa50cbaed4cad67fe80396e08133edd33">RESERVED11</a> [2]</td></tr>
<tr class="memdesc:aa50cbaed4cad67fe80396e08133edd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:aa50cbaed4cad67fe80396e08133edd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99031c962cf34b445e395e9018e3a464"><td class="memItemLeft" align="right" valign="top"><a id="a99031c962cf34b445e395e9018e3a464"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a99031c962cf34b445e395e9018e3a464">CLD</a></td></tr>
<tr class="memdesc:a99031c962cf34b445e395e9018e3a464"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register controls the clock loss detection feature. <br /></td></tr>
<tr class="separator:a99031c962cf34b445e395e9018e3a464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d770dbd28d478bab322b33037ba091"><td class="memItemLeft" align="right" valign="top"><a id="a17d770dbd28d478bab322b33037ba091"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a17d770dbd28d478bab322b33037ba091">RESERVED12</a> [4]</td></tr>
<tr class="memdesc:a17d770dbd28d478bab322b33037ba091"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a17d770dbd28d478bab322b33037ba091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252eb3412b3a119ba26515b958a7f6a1"><td class="memItemLeft" align="right" valign="top"><a id="a252eb3412b3a119ba26515b958a7f6a1"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a252eb3412b3a119ba26515b958a7f6a1">IWE</a></td></tr>
<tr class="memdesc:a252eb3412b3a119ba26515b958a7f6a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register controls interrupt wake-up. <br /></td></tr>
<tr class="separator:a252eb3412b3a119ba26515b958a7f6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9541b99c9dd562e1ee5f0c391089793"><td class="memItemLeft" align="right" valign="top"><a id="ad9541b99c9dd562e1ee5f0c391089793"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ad9541b99c9dd562e1ee5f0c391089793">I_MAP</a></td></tr>
<tr class="memdesc:ad9541b99c9dd562e1ee5f0c391089793"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register selects which interrupt map to be used. <br /></td></tr>
<tr class="separator:ad9541b99c9dd562e1ee5f0c391089793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f5481b15d0853b98cca6c4b057761f"><td class="memItemLeft" align="right" valign="top"><a id="a34f5481b15d0853b98cca6c4b057761f"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a34f5481b15d0853b98cca6c4b057761f">RESERVED13</a> [3]</td></tr>
<tr class="memdesc:a34f5481b15d0853b98cca6c4b057761f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a34f5481b15d0853b98cca6c4b057761f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aac3a4e5a0b0c3099fba024ffd55820"><td class="memItemLeft" align="right" valign="top"><a id="a8aac3a4e5a0b0c3099fba024ffd55820"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a8aac3a4e5a0b0c3099fba024ffd55820">RCGCRFC</a></td></tr>
<tr class="memdesc:a8aac3a4e5a0b0c3099fba024ffd55820"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a8aac3a4e5a0b0c3099fba024ffd55820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c516e65125752c8b3282332a00eff8"><td class="memItemLeft" align="right" valign="top"><a id="a43c516e65125752c8b3282332a00eff8"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a43c516e65125752c8b3282332a00eff8">SCGCRFC</a></td></tr>
<tr class="memdesc:a43c516e65125752c8b3282332a00eff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a43c516e65125752c8b3282332a00eff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678ed1195679cf7b7f0565e8eef3cfbb"><td class="memItemLeft" align="right" valign="top"><a id="a678ed1195679cf7b7f0565e8eef3cfbb"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a678ed1195679cf7b7f0565e8eef3cfbb">DCGCRFC</a></td></tr>
<tr class="memdesc:a678ed1195679cf7b7f0565e8eef3cfbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a678ed1195679cf7b7f0565e8eef3cfbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b0f8259bf343949c05aa61c41e901f"><td class="memItemLeft" align="right" valign="top"><a id="a68b0f8259bf343949c05aa61c41e901f"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a68b0f8259bf343949c05aa61c41e901f">EMUOVR</a></td></tr>
<tr class="memdesc:a68b0f8259bf343949c05aa61c41e901f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the emulator override controls for power mode and peripheral clock gate. <br /></td></tr>
<tr class="separator:a68b0f8259bf343949c05aa61c41e901f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a08d02d0bae77de3c2aad9fee0dfe7416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d02d0bae77de3c2aad9fee0dfe7416">&#9670;&nbsp;</a></span>IO_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::IO_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I/O clock rate setting. </p>
<p>Current functional frequency for IO_CLK. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00042">42</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="ae465eecb69463569a6f2809d361d0335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae465eecb69463569a6f2809d361d0335">&#9670;&nbsp;</a></span>OSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::OSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock oscillator selection. </p>
<p>Current clock source selected. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00044">44</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a346f85c72c48d059f8fee251781c3f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346f85c72c48d059f8fee251781c3f1b">&#9670;&nbsp;</a></span>OSC32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::OSC32K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32-kHz clock oscillator selection </p>
<p>Current 32-kHz clock oscillator selected. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00049">49</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="add579c744a0527b34d97172405dc535e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add579c744a0527b34d97172405dc535e">&#9670;&nbsp;</a></span>SYS_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::SYS_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock rate setting. </p>
<p>Current functional frequency for system clock. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00040">40</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="a6652897d4e8b5b734bc83079a00b083e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6652897d4e8b5b734bc83079a00b083e">&#9670;&nbsp;</a></span>UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::UART0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable UART0 clock in active (run) mode. </p>
<p>Enable UART0 clock in PM0.</p>
<p>Enable UART0 clock in sleep mode. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00094">94</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<a id="adbef21a60d642ca3d5b652b13791aa14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbef21a60d642ca3d5b652b13791aa14">&#9670;&nbsp;</a></span>UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::UART1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable UART1 clock in active (run) mode. </p>
<p>Enable UART1 clock in PM0.</p>
<p>Enable UART1 clock in sleep mode. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__sys__ctrl_8h_source.html#l00095">95</a> of file <a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/cc2538/include/<a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Tue Nov 24 2020 19:47:03 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.17</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
