Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Feb 22 22:53:31 2021
| Host         : DESKTOP-RQIMENK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (9)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: BOTTOM/v_count_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BOTTOM/v_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.194        0.000                      0                   11        0.225        0.000                      0                   11        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.194        0.000                      0                   11        0.225        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 BOTTOM/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.587ns (31.907%)  route 1.253ns (68.093%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.317     4.249    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.393     4.642 r  BOTTOM/v_count_reg[0]/Q
                         net (fo=7, routed)           0.649     5.291    BOTTOM/v_count_reg_n_0_[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  BOTTOM/v_count[10]_i_2/O
                         net (fo=5, routed)           0.603     5.991    BOTTOM/v_count[10]_i_2_n_0
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.097     6.088 r  BOTTOM/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     6.088    BOTTOM/plusOp[6]
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.216    13.994    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[6]/C
                         clock pessimism              0.255    14.249    
                         clock uncertainty           -0.035    14.213    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.069    14.282    BOTTOM/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.220ns  (required time - arrival time)
  Source:                 BOTTOM/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.590ns (32.018%)  route 1.253ns (67.982%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.317     4.249    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.393     4.642 r  BOTTOM/v_count_reg[0]/Q
                         net (fo=7, routed)           0.649     5.291    BOTTOM/v_count_reg_n_0_[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  BOTTOM/v_count[10]_i_2/O
                         net (fo=5, routed)           0.603     5.991    BOTTOM/v_count[10]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.100     6.091 r  BOTTOM/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     6.091    BOTTOM/plusOp[7]
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.216    13.994    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[7]/C
                         clock pessimism              0.255    14.249    
                         clock uncertainty           -0.035    14.213    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.098    14.311    BOTTOM/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  8.220    

Slack (MET) :             8.255ns  (required time - arrival time)
  Source:                 BOTTOM/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.587ns (32.953%)  route 1.194ns (67.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.317     4.249    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.393     4.642 r  BOTTOM/v_count_reg[0]/Q
                         net (fo=7, routed)           0.649     5.291    BOTTOM/v_count_reg_n_0_[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  BOTTOM/v_count[10]_i_2/O
                         net (fo=5, routed)           0.545     5.933    BOTTOM/v_count[10]_i_2_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.097     6.030 r  BOTTOM/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     6.030    BOTTOM/plusOp[8]
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.216    13.994    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[8]/C
                         clock pessimism              0.255    14.249    
                         clock uncertainty           -0.035    14.213    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.072    14.285    BOTTOM/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  8.255    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 BOTTOM/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.603ns (33.550%)  route 1.194ns (66.450%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.317     4.249    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.393     4.642 r  BOTTOM/v_count_reg[0]/Q
                         net (fo=7, routed)           0.649     5.291    BOTTOM/v_count_reg_n_0_[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  BOTTOM/v_count[10]_i_2/O
                         net (fo=5, routed)           0.545     5.933    BOTTOM/v_count[10]_i_2_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I1_O)        0.113     6.046 r  BOTTOM/v_count[9]_i_1/O
                         net (fo=1, routed)           0.000     6.046    BOTTOM/plusOp[9]
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.216    13.994    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[9]/C
                         clock pessimism              0.255    14.249    
                         clock uncertainty           -0.035    14.213    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.098    14.311    BOTTOM/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 BOTTOM/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.587ns (36.362%)  route 1.027ns (63.638%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.317     4.249    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.393     4.642 r  BOTTOM/v_count_reg[0]/Q
                         net (fo=7, routed)           0.649     5.291    BOTTOM/v_count_reg_n_0_[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  BOTTOM/v_count[10]_i_2/O
                         net (fo=5, routed)           0.378     5.766    BOTTOM/v_count[10]_i_2_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.097     5.863 r  BOTTOM/v_count[10]_i_1/O
                         net (fo=1, routed)           0.000     5.863    BOTTOM/plusOp[10]
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.216    13.994    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[10]/C
                         clock pessimism              0.255    14.249    
                         clock uncertainty           -0.035    14.213    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.070    14.283    BOTTOM/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  8.420    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 BOTTOM/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.490ns (43.121%)  route 0.646ns (56.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.317     4.249    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.393     4.642 r  BOTTOM/v_count_reg[0]/Q
                         net (fo=7, routed)           0.646     5.288    BOTTOM/v_count_reg_n_0_[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.097     5.385 r  BOTTOM/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     5.385    BOTTOM/plusOp[5]
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.216    13.994    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[5]/C
                         clock pessimism              0.233    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.032    14.223    BOTTOM/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 BOTTOM/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.490ns (43.311%)  route 0.641ns (56.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.317     4.249    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.393     4.642 r  BOTTOM/v_count_reg[0]/Q
                         net (fo=7, routed)           0.641     5.283    BOTTOM/v_count_reg_n_0_[0]
    SLICE_X3Y86          LUT2 (Prop_lut2_I0_O)        0.097     5.380 r  BOTTOM/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.380    BOTTOM/plusOp[1]
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.216    13.994    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[1]/C
                         clock pessimism              0.233    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.030    14.221    BOTTOM/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -5.380    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 BOTTOM/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.490ns (43.311%)  route 0.641ns (56.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.317     4.249    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.393     4.642 r  BOTTOM/v_count_reg[0]/Q
                         net (fo=7, routed)           0.641     5.283    BOTTOM/v_count_reg_n_0_[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097     5.380 r  BOTTOM/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.380    BOTTOM/plusOp[2]
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.216    13.994    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[2]/C
                         clock pessimism              0.233    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.064    14.255    BOTTOM/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                          -5.380    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.985ns  (required time - arrival time)
  Source:                 BOTTOM/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.528ns (52.184%)  route 0.484ns (47.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.317     4.249    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.313     4.562 r  BOTTOM/v_count_reg[2]/Q
                         net (fo=5, routed)           0.484     5.045    BOTTOM/v_count_reg_n_0_[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.215     5.260 r  BOTTOM/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.260    BOTTOM/plusOp[3]
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.216    13.994    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[3]/C
                         clock pessimism              0.255    14.249    
                         clock uncertainty           -0.035    14.213    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.032    14.245    BOTTOM/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                  8.985    

Slack (MET) :             8.989ns  (required time - arrival time)
  Source:                 BOTTOM/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.528ns (50.766%)  route 0.512ns (49.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.317     4.249    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.313     4.562 r  BOTTOM/v_count_reg[4]/Q
                         net (fo=3, routed)           0.512     5.074    BOTTOM/v_count_reg_n_0_[4]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.215     5.289 r  BOTTOM/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     5.289    BOTTOM/plusOp[4]
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.216    13.994    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[4]/C
                         clock pessimism              0.255    14.249    
                         clock uncertainty           -0.035    14.213    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.064    14.277    BOTTOM/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  8.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 BOTTOM/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.613%)  route 0.131ns (41.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.600     1.519    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BOTTOM/v_count_reg[1]/Q
                         net (fo=6, routed)           0.131     1.792    BOTTOM/v_count_reg_n_0_[1]
    SLICE_X3Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  BOTTOM/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    BOTTOM/plusOp[5]
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.092     1.611    BOTTOM/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 BOTTOM/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.115%)  route 0.116ns (31.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.600     1.519    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.148     1.667 r  BOTTOM/v_count_reg[9]/Q
                         net (fo=12, routed)          0.116     1.783    BOTTOM/counter_out[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.099     1.882 r  BOTTOM/v_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.882    BOTTOM/plusOp[10]
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.640    BOTTOM/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 BOTTOM/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.600     1.519    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  BOTTOM/v_count_reg[6]/Q
                         net (fo=5, routed)           0.183     1.867    BOTTOM/v_count_reg_n_0_[6]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.043     1.910 r  BOTTOM/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.910    BOTTOM/plusOp[7]
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[7]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.131     1.650    BOTTOM/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 BOTTOM/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.600     1.519    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  BOTTOM/v_count_reg[6]/Q
                         net (fo=5, routed)           0.183     1.867    BOTTOM/v_count_reg_n_0_[6]
    SLICE_X2Y86          LUT5 (Prop_lut5_I2_O)        0.043     1.910 r  BOTTOM/v_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.910    BOTTOM/plusOp[9]
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[9]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.131     1.650    BOTTOM/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 BOTTOM/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.213ns (54.848%)  route 0.175ns (45.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.600     1.519    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  BOTTOM/v_count_reg[0]/Q
                         net (fo=7, routed)           0.175     1.859    BOTTOM/v_count_reg_n_0_[0]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.049     1.908 r  BOTTOM/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.908    BOTTOM/plusOp[4]
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[4]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.107     1.639    BOTTOM/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 BOTTOM/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.286%)  route 0.183ns (46.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.600     1.519    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  BOTTOM/v_count_reg[6]/Q
                         net (fo=5, routed)           0.183     1.867    BOTTOM/v_count_reg_n_0_[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.045     1.912 r  BOTTOM/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.912    BOTTOM/plusOp[8]
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[8]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.640    BOTTOM/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 BOTTOM/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.286%)  route 0.183ns (46.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.600     1.519    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  BOTTOM/v_count_reg[6]/Q
                         net (fo=5, routed)           0.183     1.867    BOTTOM/v_count_reg_n_0_[6]
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.045     1.912 r  BOTTOM/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.912    BOTTOM/plusOp[6]
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.120     1.639    BOTTOM/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 BOTTOM/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.379%)  route 0.175ns (45.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.600     1.519    BOTTOM/top_clk
    SLICE_X2Y86          FDRE                                         r  BOTTOM/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  BOTTOM/v_count_reg[0]/Q
                         net (fo=7, routed)           0.175     1.859    BOTTOM/v_count_reg_n_0_[0]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.904 r  BOTTOM/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.904    BOTTOM/plusOp[3]
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[3]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.092     1.624    BOTTOM/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 BOTTOM/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.187ns (46.249%)  route 0.217ns (53.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.600     1.519    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BOTTOM/v_count_reg[1]/Q
                         net (fo=6, routed)           0.217     1.878    BOTTOM/v_count_reg_n_0_[1]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.046     1.924 r  BOTTOM/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.924    BOTTOM/plusOp[2]
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.107     1.626    BOTTOM/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 BOTTOM/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTTOM/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.115%)  route 0.217ns (53.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.600     1.519    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BOTTOM/v_count_reg[1]/Q
                         net (fo=6, routed)           0.217     1.878    BOTTOM/v_count_reg_n_0_[1]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.045     1.923 r  BOTTOM/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.923    BOTTOM/plusOp[1]
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    BOTTOM/top_clk
    SLICE_X3Y86          FDRE                                         r  BOTTOM/v_count_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.091     1.610    BOTTOM/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     BOTTOM/v_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     BOTTOM/v_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     BOTTOM/v_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     BOTTOM/v_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     BOTTOM/v_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     BOTTOM/v_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     BOTTOM/v_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     BOTTOM/v_count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     BOTTOM/v_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     BOTTOM/v_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     BOTTOM/v_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     BOTTOM/v_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     BOTTOM/v_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     BOTTOM/v_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     BOTTOM/v_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     BOTTOM/v_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     BOTTOM/v_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     BOTTOM/v_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     BOTTOM/v_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     BOTTOM/v_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     BOTTOM/v_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     BOTTOM/v_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     BOTTOM/v_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     BOTTOM/v_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     BOTTOM/v_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     BOTTOM/v_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     BOTTOM/v_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     BOTTOM/v_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     BOTTOM/v_count_reg[8]/C



