{
        "course": {"org": "IIIT-H","id": "CSE14", "display_name": "Very Large Scale Integration Lab"},
        "overview": "A single chip sized of few millimeters may have Millions of transistors in it for example a microprocessor is a VLSI device",
        "experiments": [{"name": "Introduction",
                         "subsections": [{"name": "Introduction"}
                                         ]},
                         {"id": "1", "name": "Schematic Design Of Transistor Level Inverter",
                         "subsections": [{"name": "Introduction"},
                                         {"name": "Objective"},
                                         {"name": "Theory"},
                                         {"name": "Procedure"},
                                         {"name": "Manual"},        
                                         {"name": "Simulator"},
                                         {"name": "Quiz"},  
                                         {"name": "References"},
                                         {"name": "Feedback"}  
                                         ]},
                          {"id": "2", "name": "Schematic Design Of Transistor Level NAND & NOR Gate",
                        "subsections": [{"name": "Introduction"},
                                         {"name": "Objective"},
                                         {"name": "Theory"},
                                         {"name": "Procedure"},
                                         {"name": "Manual"},        
                                         {"name": "Simulator"},
                                         {"name": "Quiz"},  
                                         {"name": "References"},
                                         {"name": "Feedback"}  
                                         ]},
                           {"id": "3", "name": "Schematic Design Of Transistor Level XOR & XNOR Gate",
                          "subsections": [{"name": "Introduction"},
                                         {"name": "Objective"},
                                         {"name": "Theory"},
                                         {"name": "Procedure"},
                                         {"name": "Manual"},        
                                         {"name": "Simulator"},
                                         {"name": "Quiz"},  
                                         {"name": "References"},
                                         {"name": "Feedback"}  
                                         ]},
                           {"id": "4", "name": "Schematic Design Of Pass Transistor Logic & Multiplexer",
                         "subsections": [{"name": "Introduction"},
                                         {"name": "Objective"},
                                         {"name": "Theory"},
                                         {"name": "Procedure"},
                                         {"name": "Manual"},        
                                         {"name": "Simulator"},
                                         {"name": "Quiz"},  
                                         {"name": "References"},
                                         {"name": "Feedback"}  
                                         ]},
                           {"id": "5", "name": "Delay Estimation In Chain Of Inverters",
                          "subsections": [{"name": "Introduction"},
                                         {"name": "Objective"},
                                         {"name": "Theory"},
                                         {"name": "Procedure"},
                                         {"name": "Manual"},        
                                         {"name": "Simulator"},
                                         {"name": "Quiz"},  
                                         {"name": "References"},
                                         {"name": "Feedback"}  
                                         ]},
                           {"id": "6", "name": "Schematic Design Of D-Latch and D-Flip Flop",
                           "subsections": [{"name": "Introduction"},
                                         {"name": "Objective"},
                                         {"name": "Theory"},
                                         {"name": "Procedure"},
                                         {"name": "Manual"},        
                                         {"name": "Simulator"},
                                         {"name": "Quiz"},  
                                         {"name": "References"},
                                         {"name": "Feedback"}  
                                         ]},
                            {"id": "7", "name": "Spice Code Platform",
                           "subsections": [{"name": "Introduction"},
                                         {"name": "Objective"},
                                         {"name": "Theory"},
                                         {"name": "Procedure"},
                                         {"name": "Manual"},        
                                         {"name": "Simulator"},
                                         {"name": "Quiz"},  
                                         {"name": "References"},
                                         {"name": "Feedback"}  
                                         ]},
                            {"id": "8", "name": "Design Of D-Flip Flop Using Verilog",
                           "subsections": [{"name": "Introduction"},
                                         {"name": "Objective"},
                                         {"name": "Theory"},
                                         {"name": "Procedure"},
                                         {"name": "Manual"},        
                                         {"name": "Simulator"},
                                         {"name": "Quiz"},  
                                         {"name": "References"},
                                         {"name": "Feedback"}  
                                         ]},
                            {"id": "9", "name": "Design Of Digital Circuits Using Verilog",
                          "subsections": [{"name": "Introduction"},
                                         {"name": "Objective"},
                                         {"name": "Theory"},
                                         {"name": "Procedure"},
                                         {"name": "Manual"},        
                                         {"name": "Simulator"},
                                         {"name": "Quiz"},  
                                         {"name": "References"},
                                         {"name": "Feedback"}  
                                         ]},
                            {"id": "10", "name": "Layout Design",
                          "subsections": [{"name": "Introduction"},
                                         {"name": "Objective"},
                                         {"name": "Theory"},
                                         {"name": "Procedure"},
                                         {"name": "Manual"},        
                                         {"name": "Simulator"},
                                         {"name": "Quiz"},  
                                         {"name": "References"},
                                         {"name": "Feedback"}  
                                         ]}
                        ]

}
