sdram:
  banks:
    - buses:
      - name: main
        addr_width: 15
        data_width: 8
    - buses:
      - name: char
        addr_width: 13
        data_width: 16
        cs: LVBL
    - buses:
      - name: obj
        addr_width: 16
        data_width: 16
        cs: 1'b1
