<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="accelerator.cpp:41:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 8 has been inferred" BundleName="gmem" VarName="output" LoopLoc="accelerator.cpp:41:22" LoopName="VITIS_LOOP_41_3" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" Length="8" Direction="write" AccessID="scevgepseq" OrigID="VITIS_LOOP_46_4.store.337" OrigAccess-DebugLoc="accelerator.cpp:73:36" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="accelerator.cpp:39:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" BundleName="gmem" VarName="weights8" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" Length="16" Direction="read" AccessID="scevgep97seq" OrigID="isList VITIS_LOOP_40_2.load.108 VITIS_LOOP_40_2.load.117 VITIS_LOOP_40_2.load.126 VITIS_LOOP_40_2.load.135 VITIS_LOOP_40_2.load.144 VITIS_LOOP_40_2.load.153 VITIS_LOOP_40_2.load.162 VITIS_LOOP_40_2.load.27 VITIS_LOOP_40_2.load.36 VITIS_LOOP_40_2.load.45 ..." OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="accelerator.cpp:39:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" BundleName="gmem" VarName="weights4" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" Length="16" Direction="read" AccessID="scevgep9899seq" OrigID="isList VITIS_LOOP_40_2.load.104 VITIS_LOOP_40_2.load.113 VITIS_LOOP_40_2.load.122 VITIS_LOOP_40_2.load.131 VITIS_LOOP_40_2.load.140 VITIS_LOOP_40_2.load.149 VITIS_LOOP_40_2.load.158 VITIS_LOOP_40_2.load.167 VITIS_LOOP_40_2.load.176 VITIS_LOOP_40_2.load.185 ..." OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="accelerator.cpp:39:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" BundleName="gmem" VarName="weights2" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" Length="16" Direction="read" AccessID="scevgep100101seq" OrigID="isList VITIS_LOOP_40_2.load.107 VITIS_LOOP_40_2.load.116 VITIS_LOOP_40_2.load.125 VITIS_LOOP_40_2.load.134 VITIS_LOOP_40_2.load.143 VITIS_LOOP_40_2.load.152 VITIS_LOOP_40_2.load.161 VITIS_LOOP_40_2.load.170 VITIS_LOOP_40_2.load.179 VITIS_LOOP_40_2.load.188 ..." OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.44" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.51" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.58" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.65" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.72" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.79" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.86" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.93" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.137" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.140" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.143" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.146" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.149" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.152" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.155" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="accelerator.cpp:60:9" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_46_4.load.158" OrigAccess-DebugLoc="accelerator.cpp:60:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:40:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="output" LoopLoc="accelerator.cpp:40:22" LoopName="VITIS_LOOP_40_2" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="accelerator.cpp:41:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights8" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgep97seq" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.35" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.112" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.121" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.130" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.139" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.148" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.157" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.166" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.175" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.184" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.193" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.202" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.211" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.220" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.229" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights6" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="VITIS_LOOP_40_2.load.238" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights4" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgep9899seq" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="accelerator.cpp:39:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="weights2" LoopLoc="accelerator.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgep100101seq" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="accelerator.cpp:41:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="output" LoopLoc="accelerator.cpp:41:22" LoopName="VITIS_LOOP_41_3" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="accelerator.cpp:41:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights8" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgep97seq" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights4" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgep9899seq" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights2" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgep100101seq" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="MismatchPortAndBurstAccessWidthMissed" src_info="" msg_id="214-482" msg_severity="INFO" msg_body="Inferred burst reverted due to burst accesses data width is different from m_axi port width" BundleName="gmem" VarName="weights8" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgep97seq" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="MismatchPortAndBurstAccessWidthMissed" src_info="" msg_id="214-482" msg_severity="INFO" msg_body="Inferred burst reverted due to burst accesses data width is different from m_axi port width" BundleName="gmem" VarName="weights4" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgep9899seq" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="MismatchPortAndBurstAccessWidthMissed" src_info="" msg_id="214-482" msg_severity="INFO" msg_body="Inferred burst reverted due to burst accesses data width is different from m_axi port width" BundleName="gmem" VarName="weights2" ParentFunc="cnn_accelerator(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;6&gt;*, ap_int&lt;4&gt;*, ap_int&lt;2&gt;*, ap_int&lt;32&gt;*, int, int, int, int, int)" OrigID="scevgep100101seq" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="accelerator.cpp:41:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 8 and bit width 32 in loop 'VITIS_LOOP_41_3' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="accelerator.cpp:41:22" LoopName="VITIS_LOOP_41_3" Length="8" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

