// Seed: 2644480286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_5;
  wor id_6;
  supply1 id_7;
  always_latch @(1) id_3 = 1 == {{1, id_1}, id_5, (~id_1)};
  logic [7:0] id_8;
  wire id_9;
  assign id_8[1]   = -id_7#(.id_7({id_2, 1} - id_2)) == (id_6);
  assign {id_6, 1} = id_6;
endmodule
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri1 module_1,
    output supply0 id_5,
    output uwire id_6,
    input wand id_7,
    output tri1 id_8,
    output tri1 id_9,
    input wor id_10
);
  wire id_12;
  wire id_13;
  id_14(
      .id_0(1),
      .id_1(1),
      .id_2(id_7),
      .id_3(1),
      .id_4({1{""}}),
      .id_5(),
      .id_6(id_4),
      .id_7(id_7),
      .id_8(id_7),
      .id_9(1)
  );
  wire id_15;
  module_0(
      id_15, id_13, id_13, id_13
  );
endmodule
