<!DOCTYPE html>
<html class="client-nojs vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-enabled vector-feature-main-menu-pinned-disabled vector-feature-limited-width-enabled vector-feature-limited-width-content-enabled vector-feature-zebra-design-disabled" lang="en" dir="ltr">
<head>
<meta charset="UTF-8">
<title>Sapphire Rapids - Wikipedia</title>
<script>document.documentElement.className="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-enabled vector-feature-main-menu-pinned-disabled vector-feature-limited-width-enabled vector-feature-limited-width-content-enabled vector-feature-zebra-design-disabled";(function(){var cookie=document.cookie.match(/(?:^|; )enwikimwclientprefs=([^;]+)/);if(cookie){var featureName=cookie[1];document.documentElement.className=document.documentElement.className.replace(featureName+'-enabled',featureName+'-disabled');}}());RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"ae7de314-cc8e-440b-9fdd-fb8bf9f4e3a9","wgCSPNonce":false,
"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Sapphire_Rapids","wgTitle":"Sapphire Rapids","wgCurRevisionId":1162730597,"wgRevisionId":1162730597,"wgArticleId":55402532,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Articles with short description","Short description is different from Wikidata","Use mdy dates from October 2019","Intel products","Intel microprocessors"],"wgPageViewLanguage":"en","wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Sapphire_Rapids","wgRelevantArticleId":55402532,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"watchlist":true,"tagline":false,
"nearby":true},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":40000,"wgNoticeProject":"wikipedia","wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":10,"wgULSCurrentAutonym":"English","wgEditSubmitButtonLabelPublish":true,"wgCentralAuthMobileDomain":false,"wgULSPosition":"interlanguage","wgULSisCompactLinksEnabled":true,"wgULSisLanguageSelectorEmpty":false,"wgWikibaseItemId":"Q116790107","GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false,"wgGEStructuredTaskRejectionReasonTextInputEnabled":false,"wgGELevelingUpEnabledForUser":false};RLSTATE={"skins.vector.user.styles":"ready","ext.globalCssJs.user.styles":"ready","site.styles":"ready","user.styles":"ready","skins.vector.user":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","codex-search-styles":"ready","skins.vector.styles":"ready","skins.vector.icons":"ready","jquery.tablesorter.styles":"ready",
"jquery.makeCollapsible.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.wikimediaBadges":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.ready","jquery.tablesorter","jquery.makeCollapsible","mediawiki.toc","skins.vector.js","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","ext.popups","ext.echo.centralauth","ext.uls.compactlinks","ext.uls.interface","ext.cx.uls.quick.actions","wikibase.client.vector-2022","ext.growthExperiments.SuggestedEditSession"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=codex-search-styles%7Cext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cjquery.tablesorter.styles%7Cskins.vector.icons%2Cstyles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector-2022">
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector-2022"></script>
<meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector-2022">
<meta name="generator" content="MediaWiki 1.41.0-wmf.15">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-crossorigin">
<meta name="referrer" content="origin-when-cross-origin">
<meta name="robots" content="max-image-preview:standard">
<meta name="format-detection" content="telephone=no">
<meta name="viewport" content="width=1000">
<meta property="og:title" content="Sapphire Rapids - Wikipedia">
<meta property="og:type" content="website">
<link rel="alternate" media="only screen and (max-width: 720px)" href="//en.m.wikipedia.org/wiki/Sapphire_Rapids">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Sapphire_Rapids&amp;action=edit">
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png">
<link rel="icon" href="/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd">
<link rel="canonical" href="https://en.wikipedia.org/wiki/Sapphire_Rapids">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/deed.en">
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<link rel="dns-prefetch" href="//login.wikimedia.org">
</head>
<body class="skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Sapphire_Rapids rootpage-Sapphire_Rapids skin-vector-2022 action-view"><a class="mw-jump-link" href="#bodyContent">Jump to content</a>
<div class="vector-header-container">
	<header class="vector-header mw-header">
		<div class="vector-header-start">
			<nav class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				
<div id="vector-main-menu-dropdown" class="vector-menu vector-dropdown vector-menu-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right"  >
	<input type="checkbox"
		id="vector-main-menu-dropdown-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-vector-main-menu-dropdown"
		class="vector-dropdown-checkbox vector-menu-checkbox "
		
		aria-label="Main menu"
		
	/>
	<label
		id="vector-main-menu-dropdown-label"
		for="vector-main-menu-dropdown-checkbox"
		class="vector-dropdown-label vector-menu-heading cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only "
		aria-hidden="true"
		
	>
		<span class="vector-icon mw-ui-icon-menu mw-ui-icon-wikimedia-menu"></span>


		<span class="vector-dropdown-label-text vector-menu-heading-label">Main menu</span>
	</label>
	<div class="vector-menu-content vector-dropdown-content">


				<div id="vector-main-menu-unpinned-container" class="vector-unpinned-container">
		
<div id="vector-main-menu" class="vector-main-menu vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="main-menu-pinned"
	data-pinnable-element-id="vector-main-menu"
	data-pinned-container-id="vector-main-menu-pinned-container"
	data-unpinned-container-id="vector-main-menu-unpinned-container"
>
	<div class="vector-pinnable-header-label">Main menu</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-main-menu.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-main-menu.unpin">hide</button>
</div>

	
<div id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation"  >
	<div class="vector-menu-heading">
		Navigation
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-mainpage-description" class="mw-list-item"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li><li id="n-sitesupport" class="mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us by donating to the Wikimedia Foundation"><span>Donate</span></a></li></ul>
		
	</div>
</div>

	
	
<div id="p-interaction" class="vector-menu mw-portlet mw-portlet-interaction"  >
	<div class="vector-menu-heading">
		Contribute
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-help" class="mw-list-item"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_upload_wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li></ul>
		
	</div>
</div>

	
<div class="vector-main-menu-action vector-main-menu-action-lang-alert vector-main-menu-action-lang-alert-empty">
	<div class="vector-main-menu-action-item">
		<div class="vector-main-menu-action-heading vector-menu-heading">Languages</div>
		<div class="vector-main-menu-action-content vector-menu-content">
			<div class="mw-message-box cdx-message cdx-message--block mw-message-box-notice cdx-message--notice vector-language-sidebar-alert"><span class="cdx-message__icon"></span><div class="cdx-message__content">Language links are at the top of the page across from the title.</div></div>
		</div>
	</div>
</div>

</div>

				</div>

	</div>
</div>
		</nav>
			
<a href="/wiki/Main_Page" class="mw-logo">
	<img class="mw-logo-icon" src="/static/images/icons/wikipedia.png" alt=""
		aria-hidden="true" height="50" width="50">
	<span class="mw-logo-container">
		<img class="mw-logo-wordmark" alt="Wikipedia"
			src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" style="width: 7.5em; height: 1.125em;">
		<img class="mw-logo-tagline"
			alt="The Free Encyclopedia"
			src="/static/images/mobile/copyright/wikipedia-tagline-en.svg" width="117" height="13" style="width: 7.3125em; height: 0.8125em;">
	</span>
</a>

		</div>
		<div class="vector-header-end">
			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<a href="/wiki/Special:Search"
	
		id=""
		class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle"
		title="Search Wikipedia [f]"accesskey="f"><span class="vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search"></span>

<span>Search</span>
	</a>
	
	<div class="vector-typeahead-search-container">
		<div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width">
			<form action="/w/index.php" id="searchform" class="cdx-search-input cdx-search-input--has-end-button">
				<div id="simpleSearch" class="cdx-search-input__input-wrapper"  data-search-loc="header-moved">
					<div class="cdx-text-input cdx-text-input--has-start-icon">
						<input
							class="cdx-text-input__input"
							 type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput"
							
						>
						<span class="cdx-text-input__icon cdx-text-input__start-icon"></span>
					</div>
					<input type="hidden" name="title" value="Special:Search">
				</div>
				<button class="cdx-button cdx-search-input__end-button">Search</button>
			</form>
		</div>
	</div>
</div>

			<nav class="vector-user-links" aria-label="Personal tools" role="navigation" >
	
<div id="p-vector-user-menu-overflow" class="vector-menu mw-portlet mw-portlet-vector-user-menu-overflow"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="pt-createaccount-2" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Sapphire+Rapids" title="You are encouraged to create an account and log in; however, it is not mandatory"><span>Create account</span></a></li><li id="pt-login-2" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Sapphire+Rapids" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span>Log in</span></a></li></ul>
		
	</div>
</div>

	
<div id="vector-user-links-dropdown" class="vector-menu vector-dropdown vector-menu-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out"  title="Log in and more options" >
	<input type="checkbox"
		id="vector-user-links-dropdown-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-vector-user-links-dropdown"
		class="vector-dropdown-checkbox vector-menu-checkbox "
		
		aria-label="Personal tools"
		
	/>
	<label
		id="vector-user-links-dropdown-label"
		for="vector-user-links-dropdown-checkbox"
		class="vector-dropdown-label vector-menu-heading cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only "
		aria-hidden="true"
		
	>
		<span class="vector-icon mw-ui-icon-ellipsis mw-ui-icon-wikimedia-ellipsis"></span>


		<span class="vector-dropdown-label-text vector-menu-heading-label">Personal tools</span>
	</label>
	<div class="vector-menu-content vector-dropdown-content">


		
<div id="p-personal" class="vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item"  title="User menu" >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="pt-createaccount" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Sapphire+Rapids" title="You are encouraged to create an account and log in; however, it is not mandatory"><span class="vector-icon mw-ui-icon-userAdd mw-ui-icon-wikimedia-userAdd"></span> <span>Create account</span></a></li><li id="pt-login" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Sapphire+Rapids" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span class="vector-icon mw-ui-icon-logIn mw-ui-icon-wikimedia-logIn"></span> <span>Log in</span></a></li></ul>
		
	</div>
</div>

<div id="p-user-menu-anon-editor" class="vector-menu mw-portlet mw-portlet-user-menu-anon-editor"  >
	<div class="vector-menu-heading">
		Pages for logged out editors <a href="/wiki/Help:Introduction" aria-label="Learn more about editing"><span>learn more</span></a>
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="pt-anoncontribs" class="mw-list-item"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-anontalk" class="mw-list-item"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li></ul>
		
	</div>
</div>

	
	</div>
</div>
</nav>

		</div>
	</header>
</div>
<div class="mw-page-container">
	<div class="mw-page-container-inner">
		<div class="vector-main-menu-container ">
			<div id="mw-navigation">
				<nav id="mw-panel" class="vector-main-menu-landmark" aria-label="Site" role="navigation">
					<div id="vector-main-menu-pinned-container" class="vector-pinned-container">
				
					</div>
		</nav>
			</div>
		</div>
		<div class="vector-sitenotice-container">
			<div id="siteNotice"><!-- CentralNotice --></div>
		</div>
		<input type="checkbox" id="vector-toc-collapsed-checkbox" class="vector-menu-checkbox">
		<nav id="mw-panel-toc" role="navigation" aria-label="Contents" data-event-name="ui.sidebar-toc" class="mw-table-of-contents-container vector-toc-landmark vector-sticky-pinned-container">
			<div id="vector-toc-pinned-container" class="vector-pinned-container">
					<div id="vector-toc" class="vector-toc vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned"
	data-feature-name="toc-pinned"
	data-pinnable-element-id="vector-toc"
	
	
>
	<h2 class="vector-pinnable-header-label">Contents</h2>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-toc.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-toc.unpin">hide</button>
</div>


	<ul class="vector-toc-contents" id="mw-panel-toc-list">
		<li id="toc-mw-content-text"
			class="vector-toc-list-item vector-toc-level-1">
			<a href="#" class="vector-toc-link">
				<div class="vector-toc-text">(Top)</div>
			</a>
		</li>
		<li id="toc-History"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#History">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">1</span>History</div>
		</a>
		
		<ul id="toc-History-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Features"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#Features">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">2</span>Features</div>
		</a>
		
			<button aria-controls="toc-Features-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Features subsection</span>
			</button>
		
		<ul id="toc-Features-sublist" class="vector-toc-list">
			<li id="toc-CPU"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#CPU">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.1</span>CPU</div>
			</a>
			
			<ul id="toc-CPU-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-I/O"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#I/O">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.2</span>I/O</div>
			</a>
			
			<ul id="toc-I/O-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-XCC_multi-die_configuration"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#XCC_multi-die_configuration">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.3</span>XCC multi-die configuration</div>
			</a>
			
			<ul id="toc-XCC_multi-die_configuration-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Products"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#Products">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">3</span>Products</div>
		</a>
		
			<button aria-controls="toc-Products-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Products subsection</span>
			</button>
		
		<ul id="toc-Products-sublist" class="vector-toc-list">
			<li id="toc-Sapphire_Rapids-SP_(Server)"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Sapphire_Rapids-SP_(Server)">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.1</span>Sapphire Rapids-SP (Server)</div>
			</a>
			
			<ul id="toc-Sapphire_Rapids-SP_(Server)-sublist" class="vector-toc-list">
				<li id="toc-Xeon_Max_Series"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Xeon_Max_Series">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.1.1</span>Xeon Max Series</div>
			</a>
			
			<ul id="toc-Xeon_Max_Series-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Xeon_Platinum"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Xeon_Platinum">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.1.2</span>Xeon Platinum</div>
			</a>
			
			<ul id="toc-Xeon_Platinum-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Xeon_Gold"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Xeon_Gold">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.1.3</span>Xeon Gold</div>
			</a>
			
			<ul id="toc-Xeon_Gold-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Xeon_Bronze_and_Silver"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Xeon_Bronze_and_Silver">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.1.4</span>Xeon Bronze and Silver</div>
			</a>
			
			<ul id="toc-Xeon_Bronze_and_Silver-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Sapphire_Rapids-WS_(Workstation)"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Sapphire_Rapids-WS_(Workstation)">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.2</span>Sapphire Rapids-WS (Workstation)</div>
			</a>
			
			<ul id="toc-Sapphire_Rapids-WS_(Workstation)-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-See_also"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#See_also">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">4</span>See also</div>
		</a>
		
		<ul id="toc-See_also-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-References"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#References">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">5</span>References</div>
		</a>
		
		<ul id="toc-References-sublist" class="vector-toc-list">
		</ul>
	</li>
</ul>
</div>

			</div>
		</nav>
		<div class="mw-content-container">
			<main id="content" class="mw-body" role="main">
				<header class="mw-body-header vector-page-titlebar">
					<label
						id="vector-toc-collapsed-button"
						class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet vector-button-flush-left cdx-button--icon-only"
						for="vector-toc-collapsed-checkbox"
						role="button"
						aria-controls="vector-toc"
						tabindex="0"
						title="Table of Contents">
						<span class="vector-icon mw-ui-icon-wikimedia-listBullet"></span>
						<span>Toggle the table of contents</span>
					</label>
				
					<nav role="navigation" aria-label="Contents" class="vector-toc-landmark">
						
<div id="vector-page-titlebar-toc" class="vector-menu vector-dropdown vector-menu-dropdown vector-page-titlebar-toc vector-button-flush-left"  >
	<input type="checkbox"
		id="vector-page-titlebar-toc-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-vector-page-titlebar-toc"
		class="vector-dropdown-checkbox vector-menu-checkbox "
		
		aria-label="Toggle the table of contents"
		
	/>
	<label
		id="vector-page-titlebar-toc-label"
		for="vector-page-titlebar-toc-checkbox"
		class="vector-dropdown-label vector-menu-heading cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only "
		aria-hidden="true"
		
	>
		<span class="vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet"></span>


		<span class="vector-dropdown-label-text vector-menu-heading-label">Toggle the table of contents</span>
	</label>
	<div class="vector-menu-content vector-dropdown-content">


							<div id="vector-page-titlebar-toc-unpinned-container" class="vector-unpinned-container">
			</div>
		
	</div>
</div>
					</nav>
					<h1 id="firstHeading" class="firstHeading mw-first-heading"><span class="mw-page-title-main">Sapphire Rapids</span></h1>
				
							
<div id="p-lang-btn" class="vector-menu vector-dropdown vector-menu-dropdown mw-portlet mw-portlet-lang"  >
	<input type="checkbox"
		id="p-lang-btn-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-lang-btn"
		class="vector-dropdown-checkbox vector-menu-checkbox mw-interlanguage-selector"
		aria-label="This article exist only in this language. Add the article for other languages"
		
		
	/>
	<label
		id="p-lang-btn-label"
		for="p-lang-btn-checkbox"
		class="vector-dropdown-label vector-menu-heading cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-0"
		aria-hidden="true"
		
	>
		<span class="vector-icon mw-ui-icon-language-progressive mw-ui-icon-wikimedia-language-progressive"></span>


		<span class="vector-dropdown-label-text vector-menu-heading-label">Add languages</span>
	</label>
	<div class="vector-menu-content vector-dropdown-content">

		<div class="vector-menu-content">
			
			<ul class="vector-menu-content-list"></ul>
			<div class="after-portlet after-portlet-lang"><span class="uls-after-portlet-link"></span><span class="wb-langlinks-add wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q116790107#sitelinks-wikipedia" title="Add interlanguage links" class="wbc-editpage">Add links</a></span></div>
		</div>

	</div>
</div>
				</header>
				<div class="vector-page-toolbar">
					<div class="vector-page-toolbar-container">
						<div id="left-navigation">
							<nav aria-label="Namespaces">
								
<div id="p-associated-pages" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			<li id="ca-nstab-main" class="selected vector-tab-noicon mw-list-item"><a data-mw="interface" href="/wiki/Sapphire_Rapids" title="View the content page [c]" accesskey="c" class=""><span>Article</span></a>
</li>
<li id="ca-talk" class="vector-tab-noicon mw-list-item"><a data-mw="interface" href="/wiki/Talk:Sapphire_Rapids" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t" class=""><span>Talk</span></a>
</li>

		</ul>
		
	</div>
</div>

								

<div id="p-variants" class="vector-menu vector-dropdown vector-menu-dropdown mw-portlet mw-portlet-variants emptyPortlet"  >
	<input type="checkbox"
		id="p-variants-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-variants"
		class="vector-dropdown-checkbox vector-menu-checkbox"
		aria-label="Change language variant"
		
		
	/>
	<label
		id="p-variants-label"
		for="p-variants-checkbox"
		class="vector-dropdown-label vector-menu-heading "
		aria-hidden="true"
		
	>
		
		<span class="vector-dropdown-label-text vector-menu-heading-label">English</span>
	</label>
	<div class="vector-menu-content vector-dropdown-content">

	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>

	</div>
</div>
							</nav>
						</div>
						<div id="right-navigation" class="vector-collapsible">
							<nav aria-label="Views">
								
<div id="p-views" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-views"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			<li id="ca-view" class="selected vector-tab-noicon mw-list-item"><a data-mw="interface" href="/wiki/Sapphire_Rapids" class=""><span>Read</span></a>
</li>
<li id="ca-edit" class="vector-tab-noicon mw-list-item"><a data-mw="interface" href="/w/index.php?title=Sapphire_Rapids&amp;action=edit" title="Edit this page [e]" accesskey="e" class=""><span>Edit</span></a>
</li>
<li id="ca-history" class="vector-tab-noicon mw-list-item"><a data-mw="interface" href="/w/index.php?title=Sapphire_Rapids&amp;action=history" title="Past revisions of this page [h]" accesskey="h" class=""><span>View history</span></a>
</li>

		</ul>
		
	</div>
</div>

							</nav>
				
							<nav class="vector-page-tools-landmark" aria-label="More options">
								
<div id="vector-page-tools-dropdown" class="vector-menu vector-dropdown vector-menu-dropdown vector-page-tools-dropdown"  >
	<input type="checkbox"
		id="vector-page-tools-dropdown-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-vector-page-tools-dropdown"
		class="vector-dropdown-checkbox vector-menu-checkbox "
		
		aria-label="Tools"
		
	/>
	<label
		id="vector-page-tools-dropdown-label"
		for="vector-page-tools-dropdown-checkbox"
		class="vector-dropdown-label vector-menu-heading cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet"
		aria-hidden="true"
		
	>
		
		<span class="vector-dropdown-label-text vector-menu-heading-label">Tools</span>
	</label>
	<div class="vector-menu-content vector-dropdown-content">


									<div id="vector-page-tools-unpinned-container" class="vector-unpinned-container">
						
<div id="vector-page-tools" class="vector-page-tools vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="page-tools-pinned"
	data-pinnable-element-id="vector-page-tools"
	data-pinned-container-id="vector-page-tools-pinned-container"
	data-unpinned-container-id="vector-page-tools-unpinned-container"
>
	<div class="vector-pinnable-header-label">Tools</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-page-tools.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-page-tools.unpin">hide</button>
</div>

	
<div id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items"  title="More options" >
	<div class="vector-menu-heading">
		Actions
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-more-view" class="selected vector-more-collapsible-item mw-list-item"><a href="/wiki/Sapphire_Rapids"><span>Read</span></a></li><li id="ca-more-edit" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit"><span>Edit</span></a></li><li id="ca-more-history" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Sapphire_Rapids&amp;action=history"><span>View history</span></a></li></ul>
		
	</div>
</div>

<div id="p-tb" class="vector-menu mw-portlet mw-portlet-tb"  >
	<div class="vector-menu-heading">
		General
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="t-whatlinkshere" class="mw-list-item"><a href="/wiki/Special:WhatLinksHere/Sapphire_Rapids" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="/wiki/Special:RecentChangesLinked/Sapphire_Rapids" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=Sapphire_Rapids&amp;oldid=1162730597" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=Sapphire_Rapids&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Sapphire_Rapids&amp;id=1162730597&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-wikibase" class="mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q116790107" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li></ul>
		
	</div>
</div>

<div id="p-coll-print_export" class="vector-menu mw-portlet mw-portlet-coll-print_export"  >
	<div class="vector-menu-heading">
		Print/export
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=Sapphire_Rapids&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=Sapphire_Rapids&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li></ul>
		
	</div>
</div>

</div>

									</div>
				
	</div>
</div>
							</nav>
						</div>
					</div>
				</div>
				<div class="vector-column-end">
					<nav class="vector-page-tools-landmark vector-sticky-pinned-container" aria-label="More options">
						<div id="vector-page-tools-pinned-container" class="vector-pinned-container">
			
						</div>
	</nav>
				</div>
				<div id="bodyContent" class="vector-body" aria-labelledby="firstHeading" data-mw-ve-target-container>
					<div class="vector-body-before-content">
							<div class="mw-indicators">
		</div>

						<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
					</div>
					<div id="contentSub"><div id="mw-content-subtitle"></div></div>
					
					
					<div id="mw-content-text" class="mw-body-content mw-content-ltr" lang="en" dir="ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Intel microprocessor, released in 2022</div>
<style data-mw-deduplicate="TemplateStyles:r1033289096">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}</style><div role="note" class="hatnote navigation-not-searchable">For the river rapids, see <a href="/wiki/Colorado_River" title="Colorado River">Colorado River</a>.</div>
<p class="mw-empty-elt">
</p>
<style data-mw-deduplicate="TemplateStyles:r1066479718">.mw-parser-output .infobox-subbox{padding:0;border:none;margin:-3px;width:auto;min-width:100%;font-size:100%;clear:none;float:none;background-color:transparent}.mw-parser-output .infobox-3cols-child{margin:auto}.mw-parser-output .infobox .navbar{font-size:100%}body.skin-minerva .mw-parser-output .infobox-header,body.skin-minerva .mw-parser-output .infobox-subheader,body.skin-minerva .mw-parser-output .infobox-above,body.skin-minerva .mw-parser-output .infobox-title,body.skin-minerva .mw-parser-output .infobox-image,body.skin-minerva .mw-parser-output .infobox-full-data,body.skin-minerva .mw-parser-output .infobox-below{text-align:center}</style><table class="infobox"><caption class="infobox-title">Sapphire Rapids</caption><tbody><tr><th colspan="2" class="infobox-header">General information</th></tr><tr><th scope="row" class="infobox-label">Launched</th><td class="infobox-data">January&#160;10, 2023<span class="noprint">&#59;&#32;5 months ago</span><span style="display:none">&#160;(<span class="bday dtstart published updated">2023-01-10</span>)</span></td></tr><tr><th scope="row" class="infobox-label">Marketed by</th><td class="infobox-data"><a href="/wiki/Intel" title="Intel">Intel</a></td></tr><tr><th scope="row" class="infobox-label">Designed by</th><td class="infobox-data"><a href="/wiki/Intel" title="Intel">Intel</a></td></tr><tr><th scope="row" class="infobox-label">Common manufacturer(s)</th><td class="infobox-data"><style data-mw-deduplicate="TemplateStyles:r1126788409">.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0;padding:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style><div class="plainlist"><ul><li><a href="/wiki/Intel" title="Intel">Intel</a></li></ul></div></td></tr><tr><th colspan="2" class="infobox-header">Architecture and classification</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Technology_node" class="mw-redirect" title="Technology node">Technology&#160;node</a></th><td class="infobox-data"><a href="/wiki/7_nm_process" title="7 nm process">Intel 7</a> (previously known as 10ESF)</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></th><td class="infobox-data"><a href="/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a></td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction&#160;set</a></th><td class="infobox-data"><a href="/wiki/X86-64" title="X86-64">x86-64</a></td></tr><tr><th scope="row" class="infobox-label">Extensions</th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li><a href="/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>, <a href="/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a>, <a href="/wiki/RDRAND" title="RDRAND">RDRAND</a>, <a href="/wiki/Intel_SHA_extensions" title="Intel SHA extensions">SHA</a>, <a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a></li><li><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4</a>, <a href="/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a></li><li><a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="/wiki/Advanced_Vector_Extensions#Advanced_Vector_Extensions_2" title="Advanced Vector Extensions">AVX2</a>, <a href="/wiki/FMA3" class="mw-redirect" title="FMA3">FMA3</a>, <a href="/wiki/AVX-512" title="AVX-512">AVX-512</a>, <a href="/wiki/Advanced_Vector_Extensions#AVX-VNNI" title="Advanced Vector Extensions">AVX-VNNI</a>, <a href="/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a></li><li><a href="/wiki/VT-x" class="mw-redirect" title="VT-x">VT-x</a>, <a href="/wiki/VT-d" class="mw-redirect" title="VT-d">VT-d</a>, <a href="/wiki/Advanced_Matrix_Extensions" title="Advanced Matrix Extensions">AMX</a></li></ul></div></td></tr><tr><th colspan="2" class="infobox-header">Physical specifications</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Multi-core_processor" title="Multi-core processor">Cores</a></th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li>Up to 60 cores</li></ul></div></td></tr><tr><th scope="row" class="infobox-label">Socket(s)</th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li><a href="/wiki/LGA_4677" title="LGA 4677">LGA 4677</a></li></ul></div></td></tr><tr><th colspan="2" class="infobox-header">Products, models, variants</th></tr><tr><th scope="row" class="infobox-label">Core&#160;name(s)</th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li><a href="/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a></li></ul></div></td></tr><tr><th scope="row" class="infobox-label">Brand&#160;name(s)</th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li><a href="/wiki/Xeon" title="Xeon">Xeon</a></li></ul></div></li></ul></div></td></tr><tr><th colspan="2" class="infobox-header">History</th></tr><tr><th scope="row" class="infobox-label">Predecessor(s)</th><td class="infobox-data"><a href="/wiki/Ice_Lake_(microprocessor)#Ice_Lake-SP_(Xeon_Scalable)" title="Ice Lake (microprocessor)">Ice Lake-SP</a> <small>(1S and 2S systems)</small><br />
<a href="/wiki/Cooper_Lake_(microprocessor)" title="Cooper Lake (microprocessor)">Cooper Lake</a> <small>(4S and 8S systems)</small><br /></td></tr><tr><th scope="row" class="infobox-label">Successor(s)</th><td class="infobox-data"><a href="/wiki/Emerald_Rapids" title="Emerald Rapids">Emerald Rapids</a></td></tr><tr><th colspan="2" class="infobox-header">Support status</th></tr><tr><td colspan="2" class="infobox-full-data">Supported</td></tr></tbody></table>
<p><b>Sapphire Rapids</b> is a <a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">codename</a> for <a href="/wiki/Intel" title="Intel">Intel</a>'s server (fourth generation <a href="/wiki/Xeon" title="Xeon">Xeon</a> Scalable) and workstation processors based on <a href="/wiki/7_nm_process" title="7 nm process">Intel 7</a>.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">&#91;1&#93;</a></sup><sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup><sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup>
</p><p>Sapphire Rapids is part of the Eagle Stream server platform.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup><sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;6&#93;</a></sup> In addition, it will be powering <a href="/wiki/Aurora_(supercomputer)" title="Aurora (supercomputer)">Aurora</a>, an <a href="/wiki/Exascale_computing" title="Exascale computing">exascale</a> <a href="/wiki/Supercomputer" title="Supercomputer">supercomputer</a> in the <a href="/wiki/United_States" title="United States">United States</a>, at <a href="/wiki/Argonne_National_Laboratory" title="Argonne National Laboratory">Argonne National Laboratory</a>.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup>
</p>
<meta property="mw:PageProp/toc" />
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Sapphire Rapids has been a long-standing Intel project in development for over five years and has been subjected to many delays.<sup id="cite_ref-Patel_8-0" class="reference"><a href="#cite_note-Patel-8">&#91;8&#93;</a></sup> Sapphire Rapids was first announced by Intel at their Investor Meeting in May 2019 with the intention of Sapphire Rapids succeeding <a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake</a> in 2021.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup> Intel again announced details on Sapphire Rapids in their August 2021 Architecture Day presentation with no mention of a launch date.<sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;11&#93;</a></sup> Intel CEO <a href="/wiki/Pat_Gelsinger" title="Pat Gelsinger">Pat Gelsinger</a> tacitly blamed the previous Intel leadership as a reason for Sapphire Rapid's many delays.<sup id="cite_ref-Patel_8-1" class="reference"><a href="#cite_note-Patel-8">&#91;8&#93;</a></sup> One industry analyst firm claimed that Intel was having problems with yields from its Intel 7 node with yields of 50–60% on higher core-count silicon.<sup id="cite_ref-12" class="reference"><a href="#cite_note-12">&#91;12&#93;</a></sup> Sapphire Rapids was originally scheduled for a launch in the first half of 2022.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;13&#93;</a></sup> It was later scheduled for release in Q4 2022 but was again delayed to early 2023.<sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;14&#93;</a></sup> The specific announcement date of January 10, 2023 was not revealed by Intel until November 2022.<sup id="cite_ref-Shilov_2022_15-0" class="reference"><a href="#cite_note-Shilov_2022-15">&#91;15&#93;</a></sup> The server processor lineup was released on January 10, 2023, and the workstation processor lineup was released on February 15, 2023.<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;16&#93;</a></sup>  Nevine Nassif is a chief engineer for this generation.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;17&#93;</a></sup>  Those processors were available for shipping on March 14 of that year.<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;18&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Features">Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=2" title="Edit section: Features">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="CPU">CPU</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=3" title="Edit section: CPU">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Further information: <a href="/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a></div>
<ul><li>Up to 60 <a href="/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a> CPU cores per package<sup id="cite_ref-:0_19-0" class="reference"><a href="#cite_note-:0-19">&#91;19&#93;</a></sup></li>
<li><a href="/wiki/AVX-512#FP16" title="AVX-512">AVX512-FP16</a><sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;20&#93;</a></sup></li>
<li><a href="/wiki/Transactional_Synchronization_Extensions#TSX_Suspend_Load_Address_Tracking" title="Transactional Synchronization Extensions">TSXLDTRK</a><sup id="cite_ref-intel-arch-extensions_21-0" class="reference"><a href="#cite_note-intel-arch-extensions-21">&#91;21&#93;</a></sup></li>
<li><a href="/wiki/Advanced_Matrix_Extensions" title="Advanced Matrix Extensions">Advanced Matrix Extensions</a> (AMX)<sup id="cite_ref-:0_19-1" class="reference"><a href="#cite_note-:0-19">&#91;19&#93;</a></sup></li>
<li><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-trust-domain-extensions.html">Trust Domain Extensions (TDX)</a>, a collection of technologies to help deploy hardware-isolated virtual machines (VMs) called trust domains (TDs)<sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;22&#93;</a></sup></li>
<li>In-Field Scan (IFS), a technology that allows for testing the processor for potential hardware faults without taking it completely offline<sup id="cite_ref-23" class="reference"><a href="#cite_note-23">&#91;23&#93;</a></sup></li>
<li>Data Streaming Accelerator (DSA), allows for speeding up data copy and transformation between different kinds of storage<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">&#91;24&#93;</a></sup><sup id="cite_ref-phoronix_spr_accel_25-0" class="reference"><a href="#cite_note-phoronix_spr_accel-25">&#91;25&#93;</a></sup></li>
<li>QuickAssist Technology (QAT), allows for improved performance of compression and encryption tasks<sup id="cite_ref-phoronix_spr_accel_25-1" class="reference"><a href="#cite_note-phoronix_spr_accel-25">&#91;25&#93;</a></sup></li>
<li>Dynamic Load Balancer (DLB), allows for offloading tasks of load balancing, packet prioritization and queue management<sup id="cite_ref-phoronix_spr_accel_25-2" class="reference"><a href="#cite_note-phoronix_spr_accel-25">&#91;25&#93;</a></sup></li>
<li>In-Memory Analytics Accelerator (IAA), allows accelerating in-memory databases and big data analytics<sup id="cite_ref-phoronix_spr_accel_25-3" class="reference"><a href="#cite_note-phoronix_spr_accel-25">&#91;25&#93;</a></sup></li></ul>
<p>Not all accelerators are available in all processor models. Some accelerators are available under the Intel On Demand program, also known as Software Defined Silicon (SDSi), where a license is required to activate a given accelerator that is physically present in the processor. The license can be obtained as a one-time purchase or as a paid subscription. Activating the license requires support in the operating system. A driver with the necessary support was added in Linux 6.2.<sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;26&#93;</a></sup><sup id="cite_ref-phoronix_spr_accel_25-4" class="reference"><a href="#cite_note-phoronix_spr_accel-25">&#91;25&#93;</a></sup>
</p>
<h3><span id="I.2FO"></span><span class="mw-headline" id="I/O">I/O</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=4" title="Edit section: I/O">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><a href="/wiki/PCI_Express#PCI_Express_5.0" title="PCI Express">PCI Express 5.0</a><sup id="cite_ref-:0_19-2" class="reference"><a href="#cite_note-:0-19">&#91;19&#93;</a></sup></li>
<li><a href="/wiki/DDR5_SDRAM" title="DDR5 SDRAM">DDR5</a> memory support up to DDR5-4800<sup id="cite_ref-27" class="reference"><a href="#cite_note-27">&#91;27&#93;</a></sup></li>
<li>On-package <a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">HBM2e Memory</a> as L4 cache on some models<sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;28&#93;</a></sup><sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;29&#93;</a></sup></li>
<li><a href="/wiki/Compute_Express_Link" title="Compute Express Link">Compute Express Link</a> 1.1<sup id="cite_ref-:0_19-3" class="reference"><a href="#cite_note-:0-19">&#91;19&#93;</a></sup></li></ul>
<h3><span class="mw-headline" id="XCC_multi-die_configuration">XCC multi-die configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=5" title="Edit section: XCC multi-die configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-die chip</a> with four tiles linked by <a href="/wiki/2.5D_integrated_circuit" title="2.5D integrated circuit">2.5D</a> Embedded Multi-die Interconnect Bridges. Each tile is a 400mm<sup>2</sup> <a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a>, providing both compute cores and I/O.<sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;30&#93;</a></sup>
<ul><li>Each tile contains 15 <a href="/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a> cores</li>
<li>Each tile's memory controller provides two channels of DDR5 with a maximum of eight channels across 4 tiles<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;31&#93;</a></sup></li>
<li>A tile provides up to 32 <a href="/wiki/PCI_Express#PCI_Express_5.0" title="PCI Express">PCIe 5.0</a> lanes, but one of the eight PCIe controllers of a CPU is usually reserved for <a href="/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI</a>, resulting in a maximum of 112 non-chipset lanes. This maximum is only reached in the W-3400 series processors, while the server processors have 80.<sup id="cite_ref-32" class="reference"><a href="#cite_note-32">&#91;32&#93;</a></sup></li></ul></li>
<li>Xeon Max processors also contain 64 GB of <a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a></li></ul>
<h2><span class="mw-headline" id="Products">Products</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=6" title="Edit section: Products">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Sapphire_Rapids-SP_.28Server.29"></span><span class="mw-headline" id="Sapphire_Rapids-SP_(Server)">Sapphire Rapids-SP (Server)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=7" title="Edit section: Sapphire Rapids-SP (Server)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>With its maximum of 60 cores, Sapphire Rapids-SP competes with <a href="/wiki/Advanced_Micro_Devices" class="mw-redirect" title="Advanced Micro Devices">AMD</a>'s <a href="/wiki/Epyc" title="Epyc">EPYC</a> Genoa with up to 96 cores. Sapphire Rapids <a href="/wiki/Xeon" title="Xeon">Xeon</a> server products are scalable from single-socket configurations up to 8 socket configurations.<sup id="cite_ref-33" class="reference"><a href="#cite_note-33">&#91;33&#93;</a></sup><sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;34&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="Xeon_Max_Series">Xeon Max Series</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=8" title="Edit section: Xeon Max Series">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable" style="font-size: 100%; text-align: center">

<tbody><tr style="line-height:120%">
<th>Model number
</th>
<th>Cores<br />(Threads)
</th>
<th>Base<br />clock<br />GHz
</th>
<th>All core<br />turbo<br />boost<br />GHz
</th>
<th>Max turbo<br />boost<br />GHz
</th>
<th><a href="/wiki/Smart_cache" class="mw-redirect" title="Smart cache">Smart<br />Cache</a>
</th>
<th><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a><br />Base /<br />Turbo<br />(W)
</th>
<th>Maximum<br />scalability
</th>
<th><a href="/wiki/Registered_memory" title="Registered memory">Registered</a><br /><a href="/wiki/DDR5_SDRAM" title="DDR5 SDRAM">DDR5</a><br />w.&#160;<a href="/wiki/ECC_memory" title="ECC memory">ECC</a><br />support (MT/s)
</th>
<th>UPI links
</th>
<th>Release<br /><a href="/wiki/MSRP" class="mw-redirect" title="MSRP">MSRP</a><br />(<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)
</th></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232592/intel-xeon-cpu-max-9480-processor-112-5m-cache-1-90-ghz/specifications.html">9480</a>
</td>
<td>56 (112)
</td>
<td>1.9
</td>
<td>2.6
</td>
<td>3.5
</td>
<td>112.5 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$12980
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232594/intel-xeon-cpu-max-9470-processor-105m-cache-2-00-ghz/specifications.html">9470</a>
</td>
<td>52 (104)
</td>
<td>2.0
</td>
<td>2.7
</td>
<td>3.5
</td>
<td>105.0 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$11590
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232596/intel-xeon-cpu-max-9468-processor-105m-cache-2-10-ghz/specifications.html">9468</a>
</td>
<td>48 (96)
</td>
<td>2.1
</td>
<td>2.6
</td>
<td>3.5
</td>
<td>105.0 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$9900
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232595/intel-xeon-cpu-max-9460-processor-97-5m-cache-2-20-ghz/specifications.html">9460</a>
</td>
<td>40 (80)
</td>
<td>2.2
</td>
<td>2.7
</td>
<td>3.5
</td>
<td>97.5 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$8750
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232597/intel-xeon-cpu-max-9462-processor-75m-cache-2-70-ghz/specifications.html">9462</a>
</td>
<td>32 (64)
</td>
<td>2.7
</td>
<td>3.1
</td>
<td>3.5
</td>
<td>75.0 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$7995
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Xeon_Platinum">Xeon Platinum</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=9" title="Edit section: Xeon Platinum">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable" style="font-size: 100%; text-align: center">

<tbody><tr style="line-height:120%">
<th>Model number
</th>
<th>Cores<br />(Threads)
</th>
<th>Base<br />clock<br />GHz
</th>
<th>All core<br />turbo<br />boost<br />GHz
</th>
<th>Max turbo<br />boost<br />GHz
</th>
<th><a href="/wiki/Smart_cache" class="mw-redirect" title="Smart cache">Smart<br />Cache</a>
</th>
<th><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a><br />Base /<br />Turbo<br />(W)
</th>
<th>Maximum<br />scalability
</th>
<th><a href="/wiki/Registered_memory" title="Registered memory">Registered</a><br /><a href="/wiki/DDR5_SDRAM" title="DDR5 SDRAM">DDR5</a><br />w.&#160;<a href="/wiki/ECC_memory" title="ECC memory">ECC</a><br />support (MT/s)
</th>
<th>UPI links
</th>
<th>Release<br /><a href="/wiki/MSRP" class="mw-redirect" title="MSRP">MSRP</a><br />(<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)
</th></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231747/intel-xeon-platinum-8490h-processor-112-5m-cache-1-90-ghz/specifications.html">8490H</a>
</td>
<td>60 (120)
</td>
<td>1.9
</td>
<td>2.9
</td>
<td>3.5
</td>
<td>112.5 MB
</td>
<td>350
</td>
<td>8S
</td>
<td>4800
</td>
<td>4
</td>
<td>$17000
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231746/intel-xeon-platinum-8480-processor-105m-cache-2-00-ghz/specifications.html">8480+</a>
</td>
<td>56 (112)
</td>
<td>2.0
</td>
<td>3.0
</td>
<td>3.8
</td>
<td>105.0 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$10710
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231745/intel-xeon-platinum-8471n-processor-97-5m-cache-1-80-ghz/specifications.html">8471N</a>
</td>
<td>52 (104)
</td>
<td>1.8
</td>
<td>2.8
</td>
<td>3.6
</td>
<td>97.5 MB
</td>
<td>300
</td>
<td>1S
</td>
<td>4800
</td>
<td>4
</td>
<td>$5171
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231727/intel-xeon-platinum-8470q-processor-105m-cache-2-10-ghz/specifications.html">8470Q</a>
</td>
<td>52 (104)
</td>
<td>2.1
</td>
<td>3.2
</td>
<td>3.8
</td>
<td>105.0 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$9410
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231748/intel-xeon-platinum-8470n-processor-97-5m-cache-1-70-ghz/specifications.html">8470N</a>
</td>
<td>52 (104)
</td>
<td>1.7
</td>
<td>2.7
</td>
<td>3.6
</td>
<td>97.5 MB
</td>
<td>300
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$9520
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231728/intel-xeon-platinum-8470-processor-105m-cache-2-00-ghz/specifications.html">8470</a>
</td>
<td>52 (104)
</td>
<td>2.0
</td>
<td>3.0
</td>
<td>3.8
</td>
<td>105.0 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$9359
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231739/intel-xeon-platinum-8468v-processor-97-5m-cache-2-40-ghz/specifications.html">8468V</a>
</td>
<td>48 (96)
</td>
<td>2.4
</td>
<td>2.9
</td>
<td>3.8
</td>
<td>97.5 MB
</td>
<td>330
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$7121
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/231750/intel-xeon-platinum-8468h-processor-105m-cache-2-10-ghz/specifications.html">8468H</a>
</td>
<td>48 (96)
</td>
<td>2.1
</td>
<td>3.0
</td>
<td>3.8
</td>
<td>105.0 MB
</td>
<td>330
</td>
<td>8S
</td>
<td>4800
</td>
<td>4
</td>
<td>$13923
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231735/intel-xeon-platinum-8468-processor-105m-cache-2-10-ghz/specifications.html">8468</a>
</td>
<td>48 (96)
</td>
<td>2.1
</td>
<td>3.1
</td>
<td>3.8
</td>
<td>105.0 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$7214
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232383/intel-xeon-platinum-8462y-processor-60m-cache-2-80-ghz/specifications.html">8462Y+</a>
</td>
<td>32 (64)
</td>
<td>2.8
</td>
<td>3.6
</td>
<td>4.1
</td>
<td>60.0 MB
</td>
<td>300
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$5945
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231741/intel-xeon-platinum-8461v-processor-97-5m-cache-2-20-ghz/specifications.html">8461V</a>
</td>
<td>48 (96)
</td>
<td>2.2
</td>
<td>2.8
</td>
<td>3.7
</td>
<td>97.5 MB
</td>
<td>300
</td>
<td>1S
</td>
<td>4800
</td>
<td>0
</td>
<td>$4491
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231736/intel-xeon-platinum-8460y-processor-105m-cache-2-00-ghz/specifications.html">8460Y+</a>
</td>
<td>40 (80)
</td>
<td>2.0
</td>
<td>2.8
</td>
<td>3.7
</td>
<td>105.0 MB
</td>
<td>300
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$5558
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231744/intel-xeon-platinum-8460h-processor-105m-cache-2-20-ghz/specifications.html">8460H</a>
</td>
<td>40 (80)
</td>
<td>2.2
</td>
<td>3.1
</td>
<td>3.8
</td>
<td>105.0 MB
</td>
<td>330
</td>
<td>8S
</td>
<td>4800
</td>
<td>4
</td>
<td>$10710
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231742/intel-xeon-platinum-8458p-processor-82-5m-cache-2-70-ghz/specifications.html">8458P</a>
</td>
<td>44 (88)
</td>
<td>2.7
</td>
<td>3.2
</td>
<td>3.8
</td>
<td>82.5 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$7121
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231738/intel-xeon-platinum-8454h-processor-82-5m-cache-2-10-ghz/specifications.html">8454H</a>
</td>
<td>32 (64)
</td>
<td>2.1
</td>
<td>2.7
</td>
<td>3.4
</td>
<td>82.5 MB
</td>
<td>270
</td>
<td>8S
</td>
<td>4800
</td>
<td>4
</td>
<td>$6540
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231761/intel-xeon-platinum-8452y-processor-67-5m-cache-2-00-ghz/specifications.html">8452Y</a>
</td>
<td>36 (72)
</td>
<td>2.0
</td>
<td>2.8
</td>
<td>3.2
</td>
<td>67.5 MB
</td>
<td>300
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$3995
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231756/intel-xeon-platinum-8450h-processor-75m-cache-2-00-ghz/specifications.html">8450H</a>
</td>
<td>28 (56)
</td>
<td>2.0
</td>
<td>2.6
</td>
<td>3.5
</td>
<td>75.0 MB
</td>
<td>250
</td>
<td>8S
</td>
<td>4800
</td>
<td>4
</td>
<td>$4708
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231749/intel-xeon-platinum-8444h-processor-45m-cache-2-90-ghz/specifications.html">8444H</a>
</td>
<td>16 (32)
</td>
<td>2.9
</td>
<td>3.2
</td>
<td>4.0
</td>
<td>45.0 MB
</td>
<td>270
</td>
<td>8S
</td>
<td>4800
</td>
<td>4
</td>
<td>$4234
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Xeon_Gold">Xeon Gold</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=10" title="Edit section: Xeon Gold">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable" style="font-size: 100%; text-align: center">

<tbody><tr style="line-height:120%">
<th>Model number
</th>
<th>Cores<br />(Threads)
</th>
<th>Base<br />clock<br />GHz
</th>
<th>All core<br />turbo<br />boost<br />GHz
</th>
<th>Max turbo<br />boost<br />GHz
</th>
<th><a href="/wiki/Smart_cache" class="mw-redirect" title="Smart cache">Smart<br />Cache</a>
</th>
<th><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a><br />Base /<br />Turbo<br />(W)
</th>
<th>Maximum<br />scalability
</th>
<th><a href="/wiki/Registered_memory" title="Registered memory">Registered</a><br /><a href="/wiki/DDR5_SDRAM" title="DDR5 SDRAM">DDR5</a><br />w.&#160;<a href="/wiki/ECC_memory" title="ECC memory">ECC</a><br />support (MT/s)
</th>
<th>UPI links
</th>
<th>Release<br /><a href="/wiki/MSRP" class="mw-redirect" title="MSRP">MSRP</a><br />(<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)
</th></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232386/intel-xeon-gold-6458q-processor-60m-cache-3-10-ghz/specifications.html">6458Q</a>
</td>
<td>32 (64)
</td>
<td>3.1
</td>
<td>4.0
</td>
<td>4.0
</td>
<td>60.0 MB
</td>
<td>350
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$6416
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231733/intel-xeon-gold-6454s-processor-60m-cache-2-20-ghz/specifications.html">6454S</a>
</td>
<td>32 (64)
</td>
<td>2.2
</td>
<td>2.8
</td>
<td>3.4
</td>
<td>60.0 MB
</td>
<td>270
</td>
<td>2S
</td>
<td>4800
</td>
<td>4
</td>
<td>$3157
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232384/intel-xeon-gold-6448y-processor-60m-cache-2-10-ghz/specifications.html">6448Y</a>
</td>
<td>32 (64)
</td>
<td>2.1
</td>
<td>3.0
</td>
<td>4.1
</td>
<td>60.0 MB
</td>
<td>225
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$3583
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232391/intel-xeon-gold-6448h-processor-60m-cache-2-40-ghz/specifications.html">6448H</a>
</td>
<td>32 (64)
</td>
<td>2.4
</td>
<td>3.2
</td>
<td>4.1
</td>
<td>60.0 MB
</td>
<td>250
</td>
<td>4S
</td>
<td>4800
</td>
<td>3
</td>
<td>$3658
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232385/intel-xeon-gold-6444y-processor-45m-cache-3-60-ghz/specifications.html">6444Y</a>
</td>
<td>16 (32)
</td>
<td>3.6
</td>
<td>4.0
</td>
<td>4.1
</td>
<td>45.0 MB
</td>
<td>270
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$3622
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232380/intel-xeon-gold-6442y-processor-60m-cache-2-60-ghz/specifications.html">6442Y</a>
</td>
<td>24 (48)
</td>
<td>2.6
</td>
<td>3.3
</td>
<td>4.0
</td>
<td>60.0 MB
</td>
<td>225
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$2878
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232382/intel-xeon-gold-6438y-processor-60m-cache-2-00-ghz/specifications.html">6438Y+</a>
</td>
<td>32 (64)
</td>
<td>2.0
</td>
<td>2.8
</td>
<td>4.0
</td>
<td>60.0 MB
</td>
<td>205
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$3141
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232397/intel-xeon-gold-6438n-processor-60m-cache-2-00-ghz/specifications.html">6438N</a>
</td>
<td>32 (64)
</td>
<td>2.0
</td>
<td>2.7
</td>
<td>3.6
</td>
<td>60.0 MB
</td>
<td>205
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$3351
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232398/intel-xeon-gold-6438m-processor-60m-cache-2-20-ghz/specifications.html">6438M</a>
</td>
<td>32 (64)
</td>
<td>2.2
</td>
<td>2.8
</td>
<td>3.9
</td>
<td>60.0 MB
</td>
<td>205
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$3273
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232387/intel-xeon-gold-6434h-processor-22-5m-cache-3-70-ghz/specifications.html">6434H</a>
</td>
<td>8 (16)
</td>
<td>3.7
</td>
<td>4.1
</td>
<td>4.1
</td>
<td>22.5 MB
</td>
<td>195
</td>
<td>4S
</td>
<td>4800
</td>
<td>3
</td>
<td>$3070
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232375/intel-xeon-gold-6434-processor-22-5m-cache-3-70-ghz/specifications.html">6434</a>
</td>
<td>8 (16)
</td>
<td>3.7
</td>
<td>4.1
</td>
<td>4.1
</td>
<td>22.5 MB
</td>
<td>195
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$2607
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231737/intel-xeon-gold-6430-processor-60m-cache-2-10-ghz/specifications.html">6430</a>
</td>
<td>32 (64)
</td>
<td>2.1
</td>
<td>2.6
</td>
<td>3.4
</td>
<td>60.0 MB
</td>
<td>270
</td>
<td>2S
</td>
<td>4400
</td>
<td>3
</td>
<td>$2128
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232394/intel-xeon-gold-6428n-processor-60m-cache-1-80-ghz/specifications.html">6428N</a>
</td>
<td>32 (64)
</td>
<td>1.8
</td>
<td>2.5
</td>
<td>3.8
</td>
<td>60.0 MB
</td>
<td>185
</td>
<td>2S
</td>
<td>4000
</td>
<td>3
</td>
<td>$3200
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232377/intel-xeon-gold-6426y-processor-37-5m-cache-2-50-ghz/specifications.html">6426Y</a>
</td>
<td>16 (32)
</td>
<td>2.5
</td>
<td>3.3
</td>
<td>4.1
</td>
<td>37.5 MB
</td>
<td>185
</td>
<td>2S
</td>
<td>4800
</td>
<td>3
</td>
<td>$1517
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232395/intel-xeon-gold-6421n-processor-60m-cache-1-80-ghz/specifications.html">6421N</a>
</td>
<td>32 (64)
</td>
<td>1.8
</td>
<td>2.6
</td>
<td>3.6
</td>
<td>60.0 MB
</td>
<td>185
</td>
<td>1S
</td>
<td>4400
</td>
<td>3
</td>
<td>$2368
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232390/intel-xeon-gold-6418h-processor-60m-cache-2-10-ghz/specifications.html">6418H</a>
</td>
<td>24 (48)
</td>
<td>2.1
</td>
<td>2.9
</td>
<td>4.0
</td>
<td>60.0 MB
</td>
<td>185
</td>
<td>4S
</td>
<td>4800
</td>
<td>3
</td>
<td>$2065
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232389/intel-xeon-gold-6416h-processor-45m-cache-2-20-ghz/specifications.html">6416H</a>
</td>
<td>18 (36)
</td>
<td>2.2
</td>
<td>2.9
</td>
<td>4.2
</td>
<td>45.0 MB
</td>
<td>165
</td>
<td>4S
</td>
<td>4800
</td>
<td>3
</td>
<td>$1444
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/231731/intel-xeon-gold-6414u-processor-60m-cache-2-00-ghz/specifications.html">6414U</a>
</td>
<td>32 (64)
</td>
<td>2.0
</td>
<td>2.6
</td>
<td>3.4
</td>
<td>60.0 MB
</td>
<td>250
</td>
<td>1S
</td>
<td>4800
</td>
<td>0
</td>
<td>$2296
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232381/intel-xeon-gold-5420-processor-52-5m-cache-2-00-ghz/specifications.html">5420+</a>
</td>
<td>28 (56)
</td>
<td>2.0
</td>
<td>2.7
</td>
<td>4.1
</td>
<td>52.5 MB
</td>
<td>205
</td>
<td>2S
</td>
<td>4400
</td>
<td>3
</td>
<td>$1848
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232379/intel-xeon-gold-5418y-processor-45m-cache-2-00-ghz/specifications.html">5418Y</a>
</td>
<td>24 (48)
</td>
<td>2.0
</td>
<td>2.8
</td>
<td>3.8
</td>
<td>45.0 MB
</td>
<td>185
</td>
<td>2S
</td>
<td>4400
</td>
<td>3
</td>
<td>$1483
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232392/intel-xeon-gold-5418n-processor-45m-cache-1-80-ghz/specifications.html">5418N</a>
</td>
<td>24 (48)
</td>
<td>1.8
</td>
<td>2.6
</td>
<td>3.8
</td>
<td>45.0 MB
</td>
<td>165
</td>
<td>2S
</td>
<td>4000
</td>
<td>3
</td>
<td>$1664
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232396/intel-xeon-gold-5416s-processor-30m-cache-2-00-ghz/specifications.html">5416S</a>
</td>
<td>16 (32)
</td>
<td>2.0
</td>
<td>2.8
</td>
<td>4.0
</td>
<td>30.0 MB
</td>
<td>150
</td>
<td>2S
</td>
<td>4400
</td>
<td>3
</td>
<td>$944
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232373/intel-xeon-gold-5415-processor-22-5m-cache-2-90-ghz/specifications.html">5415+</a>
</td>
<td>8 (16)
</td>
<td>2.9
</td>
<td>3.6
</td>
<td>4.1
</td>
<td>22.5 MB
</td>
<td>150
</td>
<td>2S
</td>
<td>4400
</td>
<td>3
</td>
<td>$1066
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232374/intel-xeon-gold-5412u-processor-45m-cache-2-10-ghz/specifications.html">5412U</a>
</td>
<td>24 (48)
</td>
<td>2.1
</td>
<td>2.9
</td>
<td>3.9
</td>
<td>45.0 MB
</td>
<td>185
</td>
<td>1S
</td>
<td>4400
</td>
<td>0
</td>
<td>$1113
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232393/intel-xeon-gold-5411n-processor-45m-cache-1-90-ghz/specifications.html">5411N</a>
</td>
<td>24 (48)
</td>
<td>1.9
</td>
<td>2.8
</td>
<td>3.9
</td>
<td>45.0 MB
</td>
<td>165
</td>
<td>1S
</td>
<td>4400
</td>
<td>3
</td>
<td>$1232
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Xeon_Bronze_and_Silver">Xeon Bronze and Silver</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=11" title="Edit section: Xeon Bronze and Silver">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable sortable" style="font-size: 100%; text-align: center">

<tbody><tr style="line-height:120%">
<th>Model number
</th>
<th>Cores<br />(Threads)
</th>
<th>Base<br />clock<br />GHz
</th>
<th>All core<br />turbo<br />boost<br />GHz
</th>
<th>Max turbo<br />boost<br />GHz
</th>
<th><a href="/wiki/Smart_cache" class="mw-redirect" title="Smart cache">Smart<br />Cache</a>
</th>
<th><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a><br />Base /<br />Turbo<br />(W)
</th>
<th>Maximum<br />scalability
</th>
<th><a href="/wiki/Registered_memory" title="Registered memory">Registered</a><br /><a href="/wiki/DDR5_SDRAM" title="DDR5 SDRAM">DDR5</a><br />w.&#160;<a href="/wiki/ECC_memory" title="ECC memory">ECC</a><br />support (MT/s)
</th>
<th>UPI links
</th>
<th>Release<br /><a href="/wiki/MSRP" class="mw-redirect" title="MSRP">MSRP</a><br />(<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)
</th></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232378/intel-xeon-silver-4416-processor-37-5m-cache-2-00-ghz/specifications.html">Xeon Silver 4416+</a>
</td>
<td>20 (40)
</td>
<td>2.0
</td>
<td>2.9
</td>
<td>3.9
</td>
<td>37.5 MB
</td>
<td>165
</td>
<td>2S
</td>
<td>4000
</td>
<td>2
</td>
<td>$1176
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232376/intel-xeon-silver-4410y-processor-30m-cache-2-00-ghz/specifications.html">Xeon Silver 4410Y</a>
</td>
<td>12 (24)
</td>
<td>2.0
</td>
<td>2.8
</td>
<td>3.9
</td>
<td>30.0 MB
</td>
<td>150
</td>
<td>2S
</td>
<td>4000
</td>
<td>2
</td>
<td>$563
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232388/intel-xeon-silver-4410t-processor-26-25m-cache-2-70-ghz/specifications.html">Xeon Silver 4410T</a>
</td>
<td>10 (20)
</td>
<td>2.7
</td>
<td>3.4
</td>
<td>4.0
</td>
<td>26.25 MB
</td>
<td>150
</td>
<td>2S
</td>
<td>4000
</td>
<td>2
</td>
<td>$624
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/sku/232372/intel-xeon-bronze-3408u-processor-22-5m-cache-1-80-ghz/specifications.html">Xeon Bronze 3408U</a>
</td>
<td>8 (8)
</td>
<td>1.8
</td>
<td>1.9
</td>
<td>1.9
</td>
<td>22.5 MB
</td>
<td>125
</td>
<td>1S
</td>
<td>4000
</td>
<td>0
</td>
<td>$415
</td></tr></tbody></table>
<h3><span id="Sapphire_Rapids-WS_.28Workstation.29"></span><span class="mw-headline" id="Sapphire_Rapids-WS_(Workstation)">Sapphire Rapids-WS (Workstation)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=12" title="Edit section: Sapphire Rapids-WS (Workstation)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>With its maximum of 56 cores, Sapphire Rapids-WS competes with <a href="/wiki/Advanced_Micro_Devices" class="mw-redirect" title="Advanced Micro Devices">AMD</a>'s Threadripper Pro 5000WX with up to 64 cores.<sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;35&#93;</a></sup> Like Intel's <a href="/wiki/Intel_Core" title="Intel Core">Core</a> product segmentation into i3, i5, i7 and i9, Sapphire Rapids-WS is labeled Xeon w3, w5, w7 and w9.<sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;36&#93;</a></sup> Sapphire Rapids-WS was unveiled in February 2023, and will be initially available for OEMs in March.<sup id="cite_ref-37" class="reference"><a href="#cite_note-37">&#91;37&#93;</a></sup><sup id="cite_ref-38" class="reference"><a href="#cite_note-38">&#91;38&#93;</a></sup> CPUs with "X" suffix have its multiplier unlocked for <a href="/wiki/Overclocking" title="Overclocking">overclocking</a>.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;39&#93;</a></sup>
</p>
<ul><li>CPU models ending with X are overclockable, others are not.</li></ul>
<table class="wikitable sortable" style="text-align:center;">

<tbody><tr style="line-height:120%">
<th>Processor<br />branding
</th>
<th>Model
</th>
<th class="nowrap unsortable" style="line-height:99%;vertical-align:mid;padding:.4em .4em .2em;background-position:50% .4em !important;min-width:0.875em;max-width:0.875em;width:0.875em;overflow:hidden;"><div style="vertical-rl=-webkit-writing-mode: vertical-rl; -o-writing-mode: vertical-rl; -ms-writing-mode: tb-rl;writing-mode: tb-rl; writing-mode: vertical-rl; layout-flow: vertical-ideographic;transform:rotate(180deg);display:inline-block;padding-left:1px;text-align:left;">Design</div>
</th>
<th>Cores<br />(Threads)
</th>
<th>Base<br />clock<br />GHz
</th>
<th>Max<br />boost<br />GHz
</th>
<th><a href="/wiki/Smart_cache" class="mw-redirect" title="Smart cache">Smart<br />Cache</a>
</th>
<th><a href="/wiki/Registered_memory" title="Registered memory">Registered</a><br /><a href="/wiki/DDR5_SDRAM" title="DDR5 SDRAM">DDR5</a><br />w.&#160;<a href="/wiki/ECC_memory" title="ECC memory">ECC</a><br />support
</th>
<th>PCI-e<br />5.0<br />lanes
</th>
<th><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a><br />Base /<br />Turbo<br />(W)
</th>
<th>Release<br /><a href="/wiki/MSRP" class="mw-redirect" title="MSRP">MSRP</a><br />(<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)
</th></tr>
<tr>
<td rowspan="2">Xeon w9
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233483/intel-xeon-w93495x-processor-105m-cache-1-90-ghz.html">3495X</a>
</td>
<td rowspan="7" class="nowrap unsortable" style="line-height:99%;vertical-align:middle;padding:.4em .4em .2em;background-position:50% .4em !important;min-width:0.875em;max-width:0.875em;width:0.875em;overflow:hidden;"><div style="vertical-rl=-webkit-writing-mode: vertical-rl; -o-writing-mode: vertical-rl; -ms-writing-mode: tb-rl;writing-mode: tb-rl; writing-mode: vertical-rl; layout-flow: vertical-ideographic;transform:rotate(180deg);display:inline-block;padding-left:1px;text-align:center;"><a href="/wiki/Multi-chip_module" title="Multi-chip module">MCM</a></div>
</td>
<td>56 (112)
</td>
<td>1.9
</td>
<td rowspan="5">4.8
</td>
<td>105 MB
</td>
<td rowspan="7">8-channel<br />4800 MT/s<br />4TB
</td>
<td rowspan="7">112
</td>
<td>350 / 420
</td>
<td>$5889
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233419/intel-xeon-w93475x-processor-82-5m-cache-2-20-ghz.html">3475X</a>
</td>
<td>36 (72)
</td>
<td>2.2
</td>
<td>82.5 MB
</td>
<td>300 / 420
</td>
<td>$3739
</td></tr>
<tr>
<td rowspan="3">Xeon w7
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233417/intel-xeon-w73465x-processor-75m-cache-2-50-ghz.html">3465X</a>
</td>
<td>28 (56)
</td>
<td rowspan="2">2.5
</td>
<td>75.0 MB
</td>
<td>300 / 360
</td>
<td>$2889
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233479/intel-xeon-w73455-processor-67-5m-cache-2-50-ghz.html">3455</a>
</td>
<td>24 (48)
</td>
<td>67.5 MB
</td>
<td rowspan="4">270 / 324
</td>
<td>$2489
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233478/intel-xeon-w73445-processor-52-5m-cache-2-60-ghz.html">3445</a>
</td>
<td>20 (40)
</td>
<td>2.6
</td>
<td>52.5 MB
</td>
<td>$1989
</td></tr>
<tr>
<td rowspan="2">Xeon w5
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233421/intel-xeon-w53435x-processor-45m-cache-3-10-ghz.html">3435X</a>
</td>
<td>16 (32)
</td>
<td>3.1
</td>
<td>4.7
</td>
<td>45.0 MB
</td>
<td>$1589
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233482/intel-xeon-w53425-processor-30m-cache-3-20-ghz.html">3425</a>
</td>
<td>12 (24)
</td>
<td>3.2
</td>
<td>4.6
</td>
<td>30.0 MB
</td>
<td>$1189
</td></tr>
<tr>
<td rowspan="2">Xeon w7
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233416/intel-xeon-w72495x-processor-45m-cache-2-50-ghz.html">2495X</a>
</td>
<td rowspan="8" class="nowrap unsortable" style="line-height:99%;vertical-align:middle;padding:.4em .4em .2em;background-position:50% .4em !important;min-width:0.875em;max-width:0.875em;width:0.875em;overflow:hidden;"><div style="vertical-rl=-webkit-writing-mode: vertical-rl; -o-writing-mode: vertical-rl; -ms-writing-mode: tb-rl;writing-mode: tb-rl; writing-mode: vertical-rl; layout-flow: vertical-ideographic;transform:rotate(180deg);display:inline-block;padding-left:1px;text-align:center;">Monolithic</div>
</td>
<td>24 (48)
</td>
<td>2.5
</td>
<td rowspan="2">4.8
</td>
<td>45.0 MB
</td>
<td rowspan="6">4-channel<br />4800 MT/s<br />2TB
</td>
<td rowspan="8">64
</td>
<td rowspan="2">225 / 270
</td>
<td>$2189
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233418/intel-xeon-w72475x-processor-37-5m-cache-2-60-ghz.html">2475X</a>
</td>
<td>20 (40)
</td>
<td>2.6
</td>
<td>37.5 MB
</td>
<td>$1789
</td></tr>
<tr>
<td rowspan="4">Xeon w5
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233415/intel-xeon-w52465x-processor-33-75m-cache-3-10-ghz.html">2465X</a>
</td>
<td>16 (32)
</td>
<td>3.1
</td>
<td>4.7
</td>
<td>33.7 MB
</td>
<td rowspan="2">200 / 240
</td>
<td>$1389
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233420/intel-xeon-w52455x-processor-30m-cache-3-20-ghz.html">2455X</a>
</td>
<td>12 (24)
</td>
<td>3.2
</td>
<td rowspan="2">4.6
</td>
<td>30.0 MB
</td>
<td>$1039
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233481/intel-xeon-w52445-processor-26-25m-cache-3-10-ghz.html">2445</a>
</td>
<td>10 (20)
</td>
<td rowspan="2">3.1
</td>
<td>26.2 MB
</td>
<td>175 / 210
</td>
<td>$839
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233480/intel-xeon-w32435-processor-22-5m-cache-3-10-ghz.html">2435</a>
</td>
<td>8 (16)
</td>
<td>4.5
</td>
<td>22.5 MB
</td>
<td>165 / 198
</td>
<td>$669
</td></tr>
<tr>
<td rowspan="2">Xeon w3
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233485/intel-xeon-w32425-processor-15m-cache-3-00-ghz.html">2425</a>
</td>
<td rowspan="2">6 (12)
</td>
<td>3.0
</td>
<td>4.4
</td>
<td rowspan="2">15.0 MB
</td>
<td rowspan="2">4-channel<br />4400 MT/s<br />2TB
</td>
<td>130 / 156
</td>
<td>$529
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/233484/intel-xeon-w32423-processor-15m-cache-2-10-ghz.html">2423</a>
</td>
<td>2.1
</td>
<td>4.2
</td>
<td>120 / 144
</td>
<td>$359
</td></tr></tbody></table>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=13" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>Intel's <a href="/wiki/Process%E2%80%93architecture%E2%80%93optimization_model" title="Process–architecture–optimization model">process–architecture–optimization model</a></li>
<li>Intel's <a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">tick–tock model</a></li>
<li><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">List of Intel CPU microarchitectures</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Sapphire_Rapids&amp;action=edit&amp;section=14" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1011085734">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1133582631">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:#d33}.mw-parser-output .cs1-visible-error{color:#d33}.mw-parser-output .cs1-maint{display:none;color:#3a3;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}</style><cite id="CITEREFCutress2020" class="citation web cs1">Cutress, Ian (August 13, 2020). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/15971/intels-11th-gen-core-tiger-lake-soc-detailed-superfin-willow-cove-and-xelp">"Intel's 11th Gen Core Tiger Lake SoC Detailed: SuperFin, Willow Cove and Xe-LP"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 20,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel%27s+11th+Gen+Core+Tiger+Lake+SoC+Detailed%3A+SuperFin%2C+Willow+Cove+and+Xe-LP&amp;rft.date=2020-08-13&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15971%2Fintels-11th-gen-core-tiger-lake-soc-detailed-superfin-willow-cove-and-xelp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMujtaba2019" class="citation web cs1">Mujtaba, Hassan (October 14, 2019). <a rel="nofollow" class="external text" href="https://wccftech.com/intel-xeon-sapphire-rapids-granite-rapids-cpus-lga-4677-compatible-ddr5-pcie-5/">"Intel Sapphire Rapids &amp; Granite Rapids Xeons Are LGA 4677 Compatible"</a>. <i>Wccftech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 14,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wccftech&amp;rft.atitle=Intel+Sapphire+Rapids+%26+Granite+Rapids+Xeons+Are+LGA+4677+Compatible&amp;rft.date=2019-10-14&amp;rft.aulast=Mujtaba&amp;rft.aufirst=Hassan&amp;rft_id=https%3A%2F%2Fwccftech.com%2Fintel-xeon-sapphire-rapids-granite-rapids-cpus-lga-4677-compatible-ddr5-pcie-5%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCutress2022" class="citation web cs1">Cutress, Ian (February 17, 2022). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/17259/intel-discloses-multigeneration-xeon-scalable-roadmap-new-ecore-only-xeons-in-2024">"Intel Discloses Multi-Generation Xeon Scalable Roadmap: New E-Core Only Xeons in 2024"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 17,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel+Discloses+Multi-Generation+Xeon+Scalable+Roadmap%3A+New+E-Core+Only+Xeons+in+2024&amp;rft.date=2022-02-17&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F17259%2Fintel-discloses-multigeneration-xeon-scalable-roadmap-new-ecore-only-xeons-in-2024&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShilov2020" class="citation web cs1">Shilov, Anton (October 27, 2020). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/intel-alder-lake-sampling-sapphire-rapids">"Intel: Alder Lake Sampling, Sapphire Rapids Samples in Q4"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 10,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Intel%3A+Alder+Lake+Sampling%2C+Sapphire+Rapids+Samples+in+Q4&amp;rft.date=2020-10-27&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintel-alder-lake-sampling-sapphire-rapids&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMujtaba2019" class="citation web cs1">Mujtaba, Hassan (May 21, 2019). <a rel="nofollow" class="external text" href="https://wccftech.com/intel-xeon-roadmap-leak-10nm-ice-lake-sp-2020-sapphire-rapids-sp-2021/">"Intel Xeon Roadmap Leak, 10nm Ice Lake, Sapphire Rapids CPU Detailed"</a>. <i>Wccftech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 14,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wccftech&amp;rft.atitle=Intel+Xeon+Roadmap+Leak%2C+10nm+Ice+Lake%2C+Sapphire+Rapids+CPU+Detailed&amp;rft.date=2019-05-21&amp;rft.aulast=Mujtaba&amp;rft.aufirst=Hassan&amp;rft_id=https%3A%2F%2Fwccftech.com%2Fintel-xeon-roadmap-leak-10nm-ice-lake-sp-2020-sapphire-rapids-sp-2021%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAlcorn2021" class="citation web cs1">Alcorn, Paul (June 29, 2021). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/intels-timeline-slips-10nm-sapphire-rapids-to-enter-production-in-2022">"Intel's Sapphire Rapids Roadmap Slips: Enters Production in 2022"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Intel%27s+Sapphire+Rapids+Roadmap+Slips%3A+Enters+Production+in+2022&amp;rft.date=2021-06-29&amp;rft.aulast=Alcorn&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintels-timeline-slips-10nm-sapphire-rapids-to-enter-production-in-2022&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFRussell2019" class="citation web cs1">Russell, John (November 17, 2019). <a rel="nofollow" class="external text" href="https://www.hpcwire.com/2019/11/17/intel-debuts-new-gpu-ponte-vecchio-and-outlines-aspirations-for-oneapi/">"Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI"</a>. <i>HPC Wire</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 18,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPC+Wire&amp;rft.atitle=Intel+Debuts+New+GPU+%E2%80%93+Ponte+Vecchio+%E2%80%93+and+Outlines+Aspirations+for+oneAPI&amp;rft.date=2019-11-17&amp;rft.aulast=Russell&amp;rft.aufirst=John&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2F2019%2F11%2F17%2Fintel-debuts-new-gpu-ponte-vecchio-and-outlines-aspirations-for-oneapi%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-Patel-8"><span class="mw-cite-backlink">^ <a href="#cite_ref-Patel_8-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Patel_8-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFPatel2022" class="citation web cs1">Patel, Nilay (October 4, 2022). <a rel="nofollow" class="external text" href="https://www.theverge.com/2022/10/4/23385652/pat-gelsinger-intel-chips-act-ohio-manufacturing-chip-shortage">"Pat Gelsinger came back to turn Intel around — here's how it's going"</a>. <i>The Verge</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 10,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Verge&amp;rft.atitle=Pat+Gelsinger+came+back+to+turn+Intel+around+%E2%80%94+here%27s+how+it%27s+going&amp;rft.date=2022-10-04&amp;rft.aulast=Patel&amp;rft.aufirst=Nilay&amp;rft_id=https%3A%2F%2Fwww.theverge.com%2F2022%2F10%2F4%2F23385652%2Fpat-gelsinger-intel-chips-act-ohio-manufacturing-chip-shortage&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSchor2019" class="citation web cs1">Schor, David (May 21, 2019). <a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/2336/leaked-intel-server-roadmap-shows-sapphire-rapids-with-ddr5-pcie-5-0-for-2021-granite-rapids-for-2022/">"Leaked Intel Server Roadmap Shows Sapphire Rapids With DDR5/PCIe 5.0 For 2021, Granite Rapids For 2022"</a>. <i>WikiChip Fuse</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 29,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WikiChip+Fuse&amp;rft.atitle=Leaked+Intel+Server+Roadmap+Shows+Sapphire+Rapids+With+DDR5%2FPCIe+5.0+For+2021%2C+Granite+Rapids+For+2022&amp;rft.date=2019-05-21&amp;rft.aulast=Schor&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F2336%2Fleaked-intel-server-roadmap-shows-sapphire-rapids-with-ddr5-pcie-5-0-for-2021-granite-rapids-for-2022%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMujtaba2019" class="citation web cs1">Mujtaba, Hassan (May 21, 2019). <a rel="nofollow" class="external text" href="https://wccftech.com/intel-xeon-roadmap-leak-10nm-ice-lake-sp-2020-sapphire-rapids-sp-2021/">"Intel Xeon Roadmap Leaked Out, Unveils 10nm Ice Lake-SP With PCIe Gen 4 &amp; Up To 26 Cores in 2020, Next-Gen Sapphire Rapids With PCIe Gen 5 &amp; DDR5 in 2021"</a>. <i>Wccftech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 29,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wccftech&amp;rft.atitle=Intel+Xeon+Roadmap+Leaked+Out%2C+Unveils+10nm+Ice+Lake-SP+With+PCIe+Gen+4+%26+Up+To+26+Cores+in+2020%2C+Next-Gen+Sapphire+Rapids+With+PCIe+Gen+5+%26+DDR5+in+2021&amp;rft.date=2019-05-21&amp;rft.aulast=Mujtaba&amp;rft.aufirst=Hassan&amp;rft_id=https%3A%2F%2Fwccftech.com%2Fintel-xeon-roadmap-leak-10nm-ice-lake-sp-2020-sapphire-rapids-sp-2021%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFIntel_Technology2021" class="citation web cs1">Intel Technology (August 19, 2021). <a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=3zyQNiJw82U&amp;ab_channel=IntelTechnology">"Sapphire Rapids – Architecture Day 2021 | Intel Technology"</a>. <i>YouTube</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 29,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=YouTube&amp;rft.atitle=Sapphire+Rapids+%E2%80%93+Architecture+Day+2021+%7C+Intel+Technology&amp;rft.date=2021-08-19&amp;rft.au=Intel+Technology&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3D3zyQNiJw82U%26ab_channel%3DIntelTechnology&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWheatley2022" class="citation web cs1">Wheatley, Mike (November 1, 2022). <a rel="nofollow" class="external text" href="https://siliconangle.com/2022/11/01/intels-sapphire-rapids-server-chips-face-yet-delays-amd-set-benefit/">"Intel's Sapphire Rapids server chips face yet more delays, with AMD set to benefit"</a>. <i>Silicon Angle</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 19,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Silicon+Angle&amp;rft.atitle=Intel%27s+Sapphire+Rapids+server+chips+face+yet+more+delays%2C+with+AMD+set+to+benefit&amp;rft.date=2022-11-01&amp;rft.aulast=Wheatley&amp;rft.aufirst=Mike&amp;rft_id=https%3A%2F%2Fsiliconangle.com%2F2022%2F11%2F01%2Fintels-sapphire-rapids-server-chips-face-yet-delays-amd-set-benefit%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCutress2021" class="citation web cs1">Cutress, Ian (June 29, 2021). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16796/update-on-intel-sapphire-rapids-in-2022-q1-for-production-q2-for-ramp-h1-launch">"Update on Intel Sapphire Rapids in 2022: Q1 for Production, Q2 for Ramp, H1 Launch"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 10,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Update+on+Intel+Sapphire+Rapids+in+2022%3A+Q1+for+Production%2C+Q2+for+Ramp%2C+H1+Launch&amp;rft.date=2021-06-29&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16796%2Fupdate-on-intel-sapphire-rapids-in-2022-q1-for-production-q2-for-ramp-h1-launch&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCunningham2022" class="citation web cs1">Cunningham, Andrew (November 2, 2022). <a rel="nofollow" class="external text" href="https://arstechnica.com/information-technology/2022/11/intels-oft-delayed-sapphire-rapids-xeon-cpus-are-finally-coming-in-early-2023/">"Intel's oft-delayed "Sapphire Rapids" Xeon CPUs are finally coming in early 2023"</a>. <i>Ars Technica</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 10,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=Intel%27s+oft-delayed+%22Sapphire+Rapids%22+Xeon+CPUs+are+finally+coming+in+early+2023&amp;rft.date=2022-11-02&amp;rft.aulast=Cunningham&amp;rft.aufirst=Andrew&amp;rft_id=https%3A%2F%2Farstechnica.com%2Finformation-technology%2F2022%2F11%2Fintels-oft-delayed-sapphire-rapids-xeon-cpus-are-finally-coming-in-early-2023%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-Shilov_2022-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-Shilov_2022_15-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShilov2022" class="citation web cs1">Shilov, Anton (November 2, 2022). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/intel-sapphire-rapids-launch-date-revealed">"Intel's Sapphire Rapids Formal Launch Date Revealed"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 10,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Intel%27s+Sapphire+Rapids+Formal+Launch+Date+Revealed&amp;rft.date=2022-11-02&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintel-sapphire-rapids-launch-date-revealed&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/newsroom/news/intel-launches-new-xeon-workstation-processors.html">"Intel Launches New Xeon Workstation Processors – the Ultimate..."</a> <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 17,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel+Launches+New+Xeon+Workstation+Processors+%E2%80%93+the+Ultimate...&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fnewsroom%2Fnews%2Fintel-launches-new-xeon-workstation-processors.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/newsroom/news/crafting-testing-do-anything-server-chip.html">"Crafting and Testing the Do-Anything Server Chip"</a>. <i>Intel</i>. February 7, 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">April 2,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Crafting+and+Testing+the+Do-Anything+Server+Chip&amp;rft.date=2023-02-07&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fnewsroom%2Fnews%2Fcrafting-testing-do-anything-server-chip.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/newsroom/news/4th-gen-intel-xeon-sprints-into-market.html">"4th Gen Intel Xeon Sprints into the Market"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 2,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=4th+Gen+Intel+Xeon+Sprints+into+the+Market&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fnewsroom%2Fnews%2F4th-gen-intel-xeon-sprints-into-market.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-:0-19"><span class="mw-cite-backlink">^ <a href="#cite_ref-:0_19-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:0_19-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-:0_19-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-:0_19-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCutress2021" class="citation web cs1">Cutress, Ian (August 31, 2021). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16921/intel-sapphire-rapids-nextgen-xeon-scalable-gets-a-tiling-upgrade">"Intel Xeon Sapphire Rapids: How To Go Monolithic with Tiles"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 10,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel+Xeon+Sapphire+Rapids%3A+How+To+Go+Monolithic+with+Tiles&amp;rft.date=2021-08-31&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16921%2Fintel-sapphire-rapids-nextgen-xeon-scalable-gets-a-tiling-upgrade&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://software.intel.com/content/dam/develop/external/us/en/documents-tps/intel-avx512-fp16.pdf">"Intel® AVX512-FP16 Architecture Specification, June 2021, Revision 1.0, Ref. 347407-001US"</a> <span class="cs1-format">(PDF)</span>. <i>Intel</i>. June 30, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">July 4,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel%C2%AE+AVX512-FP16+Architecture+Specification%2C+June+2021%2C+Revision+1.0%2C+Ref.+347407-001US&amp;rft.date=2021-06-30&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fcontent%2Fdam%2Fdevelop%2Fexternal%2Fus%2Fen%2Fdocuments-tps%2Fintel-avx512-fp16.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-intel-arch-extensions-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-intel-arch-extensions_21-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://software.intel.com/content/dam/develop/external/us/en/documents/architecture-instruction-set-extensions-programming-reference.pdf">"Intel® Architecture Instruction Set Extensions and Future Features Programming Reference"</a> <span class="cs1-format">(PDF)</span>. <i>Intel</i>. May 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">November 10,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel%C2%AE+Architecture+Instruction+Set+Extensions+and+Future+Features+Programming+Reference&amp;rft.date=2021-05&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fcontent%2Fdam%2Fdevelop%2Fexternal%2Fus%2Fen%2Fdocuments%2Farchitecture-instruction-set-extensions-programming-reference.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShah2023" class="citation web cs1">Shah, Agam (April 25, 2023). <a rel="nofollow" class="external text" href="https://www.enterpriseai.news/2023/04/25/intels-tdx-goes-through-the-grind-ahead-of-mass-release-to-cloud/">"Intel's TDX Goes Through the Grind Ahead of Mass Release to Cloud"</a>. <i>EnterpriseAI</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 29,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EnterpriseAI&amp;rft.atitle=Intel%27s+TDX+Goes+Through+the+Grind+Ahead+of+Mass+Release+to+Cloud&amp;rft.date=2023-04-25&amp;rft.aulast=Shah&amp;rft.aufirst=Agam&amp;rft_id=https%3A%2F%2Fwww.enterpriseai.news%2F2023%2F04%2F25%2Fintels-tdx-goes-through-the-grind-ahead-of-mass-release-to-cloud%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLarabel2022" class="citation web cs1">Larabel, Michael (December 16, 2022). <a rel="nofollow" class="external text" href="https://www.phoronix.com/news/Linux-6.2-x86-Microcode">"Intel IFS Ready To Weed Out Faulty Silicon With Linux 6.2"</a>. <i>Phoronix</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 13,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Intel+IFS+Ready+To+Weed+Out+Faulty+Silicon+With+Linux+6.2&amp;rft.date=2022-12-16&amp;rft.aulast=Larabel&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fnews%2FLinux-6.2-x86-Microcode&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFJiang2019" class="citation web cs1">Jiang, Dave (November 20, 2019). <a rel="nofollow" class="external text" href="https://01.org/blogs/2019/introducing-intel-data-streaming-accelerator">"Introducing the Intel® Data Streaming Accelerator (Intel® DSA)"</a>. <i>01 Intel Open Source</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 10,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=01+Intel+Open+Source&amp;rft.atitle=Introducing+the+Intel%C2%AE+Data+Streaming+Accelerator+%28Intel%C2%AE+DSA%29&amp;rft.date=2019-11-20&amp;rft.aulast=Jiang&amp;rft.aufirst=Dave&amp;rft_id=https%3A%2F%2F01.org%2Fblogs%2F2019%2Fintroducing-intel-data-streaming-accelerator&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-phoronix_spr_accel-25"><span class="mw-cite-backlink">^ <a href="#cite_ref-phoronix_spr_accel_25-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-phoronix_spr_accel_25-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-phoronix_spr_accel_25-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-phoronix_spr_accel_25-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-phoronix_spr_accel_25-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLarabel2023" class="citation web cs1">Larabel, Michael (January 13, 2023). <a rel="nofollow" class="external text" href="https://www.phoronix.com/review/intel-accelerators-linux">"Setting Up Intel 4th Gen Xeon Scalable "Sapphire Rapids" For Accelerator Use"</a>. <i>Phoronix</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 13,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Setting+Up+Intel+4th+Gen+Xeon+Scalable+%22Sapphire+Rapids%22+For+Accelerator+Use&amp;rft.date=2023-01-13&amp;rft.aulast=Larabel&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Freview%2Fintel-accelerators-linux&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLarabel2022" class="citation web cs1">Larabel, Michael (November 23, 2022). <a rel="nofollow" class="external text" href="https://www.phoronix.com/news/Intel-On-Demand-Details">"Intel Details The Accelerators &amp; Security Features For On Demand / Software Defined Silicon"</a>. <i>Phoronix</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 13,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Intel+Details+The+Accelerators+%26+Security+Features+For+On+Demand+%2F+Software+Defined+Silicon&amp;rft.date=2022-11-23&amp;rft.aulast=Larabel&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fnews%2FIntel-On-Demand-Details&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVerheyde2019" class="citation web cs1">Verheyde, Arne (May 22, 2019). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/intel-server-ddr5-pcie-5.0-roadmap-leaked-granite-rapids,39403.html">"Leaked Intel Server Roadmap Shows DDR5, PCIe 5.0 in 2021, Granite Rapids in 2022"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 10,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Leaked+Intel+Server+Roadmap+Shows+DDR5%2C+PCIe+5.0+in+2021%2C+Granite+Rapids+in+2022&amp;rft.date=2019-05-22&amp;rft.aulast=Verheyde&amp;rft.aufirst=Arne&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintel-server-ddr5-pcie-5.0-roadmap-leaked-granite-rapids%2C39403.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShilov2020" class="citation web cs1">Shilov, Anton (December 30, 2020). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/sapphire-rapids-hbm">"Intel Confirms On-Package HBM Memory Support for Sapphire Rapids"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 1,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Intel+Confirms+On-Package+HBM+Memory+Support+for+Sapphire+Rapids&amp;rft.date=2020-12-30&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fsapphire-rapids-hbm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCutress2021" class="citation web cs1">Cutress, Ian (November 15, 2021). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/17067/intel-sapphire-rapids-with-64-gb-of-hbm2e-ponte-vecchio-with-408-mb-l2-cache">"Intel: Sapphire Rapids With 64 GB of HBM2e, Ponte Vecchio with 408 MB L2 Cache"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 10,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel%3A+Sapphire+Rapids+With+64+GB+of+HBM2e%2C+Ponte+Vecchio+with+408+MB+L2+Cache&amp;rft.date=2021-11-15&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F17067%2Fintel-sapphire-rapids-with-64-gb-of-hbm2e-ponte-vecchio-with-408-mb-l2-cache&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFTyson2021" class="citation web cs1">Tyson, Mark (August 19, 2021). <a rel="nofollow" class="external text" href="https://hexus.net/tech/news/cpu/148266-intel-sapphire-rapids-utillises-tiled-modular-soc-architecture/">"Intel Sapphire Rapids utillises tiled, modular SoC architecture"</a>. <i>Hexus</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 19,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hexus&amp;rft.atitle=Intel+Sapphire+Rapids+utillises+tiled%2C+modular+SoC+architecture&amp;rft.date=2021-08-19&amp;rft.aulast=Tyson&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fhexus.net%2Ftech%2Fnews%2Fcpu%2F148266-intel-sapphire-rapids-utillises-tiled-modular-soc-architecture%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/292204/intel-sapphire-rapids-xeon-4-tile-mcm-annotated">"Intel "Sapphire Rapids" Xeon 4-tile MCM Annotated"</a>. <i>TechPowerUp</i>. February 21, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">November 19,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=Intel+%22Sapphire+Rapids%22+Xeon+4-tile+MCM+Annotated&amp;rft.date=2022-02-21&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2F292204%2Fintel-sapphire-rapids-xeon-4-tile-mcm-annotated&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKennedy2023" class="citation web cs1">Kennedy, Patrick (February 15, 2023). <a rel="nofollow" class="external text" href="https://www.servethehome.com/new-workstation-kingpins-intel-xeon-w-3400-xeon-w-2400-and-w790-launch-asus/">"New Workstation Kingpins Intel Xeon W-3400 Xeon W-2400 and W790 Launch"</a>. <i>ServeTheHome</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ServeTheHome&amp;rft.atitle=New+Workstation+Kingpins+Intel+Xeon+W-3400+Xeon+W-2400+and+W790+Launch&amp;rft.date=2023-02-15&amp;rft.aulast=Kennedy&amp;rft.aufirst=Patrick&amp;rft_id=https%3A%2F%2Fwww.servethehome.com%2Fnew-workstation-kingpins-intel-xeon-w-3400-xeon-w-2400-and-w790-launch-asus%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFRobinson2022" class="citation web cs1">Robinson, Cliff (October 6, 2022). <a rel="nofollow" class="external text" href="https://www.servethehome.com/intel-xeon-sapphire-rapids-to-scale-to-4-and-8-sockets/">"Intel Xeon Sapphire Rapids to Scale to 4 and 8 Sockets"</a>. <i>ServeTheHome</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 27,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ServeTheHome&amp;rft.atitle=Intel+Xeon+Sapphire+Rapids+to+Scale+to+4+and+8+Sockets&amp;rft.date=2022-10-06&amp;rft.aulast=Robinson&amp;rft.aufirst=Cliff&amp;rft_id=https%3A%2F%2Fwww.servethehome.com%2Fintel-xeon-sapphire-rapids-to-scale-to-4-and-8-sockets%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/300576/intel-4th-gen-xeon-scalable-sapphire-rapids-server-processors-launch-in-january">"Intel 4th Gen Xeon Scalable "Sapphire Rapids" Server Processors Launch in January"</a>. <i>TechPowerUp</i>. November 2, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">November 27,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=Intel+4th+Gen+Xeon+Scalable+%22Sapphire+Rapids%22+Server+Processors+Launch+in+January&amp;rft.date=2022-11-02&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2F300576%2Fintel-4th-gen-xeon-scalable-sapphire-rapids-server-processors-launch-in-january&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLiu2022" class="citation web cs1">Liu, Zhiye (July 23, 2022). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/intel-xeon-sapphire-rapids-ws-specs-leaked-up-to-56-cores-350w-tdp">"Intel Sapphire Rapids Workstation Specs Leaked: Up To 56 Cores, 350W TDP"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 24,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Intel+Sapphire+Rapids+Workstation+Specs+Leaked%3A+Up+To+56+Cores%2C+350W+TDP&amp;rft.date=2022-07-23&amp;rft.aulast=Liu&amp;rft.aufirst=Zhiye&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintel-xeon-sapphire-rapids-ws-specs-leaked-up-to-56-cores-350w-tdp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMujtaba2022" class="citation web cs1">Mujtaba, Hassan (July 23, 2022). <a rel="nofollow" class="external text" href="https://wccftech.com/intel-sapphire-rapids-ws-xeon-workstation-cpu-lineup-specs-leaked-xeon-w9-up-to-56-cores-xeon-w7-up-to-28-cores-xeon-w5-up-to-16-cores/">"Intel Sapphire Rapids-WS Xeon Workstation CPU Lineup Specs Leaked: Xeon W9 Up To 56 Cores, Xeon W7 Up To 28 Cores, Xeon W5 Up To 16 Cores"</a>. <i>Wccftech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 24,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wccftech&amp;rft.atitle=Intel+Sapphire+Rapids-WS+Xeon+Workstation+CPU+Lineup+Specs+Leaked%3A+Xeon+W9+Up+To+56+Cores%2C+Xeon+W7+Up+To+28+Cores%2C+Xeon+W5+Up+To+16+Cores&amp;rft.date=2022-07-23&amp;rft.aulast=Mujtaba&amp;rft.aufirst=Hassan&amp;rft_id=https%3A%2F%2Fwccftech.com%2Fintel-sapphire-rapids-ws-xeon-workstation-cpu-lineup-specs-leaked-xeon-w9-up-to-56-cores-xeon-w7-up-to-28-cores-xeon-w5-up-to-16-cores%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/newsroom/news/intel-launches-new-xeon-workstation-processors.html">"Intel Launches New Xeon Workstation Processors – the Ultimate Solution for Professionals"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 16,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel+Launches+New+Xeon+Workstation+Processors+%E2%80%93+the+Ultimate+Solution+for+Professionals&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fnewsroom%2Fnews%2Fintel-launches-new-xeon-workstation-processors.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFChiappetta2023" class="citation web cs1">Chiappetta, Marco (February 16, 2023). <a rel="nofollow" class="external text" href="https://www.forbes.com/sites/marcochiappetta/2023/02/16/new-intel-xeon-w-processors-offer-massive-performance-boosts-for-high-end-desktops-and-workstations/">"New Intel Xeon W Processors Offer Massive Performance Boosts For High-End Desktops And Workstations"</a>. <i>Forbes</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 16,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Forbes&amp;rft.atitle=New+Intel+Xeon+W+Processors+Offer+Massive+Performance+Boosts+For+High-End+Desktops+And+Workstations&amp;rft.date=2023-02-16&amp;rft.aulast=Chiappetta&amp;rft.aufirst=Marco&amp;rft_id=https%3A%2F%2Fwww.forbes.com%2Fsites%2Fmarcochiappetta%2F2023%2F02%2F16%2Fnew-intel-xeon-w-processors-offer-massive-performance-boosts-for-high-end-desktops-and-workstations%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAlcorn2023" class="citation web cs1">Alcorn, Paul (February 15, 2023). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/intel-xeon-w-3400-w-2400-cpu-launch-hedt-overclock">"Intel Launches Overclockable Xeon W CPUs up to 56 Cores: a Return to HEDT-Class Chips"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 16,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Intel+Launches+Overclockable+Xeon+W+CPUs+up+to+56+Cores%3A+a+Return+to+HEDT-Class+Chips&amp;rft.date=2023-02-15&amp;rft.aulast=Alcorn&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintel-xeon-w-3400-w-2400-cpu-launch-hedt-overclock&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASapphire+Rapids" class="Z3988"></span></span>
</li>
</ol></div></div>
<div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1061467846">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}</style></div><div role="navigation" class="navbox" aria-labelledby="Intel_processors" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1063604349">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Intel_processors" style="font-size:114%;margin:0 4em"><a href="/wiki/List_of_Intel_processors" title="List of Intel processors">Intel processors</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Lists</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/List_of_Intel_processors" title="List of Intel processors">Processors</a>
<ul><li><a href="/wiki/List_of_Intel_Atom_processors" title="List of Intel Atom processors">Atom</a></li>
<li><a href="/wiki/List_of_Intel_Celeron_processors" title="List of Intel Celeron processors">Celeron</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_processors" title="List of Intel Pentium processors">Pentium</a>
<ul><li><a href="/wiki/List_of_Intel_Pentium_Pro_processors" title="List of Intel Pentium Pro processors">Pro</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_II_processors" title="List of Intel Pentium II processors">II</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_III_processors" title="List of Intel Pentium III processors">III</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_4_processors" title="List of Intel Pentium 4 processors">4</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_D_processors" title="List of Intel Pentium D processors">D</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_M_processors" title="List of Intel Pentium M processors">M</a></li></ul></li>
<li><a href="/wiki/List_of_Intel_Core_processors" title="List of Intel Core processors">Core</a>
<ul><li><a href="/wiki/List_of_Intel_Core_2_processors" title="List of Intel Core 2 processors">2</a></li>
<li><a href="/wiki/List_of_Intel_Core_i3_processors" title="List of Intel Core i3 processors">i3</a></li>
<li><a href="/wiki/List_of_Intel_Core_i5_processors" title="List of Intel Core i5 processors">i5</a></li>
<li><a href="/wiki/List_of_Intel_Core_i7_processors" title="List of Intel Core i7 processors">i7</a></li>
<li><a href="/wiki/List_of_Intel_Core_i9_processors" title="List of Intel Core i9 processors">i9</a></li>
<li><a href="/wiki/List_of_Intel_Core_M_processors" title="List of Intel Core M processors">M</a></li></ul></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors" title="List of Intel Xeon processors">Xeon</a></li>
<li><a href="/wiki/Intel_Quark#List_of_Intel_Quark_processors" title="Intel Quark">Quark</a></li>
<li><a href="/wiki/List_of_Intel_Itanium_processors" title="List of Intel Itanium processors">Itanium</a></li></ul></li>
<li><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></li>
<li><a href="/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/IA-32" title="IA-32">x86-32</a> (<a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/P5_(microarchitecture)" class="mw-redirect" title="P5 (microarchitecture)">P5</a></li>
<li><a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>
<ul><li><a href="/wiki/Pentium_M" title="Pentium M">P6 variant (Pentium M)</a></li>
<li><a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">P6 variant (Enhanced Pentium M)</a></li></ul></li>
<li><a href="/wiki/NetBurst" title="NetBurst">NetBurst</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a>
<ul><li><a href="/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></li></ul></li>
<li><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>
<ul><li><a href="/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></li></ul></li>
<li><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>
<ul><li><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></li></ul></li>
<li><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>
<ul><li><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></li></ul></li>
<li><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>
<ul><li><a href="/wiki/Cannon_Lake_(microprocessor)" title="Cannon Lake (microprocessor)">Cannon Lake</a></li></ul></li>
<li><a href="/wiki/Sunny_Cove_(microarchitecture)" title="Sunny Cove (microarchitecture)">Sunny Cove</a>
<ul><li><a href="/wiki/Cypress_Cove_(microarchitecture)" class="mw-redirect" title="Cypress Cove (microarchitecture)">Cypress Cove</a></li></ul></li>
<li><a href="/wiki/Willow_Cove" title="Willow Cove">Willow Cove</a></li>
<li><a href="/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86" title="X86">x86</a> <a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">ULV</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>
<ul><li><a href="/wiki/Saltwell_(microarchitecture)" class="mw-redirect" title="Saltwell (microarchitecture)">Saltwell</a></li>
<li><a href="/wiki/Silvermont" title="Silvermont">Silvermont</a></li></ul></li>
<li><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a>
<ul><li><a href="/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></li></ul></li>
<li><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>
<ul><li><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Current products</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th id="x86-64_(64-bit)" scope="row" class="navbox-group" style="width:8.5em"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="/wiki/Intel_Core#10th_generation" title="Intel Core">10th gen</a></li>
<li><a href="/wiki/Intel_Core#11th_generation" title="Intel Core">11th gen</a></li>
<li><a href="/wiki/Intel_Core#12th_generation" title="Intel Core">12th gen</a></li>
<li><a href="/wiki/Intel_Core#13th_generation" title="Intel Core">13th gen</a></li></ul></li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Discontinued</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> oriented (<a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_4004" title="Intel 4004">4004</a> (1971)</li>
<li><a href="/wiki/Intel_4040" title="Intel 4040">4040</a> (1974)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">pre-x86 (<a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_8008" title="Intel 8008">8008</a> (1972)</li>
<li><a href="/wiki/Intel_8080" title="Intel 8080">8080</a> (1974)</li>
<li><a href="/wiki/Intel_8085" title="Intel 8085">8085</a> (1977)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Early <a href="/wiki/X86" title="X86">x86</a> (<a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_8086" title="Intel 8086">8086</a> (1978)</li>
<li><a href="/wiki/Intel_8088" title="Intel 8088">8088</a> (1979)</li>
<li><a href="/wiki/Intel_80186" title="Intel 80186">80186</a> (1982)</li>
<li><a href="/wiki/Intel_80188" title="Intel 80188">80188</a> (1982)</li>
<li><a href="/wiki/Intel_80286" title="Intel 80286">80286</a> (1982)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X87" title="X87">x87</a> (external <a href="/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<dl><dt>8/16-bit databus</dt>
<dd><a href="/wiki/Intel_8087" title="Intel 8087">8087</a> (1980)</dd>
<dt>16-bit databus</dt>
<dd><a href="/wiki/80187" class="mw-redirect" title="80187">80187</a></dd>
<dd><a href="/wiki/Intel_80287" class="mw-redirect" title="Intel 80287">80287</a></dd>
<dd><a href="/wiki/Intel_80387SX" title="Intel 80387SX">80387SX</a></dd>
<dt>32-bit databus</dt>
<dd><a href="/wiki/Intel_80387" class="mw-redirect" title="Intel 80387">80387DX</a></dd>
<dd><a href="/wiki/Intel_80487" class="mw-redirect" title="Intel 80487">80487</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/IA-32" title="IA-32">IA-32</a> (<a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/I386" title="I386">80386</a>
<ul><li><a href="/wiki/Intel_80386SX" class="mw-redirect" title="Intel 80386SX">SX</a></li>
<li><a href="/wiki/Intel_80376" title="Intel 80376">376</a></li>
<li><a href="/wiki/Intel_80386EX" title="Intel 80386EX">EX</a></li></ul></li>
<li><a href="/wiki/I486" title="I486">80486</a>
<ul><li><a href="/wiki/I486SX" title="I486SX">SX</a></li>
<li><a href="/wiki/Intel_DX2" title="Intel DX2">DX2</a></li>
<li><a href="/wiki/Intel_DX4" title="Intel DX4">DX4</a></li>
<li><a href="/wiki/I486SL" title="I486SL">SL</a></li>
<li><a href="/wiki/RapidCAD" title="RapidCAD">RapidCAD</a></li>
<li><a href="/wiki/I486_OverDrive" title="I486 OverDrive">OverDrive</a></li></ul></li>
<li><a href="/wiki/Stealey" title="Stealey">A100/A110</a></li>
<li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="/wiki/List_of_Intel_Atom_processors#CE_SoCs" title="List of Intel Atom processors">CE</a></li>
<li><a href="/wiki/Atom_(system_on_a_chip)" title="Atom (system on a chip)">SoC</a></li></ul></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a> (1998)
<ul><li><a href="/wiki/Celeron#P6-based_Mobile_Celerons" title="Celeron">M</a></li>
<li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a> (2004)</li></ul></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="/wiki/Pentium_(original)" title="Pentium (original)">Original P5</a></li>
<li><a href="/wiki/Pentium_OverDrive" title="Pentium OverDrive">OverDrive</a></li>
<li><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pro</a></li>
<li><a href="/wiki/Pentium_II" title="Pentium II">II</a></li>
<li><a href="/wiki/Pentium_OverDrive#Socket_8" title="Pentium OverDrive">II OverDrive</a></li>
<li><a href="/wiki/Pentium_III" title="Pentium III">III</a></li>
<li><a href="/wiki/Pentium_4" title="Pentium 4">4</a></li>
<li><a href="/wiki/Pentium_M" title="Pentium M">M</a></li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="/wiki/Intel_Core#Core" title="Intel Core">Core</a></li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li><a href="/wiki/List_of_Intel_P6-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel P6-based Xeon microprocessors">P6-based</a></li>
<li><a href="/wiki/List_of_Intel_NetBurst-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel NetBurst-based Xeon microprocessors">NetBurst-based</a></li>
<li><a href="/wiki/List_of_Intel_Core-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel Core-based Xeon microprocessors">Core-based</a></li></ul></li>
<li><a href="/wiki/Intel_Quark" title="Intel Quark">Quark</a></li>
<li><a href="/wiki/Tolapai" title="Tolapai">Tolapai</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="/wiki/Atom_(system_on_chip)" class="mw-redirect" title="Atom (system on chip)">SoC</a></li>
<li><a href="/wiki/List_of_Intel_Atom_processors#CE_SoCs" title="List of Intel Atom processors">CE</a></li></ul></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a>
<ul><li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a></li>
<li><a href="/wiki/Celeron#Celeron_Dual-Core" title="Celeron">Dual-Core</a></li></ul></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">4</a></li>
<li><a href="/wiki/Pentium_D" title="Pentium D">D</a></li>
<li><a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Extreme Edition</a></li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="/wiki/Intel_Core_2" title="Intel Core 2">2</a></li>
<li><a href="/wiki/Intel_Core#1st_generation" title="Intel Core">1st gen</a></li>
<li><a href="/wiki/Intel_Core#2nd_generation" title="Intel Core">2nd gen</a></li>
<li><a href="/wiki/Intel_Core#3rd_generation" title="Intel Core">3rd gen</a></li>
<li><a href="/wiki/Intel_Core#4th_generation" title="Intel Core">4th gen</a></li>
<li><a href="/wiki/Intel_Core#5th_generation" title="Intel Core">5th gen</a></li>
<li><a href="/wiki/Intel_Core#6th_generation" title="Intel Core">6th gen</a></li>
<li><a href="/wiki/Intel_Core#7th_generation" title="Intel Core">7th gen</a></li>
<li><a href="/wiki/Intel_Core#8th_generation" title="Intel Core">8th gen</a></li>
<li><a href="/wiki/Intel_Core#9th_generation" title="Intel Core">9th gen</a></li>
<li><a href="/wiki/Intel_Core#10th_generation" title="Intel Core">10th gen</a></li>
<li><a href="/wiki/Intel_Core#11th_generation" title="Intel Core">11th gen</a></li>
<li><a href="/wiki/List_of_Intel_Core_M_processors" title="List of Intel Core M processors">M</a></li></ul></li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li><a href="/wiki/List_of_Intel_Xeon_processors_(Nehalem-based)" title="List of Intel Xeon processors (Nehalem-based)">Nehalem-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Sandy_Bridge-based)" title="List of Intel Xeon processors (Sandy Bridge-based)">Sandy Bridge-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Ivy_Bridge-based)" title="List of Intel Xeon processors (Ivy Bridge-based)">Ivy Bridge-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Haswell-based)" title="List of Intel Xeon processors (Haswell-based)">Haswell-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Broadwell-based)" title="List of Intel Xeon processors (Broadwell-based)">Broadwell-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Skylake-based)" title="List of Intel Xeon processors (Skylake-based)">Skylake-based</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Other</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<dl><dt><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></dt>
<dd><a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></dd>
<dt><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></dt>
<dd><a href="/wiki/Itanium" title="Itanium">Itanium</a></dd>
<dt><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></dt>
<dd><a href="/wiki/Intel_i860" title="Intel i860">i860</a></dd>
<dd><a href="/wiki/Intel_i960" title="Intel i960">i960</a></dd>
<dd><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></dd>
<dd><a href="/wiki/XScale" title="XScale">XScale</a></dd></dl>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="/wiki/Process%E2%80%93architecture%E2%80%93optimization_model" title="Process–architecture–optimization model">Process–architecture–optimization model</a></li>
<li><a href="/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">Intel GPUs</a>
<ul><li><a href="/wiki/Intel_GMA" title="Intel GMA">GMA</a></li>
<li><a href="/wiki/Intel_Graphics_Technology" title="Intel Graphics Technology">Intel HD, UHD, and Iris Graphics</a></li>
<li><a href="/wiki/Intel_Xe" title="Intel Xe">Xe</a></li>
<li><a href="/wiki/Intel_Arc" title="Intel Arc">Arc</a></li></ul></li>
<li><a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCHs</a></li>
<li><a href="/wiki/System_Controller_Hub" title="System Controller Hub">SCHs</a></li>
<li><a href="/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICHs</a></li>
<li><a href="/wiki/PCI_IDE_ISA_Xcelerator" class="mw-redirect" title="PCI IDE ISA Xcelerator">PIIXs</a></li>
<li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a></li>
<li><a href="/wiki/Larrabee_(microarchitecture)" title="Larrabee (microarchitecture)">Larrabee</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Intel_CPU_core_roadmaps_from_P6_to_Lunar_Lake" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Intel_processor_roadmap" title="Template:Intel processor roadmap"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Intel_processor_roadmap" title="Template talk:Intel processor roadmap"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processor_roadmap&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Intel_CPU_core_roadmaps_from_P6_to_Lunar_Lake" style="font-size:114%;margin:0 4em">Intel CPU core roadmaps from <a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a> to Lunar Lake</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"><table class="wikitable" style="border:none; text-align:center;">
    <tbody><tr>
        <th colspan="2" style="background-color:#E6E6FF"><a href="/wiki/Intel_Atom" title="Intel Atom">Atom (ULV)</a></th>
        <td rowspan="38" style="background-color:white; border:none;"></td>
        <th rowspan="2">Feature size</th>
        <td rowspan="38" style="background-color:white; border:none;"></td>
        <th colspan="2" style="background-color:#E6E6FF"><a href="/wiki/X86" title="X86">x86</a></th>
        <td colspan="6" rowspan="7" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <th style="background-color:#E6E6FF"><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarch.</a></th>
        <th style="background-color:#E6E6FF">Step</th>
        <th style="background-color:#E6E6FF"><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarch.</a></th>
        <th style="background-color:#E6E6FF">Step</th>
    </tr>
    <tr>
        <td colspan="2" rowspan="13"></td>
        <th><a href="/wiki/600_nm_process" title="600 nm process">600 nm</a></th>
        <td rowspan="12"><b><a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a></b></td>
        <td><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br />(133 MHz)</td>
    </tr>
    <tr>
        <th><a href="/wiki/600_nm_process" title="600 nm process">500 nm</a></th>
        <td><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br />(150 MHz)</td>
    </tr>
    <tr>
        <th rowspan="2"><a href="/wiki/350_nm_process" title="350 nm process">350 nm</a></th>
        <td><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br />(166–200 MHz)</td>
    </tr>
    <tr>
        <td><a href="/wiki/Klamath_(microprocessor)" class="mw-redirect" title="Klamath (microprocessor)">Klamath</a></td>
    </tr>
    <tr>
        <th rowspan="2"><a href="/wiki/250_nm_process" title="250 nm process">250 nm</a></th>
        <td><a href="/wiki/Deschutes_(microprocessor)" class="mw-redirect" title="Deschutes (microprocessor)">Deschutes</a></td>
    </tr>
    <tr>
        <td><a href="/wiki/Katmai_(microprocessor)" class="mw-redirect" title="Katmai (microprocessor)">Katmai</a></td>
        <td rowspan="7" style="background-color:white; border:none;"></td>
        <th style="background-color:#E6E6FF"><a href="/wiki/NetBurst" title="NetBurst">NetBurst</a></th>
        <td colspan="4" rowspan="3" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <th><a href="/wiki/180_nm_process" title="180 nm process">180 nm</a></th>
        <td><a href="/wiki/Coppermine_(microprocessor)" class="mw-redirect" title="Coppermine (microprocessor)">Coppermine</a></td>
        <td><a href="/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a></td>
    </tr>
    <tr>
        <th rowspan="2"><a href="/wiki/130_nm_process" title="130 nm process">130 nm</a></th>
        <td><a href="/wiki/Tualatin_(microprocessor)" class="mw-redirect" title="Tualatin (microprocessor)">Tualatin</a></td>
        <td rowspan="2"><a href="/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a></td>
    </tr>
    <tr>
        <td><a href="/wiki/Banias_(microprocessor)" class="mw-redirect" title="Banias (microprocessor)">Banias</a></td>
        <td style="background-color:white; border:none;"></td>
        <th style="background-color:#E6E6FF"><a href="/wiki/Hyper-threading" title="Hyper-threading">NetBurst(HT)</a></th>
        <td style="background-color:white; border:none;"></td>
        <th style="background-color:#E6E6FF">NetBurst(<a href="/wiki/Multi-core_processor" title="Multi-core processor">×2</a>)</th>
    </tr>
    <tr>
        <th rowspan="2"><a href="/wiki/90_nm_process" title="90 nm process">90 nm</a></th>
        <td rowspan="2"><a href="/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a></td>
        <td><a href="/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a></td>
        <td style="background-color:white; border:none;">⇨</td>
        <td><a href="/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">Prescott‑2M</a></td>
        <td style="background-color:white; border:none;">⇨</td>
        <td><a href="/wiki/Smithfield_(microprocessor)" class="mw-redirect" title="Smithfield (microprocessor)">Smithfield</a></td>
    </tr>
    <tr>
        <td><s><a href="/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas</a></s></td>
        <td style="background-color:white; border:none;">→</td>
        <td>⇩</td>
        <td style="background-color:white; border:none;">→</td>
        <td><s><a href="/wiki/Tejas_and_Jayhawk#Design_and_microarchitecture" title="Tejas and Jayhawk">Cedarmill (Tejas)</a></s></td>
    </tr>
    <tr>
        <th rowspan="2"><a href="/wiki/65_nm_process" title="65 nm process">65 nm</a></th>
        <td><a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a></td>
        <td><s><a href="/wiki/NetBurst#Successor" title="NetBurst">Nehalem (NetBurst)</a></s></td>
        <td style="background-color:white; border:none;"></td>
        <td><a href="/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a></td>
        <td style="background-color:white; border:none;">⇨</td>
        <td><a href="/wiki/Presler_(microprocessor)" class="mw-redirect" title="Presler (microprocessor)">Presler</a></td>
    </tr>
    <tr>
        <td rowspan="2"><b>Core</b></td>
        <td><a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Merom</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">4 cores on mainstream desktop, <a href="/wiki/DDR3" class="mw-redirect" title="DDR3">DDR3</a> introduced</td>
    </tr>
    <tr>
        <td rowspan="4"><b>Bonnell</b></td>
        <td rowspan="2"><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a></td>
        <th rowspan="2"><a href="/wiki/45_nm_process" title="45 nm process">45 nm</a></th>
        <td><a href="/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></td>
        <td colspan="6" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <td rowspan="2"><b>Nehalem</b></td>
        <td><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="/wiki/Hyper-threading" title="Hyper-threading">HT</a> reintroduced, integrated <a href="/wiki/Memory_controller" title="Memory controller">MC</a>, PCH<br />L3-cache introduced, 256KB L2-cache/core</td>
    </tr>
    <tr>
        <td rowspan="2"><a href="/wiki/Saltwell_(microarchitecture)" class="mw-redirect" title="Saltwell (microarchitecture)">Saltwell</a></td>
        <th rowspan="2"><a href="/wiki/32_nm_process" title="32 nm process">32 nm</a></th>
        <td><a href="/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">Introduced GPU on same package and <a href="/wiki/AES-NI" class="mw-redirect" title="AES-NI">AES-NI</a></td>
    </tr>
    <tr>
        <td rowspan="2"><b>Sandy Bridge</b></td>
        <td><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">On-die ring bus, no more non-<a href="/wiki/UEFI" title="UEFI">UEFI</a> motherboards</td>
    </tr>
    <tr>
        <td rowspan="4"><b>Silvermont</b></td>
        <td rowspan="2"><a href="/wiki/Silvermont" title="Silvermont">Silvermont</a></td>
        <th rowspan="2"><a href="/wiki/22_nm_process" title="22 nm process">22 nm</a></th>
        <td><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <td rowspan="2"><b>Haswell</b></td>
        <td><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">FIVR</td>
    </tr>
    <tr>
        <td rowspan="2"><a href="/wiki/Airmont_(microarchitecture)" class="mw-redirect" title="Airmont (microarchitecture)">Airmont</a></td>
        <th rowspan="9"><a href="/wiki/14_nm_process" title="14 nm process">14 nm</a></th>
        <td><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <td rowspan="7"><b>Skylake</b></td>
        <td><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="/wiki/DDR4" class="mw-redirect" title="DDR4">DDR4</a> introduced on mainstream desktop</td>
    </tr>
    <tr>
        <td rowspan="7"><b>Goldmont</b></td>
        <td rowspan="3"><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a></td>
        <td><a href="/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none;"></td>
    </tr>
    <tr>
        <td><a href="/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">6 cores on mainstream desktop</td>
    </tr>
    <tr>
        <td><a href="/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; text-align:left; border:none;">Mobile-only</td>
    </tr>
    <tr>
        <td rowspan="4"><a href="/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></td>
        <td><a href="/wiki/Whiskey_Lake" title="Whiskey Lake">Whiskey Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; text-align:left; border:none;">Mobile-only</td>
    </tr>
    <tr>
        <td><a href="/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a> Refresh</td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">8 cores on mainstream desktop</td>
    </tr>
    <tr>
        <td><a href="/wiki/Comet_Lake_(microprocessor)" class="mw-redirect" title="Comet Lake (microprocessor)">Comet Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; text-align:left; border:none;">10 cores on mainstream desktop</td>
    </tr>
    <tr>
        <td><b><a href="/wiki/Cypress_Cove_(microarchitecture)" class="mw-redirect" title="Cypress Cove (microarchitecture)">Cypress Cove</a></b></td>
        <td><a href="/wiki/Rocket_Lake" title="Rocket Lake">Rocket Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none; text-align:left;">Backported Sunny Cove microarchitecture for 14nm</td>
    </tr>
    <tr>
        <td rowspan="3"><b>Tremont</b></td>
        <td rowspan="3"><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a></td>
        <th rowspan="3"><a href="/wiki/10_nm_process" title="10 nm process">10 nm</a></th>
        <td><b>Palm Cove</b></td>
        <td><a href="/wiki/Cannon_Lake_(microarchitecture)" class="mw-redirect" title="Cannon Lake (microarchitecture)">Cannon Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="text-align:left; background-color:white; border:none;">Mobile-only</td>
    </tr>
    <tr>
        <td><strong><a href="/wiki/Sunny_Cove" class="mw-redirect" title="Sunny Cove">Sunny Cove</a></strong></td>
        <td><a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; text-align: left; border:none;">512 KB L2-cache/core</td>
    </tr>
    <tr>
        <td><b><a href="/wiki/Willow_Cove" title="Willow Cove">Willow Cove</a></b></td>
        <td><a href="/wiki/Tiger_Lake" title="Tiger Lake">Tiger Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none; text-align:left;"><a href="/wiki/Intel_Xe" title="Intel Xe">X<sup>e</sup></a> graphics engine</td>
    </tr>
    <tr>
        <td rowspan="2"><b>Gracemont</b></td>
        <td rowspan="2"><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a></td>
        <th rowspan="2"><a href="/wiki/7_nm_process" title="7 nm process">Intel 7</a></th>
        <td><b><a href="/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a></b></td>
        <td><a href="/wiki/Alder_Lake" title="Alder Lake">Alder Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white; border:none; text-align:left;">Hybrid, DDR5, PCIe 5.0</td>
    </tr>
    <tr>
        <td><b><a href="/wiki/Golden_Cove#Raptor_Cove" title="Golden Cove">Raptor Cove</a></b></td>
        <td><a href="/wiki/Raptor_Lake" title="Raptor Lake">Raptor Lake</a></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white;border:none;"></td>
    </tr>
    <tr>
        <td><b>Crestmont</b></td>
        <td>Crestmont</td>
        <th><a href="/wiki/5_nm_process" title="5 nm process">Intel 4</a></th>
        <td><b>Redwood Cove</b></td>
        <td><i><a href="/wiki/Meteor_Lake" title="Meteor Lake">Meteor Lake</a></i></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white;border:none;"></td>
    </tr>
    <tr>
        <td><b>Skymont</b></td>
        <td>Skymont</td>
        <th><a href="/wiki/2_nm_process" title="2 nm process">Intel 20A</a></th>
        <td><b>Lion Cove</b></td>
        <td><i><a href="/w/index.php?title=Arrow_Lake_(microprocessor)&amp;action=edit&amp;redlink=1" class="new" title="Arrow Lake (microprocessor) (page does not exist)">Arrow Lake</a></i></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white;border:none;"></td>
    </tr>
    <tr>
        <td><b>TBA</b></td>
        <td>TBA</td>
        <th><a href="/wiki/2_nm_process" title="2 nm process">Intel 18A</a></th>
        <td><b>TBA</b></td>
        <td><i><a href="/w/index.php?title=Lunar_Lake&amp;action=edit&amp;redlink=1" class="new" title="Lunar Lake (page does not exist)">Lunar Lake</a></i></td>
        <td style="text-align:left; background-color:white; border:none;"></td>
        <td colspan="6" style="background-color:white;border:none;"></td>
    </tr>
    <tr class="mw-empty-elt">
</tr></tbody></table>
<ul style="text-align:left;">
    <li><s>Strike-through</s> indicates cancelled processors
    </li><li><b>Bold names</b> are microarchitectures
    </li><li><i>Italic names</i> are future processors
</li></ul></div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw2303
Cached time: 20230705204923
Cache expiry: 1814400
Reduced expiry: false
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 0.496 seconds
Real time usage: 0.602 seconds
Preprocessor visited node count: 3639/1000000
Post‐expand include size: 177539/2097152 bytes
Template argument size: 3093/2097152 bytes
Highest expansion depth: 20/100
Expensive parser function count: 3/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 131954/5000000 bytes
Lua time usage: 0.286/10.000 seconds
Lua memory usage: 7967648/52428800 bytes
Number of Wikibase entities loaded: 0/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  483.477      1 -total
 46.50%  224.804      1 Template:Reflist
 40.36%  195.145     39 Template:Cite_web
 16.22%   78.412      5 Template:Navbox
 14.88%   71.951      1 Template:Intel_processors
 14.09%   68.141      1 Template:Infobox_CPU
 12.88%   62.283      1 Template:Infobox
 10.86%   52.529      1 Template:Short_description
  5.40%   26.118      2 Template:Pagetype
  3.99%   19.270     11 Template:Unbulleted_list
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:55402532-0!canonical and timestamp 20230705204923 and revision id 1162730597. Rendering was triggered because: page-view
 -->
</div><!--esi <esi:include src="/esitest-fa8a495983347898/content" /> --><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Sapphire_Rapids&amp;oldid=1162730597">https://en.wikipedia.org/w/index.php?title=Sapphire_Rapids&amp;oldid=1162730597</a>"</div></div>
					<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Intel_products" title="Category:Intel products">Intel products</a></li><li><a href="/wiki/Category:Intel_microprocessors" title="Category:Intel microprocessors">Intel microprocessors</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li><li><a href="/wiki/Category:Use_mdy_dates_from_October_2019" title="Category:Use mdy dates from October 2019">Use mdy dates from October 2019</a></li></ul></div></div>
				</div>
			</main>
			
		</div>
		<div class="mw-footer-container">
			
<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 30 June 2023, at 20:27<span class="anonymous-show">&#160;(UTC)</span>.</li>
	<li id="footer-info-copyright">Text is available under the <a rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike License 4.0</a><a rel="license" href="//creativecommons.org/licenses/by-sa/4.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="/wiki/Wikipedia:About">About Wikipedia</a></li>
	<li id="footer-places-disclaimers"><a href="/wiki/Wikipedia:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
	<li id="footer-places-wm-codeofconduct"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Universal_Code_of_Conduct">Code of Conduct</a></li>
	<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Sapphire_Rapids&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	<li id="footer-places-developers"><a href="https://developer.wikimedia.org">Developers</a></li>
	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement">Cookie statement</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/footer/wikimedia-button.png" srcset="/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation" loading="lazy" /></a></li>
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/footer/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"></a></li>
</ul>

</footer>

		</div>
	</div> 
</div> 
<div class='vector-settings'>
	
<button
	id=""
	class="cdx-button cdx-button--icon-only vector-limited-width-toggle"
	><span class="vector-icon mw-ui-icon-fullScreen mw-ui-icon-wikimedia-fullScreen"></span>

<span>Toggle limited content width</span>

</button>

</div>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgHostname":"mw2433","wgBackendResponseTime":92,"wgPageParseReport":{"limitreport":{"cputime":"0.496","walltime":"0.602","ppvisitednodes":{"value":3639,"limit":1000000},"postexpandincludesize":{"value":177539,"limit":2097152},"templateargumentsize":{"value":3093,"limit":2097152},"expansiondepth":{"value":20,"limit":100},"expensivefunctioncount":{"value":3,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":131954,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00%  483.477      1 -total"," 46.50%  224.804      1 Template:Reflist"," 40.36%  195.145     39 Template:Cite_web"," 16.22%   78.412      5 Template:Navbox"," 14.88%   71.951      1 Template:Intel_processors"," 14.09%   68.141      1 Template:Infobox_CPU"," 12.88%   62.283      1 Template:Infobox"," 10.86%   52.529      1 Template:Short_description","  5.40%   26.118      2 Template:Pagetype","  3.99%   19.270     11 Template:Unbulleted_list"]},"scribunto":{"limitreport-timeusage":{"value":"0.286","limit":"10.000"},"limitreport-memusage":{"value":7967648,"limit":52428800}},"cachereport":{"origin":"mw2303","timestamp":"20230705204923","ttl":1814400,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Sapphire Rapids","url":"https:\/\/en.wikipedia.org\/wiki\/Sapphire_Rapids","sameAs":"http:\/\/www.wikidata.org\/entity\/Q116790107","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q116790107","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2017-10-01T06:38:04Z","dateModified":"2023-06-30T20:27:52Z","headline":"Wikimedia disambiguation page"}</script><script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Sapphire Rapids","url":"https:\/\/en.wikipedia.org\/wiki\/Sapphire_Rapids","sameAs":"http:\/\/www.wikidata.org\/entity\/Q116790107","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q116790107","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2017-10-01T06:38:04Z","dateModified":"2023-06-30T20:27:52Z","headline":"Wikimedia disambiguation page"}</script>
</body>
</html>