\subsection{ddr2\+\_\+example\+\_\+top Entity Reference}
\label{classddr2__example__top}\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}


Collaboration diagram for ddr2\+\_\+example\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=176pt]{d7/d5e/classddr2__example__top__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf europa} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf altera} 
\item 
{\bf altera\+\_\+mf} 
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf altera\+\_\+europa\+\_\+support\+\_\+lib}   
\item 
{\bf  all }   
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf std\+\_\+logic\+\_\+arith}   
\item 
{\bf std\+\_\+logic\+\_\+unsigned}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clock\+\_\+source}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf global\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ba}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cas\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cke}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cs\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dm}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dq}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dqs}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+odt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ras\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+we\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pnf}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pnf\+\_\+per\+\_\+byte}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+complete}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+status}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 38} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}! all @{ all }}
\index{ all @{ all }!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{ all }]{\setlength{\rightskip}{0pt plus 5cm}{\bf  all }\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__top_a470a86ce8776f637b0483eabf2d92ad2}


Definition at line {\bf 22} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!altera@{altera}}
\index{altera@{altera}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{altera}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__example__top_a6225a53bc3f8773294fcf63b77915332}


Definition at line {\bf 18} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!altera\+\_\+europa\+\_\+support\+\_\+lib@{altera\+\_\+europa\+\_\+support\+\_\+lib}}
\index{altera\+\_\+europa\+\_\+support\+\_\+lib@{altera\+\_\+europa\+\_\+support\+\_\+lib}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{altera\+\_\+europa\+\_\+support\+\_\+lib}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+europa\+\_\+support\+\_\+lib}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__top_a44a4f9dd5bb8c6900279ff4b4fd71103}


Definition at line {\bf 19} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__example__top_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 21} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!clock\+\_\+source@{clock\+\_\+source}}
\index{clock\+\_\+source@{clock\+\_\+source}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{clock\+\_\+source}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clock\+\_\+source} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a95893c1384cc3690786b28259a642e78}


Definition at line {\bf 41} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!global\+\_\+reset\+\_\+n@{global\+\_\+reset\+\_\+n}}
\index{global\+\_\+reset\+\_\+n@{global\+\_\+reset\+\_\+n}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{global\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf global\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_af7e9fe89a5a1946a55cb9769dee37a11}


Definition at line {\bf 42} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__example__top_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 24} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+addr@{mem\+\_\+addr}}
\index{mem\+\_\+addr@{mem\+\_\+addr}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+addr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a6ebd63d6ab445edbfddde13873c36097}


Definition at line {\bf 45} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+ba@{mem\+\_\+ba}}
\index{mem\+\_\+ba@{mem\+\_\+ba}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ba} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a69c33ce1ac1c700098b4119f71a8b9ca}


Definition at line {\bf 46} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+cas\+\_\+n@{mem\+\_\+cas\+\_\+n}}
\index{mem\+\_\+cas\+\_\+n@{mem\+\_\+cas\+\_\+n}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cas\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_ae93246f37c66946ff9a04845c2f74597}


Definition at line {\bf 47} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+cke@{mem\+\_\+cke}}
\index{mem\+\_\+cke@{mem\+\_\+cke}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cke} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_ab5e2761b7646abfbd3a2582181a23949}


Definition at line {\bf 48} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+clk@{mem\+\_\+clk}}
\index{mem\+\_\+clk@{mem\+\_\+clk}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_ad18b1719a78b0e3057345b0d58fbdf99}


Definition at line {\bf 49} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+clk\+\_\+n@{mem\+\_\+clk\+\_\+n}}
\index{mem\+\_\+clk\+\_\+n@{mem\+\_\+clk\+\_\+n}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk\+\_\+n} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_acb82ca9a03249fe1ec9968c46cb7ac9a}


Definition at line {\bf 50} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+cs\+\_\+n@{mem\+\_\+cs\+\_\+n}}
\index{mem\+\_\+cs\+\_\+n@{mem\+\_\+cs\+\_\+n}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cs\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_acf03476a77ce8202385a29c1c710dde0}


Definition at line {\bf 51} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+dm@{mem\+\_\+dm}}
\index{mem\+\_\+dm@{mem\+\_\+dm}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dm} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a0b830fa20909f3f790e039430e43d833}


Definition at line {\bf 52} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+dq@{mem\+\_\+dq}}
\index{mem\+\_\+dq@{mem\+\_\+dq}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dq} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a523acbc776ea0d4bb3636c1762b97bbb}


Definition at line {\bf 53} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+dqs@{mem\+\_\+dqs}}
\index{mem\+\_\+dqs@{mem\+\_\+dqs}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dqs} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a4dc9f36564489295eb0ba3ba315de770}


Definition at line {\bf 54} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+odt@{mem\+\_\+odt}}
\index{mem\+\_\+odt@{mem\+\_\+odt}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+odt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a95035645a864ed754fadafcc327d8193}


Definition at line {\bf 55} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+ras\+\_\+n@{mem\+\_\+ras\+\_\+n}}
\index{mem\+\_\+ras\+\_\+n@{mem\+\_\+ras\+\_\+n}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ras\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a66af27d2b7e4e52023322398b6717931}


Definition at line {\bf 56} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!mem\+\_\+we\+\_\+n@{mem\+\_\+we\+\_\+n}}
\index{mem\+\_\+we\+\_\+n@{mem\+\_\+we\+\_\+n}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{mem\+\_\+we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+we\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a35033f28d92e7fd56a7a75dc0a10004e}


Definition at line {\bf 57} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!pnf@{pnf}}
\index{pnf@{pnf}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{pnf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pnf} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a7b1bdb11b69e6ce73043ca2ed0568d8c}


Definition at line {\bf 58} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!pnf\+\_\+per\+\_\+byte@{pnf\+\_\+per\+\_\+byte}}
\index{pnf\+\_\+per\+\_\+byte@{pnf\+\_\+per\+\_\+byte}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{pnf\+\_\+per\+\_\+byte}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pnf\+\_\+per\+\_\+byte} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_ae9516037e54a409f850c9409abb43ae2}


Definition at line {\bf 59} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__top_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 25} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+arith}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__top_a0f5ecc6613f63d07f7963a97b1b26095}


Definition at line {\bf 26} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__top_a598da929e807d58939b47499e8bc9fa8}


Definition at line {\bf 27} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!test\+\_\+complete@{test\+\_\+complete}}
\index{test\+\_\+complete@{test\+\_\+complete}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{test\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+complete} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_aac212ddd4ec9be4961eceb8ef19aaecb}


Definition at line {\bf 60} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}!test\+\_\+status@{test\+\_\+status}}
\index{test\+\_\+status@{test\+\_\+status}!ddr2\+\_\+example\+\_\+top@{ddr2\+\_\+example\+\_\+top}}
\paragraph[{test\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+status} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__top_a65a7437c6740f28b77bc3969eb804463}


Definition at line {\bf 62} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+example\+\_\+top.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+example\+\_\+top\+\_\+1.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+example\+\_\+top\+\_\+2.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+example\+\_\+top\+\_\+3.\+vhd}\end{DoxyCompactItemize}
