library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;

entity modnc is
    Port ( clk, rst : in  STD_LOGIC;
           Q : out  STD_LOGIC_VECTOR (3 downto 0));
end modnc;

architecture counter_arch of modnc is
signal TEMP_Q : STD_LOGIC_VECTOR (3 downto 0);
begin
process (CLK)

begin

if rising_edge(CLK) then 
	if RST = '1' then 
		TEMP_Q <= (others => '0');
	else
	if(TEMP_Q = "1001") then
		TEMP_Q <= (others => '0'); 
	else 
		TEMP_Q <= TEMP_Q + 1; 
	end if; 
	end if; 
	end if; 
end process; 
Q <= TEMP_Q;

end counter_arch;
