GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\gowin\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\gowin\src\gowin_prom\gowin_prom.v'
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\gowin\src\gowin_ram16sdp_rstack\rstack_ssram.v'
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\gowin\src\gowin_ram16sdp_stack\stack_ssram.v'
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\gowin\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\gowin\src\gowin_sdpb\gowin_sdpb.v'
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\brus16_controller.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\brus16_controller.sv":17)
Back to file 'C:\Users\Joe\dev\brus16\src\brus16_controller.sv'("C:\Users\Joe\dev\brus16\src\brus16_controller.sv":17)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\brus16_top.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\brus16_top.sv":5)
Back to file 'C:\Users\Joe\dev\brus16\src\brus16_top.sv'("C:\Users\Joe\dev\brus16\src\brus16_top.sv":5)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\bsram.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\bsram.sv":7)
Back to file 'C:\Users\Joe\dev\brus16\src\bsram.sv'("C:\Users\Joe\dev\brus16\src\bsram.sv":7)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\button_controller.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\button_controller.sv":7)
Back to file 'C:\Users\Joe\dev\brus16\src\button_controller.sv'("C:\Users\Joe\dev\brus16\src\button_controller.sv":7)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\button_handler.sv'
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\cpu\alu.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\cpu\alu.sv":5)
Back to file 'C:\Users\Joe\dev\brus16\src\cpu\alu.sv'("C:\Users\Joe\dev\brus16\src\cpu\alu.sv":5)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\cpu\cpu.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\cpu\cpu.sv":9)
Back to file 'C:\Users\Joe\dev\brus16\src\cpu\cpu.sv'("C:\Users\Joe\dev\brus16\src\cpu\cpu.sv":9)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\cpu\rstack.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\cpu\rstack.sv":7)
Back to file 'C:\Users\Joe\dev\brus16\src\cpu\rstack.sv'("C:\Users\Joe\dev\brus16\src\cpu\rstack.sv":7)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\cpu\stack.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\cpu\stack.sv":7)
Back to file 'C:\Users\Joe\dev\brus16\src\cpu\stack.sv'("C:\Users\Joe\dev\brus16\src\cpu\stack.sv":7)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\gpu\btree_mux.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\gpu\btree_mux.sv":6)
Back to file 'C:\Users\Joe\dev\brus16\src\gpu\btree_mux.sv'("C:\Users\Joe\dev\brus16\src\gpu\btree_mux.sv":6)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\gpu\btree_mux_layer.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\gpu\btree_mux_layer.sv":5)
Back to file 'C:\Users\Joe\dev\brus16\src\gpu\btree_mux_layer.sv'("C:\Users\Joe\dev\brus16\src\gpu\btree_mux_layer.sv":5)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\gpu\comparator.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\gpu\comparator.sv":9)
Back to file 'C:\Users\Joe\dev\brus16\src\gpu\comparator.sv'("C:\Users\Joe\dev\brus16\src\gpu\comparator.sv":9)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\gpu\gpu.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":31)
Back to file 'C:\Users\Joe\dev\brus16\src\gpu\gpu.sv'("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":31)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\gpu\gpu_mem.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\gpu\gpu_mem.sv":9)
Back to file 'C:\Users\Joe\dev\brus16\src\gpu\gpu_mem.sv'("C:\Users\Joe\dev\brus16\src\gpu\gpu_mem.sv":9)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\gpu\gpu_receiver_fsm.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\gpu\gpu_receiver_fsm.sv":1)
Back to file 'C:\Users\Joe\dev\brus16\src\gpu\gpu_receiver_fsm.sv'("C:\Users\Joe\dev\brus16\src\gpu\gpu_receiver_fsm.sv":1)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\hdmi.sv'
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\prom.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\prom.sv":7)
Back to file 'C:\Users\Joe\dev\brus16\src\prom.sv'("C:\Users\Joe\dev\brus16\src\prom.sv":7)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\rect_copy_controller.sv'
Analyzing included file 'C:\Users\Joe\dev\brus16\src\constants.svh'("C:\Users\Joe\dev\brus16\src\rect_copy_controller.sv":12)
Back to file 'C:\Users\Joe\dev\brus16\src\rect_copy_controller.sv'("C:\Users\Joe\dev\brus16\src\rect_copy_controller.sv":12)
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\test.sv'
Analyzing Verilog file 'C:\Users\Joe\dev\brus16\src\vga_controller.sv'
Compiling module 'brus16_top'("C:\Users\Joe\dev\brus16\src\brus16_top.sv":8)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\Joe\dev\brus16\src\brus16_top.sv":108)
Compiling module 'vga_controller'("C:\Users\Joe\dev\brus16\src\vga_controller.sv":1)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\Joe\dev\brus16\src\vga_controller.sv":62)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\Joe\dev\brus16\src\vga_controller.sv":64)
Compiling module 'brus16_controller'("C:\Users\Joe\dev\brus16\src\brus16_controller.sv":20)
Compiling module 'cpu'("C:\Users\Joe\dev\brus16\src\cpu\cpu.sv":12)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\Joe\dev\brus16\src\cpu\cpu.sv":45)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("C:\Users\Joe\dev\brus16\src\cpu\cpu.sv":46)
Compiling module 'stack'("C:\Users\Joe\dev\brus16\src\cpu\stack.sv":10)
Extracting RAM for identifier 'data'("C:\Users\Joe\dev\brus16\src\cpu\stack.sv":32)
WARN  (EX3780) : Using initial value of 'i' since it is never assigned("C:\Users\Joe\dev\brus16\src\cpu\stack.sv":46)
Compiling module 'rstack'("C:\Users\Joe\dev\brus16\src\cpu\rstack.sv":10)
Extracting RAM for identifier 'data'("C:\Users\Joe\dev\brus16\src\cpu\rstack.sv":29)
WARN  (EX3780) : Using initial value of 'i' since it is never assigned("C:\Users\Joe\dev\brus16\src\cpu\rstack.sv":42)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Joe\dev\brus16\src\cpu\cpu.sv":117)
Compiling module 'alu'("C:\Users\Joe\dev\brus16\src\cpu\alu.sv":8)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Joe\dev\brus16\src\cpu\cpu.sv":190)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\Users\Joe\dev\brus16\src\cpu\cpu.sv":191)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("C:\Users\Joe\dev\brus16\src\cpu\cpu.sv":208)
Compiling module 'rect_copy_controller'("C:\Users\Joe\dev\brus16\src\rect_copy_controller.sv":15)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Joe\dev\brus16\src\rect_copy_controller.sv":73)
Compiling module 'bsram'("C:\Users\Joe\dev\brus16\src\bsram.sv":10)
Extracting RAM for identifier 'data'("C:\Users\Joe\dev\brus16\src\bsram.sv":28)
WARN  (EX3780) : Using initial value of 'i' since it is never assigned("C:\Users\Joe\dev\brus16\src\bsram.sv":38)
WARN  (EX3988) : Cannot open file 'data.txt'("C:\Users\Joe\dev\brus16\src\bsram.sv":41)
Compiling module 'prom'("C:\Users\Joe\dev\brus16\src\prom.sv":10)
Extracting RAM for identifier 'data'("C:\Users\Joe\dev\brus16\src\prom.sv":24)
WARN  (EX3780) : Using initial value of 'i' since it is never assigned("C:\Users\Joe\dev\brus16\src\prom.sv":31)
WARN  (EX3988) : Cannot open file 'program.txt'("C:\Users\Joe\dev\brus16\src\prom.sv":34)
Compiling module 'gpu'("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":34)
Extracting RAM for identifier 'rect_idxs'("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":93)
WARN  (EX3780) : Using initial value of 'j' since it is never assigned("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":229)
Compiling module 'gpu_receiver_fsm'("C:\Users\Joe\dev\brus16\src\gpu\gpu_receiver_fsm.sv":4)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\Joe\dev\brus16\src\gpu\gpu_receiver_fsm.sv":101)
Compiling module 'gpu_mem(SIZE=64,DATA_WIDTH=10)'("C:\Users\Joe\dev\brus16\src\gpu\gpu_mem.sv":12)
WARN  (EX3780) : Using initial value of 'i' since it is never assigned("C:\Users\Joe\dev\brus16\src\gpu\gpu_mem.sv":42)
Compiling module 'gpu_mem(SIZE=64)'("C:\Users\Joe\dev\brus16\src\gpu\gpu_mem.sv":12)
WARN  (EX3780) : Using initial value of 'i' since it is never assigned("C:\Users\Joe\dev\brus16\src\gpu\gpu_mem.sv":42)
Compiling module 'comparator'("C:\Users\Joe\dev\brus16\src\gpu\comparator.sv":12)
WARN  (EX2420) : Latch inferred for net 'color[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (EX3101) : 'color' inside always_comb block does not represent combinational logic("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
NOTE  (EX0101) : Current top module is "brus16_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'color[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
WARN  (DI0003) : Latch inferred for net 'color[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Joe\dev\brus16\src\gpu\gpu.sv":198)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "rstack" instantiated to "rstack" is swept in optimizing("C:\Users\Joe\dev\brus16\src\cpu\cpu.sv":98)
WARN  (NL0002) : The module "prom" instantiated to "program_memory" is swept in optimizing("C:\Users\Joe\dev\brus16\src\brus16_top.sv":269)
[95%] Generate netlist file "C:\Users\Joe\dev\brus16\gowin\impl\gwsynthesis\gowin.vg" completed
[100%] Generate report file "C:\Users\Joe\dev\brus16\gowin\impl\gwsynthesis\gowin_syn.rpt.html" completed
GowinSynthesis finish
