vhdl work "C:\Users\Thomes\Desktop\UART\UART VHDL\GENERATE_PARITYBIT.vhd"
