ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Oct 05, 2014 at 17:26:36 PDT
ncverilog
	+libext+.tsbvlibp
	+access+r
	+sv
	-y
	/apps/toshiba/sjsu/verilog/tc240c
	tc.sv
	calc_gates.v
file: tc.sv
	module worklib.top:sv
		errors: 0, warnings: 0
file: calc_gates.v
	module worklib.calc:v
		errors: 0, warnings: 0
		Caching library 'tc240c' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  CIVDX1 U1338 ( .A(n1749), .Z1(product[7]) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,826|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDXL U1363 ( .A(n184), .Z0(n182) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,851|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z1

  CIVDXL U2 ( .A(n26), .Z1(n7) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,1507|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U4 ( .A(n22), .Z1(n9) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,1509|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U6 ( .A(n25), .Z1(n11) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,1511|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U8 ( .A(n24), .Z1(n13) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,1513|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U10 ( .A(n23), .Z1(n15) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,1515|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U12 ( .A(n20), .Z1(n17) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,1517|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U14 ( .A(n21), .Z1(n19) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,1519|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U1 ( .A(n21), .Z1(n6) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,3047|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U3 ( .A(n19), .Z1(n8) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,3049|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U5 ( .A(n18), .Z1(n10) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,3051|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U7 ( .A(n17), .Z1(n12) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,3053|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U9 ( .A(n22), .Z1(n14) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,3055|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U11 ( .A(n20), .Z1(n16) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,3057|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDX1 U1322 ( .A(n1742), .Z1(product[7]) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,3898|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDXL U1 ( .A(n24), .Z1(n6) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,4566|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U3 ( .A(n19), .Z1(n8) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,4568|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U5 ( .A(n22), .Z1(n10) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,4570|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U7 ( .A(n21), .Z1(n12) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,4572|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U9 ( .A(n20), .Z1(n14) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,4574|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U11 ( .A(n25), .Z1(n16) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,4576|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U13 ( .A(n23), .Z1(n18) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,4578|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U1 ( .A(n30), .Z1(n6) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,5449|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U3 ( .A(n25), .Z1(n8) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,5451|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U5 ( .A(n28), .Z1(n10) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,5453|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U7 ( .A(n27), .Z1(n12) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,5455|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U9 ( .A(n26), .Z1(n14) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,5457|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U11 ( .A(n33), .Z1(n16) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,5459|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U13 ( .A(n32), .Z1(n18) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,5461|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U15 ( .A(n31), .Z1(n20) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,5463|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U17 ( .A(n29), .Z1(n22) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,5465|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U19 ( .A(n34), .Z1(n24) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,5467|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U1 ( .A(n33), .Z1(n6) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,6336|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U3 ( .A(n29), .Z1(n8) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,6338|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U5 ( .A(n25), .Z1(n10) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,6340|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U7 ( .A(n26), .Z1(n12) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,6342|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U9 ( .A(n31), .Z1(n14) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,6344|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U11 ( .A(n27), .Z1(n16) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,6346|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U13 ( .A(n32), .Z1(n18) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,6348|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U15 ( .A(n28), .Z1(n20) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,6350|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U17 ( .A(n34), .Z1(n22) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,6352|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U19 ( .A(n30), .Z1(n24) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,6354|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDX1 U1 ( .A(n29), .Z1(n8) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,7221|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDXL U2 ( .A(n31), .Z1(n6) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,7222|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U5 ( .A(n27), .Z1(n10) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,7225|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U7 ( .A(n33), .Z1(n12) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,7227|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDX1 U9 ( .A(n26), .Z1(n14) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,7229|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U11 ( .A(n25), .Z1(n16) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,7231|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U13 ( .A(n28), .Z1(n18) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,7233|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U15 ( .A(n30), .Z1(n20) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,7235|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U17 ( .A(n32), .Z1(n22) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,7237|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U19 ( .A(n34), .Z1(n24) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,7239|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  calc_DW01_add_6 add_314 ( .A(f71), .B(f72), .CI(1'b0), .SUM(s81) );
                        |
ncelab: *W,CUVWSP (./calc_gates.v,18608|24): 1 output port was not connected:
ncelab: (./calc_gates.v,7244): CO

  calc_DW01_add_7 add_311 ( .A(f62), .B(f63), .CI(1'b0), .SUM(s72) );
                        |
ncelab: *W,CUVWSP (./calc_gates.v,18609|24): 1 output port was not connected:
ncelab: (./calc_gates.v,7521): CO

  calc_DW01_add_8 add_304 ( .A(f51), .B({n1420, f53[30:0]}), .CI(1'b0), .SUM(
                        |
ncelab: *W,CUVWSP (./calc_gates.v,18610|24): 1 output port was not connected:
ncelab: (./calc_gates.v,7786): CO

  calc_DW01_add_9 add_301 ( .A(f44), .B({f46[31:2], 1'b0, f46[0]}), .CI(1'b0), 
                        |
ncelab: *W,CUVWSP (./calc_gates.v,18612|24): 1 output port was not connected:
ncelab: (./calc_gates.v,8051): CO

  calc_DW01_add_10 add_291 ( .A(f35), .B({n1419, f32[30:0]}), .CI(1'b0), .SUM(
                         |
ncelab: *W,CUVWSP (./calc_gates.v,18614|25): 1 output port was not connected:
ncelab: (./calc_gates.v,8315): CO

  calc_DW01_add_11 add_290 ( .A(f34), .B(f38), .CI(1'b0), .SUM(s41) );
                         |
ncelab: *W,CUVWSP (./calc_gates.v,18616|25): 1 output port was not connected:
ncelab: (./calc_gates.v,8580): CO

  CIVDXL U1 ( .A(n37), .Z1(n6) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,11033|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U3 ( .A(n34), .Z1(n8) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,11035|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U5 ( .A(n30), .Z1(n10) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,11037|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U7 ( .A(n36), .Z1(n12) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,11039|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U9 ( .A(n33), .Z1(n14) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,11041|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U11 ( .A(n32), .Z1(n16) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,11043|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U16 ( .A(n31), .Z1(n21) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,11048|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U18 ( .A(n28), .Z1(n23) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,11050|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U20 ( .A(n35), .Z1(n25) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,11052|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U22 ( .A(n29), .Z1(n27) );
           |
ncelab: *W,CUVWSP (./calc_gates.v,11054|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CFA1X1 U2199 ( .A(n2036), .B(n2037), .CI(n2033), .S(n1961) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,12508|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFA1X1.tsbvlibp,12): CO

  CFA1X1 U1577 ( .A(net171535), .B(net171537), .CI(net171536), .S(net179596)
             |
ncelab: *W,CUVWSP (./calc_gates.v,14077|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFA1X1.tsbvlibp,12): CO

  CIVDXL U1 ( .A(n12), .Z1(n6) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,16532|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U3 ( .A(n11), .Z1(n8) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,16534|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CIVDXL U5 ( .A(n13), .Z1(n10) );
          |
ncelab: *W,CUVWSP (./calc_gates.v,16536|10): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDXL.tsbvlibp,12): Z0

  CFD2XL \f53_reg[31]  ( .D(w11[31]), .CP(clk), .CD(n1442), .Q(n1420) );
                     |
ncelab: *W,CUVWSP (./calc_gates.v,19825|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \f32_reg[31]  ( .D(w8[31]), .CP(clk), .CD(n1479), .Q(n1419) );
                     |
ncelab: *W,CUVWSP (./calc_gates.v,19853|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2XL \f31_reg[30]  ( .D(w7[30]), .CP(clk), .CD(n1481), .Q(n1418) );
                     |
ncelab: *W,CUVWSP (./calc_gates.v,19854|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2XL.tsbvlibp,7): QN

  CFD2X1 \f36_reg[1]  ( .D(n473), .CP(clk), .CD(n1462), .Q(f36[1]) );
                    |
ncelab: *W,CUVWSP (./calc_gates.v,19859|20): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2X1.tsbvlibp,7): QN

  CIVDX1 U273 ( .A(all_in1), .Z1(n268) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20004|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U275 ( .A(all_in), .Z1(n270) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20006|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U291 ( .A(all_in5), .Z1(n286) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20022|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U293 ( .A(f15[27]), .Z1(n288) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20024|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U295 ( .A(f15[22]), .Z1(n290) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20026|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U297 ( .A(f15[17]), .Z1(n292) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20028|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U299 ( .A(f15[12]), .Z1(n294) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20030|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U301 ( .A(f15[7]), .Z1(n296) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20032|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U303 ( .A(f15[2]), .Z1(n298) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20034|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U305 ( .A(f23[30]), .Z1(n300) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20036|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U307 ( .A(f23[25]), .Z1(n302) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20038|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U309 ( .A(f23[20]), .Z1(n304) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20040|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U311 ( .A(f23[15]), .Z1(n306) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20042|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U342 ( .A(f23[16]), .Z1(n337) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20073|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U344 ( .A(f23[11]), .Z1(n339) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20075|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U346 ( .A(f23[6]), .Z1(n341) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20077|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U348 ( .A(f23[0]), .Z1(n343) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20079|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U350 ( .A(f42[30]), .Z1(n345) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20081|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U352 ( .A(f42[25]), .Z1(n347) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20083|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U354 ( .A(f42[20]), .Z1(n349) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20085|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U356 ( .A(f42[15]), .Z1(n351) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20087|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U358 ( .A(f42[10]), .Z1(n353) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20089|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U360 ( .A(f42[5]), .Z1(n355) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20091|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U362 ( .A(f42[0]), .Z1(n357) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20093|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U370 ( .A(f42[2]), .Z1(n365) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20101|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U372 ( .A(f42[1]), .Z1(n367) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20103|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U374 ( .A(f42[7]), .Z1(n369) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20105|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U376 ( .A(f42[6]), .Z1(n371) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20107|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U378 ( .A(f42[4]), .Z1(n373) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20109|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U380 ( .A(f42[3]), .Z1(n375) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20111|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U382 ( .A(f42[12]), .Z1(n377) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20113|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U384 ( .A(f42[11]), .Z1(n379) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20115|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U386 ( .A(f42[9]), .Z1(n381) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20117|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U388 ( .A(f42[8]), .Z1(n383) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20119|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U390 ( .A(f42[17]), .Z1(n385) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20121|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U392 ( .A(f42[16]), .Z1(n387) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20123|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U394 ( .A(f42[14]), .Z1(n389) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20125|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U396 ( .A(f42[13]), .Z1(n391) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20127|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U398 ( .A(f42[22]), .Z1(n393) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20129|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U400 ( .A(f42[21]), .Z1(n395) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20131|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U402 ( .A(f42[19]), .Z1(n397) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20133|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U404 ( .A(f42[18]), .Z1(n399) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20135|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U406 ( .A(f42[27]), .Z1(n401) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20137|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U408 ( .A(f42[26]), .Z1(n403) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20139|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U410 ( .A(f42[24]), .Z1(n405) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20141|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U412 ( .A(f42[23]), .Z1(n407) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20143|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U414 ( .A(f42[31]), .Z1(n409) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20145|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U416 ( .A(f42[29]), .Z1(n411) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20147|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U418 ( .A(f42[28]), .Z1(n413) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20149|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U420 ( .A(f23[3]), .Z1(n415) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20151|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U422 ( .A(f23[2]), .Z1(n417) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20153|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U424 ( .A(f23[8]), .Z1(n419) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20155|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U426 ( .A(f23[7]), .Z1(n421) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20157|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U428 ( .A(f23[5]), .Z1(n423) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20159|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U430 ( .A(f23[4]), .Z1(n425) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20161|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U432 ( .A(f23[13]), .Z1(n427) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20163|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U434 ( .A(f23[12]), .Z1(n429) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20165|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U436 ( .A(f23[10]), .Z1(n431) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20167|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U438 ( .A(f23[9]), .Z1(n433) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20169|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U440 ( .A(f23[18]), .Z1(n435) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20171|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U442 ( .A(f23[17]), .Z1(n437) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20173|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U565 ( .A(all_in9), .Z1(n562) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20296|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U570 ( .A(f23[14]), .Z1(n567) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20301|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U572 ( .A(f23[23]), .Z1(n569) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20303|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U574 ( .A(f23[22]), .Z1(n571) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20305|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U576 ( .A(f23[21]), .Z1(n573) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20307|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U578 ( .A(f23[19]), .Z1(n575) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20309|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U580 ( .A(f23[28]), .Z1(n577) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20311|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U582 ( .A(f23[27]), .Z1(n579) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20313|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U584 ( .A(f23[26]), .Z1(n581) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20315|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U586 ( .A(f23[24]), .Z1(n583) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20317|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U588 ( .A(f23[31]), .Z1(n585) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20319|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U590 ( .A(f23[29]), .Z1(n587) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20321|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U592 ( .A(f15[5]), .Z1(n589) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20323|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U594 ( .A(f15[4]), .Z1(n591) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20325|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U596 ( .A(f15[3]), .Z1(n593) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20327|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U598 ( .A(f15[0]), .Z1(n595) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20329|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U600 ( .A(f15[10]), .Z1(n597) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20331|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U602 ( .A(f15[9]), .Z1(n599) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20333|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U604 ( .A(f15[8]), .Z1(n601) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20335|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U606 ( .A(f15[6]), .Z1(n603) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20337|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U608 ( .A(f15[15]), .Z1(n605) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20339|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U610 ( .A(f15[14]), .Z1(n607) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20341|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U612 ( .A(f15[13]), .Z1(n609) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20343|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U614 ( .A(f15[11]), .Z1(n611) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20345|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U616 ( .A(f15[20]), .Z1(n613) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20347|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U618 ( .A(f15[19]), .Z1(n615) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20349|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U620 ( .A(f15[18]), .Z1(n617) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20351|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U622 ( .A(f15[16]), .Z1(n619) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20353|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U624 ( .A(f15[25]), .Z1(n621) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20355|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U626 ( .A(f15[24]), .Z1(n623) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20357|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U628 ( .A(f15[23]), .Z1(n625) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20359|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U630 ( .A(f15[21]), .Z1(n627) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20361|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U632 ( .A(f15[30]), .Z1(n629) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20363|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U634 ( .A(f15[29]), .Z1(n631) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20365|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U636 ( .A(f15[28]), .Z1(n633) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20367|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U638 ( .A(f15[26]), .Z1(n635) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20369|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U640 ( .A(f15[31]), .Z1(n637) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20371|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U642 ( .A(all_in7), .Z1(n639) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20373|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U644 ( .A(all_in8), .Z1(n641) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20375|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U646 ( .A(all_in2), .Z1(n643) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20377|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U648 ( .A(all_in3), .Z1(n645) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20379|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U650 ( .A(all_in4), .Z1(n647) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20381|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U652 ( .A(all_in6), .Z1(n649) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20383|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U744 ( .A(captA[30]), .Z1(n738) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20475|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U766 ( .A(captB[30]), .Z1(n760) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20497|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U785 ( .A(captC[30]), .Z1(n779) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20516|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U830 ( .A(f37[9]), .Z1(n826) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20561|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U832 ( .A(f54[9]), .Z1(n828) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20563|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U837 ( .A(f54[20]), .Z1(n832) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20568|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U839 ( .A(f54[18]), .Z1(n834) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20570|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U841 ( .A(f54[6]), .Z1(n836) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20572|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U843 ( .A(f54[2]), .Z1(n838) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20574|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U845 ( .A(f54[22]), .Z1(n840) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20576|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U847 ( .A(f37[20]), .Z1(n842) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20578|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U849 ( .A(f37[18]), .Z1(n844) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20580|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U851 ( .A(f37[6]), .Z1(n846) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20582|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U853 ( .A(f37[2]), .Z1(n848) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20584|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U855 ( .A(f37[22]), .Z1(n850) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20586|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U857 ( .A(f37[12]), .Z1(n852) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20588|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U859 ( .A(f54[12]), .Z1(n854) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20590|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U861 ( .A(f54[10]), .Z1(n856) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20592|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U863 ( .A(f37[14]), .Z1(n858) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20594|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U865 ( .A(f54[14]), .Z1(n860) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20596|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U867 ( .A(f37[10]), .Z1(n862) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20598|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U869 ( .A(f54[8]), .Z1(n864) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20600|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U871 ( .A(f54[5]), .Z1(n866) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20602|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U873 ( .A(f54[4]), .Z1(n868) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20604|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U875 ( .A(f54[23]), .Z1(n870) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20606|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U877 ( .A(f54[21]), .Z1(n872) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20608|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U879 ( .A(f54[19]), .Z1(n874) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20610|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U881 ( .A(f54[17]), .Z1(n876) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20612|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U883 ( .A(f54[16]), .Z1(n878) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20614|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U885 ( .A(f37[5]), .Z1(n880) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20616|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U887 ( .A(f37[4]), .Z1(n882) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20618|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U889 ( .A(f37[21]), .Z1(n884) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20620|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U891 ( .A(f37[19]), .Z1(n886) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20622|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U893 ( .A(f37[17]), .Z1(n888) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20624|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U895 ( .A(f37[16]), .Z1(n890) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20626|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U897 ( .A(f37[8]), .Z1(n892) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20628|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U899 ( .A(f37[23]), .Z1(n894) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20630|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U901 ( .A(f37[11]), .Z1(n896) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20632|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U903 ( .A(f54[11]), .Z1(n898) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20634|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U905 ( .A(f54[0]), .Z1(n900) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20636|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U907 ( .A(f37[3]), .Z1(n902) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20638|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U909 ( .A(f54[3]), .Z1(n904) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20640|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U911 ( .A(f54[15]), .Z1(n906) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20642|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U913 ( .A(f37[0]), .Z1(n908) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20644|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U915 ( .A(f37[13]), .Z1(n910) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20646|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U917 ( .A(f54[13]), .Z1(n912) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20648|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U919 ( .A(f37[15]), .Z1(n914) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20650|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U921 ( .A(f37[7]), .Z1(n916) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20652|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U923 ( .A(f54[7]), .Z1(n918) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20654|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U925 ( .A(f54[1]), .Z1(n920) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20656|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U927 ( .A(f54[27]), .Z1(n922) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20658|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U929 ( .A(f54[26]), .Z1(n924) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20660|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U931 ( .A(f54[25]), .Z1(n926) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20662|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U933 ( .A(f54[24]), .Z1(n928) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20664|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U935 ( .A(f54[28]), .Z1(n930) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20666|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U937 ( .A(f37[27]), .Z1(n932) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20668|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U939 ( .A(f37[26]), .Z1(n934) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20670|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U941 ( .A(f37[25]), .Z1(n936) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20672|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U943 ( .A(f37[24]), .Z1(n938) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20674|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U945 ( .A(f37[28]), .Z1(n940) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20676|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U970 ( .A(f61[6]), .Z1(n965) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20701|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U972 ( .A(f61[5]), .Z1(n967) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20703|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U974 ( .A(f61[2]), .Z1(n969) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20705|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U981 ( .A(f52[18]), .Z1(n976) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20712|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U983 ( .A(f52[6]), .Z1(n978) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20714|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U985 ( .A(f52[2]), .Z1(n980) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20716|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U987 ( .A(f61[22]), .Z1(n982) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20718|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U989 ( .A(f61[18]), .Z1(n984) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20720|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U991 ( .A(f41[18]), .Z1(n986) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20722|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U993 ( .A(f41[6]), .Z1(n988) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20724|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U995 ( .A(f41[2]), .Z1(n990) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20726|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U997 ( .A(f52[22]), .Z1(n992) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20728|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U999 ( .A(f52[20]), .Z1(n994) );
            |
ncelab: *W,CUVWSP (./calc_gates.v,20730|12): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1001 ( .A(f31[18]), .Z1(n996) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20732|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1003 ( .A(f31[6]), .Z1(n998) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20734|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1005 ( .A(f31[2]), .Z1(n1000) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20736|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1007 ( .A(f41[22]), .Z1(n1002) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20738|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1009 ( .A(f41[20]), .Z1(n1004) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20740|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1011 ( .A(f28[18]), .Z1(n1006) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20742|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1013 ( .A(f28[6]), .Z1(n1008) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20744|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1015 ( .A(f28[2]), .Z1(n1010) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20746|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1017 ( .A(f31[22]), .Z1(n1012) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20748|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1019 ( .A(f31[20]), .Z1(n1014) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20750|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1021 ( .A(f26[18]), .Z1(n1016) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20752|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1023 ( .A(f26[6]), .Z1(n1018) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20754|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1025 ( .A(f26[2]), .Z1(n1020) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20756|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1027 ( .A(f28[22]), .Z1(n1022) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20758|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1029 ( .A(f28[20]), .Z1(n1024) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20760|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1031 ( .A(f28[1]), .Z1(n1026) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20762|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1033 ( .A(f41[1]), .Z1(n1028) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20764|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1035 ( .A(f52[1]), .Z1(n1030) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20766|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1037 ( .A(f26[22]), .Z1(n1032) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20768|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1039 ( .A(f26[20]), .Z1(n1034) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20770|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1041 ( .A(f28[12]), .Z1(n1036) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20772|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1043 ( .A(f31[12]), .Z1(n1038) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20774|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1045 ( .A(f41[12]), .Z1(n1040) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20776|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1047 ( .A(f52[12]), .Z1(n1042) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20778|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1049 ( .A(f26[10]), .Z1(n1044) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20780|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1051 ( .A(f52[7]), .Z1(n1046) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20782|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1053 ( .A(f28[14]), .Z1(n1048) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20784|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1055 ( .A(f31[14]), .Z1(n1050) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20786|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1057 ( .A(f41[14]), .Z1(n1052) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20788|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1059 ( .A(f52[14]), .Z1(n1054) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20790|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1061 ( .A(f41[13]), .Z1(n1056) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20792|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1063 ( .A(f52[13]), .Z1(n1058) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20794|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1065 ( .A(f28[7]), .Z1(n1060) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20796|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1067 ( .A(f31[7]), .Z1(n1062) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20798|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1069 ( .A(f41[7]), .Z1(n1064) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20800|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1071 ( .A(f31[15]), .Z1(n1066) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20802|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1073 ( .A(f41[15]), .Z1(n1068) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20804|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1075 ( .A(f52[15]), .Z1(n1070) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20806|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1077 ( .A(f28[13]), .Z1(n1072) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20808|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1079 ( .A(f31[13]), .Z1(n1074) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20810|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1081 ( .A(f28[10]), .Z1(n1076) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20812|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1083 ( .A(f31[10]), .Z1(n1078) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20814|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1085 ( .A(f41[10]), .Z1(n1080) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20816|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1087 ( .A(f52[10]), .Z1(n1082) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20818|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1089 ( .A(f28[15]), .Z1(n1084) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20820|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1091 ( .A(f61[9]), .Z1(n1086) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20822|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1093 ( .A(f61[8]), .Z1(n1088) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20824|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1095 ( .A(f61[7]), .Z1(n1090) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20826|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1097 ( .A(f61[4]), .Z1(n1092) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20828|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1099 ( .A(f61[0]), .Z1(n1094) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20830|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1101 ( .A(f61[14]), .Z1(n1096) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20832|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1103 ( .A(f61[13]), .Z1(n1098) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20834|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1105 ( .A(f61[12]), .Z1(n1100) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20836|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1107 ( .A(f61[11]), .Z1(n1102) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20838|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1109 ( .A(f61[10]), .Z1(n1104) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20840|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1111 ( .A(f61[20]), .Z1(n1106) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20842|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1113 ( .A(f61[19]), .Z1(n1108) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20844|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1115 ( .A(f61[17]), .Z1(n1110) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20846|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1117 ( .A(f61[16]), .Z1(n1112) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20848|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1119 ( .A(f61[15]), .Z1(n1114) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20850|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1121 ( .A(f52[4]), .Z1(n1116) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20852|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1123 ( .A(f61[25]), .Z1(n1118) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20854|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1125 ( .A(f61[24]), .Z1(n1120) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20856|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1127 ( .A(f61[23]), .Z1(n1122) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20858|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1129 ( .A(f61[21]), .Z1(n1124) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20860|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1131 ( .A(f52[19]), .Z1(n1126) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20862|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1133 ( .A(f52[17]), .Z1(n1128) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20864|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1135 ( .A(f52[16]), .Z1(n1130) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20866|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1137 ( .A(f52[8]), .Z1(n1132) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20868|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1139 ( .A(f52[5]), .Z1(n1134) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20870|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1141 ( .A(f41[8]), .Z1(n1136) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20872|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1143 ( .A(f41[5]), .Z1(n1138) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20874|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1145 ( .A(f41[4]), .Z1(n1140) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20876|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1147 ( .A(f52[23]), .Z1(n1142) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20878|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1149 ( .A(f52[21]), .Z1(n1144) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20880|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1151 ( .A(f41[23]), .Z1(n1146) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20882|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1153 ( .A(f41[21]), .Z1(n1148) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20884|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1155 ( .A(f41[19]), .Z1(n1150) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20886|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1157 ( .A(f41[17]), .Z1(n1152) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20888|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1159 ( .A(f41[16]), .Z1(n1154) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20890|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1161 ( .A(f31[17]), .Z1(n1156) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20892|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1163 ( .A(f31[16]), .Z1(n1158) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20894|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1165 ( .A(f31[8]), .Z1(n1160) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20896|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1167 ( .A(f31[5]), .Z1(n1162) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20898|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1169 ( .A(f31[4]), .Z1(n1164) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20900|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1171 ( .A(f28[5]), .Z1(n1166) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20902|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1173 ( .A(f28[4]), .Z1(n1168) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20904|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1175 ( .A(f31[23]), .Z1(n1170) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20906|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1177 ( .A(f31[21]), .Z1(n1172) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20908|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1179 ( .A(f31[19]), .Z1(n1174) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20910|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1181 ( .A(f28[21]), .Z1(n1176) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20912|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1183 ( .A(f28[19]), .Z1(n1178) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20914|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1185 ( .A(f28[17]), .Z1(n1180) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20916|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1187 ( .A(f28[16]), .Z1(n1182) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20918|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1189 ( .A(f28[8]), .Z1(n1184) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20920|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1191 ( .A(f26[8]), .Z1(n1186) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20922|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1193 ( .A(f26[7]), .Z1(n1188) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20924|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1195 ( .A(f26[5]), .Z1(n1190) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20926|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1197 ( .A(f26[4]), .Z1(n1192) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20928|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1199 ( .A(f28[23]), .Z1(n1194) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20930|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1201 ( .A(f26[16]), .Z1(n1196) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20932|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1203 ( .A(f26[15]), .Z1(n1198) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20934|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1205 ( .A(f26[14]), .Z1(n1200) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20936|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1207 ( .A(f26[13]), .Z1(n1202) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20938|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1209 ( .A(f26[12]), .Z1(n1204) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20940|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1211 ( .A(f61[1]), .Z1(n1206) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20942|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1213 ( .A(f26[23]), .Z1(n1208) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20944|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1215 ( .A(f26[21]), .Z1(n1210) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20946|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1217 ( .A(f26[19]), .Z1(n1212) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20948|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1219 ( .A(f26[17]), .Z1(n1214) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20950|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1221 ( .A(f31[3]), .Z1(n1216) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20952|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1223 ( .A(f41[3]), .Z1(n1218) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20954|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1225 ( .A(f52[3]), .Z1(n1220) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20956|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1227 ( .A(f26[1]), .Z1(n1222) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20958|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1229 ( .A(f61[3]), .Z1(n1224) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20960|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1231 ( .A(f28[9]), .Z1(n1226) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20962|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1233 ( .A(f31[9]), .Z1(n1228) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20964|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1235 ( .A(f41[9]), .Z1(n1230) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20966|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1237 ( .A(f52[9]), .Z1(n1232) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20968|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1239 ( .A(f28[3]), .Z1(n1234) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20970|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1241 ( .A(f26[3]), .Z1(n1236) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20972|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1243 ( .A(f28[11]), .Z1(n1238) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20974|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1245 ( .A(f31[11]), .Z1(n1240) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20976|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1247 ( .A(f41[11]), .Z1(n1242) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20978|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1249 ( .A(f52[11]), .Z1(n1244) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20980|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1251 ( .A(f26[0]), .Z1(n1246) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20982|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1253 ( .A(f28[0]), .Z1(n1248) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20984|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1255 ( .A(f31[0]), .Z1(n1250) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20986|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1257 ( .A(f41[0]), .Z1(n1252) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20988|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1259 ( .A(f52[0]), .Z1(n1254) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20990|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1261 ( .A(f61[28]), .Z1(n1256) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20992|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1263 ( .A(f61[27]), .Z1(n1258) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20994|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1265 ( .A(f61[26]), .Z1(n1260) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20996|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1267 ( .A(f26[9]), .Z1(n1262) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,20998|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1269 ( .A(f26[11]), .Z1(n1264) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21000|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1271 ( .A(f52[28]), .Z1(n1266) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21002|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1273 ( .A(f52[27]), .Z1(n1268) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21004|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1275 ( .A(f52[26]), .Z1(n1270) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21006|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1277 ( .A(f52[25]), .Z1(n1272) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21008|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1279 ( .A(f52[24]), .Z1(n1274) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21010|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1281 ( .A(f41[28]), .Z1(n1276) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21012|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1283 ( .A(f41[27]), .Z1(n1278) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21014|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1285 ( .A(f41[26]), .Z1(n1280) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21016|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1287 ( .A(f41[25]), .Z1(n1282) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21018|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1289 ( .A(f41[24]), .Z1(n1284) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21020|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1291 ( .A(f31[28]), .Z1(n1286) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21022|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1293 ( .A(f31[27]), .Z1(n1288) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21024|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1295 ( .A(f31[26]), .Z1(n1290) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21026|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1297 ( .A(f31[25]), .Z1(n1292) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21028|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1299 ( .A(f31[24]), .Z1(n1294) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21030|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1301 ( .A(f28[28]), .Z1(n1296) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21032|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1303 ( .A(f28[27]), .Z1(n1298) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21034|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1305 ( .A(f28[26]), .Z1(n1300) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21036|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1307 ( .A(f28[25]), .Z1(n1302) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21038|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1309 ( .A(f28[24]), .Z1(n1304) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21040|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1311 ( .A(f26[28]), .Z1(n1306) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21042|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1313 ( .A(f26[27]), .Z1(n1308) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21044|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1315 ( .A(f26[26]), .Z1(n1310) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21046|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1317 ( .A(f26[25]), .Z1(n1312) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21048|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1319 ( .A(f26[24]), .Z1(n1314) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21050|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1326 ( .A(f31[1]), .Z1(n1321) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21057|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1335 ( .A(f37[29]), .Z1(n1329) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21066|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1337 ( .A(f54[29]), .Z1(n1331) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21068|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1339 ( .A(f37[31]), .Z1(n1333) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21070|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1341 ( .A(f54[31]), .Z1(n1335) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21072|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1343 ( .A(f41[29]), .Z1(n1337) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21074|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1345 ( .A(f52[29]), .Z1(n1339) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21076|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1347 ( .A(f61[30]), .Z1(n1341) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21078|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1349 ( .A(f61[29]), .Z1(n1343) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21080|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1351 ( .A(f52[31]), .Z1(n1345) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21082|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1353 ( .A(f61[31]), .Z1(n1347) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21084|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1355 ( .A(f26[29]), .Z1(n1349) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21086|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1357 ( .A(f28[29]), .Z1(n1351) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21088|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1359 ( .A(f31[29]), .Z1(n1353) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21090|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1363 ( .A(f26[31]), .Z1(n1357) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21094|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1365 ( .A(f28[31]), .Z1(n1359) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21096|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1367 ( .A(f31[31]), .Z1(n1361) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21098|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1369 ( .A(f41[31]), .Z1(n1363) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21100|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1371 ( .A(f37[30]), .Z1(n1365) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21102|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1373 ( .A(f54[30]), .Z1(n1367) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21104|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1375 ( .A(f26[30]), .Z1(n1369) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21106|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1377 ( .A(f28[30]), .Z1(n1371) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21108|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1379 ( .A(n1418), .Z1(n1373) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21110|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1381 ( .A(f41[30]), .Z1(n1375) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21112|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

  CIVDX1 U1383 ( .A(f52[30]), .Z1(n1377) );
             |
ncelab: *W,CUVWSP (./calc_gates.v,21114|13): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX1.tsbvlibp,12): Z0

	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.calc:v <0x2c8b6b5e>
			streams:   0, words:     0
		worklib.top:sv <0x64a80381>
			streams:  15, words: 18514
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                20592     134
		UDPs:                    6400       6
		Primitives:            117302       9
		Timing outputs:         20693      65
		Registers:               2460      54
		Scalar wires:           23493       -
		Expanded wires:            96       3
		Always blocks:              2       2
		Initial blocks:             5       5
		Cont. assignments:          0     352
		Pseudo assignments:         1       1
		Timing checks:          17988    7160
		Simulation timescale:    10ps
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run

Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG30_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3050 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG100_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3180 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG19_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3180 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG105_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3200 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG14_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG20_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3210 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG18_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3240 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG15_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3250 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG42_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG97_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3270 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG47_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3230 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG69_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3210 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG67_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3190 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG78_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3250 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG53_S1.tsbCFD1QX2_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG50_S1.tsbCFD1QX2_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3140 PS,  0.22 : 220 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX4.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG99_S1.tsbCFD1QX4_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3270 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG28_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3190 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG46_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG32_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3200 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG34_S1.tsbCFD1QX2_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3160 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG117_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3250 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG108_S1.tsbCFD1QX2_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG65_S1.tsbCFD1QX2_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3250 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp, line = 21
           Scope: top.c.dw8.mult_96.clk_r_REG86_S1.tsbCFD1QX2_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3050 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw8.clk_r_REG120_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3190 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw6.mult_96.clk_r_REG103_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw6.mult_96.clk_r_REG116_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3150 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw6.mult_96.clk_r_REG40_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3120 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw6.mult_96.clk_r_REG127_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp, line = 21
           Scope: top.c.dw6.mult_96.clk_r_REG117_S1.tsbCFD1QX2_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3250 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw6.mult_96.clk_r_REG78_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3270 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw6.mult_96.clk_r_REG86_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3200 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp, line = 21
           Scope: top.c.dw6.mult_96.clk_r_REG65_S1.tsbCFD1QX2_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3190 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw6.mult_96.clk_r_REG95_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3130 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw6.clk_r_REG131_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3200 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG102_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CP &&& D_low:3300 PS, D:3300 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG17_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CP &&& D_low:3300 PS, D:3300 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG23_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CP &&& D_low:3300 PS, D:3300 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG24_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3270 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG37_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG122_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CP &&& D_low:3300 PS, D:3300 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG97_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3220 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG83_S1.tsbCFD1QX2_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CP &&& D_low:3300 PS, D:3300 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG107_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3190 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG75_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3210 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw4.mult_96.clk_r_REG98_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3230 PS,  0.22 : 220 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX4.tsbvlibp, line = 21
           Scope: top.c.dw9.clk_r_REG350_S1.tsbCFD1QX4_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3250 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG127_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D:3300 PS, D:3120 PS,  0.22 : 220 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 20
           Scope: top.c.dw7.mult_96.clk_r_REG149_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3250 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG141_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3220 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG123_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CP &&& D_low:3300 PS, D:3300 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG139_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3200 PS,  0.26 : 260 PS,  0.26 : 260 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QXL.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG167_S1.tsbCFD1QXL_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3120 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG166_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3140 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG192_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3260 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG129_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3180 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX2.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG71_S1.tsbCFD1QX2_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3130 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG175_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3190 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG0_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3170 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG172_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG13_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3280 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG50_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3250 PS,  0.21 : 210 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX1.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG131_S1.tsbCFD1QX1_1
            Time: 3300 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CP &&& D_low:3300 PS, D:3120 PS,  0.22 : 220 PS,  0.27 : 270 PS );
            File: /apps/toshiba/sjsu/verilog/tc240c/tsbCFD1QX4.tsbvlibp, line = 21
           Scope: top.c.dw7.mult_96.clk_r_REG92_S1.tsbCFD1QX4_1
            Time: 3300 PS




Completed calc simulation with honors (It worked)



Simulation complete via $finish(1) at time 99071300 PS + 0
./tc.sv:194   $finish;
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Oct 05, 2014 at 17:27:07 PDT  (total: 00:00:31)
