# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../PROJETO_SIN_GENERATOR_VERILOG.srcs/sources_1/new/SinGenerator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
