
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.60000000000000000000;
1.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_16_1";
mvm_12_12_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_16_1' with
	the parameters "12,12,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b16_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b16_g1' with
	the parameters "1,12,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b16_g1' with
	the parameters "16,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE12' with
	the parameters "16,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 551 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b16_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b16_g1'
  Processing 'mvm_12_12_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20   85019.2      0.89     210.4    3331.7                          
    0:00:20   85019.2      0.89     210.4    3331.7                          
    0:00:20   84987.3      0.89     210.4    3331.7                          
    0:00:20   84955.3      0.89     210.4    3331.7                          
    0:00:20   84937.8      0.89     210.4    3307.5                          
    0:00:30   80484.7      0.39      48.5       0.0                          
    0:00:31   80484.7      0.39      48.5       0.0                          
    0:00:31   80484.7      0.39      48.5       0.0                          
    0:00:31   80482.0      0.39      48.5       0.0                          
    0:00:31   80482.0      0.39      48.5       0.0                          
    0:00:38   67612.7      0.40      30.1       0.0                          
    0:00:39   67563.5      0.38      27.0       0.0                          
    0:00:41   67573.0      0.35      25.8       0.0                          
    0:00:42   67588.5      0.33      25.3       0.0                          
    0:00:42   67603.9      0.31      24.6       0.0                          
    0:00:43   67617.5      0.30      24.3       0.0                          
    0:00:43   67631.3      0.29      23.9       0.0                          
    0:00:43   67647.0      0.28      23.5       0.0                          
    0:00:44   67657.1      0.27      23.2       0.0                          
    0:00:44   67670.7      0.27      22.8       0.0                          
    0:00:45   67686.9      0.26      22.4       0.0                          
    0:00:45   67312.1      0.26      22.4       0.0                          
    0:00:45   67312.1      0.26      22.4       0.0                          
    0:00:45   67312.1      0.26      22.4       0.0                          
    0:00:45   67312.1      0.26      22.4       0.0                          
    0:00:45   67312.1      0.26      22.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:45   67312.1      0.26      22.4       0.0                          
    0:00:45   67327.5      0.25      22.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:45   67340.6      0.25      21.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:45   67353.6      0.25      21.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:45   67368.2      0.25      20.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:45   67381.5      0.24      19.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:46   67398.8      0.24      19.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:46   67416.9      0.24      19.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:00:46   67428.9      0.24      19.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:46   67437.1      0.23      19.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:46   67449.1      0.23      18.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:46   67471.4      0.23      18.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:00:46   67493.2      0.22      18.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:46   67513.2      0.22      17.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:46   67533.1      0.22      16.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:46   67548.3      0.21      16.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:47   67557.9      0.21      15.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:47   67567.2      0.21      15.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:47   67571.4      0.21      15.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:47   67587.7      0.20      15.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:47   67597.5      0.20      15.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:47   67609.0      0.20      15.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:47   67613.5      0.20      15.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:47   67624.6      0.20      14.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:47   67632.9      0.19      14.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:47   67641.1      0.19      14.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:47   67659.0      0.19      14.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:48   67667.2      0.19      14.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:48   67673.1      0.19      14.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:48   67685.0      0.19      14.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:48   67694.9      0.18      13.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:48   67705.0      0.18      13.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:48   67714.8      0.18      13.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:48   67721.5      0.18      12.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:48   67730.8      0.18      12.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:48   67735.0      0.18      12.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:48   67746.5      0.17      12.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:48   67748.9      0.17      12.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:48   67754.5      0.17      12.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:49   67766.7      0.17      11.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:49   67768.8      0.17      11.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:49   67780.0      0.17      11.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:49   67792.0      0.17      11.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:49   67797.0      0.17      11.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:49   67804.2      0.16      11.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49   67812.4      0.16      11.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49   67816.2      0.16      11.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:49   67822.3      0.16      11.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:49   67833.5      0.16      11.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:49   67840.1      0.16      11.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:00:49   67846.2      0.16      11.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:50   67850.2      0.16      11.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:50   67858.2      0.16      11.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50   67864.8      0.16      11.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:50   67882.7      0.15      10.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50   67885.3      0.15      10.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:50   67887.7      0.15      10.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50   67896.0      0.15      10.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:50   67901.0      0.15      10.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:50   67903.1      0.15      10.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:50   67906.9      0.15      10.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:50   67913.8      0.15      10.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:51   67921.5      0.15      10.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:51   67924.7      0.15       9.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:51   67939.9      0.14       9.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:51   67947.6      0.14       9.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:51   67959.0      0.14       9.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:51   67972.0      0.14       9.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:51   67978.4      0.14       9.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:51   67983.7      0.14       9.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:51   67990.4      0.14       9.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:00:51   67996.8      0.14       9.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:51   68000.0      0.14       9.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:51   68005.8      0.14       9.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:51   68011.9      0.13       9.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:00:52   68020.7      0.13       9.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:52   68032.2      0.13       9.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:52   68032.7      0.13       9.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:52   68042.5      0.13       9.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:52   68049.7      0.13       8.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:52   68050.5      0.13       8.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:52   68059.0      0.13       8.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:52   68068.3      0.13       8.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:52   68074.7      0.13       8.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68079.8      0.13       7.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68086.2      0.13       7.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68087.0      0.12       7.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68089.1      0.12       7.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68095.7      0.12       7.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68108.0      0.12       7.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53   68113.0      0.12       7.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:53   68118.6      0.12       7.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:53   68121.0      0.12       7.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:53   68126.3      0.12       7.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68131.4      0.11       6.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68135.1      0.11       6.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53   68139.9      0.11       6.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:53   68144.1      0.11       6.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68156.4      0.11       6.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:54   68160.9      0.11       6.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:54   68166.0      0.11       6.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:54   68166.8      0.11       6.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:54   68170.7      0.11       6.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:54   68173.4      0.11       6.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:54   68175.0      0.11       6.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:54   68178.5      0.11       6.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54   68183.0      0.11       6.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:54   68188.3      0.11       6.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:54   68191.8      0.11       6.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54   68196.5      0.11       6.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:54   68205.9      0.11       6.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54   68210.1      0.11       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:55   68223.7      0.11       6.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:55   68236.2      0.11       6.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:55   68237.2      0.10       6.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:55   68245.5      0.10       6.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:55   68256.1      0.10       6.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:55   68264.6      0.10       6.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:55   68269.2      0.10       6.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:55   68269.7      0.10       6.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:55   68274.5      0.10       6.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55   68277.7      0.10       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:55   68281.9      0.10       6.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:55   68283.5      0.10       6.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:55   68286.5      0.10       6.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68290.7      0.10       6.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68293.1      0.10       5.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68295.0      0.10       5.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56   68298.7      0.10       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68303.7      0.10       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68312.0      0.10       5.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56   68316.0      0.10       5.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68319.7      0.10       5.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68327.4      0.09       5.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68333.5      0.09       5.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68337.3      0.09       5.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68343.4      0.09       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68345.2      0.09       5.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:57   68346.0      0.09       5.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68350.3      0.09       5.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68354.6      0.09       5.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68355.6      0.09       5.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68369.2      0.09       5.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68375.3      0.09       5.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68376.4      0.09       5.1       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:57   68381.2      0.09       5.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68383.8      0.09       5.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68385.4      0.09       5.1       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:57   68388.6      0.09       5.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68398.7      0.09       5.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68401.4      0.09       5.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68409.3      0.09       5.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68421.1      0.09       4.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58   68424.8      0.09       4.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:58   68432.0      0.09       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68434.1      0.08       4.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68440.7      0.08       4.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68446.9      0.08       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68449.2      0.08       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68453.0      0.08       4.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68456.2      0.08       4.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:58   68459.4      0.08       4.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68462.5      0.08       4.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68467.6      0.08       4.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59   68469.7      0.08       4.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68471.9      0.08       4.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68482.0      0.08       4.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68484.1      0.08       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68488.6      0.08       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68491.8      0.08       4.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68502.2      0.08       4.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68507.5      0.08       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68509.9      0.08       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68509.9      0.08       4.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:59   68514.9      0.08       4.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68517.6      0.08       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68519.5      0.08       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68520.0      0.08       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68522.9      0.08       4.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68526.7      0.08       4.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:00   68528.0      0.08       4.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68530.4      0.08       4.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68532.8      0.08       4.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68533.8      0.08       4.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68534.6      0.07       4.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68538.9      0.07       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68542.6      0.07       4.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00   68545.5      0.07       4.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68550.9      0.07       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68557.0      0.07       3.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68557.2      0.07       3.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68559.1      0.07       3.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:01   68563.1      0.07       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68565.0      0.07       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68570.0      0.07       3.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01   68574.5      0.07       3.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68578.5      0.07       3.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68586.2      0.07       3.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68586.8      0.07       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68589.2      0.07       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68592.1      0.07       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:01   68592.1      0.07       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68594.2      0.07       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68596.1      0.07       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68607.3      0.07       3.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:02   68611.8      0.07       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68612.6      0.07       3.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02   68618.4      0.07       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68620.6      0.07       3.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68624.8      0.07       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68625.3      0.07       3.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:02   68626.7      0.07       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68629.1      0.07       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68632.3      0.07       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68635.2      0.07       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:02   68637.0      0.07       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68637.6      0.07       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68642.4      0.06       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68645.8      0.06       3.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03   68652.7      0.06       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68653.5      0.06       3.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:03   68659.4      0.06       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68662.6      0.06       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68664.7      0.06       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68666.8      0.06       3.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68675.1      0.06       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68677.7      0.06       3.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:03   68682.8      0.06       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68686.3      0.06       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68688.1      0.06       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:03   68690.8      0.06       3.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:04   68695.3      0.06       3.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:04   68703.8      0.06       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:04   68705.4      0.06       3.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04   68707.0      0.06       3.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:04   68709.1      0.06       3.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:04   68712.1      0.06       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:04   68714.7      0.06       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:04   68714.7      0.06       3.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:04   68716.6      0.06       3.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04   68716.6      0.06       3.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:04   68716.3      0.06       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:04   68720.3      0.06       3.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:04   68720.3      0.06       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68720.8      0.06       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68725.1      0.06       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68727.2      0.06       3.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68727.7      0.06       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68728.5      0.06       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68731.2      0.06       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68736.0      0.06       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68750.9      0.06       3.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68751.2      0.06       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68749.8      0.06       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68750.9      0.06       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68752.0      0.06       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68755.4      0.06       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:05   68756.2      0.06       2.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68758.6      0.06       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68758.6      0.06       2.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:06   68761.3      0.06       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68765.0      0.06       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68766.3      0.05       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68766.6      0.05       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68767.4      0.05       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68771.1      0.05       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68775.4      0.05       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68777.0      0.05       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68778.3      0.05       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:06   68781.2      0.05       2.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06   68784.4      0.05       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68784.9      0.05       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68786.3      0.05       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68789.7      0.05       2.6       0.0 path/genblk1[9].path/path/add_out_reg[31]/D
    0:01:07   68794.8      0.05       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68795.8      0.05       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68798.2      0.05       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68800.1      0.05       2.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07   68803.3      0.05       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68806.2      0.05       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68810.5      0.05       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68814.7      0.05       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68817.7      0.05       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68819.0      0.05       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:07   68820.1      0.05       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08   68826.4      0.05       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:08   68827.8      0.05       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:08   68828.6      0.05       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08   68833.1      0.05       2.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:08   68835.5      0.05       2.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:08   68848.5      0.05       2.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08   68852.0      0.05       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:08   68856.0      0.05       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:08   68861.5      0.05       2.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08   68860.0      0.05       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08   68860.5      0.05       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08   68860.0      0.05       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:08   68863.7      0.05       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:08   68866.9      0.05       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:09   68871.4      0.05       2.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:09   68877.2      0.05       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:09   68880.2      0.05       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:09   68882.3      0.05       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:09   68890.8      0.05       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:09   68892.7      0.05       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:09   68895.9      0.05       1.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09   68899.6      0.05       1.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:09   68900.6      0.04       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:09   68904.1      0.04       1.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:09   68910.2      0.04       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:09   68913.7      0.04       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10   68917.4      0.04       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:10   68922.7      0.04       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10   68926.5      0.04       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:10   68930.7      0.04       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10   68934.4      0.04       1.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:10   68939.5      0.04       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:10   68941.1      0.04       1.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:10   68943.5      0.04       1.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:10   68948.5      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:10   68954.1      0.04       1.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:10   68957.3      0.04       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:10   68961.0      0.04       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:10   68960.0      0.04       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:10   68960.8      0.04       1.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:11   68960.8      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11   68962.1      0.04       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:11   68967.9      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11   68971.1      0.04       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:11   68975.7      0.04       1.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11   68980.4      0.04       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:11   68984.7      0.04       1.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:11   68988.7      0.04       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:11   68995.6      0.04       1.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:11   69002.0      0.04       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:11   69002.5      0.04       1.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11   69004.1      0.04       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:11   69006.3      0.04       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:11   69009.4      0.04       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11   69009.4      0.04       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69011.8      0.04       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69014.5      0.04       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69018.0      0.04       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69021.7      0.04       1.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:12   69024.1      0.03       1.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:12   69026.7      0.03       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69028.3      0.03       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69033.1      0.03       1.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:12   69036.6      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69044.6      0.03       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69048.5      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69049.3      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69053.9      0.03       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:12   69054.1      0.03       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13   69054.7      0.03       1.3       0.0                          
    0:01:13   69024.3      0.03       1.3       0.0                          
    0:01:13   69027.5      0.03       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:14   69028.6      0.03       1.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:14   69029.4      0.03       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:14   69031.3      0.03       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:14   69032.3      0.03       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:14   69036.3      0.03       1.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:14   69041.4      0.03       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14   69042.4      0.03       1.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:14   69044.0      0.03       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:14   69043.5      0.03       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:14   69045.6      0.03       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:14   69046.9      0.03       1.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:14   69052.8      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:14   69055.2      0.03       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:15   69055.2      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:15   69054.7      0.03       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:15   69055.7      0.03       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:15   69057.3      0.03       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:15   69057.6      0.03       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:15   69058.1      0.03       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:15   69060.2      0.03       1.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15   69060.8      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:15   69068.5      0.03       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:15   69072.5      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:15   69074.3      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:15   69074.6      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:16   69076.7      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16   69078.9      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:16   69078.6      0.03       1.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:16   69079.4      0.03       1.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:16   69083.7      0.03       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:16   69085.0      0.03       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:16   69088.4      0.03       1.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16   69088.7      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16   69087.9      0.03       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:16   69088.2      0.03       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:16   69093.0      0.03       1.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:16   69092.4      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69097.8      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69098.8      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69102.0      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69104.9      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:17   69104.9      0.03       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69105.7      0.03       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69106.8      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69108.1      0.03       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69112.1      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69115.3      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69125.7      0.03       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69126.2      0.03       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69125.4      0.03       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:17   69127.3      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:18   69127.0      0.03       1.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18   69128.6      0.03       1.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18   69133.4      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18   69135.8      0.02       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:18   69139.3      0.02       0.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:18   69145.6      0.02       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:18   69151.2      0.02       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:18   69152.0      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:18   69152.8      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18   69154.9      0.02       0.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:18   69158.9      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:18   69163.2      0.02       0.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18   69167.2      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:18   69169.8      0.02       0.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18   69172.8      0.02       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69177.0      0.02       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69179.4      0.02       0.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:19   69182.3      0.02       0.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19   69186.6      0.02       0.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19   69188.2      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69194.0      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69195.6      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69201.5      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69204.4      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69207.9      0.02       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69209.5      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69212.7      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69214.5      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:19   69214.8      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69218.5      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69222.8      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:20   69224.9      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69229.7      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69232.1      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69232.9      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69233.4      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69235.5      0.02       0.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20   69236.9      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69239.5      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69241.9      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69242.2      0.02       0.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20   69242.2      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:20   69245.1      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:20   69247.8      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69248.3      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69247.2      0.02       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69247.2      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69248.0      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69249.9      0.02       0.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21   69250.7      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69251.8      0.02       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69254.4      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69256.8      0.02       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69258.4      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69261.3      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:21   69262.9      0.02       0.6       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:21   69262.9      0.02       0.6       0.0                          
    0:01:22   69262.9      0.02       0.6       0.0                          
    0:01:24   66880.9      0.02       0.6       0.0                          
    0:01:25   66634.1      0.02       0.6       0.0                          
    0:01:25   66509.0      0.02       0.6       0.0                          
    0:01:25   66508.0      0.02       0.6       0.0                          
    0:01:25   66506.9      0.02       0.6       0.0                          
    0:01:25   66506.9      0.02       0.6       0.0                          
    0:01:26   66509.8      0.02       0.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26   66524.2      0.02       0.6       0.0                          
    0:01:26   66453.2      0.03       0.7       0.0                          
    0:01:26   66448.1      0.03       0.7       0.0                          
    0:01:26   66448.1      0.03       0.7       0.0                          
    0:01:26   66448.1      0.03       0.7       0.0                          
    0:01:26   66448.1      0.03       0.7       0.0                          
    0:01:26   66448.1      0.03       0.7       0.0                          
    0:01:26   66448.1      0.03       0.7       0.0                          
    0:01:27   66450.0      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:27   66456.1      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:27   66456.1      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:27   66460.4      0.02       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:27   66460.4      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:27   66463.8      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:27   66464.4      0.02       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:27   66465.2      0.02       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:27   66469.4      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:27   66473.1      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:27   66473.4      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28   66476.3      0.02       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:28   66476.6      0.02       0.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:28   66476.3      0.02       0.5       0.0                          
    0:01:28   66471.5      0.02       0.5       0.0                          
    0:01:28   66462.8      0.02       0.5       0.0                          
    0:01:29   66456.9      0.02       0.5       0.0                          
    0:01:29   66447.9      0.02       0.5       0.0                          
    0:01:29   66444.1      0.02       0.5       0.0                          
    0:01:29   66440.4      0.02       0.5       0.0                          
    0:01:30   66425.3      0.02       0.5       0.0                          
    0:01:30   66396.0      0.02       0.5       0.0                          
    0:01:30   66395.7      0.02       0.5       0.0                          
    0:01:31   66384.0      0.02       0.5       0.0                          
    0:01:31   66382.2      0.02       0.5       0.0                          
    0:01:32   66365.1      0.02       0.5       0.0                          
    0:01:33   66365.1      0.02       0.5       0.0                          
    0:01:33   66352.9      0.03       0.6       0.0                          
    0:01:33   66352.9      0.03       0.6       0.0                          
    0:01:33   66352.9      0.03       0.6       0.0                          
    0:01:33   66352.9      0.03       0.6       0.0                          
    0:01:33   66352.9      0.03       0.6       0.0                          
    0:01:33   66352.9      0.03       0.6       0.0                          
    0:01:33   66359.6      0.02       0.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:33   66363.3      0.02       0.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:33   66364.1      0.02       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:33   66366.7      0.02       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:33   66368.1      0.02       0.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:33   66375.5      0.02       0.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33   66381.6      0.02       0.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34   66386.7      0.02       0.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:34   66389.6      0.02       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:34   66396.0      0.02       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:34   66397.3      0.02       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:34   66400.8      0.02       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:34   66401.0      0.02       0.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:34   66407.7      0.02       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:34   66411.2      0.02       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:34   66412.0      0.02       0.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:34   66417.0      0.02       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:34   66424.2      0.01       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:34   66433.0      0.01       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:35   66437.2      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:35   66440.7      0.01       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:35   66447.3      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:35   66448.4      0.01       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:35   66449.2      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:35   66449.2      0.01       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:35   66450.8      0.01       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:36   66450.8      0.01       0.4       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 7567 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 22:14:44 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              30805.726191
Buf/Inv area:                     2373.252000
Noncombinational area:           35645.062781
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 66450.788972
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 22:14:48 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  23.9662 mW   (90%)
  Net Switching Power  =   2.7623 mW   (10%)
                         ---------
Total Dynamic Power    =  26.7284 mW  (100%)

Cell Leakage Power     =   1.2843 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.2409e+04          347.2460        5.9595e+05        2.3352e+04  (  83.36%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.5573e+03        2.4151e+03        6.8830e+05        4.6606e+03  (  16.64%)
--------------------------------------------------------------------------------------------------
Total          2.3966e+04 uW     2.7623e+03 uW     1.2843e+06 nW     2.8013e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 22:14:48 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[3].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri[9]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out[9] (memory_b16_SIZE12_LOGSIZE4_18)
                                                          0.00       0.21 f
  path/genblk1[3].path/Mat_a_Mem/data_out[9] (seqMemory_b16_SIZE12_18)
                                                          0.00       0.21 f
  path/genblk1[3].path/path/in0[9] (mac_b16_g1_9)         0.00       0.21 f
  path/genblk1[3].path/path/mult_21/a[9] (mac_b16_g1_9_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[3].path/path/mult_21/U983/Z (XOR2_X1)      0.09       0.30 f
  path/genblk1[3].path/path/mult_21/U982/ZN (NAND2_X1)
                                                          0.04       0.34 r
  path/genblk1[3].path/path/mult_21/U881/Z (BUF_X2)       0.05       0.39 r
  path/genblk1[3].path/path/mult_21/U1341/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[3].path/path/mult_21/U308/CO (FA_X1)       0.09       0.51 f
  path/genblk1[3].path/path/mult_21/U299/S (FA_X1)        0.11       0.63 f
  path/genblk1[3].path/path/mult_21/U297/S (FA_X1)        0.14       0.77 r
  path/genblk1[3].path/path/mult_21/U296/S (FA_X1)        0.11       0.88 f
  path/genblk1[3].path/path/mult_21/U877/ZN (NOR2_X1)     0.06       0.94 r
  path/genblk1[3].path/path/mult_21/U1247/ZN (NOR2_X1)
                                                          0.03       0.97 f
  path/genblk1[3].path/path/mult_21/U1193/ZN (AOI21_X1)
                                                          0.04       1.01 r
  path/genblk1[3].path/path/mult_21/U811/ZN (OAI21_X1)
                                                          0.04       1.04 f
  path/genblk1[3].path/path/mult_21/U810/ZN (AOI21_X1)
                                                          0.04       1.09 r
  path/genblk1[3].path/path/mult_21/U804/ZN (OAI21_X1)
                                                          0.03       1.12 f
  path/genblk1[3].path/path/mult_21/U803/ZN (AOI21_X1)
                                                          0.04       1.16 r
  path/genblk1[3].path/path/mult_21/U801/ZN (OAI21_X1)
                                                          0.04       1.20 f
  path/genblk1[3].path/path/mult_21/U797/ZN (NAND2_X1)
                                                          0.04       1.24 r
  path/genblk1[3].path/path/mult_21/U795/ZN (NAND3_X1)
                                                          0.04       1.28 f
  path/genblk1[3].path/path/mult_21/U799/ZN (NAND2_X1)
                                                          0.04       1.31 r
  path/genblk1[3].path/path/mult_21/U840/ZN (NAND3_X1)
                                                          0.04       1.35 f
  path/genblk1[3].path/path/mult_21/U836/ZN (NAND2_X1)
                                                          0.04       1.39 r
  path/genblk1[3].path/path/mult_21/U835/ZN (NAND3_X1)
                                                          0.04       1.42 f
  path/genblk1[3].path/path/mult_21/U828/ZN (NAND2_X1)
                                                          0.04       1.46 r
  path/genblk1[3].path/path/mult_21/U832/ZN (NAND3_X1)
                                                          0.04       1.50 f
  path/genblk1[3].path/path/mult_21/U831/ZN (NAND2_X1)
                                                          0.03       1.53 r
  path/genblk1[3].path/path/mult_21/U824/ZN (AND3_X1)     0.05       1.57 r
  path/genblk1[3].path/path/mult_21/product[31] (mac_b16_g1_9_DW_mult_tc_1)
                                                          0.00       1.57 r
  path/genblk1[3].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       1.58 r
  data arrival time                                                  1.58

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  path/genblk1[3].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
