vendor_name = ModelSim
source_file = 1, C:/Users/Enver ASLAN/Desktop/FPGA/and_block_assign/and_block_assign.v
source_file = 1, C:/Users/Enver ASLAN/Desktop/FPGA/and_block_assign/db/and_block_assign.cbx.xml
design_name = and_block_assign
instance = comp, \y~output\, y~output, and_block_assign, 1
instance = comp, \c~input\, c~input, and_block_assign, 1
instance = comp, \a~input\, a~input, and_block_assign, 1
instance = comp, \b~input\, b~input, and_block_assign, 1
instance = comp, \y~0\, y~0, and_block_assign, 1
