Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 23:30:28 2023
| Host         : DESKTOP-50PL36L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bluex_wrapper_control_sets_placed.rpt
| Design       : bluex_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             264 |          106 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1024 |          431 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal             |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___29_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___7_n_0  | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___6_n_0  | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | bluex_i/redirection_0/stall            | bluex_i/demux_id_0/inst/op[5]_i_2_n_0              |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___18_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___1_n_0  | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___20_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___21_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___10_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |                7 |             32 |         4.57 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___11_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___19_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___24_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___25_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___26_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___28_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___14_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___16_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___8_n_0  | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___23_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___22_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___27_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___15_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___2_n_0  | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___3_n_0  | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___4_n_0  | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___0_n_0  | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___17_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___12_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___13_n_0 | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___9_n_0  | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst/ram_reg     | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG | bluex_i/reg_heap_id_0/inst//i___5_n_0  | bluex_i/reg_heap_id_0/inst/ram_reg[31][31]_i_1_n_0 |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG |                                        | bluex_i/reg_wb_0/inst/write_reg_addr[4]_i_1_n_0    |               17 |             71 |         4.18 |
|  clk_IBUF_BUFG |                                        | bluex_i/wrapper_mem_0/inst/reg_write_i_1_n_0       |               40 |             72 |         1.80 |
|  clk_IBUF_BUFG |                                        | bluex_i/redirection_0/flush                        |               49 |            121 |         2.47 |
+----------------+----------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


