<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › tile › include › asm › cacheflush.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cacheflush.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Tilera Corporation. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or</span>
<span class="cm"> *   modify it under the terms of the GNU General Public License</span>
<span class="cm"> *   as published by the Free Software Foundation, version 2.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> *   WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or</span>
<span class="cm"> *   NON INFRINGEMENT.  See the GNU General Public License for</span>
<span class="cm"> *   more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_TILE_CACHEFLUSH_H</span>
<span class="cp">#define _ASM_TILE_CACHEFLUSH_H</span>

<span class="cp">#include &lt;arch/chip.h&gt;</span>

<span class="cm">/* Keep includes the same across arches.  */</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/cache.h&gt;</span>
<span class="cp">#include &lt;arch/icache.h&gt;</span>

<span class="cm">/* Caches are physically-indexed and so don&#39;t need special treatment */</span>
<span class="cp">#define flush_cache_all()			do { } while (0)</span>
<span class="cp">#define flush_cache_mm(mm)			do { } while (0)</span>
<span class="cp">#define flush_cache_dup_mm(mm)			do { } while (0)</span>
<span class="cp">#define flush_cache_range(vma, start, end)	do { } while (0)</span>
<span class="cp">#define flush_cache_page(vma, vmaddr, pfn)	do { } while (0)</span>
<span class="cp">#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0</span>
<span class="cp">#define flush_dcache_page(page)			do { } while (0)</span>
<span class="cp">#define flush_dcache_mmap_lock(mapping)		do { } while (0)</span>
<span class="cp">#define flush_dcache_mmap_unlock(mapping)	do { } while (0)</span>
<span class="cp">#define flush_cache_vmap(start, end)		do { } while (0)</span>
<span class="cp">#define flush_cache_vunmap(start, end)		do { } while (0)</span>
<span class="cp">#define flush_icache_page(vma, pg)		do { } while (0)</span>
<span class="cp">#define flush_icache_user_range(vma, pg, adr, len)	do { } while (0)</span>

<span class="cm">/* Flush the icache just on this cpu */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__flush_icache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">);</span>

<span class="cm">/* Flush the entire icache on this cpu. */</span>
<span class="cp">#define __flush_icache() __flush_icache_range(0, CHIP_L1I_CACHE_SIZE())</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cm">/*</span>
<span class="cm"> * When the kernel writes to its own text we need to do an SMP</span>
<span class="cm"> * broadcast to make the L1I coherent everywhere.  This includes</span>
<span class="cm"> * module load and single step.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_icache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="cp">#define flush_icache_range __flush_icache_range</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * An update to an executable user page requires icache flushing.</span>
<span class="cm"> * We could carefully update only tiles that are running this process,</span>
<span class="cm"> * and rely on the fact that we flush the icache on every context</span>
<span class="cm"> * switch to avoid doing extra work here.  But for now, I&#39;ll be</span>
<span class="cm"> * conservative and just do a global icache flush.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">copy_to_user_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">,</span>
				     <span class="kt">void</span> <span class="o">*</span><span class="n">dst</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">flush_icache_range</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">dst</span><span class="p">,</span>
				   <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">dst</span> <span class="o">+</span> <span class="n">len</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#define copy_from_user_page(vma, page, vaddr, dst, src, len) \</span>
<span class="cp">	memcpy((dst), (src), (len))</span>

<span class="cm">/*</span>
<span class="cm"> * Invalidate a VA range; pads to L2 cacheline boundaries.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that on TILE64, __inv_buffer() actually flushes modified</span>
<span class="cm"> * cache lines in addition to invalidating them, i.e., it&#39;s the</span>
<span class="cm"> * same as __finv_buffer().</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__inv_buffer</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">buffer</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">next</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)((</span><span class="kt">long</span><span class="p">)</span><span class="n">buffer</span> <span class="o">&amp;</span> <span class="o">-</span><span class="n">L2_CACHE_BYTES</span><span class="p">);</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">finish</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">L2_CACHE_ALIGN</span><span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">buffer</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">next</span> <span class="o">&lt;</span> <span class="n">finish</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__insn_inv</span><span class="p">(</span><span class="n">next</span><span class="p">);</span>
		<span class="n">next</span> <span class="o">+=</span> <span class="n">CHIP_INV_STRIDE</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Flush a VA range; pads to L2 cacheline boundaries. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__flush_buffer</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">buffer</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">next</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)((</span><span class="kt">long</span><span class="p">)</span><span class="n">buffer</span> <span class="o">&amp;</span> <span class="o">-</span><span class="n">L2_CACHE_BYTES</span><span class="p">);</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">finish</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">L2_CACHE_ALIGN</span><span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">buffer</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">next</span> <span class="o">&lt;</span> <span class="n">finish</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__insn_flush</span><span class="p">(</span><span class="n">next</span><span class="p">);</span>
		<span class="n">next</span> <span class="o">+=</span> <span class="n">CHIP_FLUSH_STRIDE</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Flush &amp; invalidate a VA range; pads to L2 cacheline boundaries. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__finv_buffer</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">buffer</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">next</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)((</span><span class="kt">long</span><span class="p">)</span><span class="n">buffer</span> <span class="o">&amp;</span> <span class="o">-</span><span class="n">L2_CACHE_BYTES</span><span class="p">);</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">finish</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">L2_CACHE_ALIGN</span><span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">buffer</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">next</span> <span class="o">&lt;</span> <span class="n">finish</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__insn_finv</span><span class="p">(</span><span class="n">next</span><span class="p">);</span>
		<span class="n">next</span> <span class="o">+=</span> <span class="n">CHIP_FINV_STRIDE</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="cm">/* Invalidate a VA range and wait for it to be complete. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">inv_buffer</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">buffer</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__inv_buffer</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Flush a locally-homecached VA range and wait for the evicted</span>
<span class="cm"> * cachelines to hit memory.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flush_buffer_local</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">buffer</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__flush_buffer</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">mb_incoherent</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Flush and invalidate a locally-homecached VA range and wait for the</span>
<span class="cm"> * evicted cachelines to hit memory.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">finv_buffer_local</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">buffer</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__finv_buffer</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">mb_incoherent</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Flush and invalidate a VA range that is homed remotely, waiting</span>
<span class="cm"> * until the memory controller holds the flushed values.  If &quot;hfh&quot; is</span>
<span class="cm"> * true, we will do a more expensive flush involving additional loads</span>
<span class="cm"> * to make sure we have touched all the possible home cpus of a buffer</span>
<span class="cm"> * that is homed with &quot;hash for home&quot;.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">finv_buffer_remote</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">buffer</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">hfh</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * On SMP systems, when the scheduler does migration-cost autodetection,</span>
<span class="cm"> * it needs a way to flush as much of the CPU&#39;s caches as possible:</span>
<span class="cm"> *</span>
<span class="cm"> * TODO: fill this in!</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sched_cacheflush</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_TILE_CACHEFLUSH_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
