
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000026c  00800100  00002c4e  00002ce2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002c4e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000011e  0080036c  0080036c  00002f4e  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002f50  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  0000361c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002a0  00000000  00000000  000036a8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004eab  00000000  00000000  00003948  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014e7  00000000  00000000  000087f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001cd8  00000000  00000000  00009cda  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000bec  00000000  00000000  0000b9b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000011a4  00000000  00000000  0000c5a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000030e0  00000000  00000000  0000d744  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 38 14 	jmp	0x2870	; 0x2870 <__vector_12>
      34:	0c 94 69 14 	jmp	0x28d2	; 0x28d2 <__vector_13>
      38:	0c 94 9a 14 	jmp	0x2934	; 0x2934 <__vector_14>
      3c:	0c 94 5e 15 	jmp	0x2abc	; 0x2abc <__vector_15>
      40:	0c 94 24 14 	jmp	0x2848	; 0x2848 <__vector_16>
      44:	0c 94 2e 14 	jmp	0x285c	; 0x285c <__vector_17>
      48:	0c 94 4e 02 	jmp	0x49c	; 0x49c <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 cb 14 	jmp	0x2996	; 0x2996 <__vector_28>
      74:	0c 94 fc 14 	jmp	0x29f8	; 0x29f8 <__vector_29>
      78:	0c 94 2d 15 	jmp	0x2a5a	; 0x2a5a <__vector_30>
      7c:	0c 94 68 15 	jmp	0x2ad0	; 0x2ad0 <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	ee e4       	ldi	r30, 0x4E	; 78
      a8:	fc e2       	ldi	r31, 0x2C	; 44
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	ac 36       	cpi	r26, 0x6C	; 108
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	14 e0       	ldi	r17, 0x04	; 4
      be:	ac e6       	ldi	r26, 0x6C	; 108
      c0:	b3 e0       	ldi	r27, 0x03	; 3
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	aa 38       	cpi	r26, 0x8A	; 138
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 25 16 	jmp	0x2c4a	; 0x2c4a <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d8:	0e 94 ce 13 	call	0x279c	; 0x279c <main_init>
	
	while(1){	
		wdt_reset();
      dc:	a8 95       	wdr
		EventHandleEvent();
      de:	0e 94 60 12 	call	0x24c0	; 0x24c0 <EventHandleEvent>
      e2:	fc cf       	rjmp	.-8      	; 0xdc <main+0x4>

000000e4 <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
      e4:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
      e6:	92 95       	swap	r25
      e8:	9f 70       	andi	r25, 0x0F	; 15
      ea:	90 fd       	sbrc	r25, 0
      ec:	0b c0       	rjmp	.+22     	; 0x104 <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
      ee:	e8 2f       	mov	r30, r24
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	ee 0f       	add	r30, r30
      f4:	ff 1f       	adc	r31, r31
      f6:	ee 0f       	add	r30, r30
      f8:	ff 1f       	adc	r31, r31
      fa:	e3 50       	subi	r30, 0x03	; 3
      fc:	fc 4f       	sbci	r31, 0xFC	; 252
      fe:	91 e0       	ldi	r25, 0x01	; 1
     100:	90 83       	st	Z, r25
     102:	09 c0       	rjmp	.+18     	; 0x116 <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
     104:	e8 2f       	mov	r30, r24
     106:	f0 e0       	ldi	r31, 0x00	; 0
     108:	ee 0f       	add	r30, r30
     10a:	ff 1f       	adc	r31, r31
     10c:	ee 0f       	add	r30, r30
     10e:	ff 1f       	adc	r31, r31
     110:	e3 50       	subi	r30, 0x03	; 3
     112:	fc 4f       	sbci	r31, 0xFC	; 252
     114:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     116:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     118:	92 95       	swap	r25
     11a:	96 95       	lsr	r25
     11c:	97 70       	andi	r25, 0x07	; 7
     11e:	90 fd       	sbrc	r25, 0
     120:	0b c0       	rjmp	.+22     	; 0x138 <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     122:	e8 2f       	mov	r30, r24
     124:	f0 e0       	ldi	r31, 0x00	; 0
     126:	ee 0f       	add	r30, r30
     128:	ff 1f       	adc	r31, r31
     12a:	ee 0f       	add	r30, r30
     12c:	ff 1f       	adc	r31, r31
     12e:	e3 50       	subi	r30, 0x03	; 3
     130:	fc 4f       	sbci	r31, 0xFC	; 252
     132:	91 e0       	ldi	r25, 0x01	; 1
     134:	91 83       	std	Z+1, r25	; 0x01
     136:	09 c0       	rjmp	.+18     	; 0x14a <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     138:	e8 2f       	mov	r30, r24
     13a:	f0 e0       	ldi	r31, 0x00	; 0
     13c:	ee 0f       	add	r30, r30
     13e:	ff 1f       	adc	r31, r31
     140:	ee 0f       	add	r30, r30
     142:	ff 1f       	adc	r31, r31
     144:	e3 50       	subi	r30, 0x03	; 3
     146:	fc 4f       	sbci	r31, 0xFC	; 252
     148:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     14a:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     14c:	92 95       	swap	r25
     14e:	96 95       	lsr	r25
     150:	96 95       	lsr	r25
     152:	93 70       	andi	r25, 0x03	; 3
     154:	90 fd       	sbrc	r25, 0
     156:	0b c0       	rjmp	.+22     	; 0x16e <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     158:	e8 2f       	mov	r30, r24
     15a:	f0 e0       	ldi	r31, 0x00	; 0
     15c:	ee 0f       	add	r30, r30
     15e:	ff 1f       	adc	r31, r31
     160:	ee 0f       	add	r30, r30
     162:	ff 1f       	adc	r31, r31
     164:	e3 50       	subi	r30, 0x03	; 3
     166:	fc 4f       	sbci	r31, 0xFC	; 252
     168:	91 e0       	ldi	r25, 0x01	; 1
     16a:	92 83       	std	Z+2, r25	; 0x02
     16c:	09 c0       	rjmp	.+18     	; 0x180 <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     16e:	e8 2f       	mov	r30, r24
     170:	f0 e0       	ldi	r31, 0x00	; 0
     172:	ee 0f       	add	r30, r30
     174:	ff 1f       	adc	r31, r31
     176:	ee 0f       	add	r30, r30
     178:	ff 1f       	adc	r31, r31
     17a:	e3 50       	subi	r30, 0x03	; 3
     17c:	fc 4f       	sbci	r31, 0xFC	; 252
     17e:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     180:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     182:	96 95       	lsr	r25
     184:	96 95       	lsr	r25
     186:	96 95       	lsr	r25
     188:	90 fd       	sbrc	r25, 0
     18a:	0b c0       	rjmp	.+22     	; 0x1a2 <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     18c:	e8 2f       	mov	r30, r24
     18e:	f0 e0       	ldi	r31, 0x00	; 0
     190:	ee 0f       	add	r30, r30
     192:	ff 1f       	adc	r31, r31
     194:	ee 0f       	add	r30, r30
     196:	ff 1f       	adc	r31, r31
     198:	e3 50       	subi	r30, 0x03	; 3
     19a:	fc 4f       	sbci	r31, 0xFC	; 252
     19c:	81 e0       	ldi	r24, 0x01	; 1
     19e:	83 83       	std	Z+3, r24	; 0x03
     1a0:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     1a2:	e8 2f       	mov	r30, r24
     1a4:	f0 e0       	ldi	r31, 0x00	; 0
     1a6:	ee 0f       	add	r30, r30
     1a8:	ff 1f       	adc	r31, r31
     1aa:	ee 0f       	add	r30, r30
     1ac:	ff 1f       	adc	r31, r31
     1ae:	e3 50       	subi	r30, 0x03	; 3
     1b0:	fc 4f       	sbci	r31, 0xFC	; 252
     1b2:	13 82       	std	Z+3, r1	; 0x03
     1b4:	08 95       	ret

000001b6 <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     1b6:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1b8:	76 9a       	sbi	0x0e, 6	; 14
}
     1ba:	08 95       	ret

000001bc <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     1bc:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1be:	77 9a       	sbi	0x0e, 7	; 14
}
     1c0:	08 95       	ret

000001c2 <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     1c2:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1c4:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     1c6:	08 95       	ret

000001c8 <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     1c8:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     1ca:	6e 9a       	sbi	0x0d, 6	; 13
}
     1cc:	08 95       	ret

000001ce <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     1ce:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     1d0:	6f 9a       	sbi	0x0d, 7	; 13
}
     1d2:	08 95       	ret

000001d4 <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     1d4:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     1d6:	24 9a       	sbi	0x04, 4	; 4

}
     1d8:	08 95       	ret

000001da <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     1da:	80 91 1e 04 	lds	r24, 0x041E
     1de:	88 23       	and	r24, r24
     1e0:	21 f0       	breq	.+8      	; 0x1ea <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     1e2:	10 92 1e 04 	sts	0x041E, r1
		display_up();
     1e6:	0e 94 d2 10 	call	0x21a4	; 0x21a4 <display_up>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     1ea:	80 91 1f 04 	lds	r24, 0x041F
     1ee:	88 23       	and	r24, r24
     1f0:	21 f0       	breq	.+8      	; 0x1fa <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     1f2:	10 92 1f 04 	sts	0x041F, r1
		display_down();		
     1f6:	0e 94 e7 10 	call	0x21ce	; 0x21ce <display_down>
	}
	
	/* LEDS on BUTTONS */
	if(button_state[BUTTON_ID_TC]){
     1fa:	80 91 03 04 	lds	r24, 0x0403
     1fe:	88 23       	and	r24, r24
     200:	21 f0       	breq	.+8      	; 0x20a <buttons_react+0x30>
		led_set(LED_ID_TC);
     202:	86 e0       	ldi	r24, 0x06	; 6
     204:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
     208:	03 c0       	rjmp	.+6      	; 0x210 <buttons_react+0x36>
	}else{
		led_clear(LED_ID_TC);
     20a:	86 e0       	ldi	r24, 0x06	; 6
     20c:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
	}
	if(button_state[BUTTON_ID_TMS]){
     210:	80 91 ff 03 	lds	r24, 0x03FF
     214:	88 23       	and	r24, r24
     216:	21 f0       	breq	.+8      	; 0x220 <buttons_react+0x46>
		led_set(LED_ID_AMS);
     218:	80 e0       	ldi	r24, 0x00	; 0
     21a:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
     21e:	03 c0       	rjmp	.+6      	; 0x226 <buttons_react+0x4c>
	}else{
		led_clear(LED_ID_AMS);
     220:	80 e0       	ldi	r24, 0x00	; 0
     222:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
	}
	if(button_state[BUTTON_ID_TV]){
     226:	80 91 07 04 	lds	r24, 0x0407
     22a:	88 23       	and	r24, r24
     22c:	21 f0       	breq	.+8      	; 0x236 <buttons_react+0x5c>
		led_set(LED_ID_TV);
     22e:	85 e0       	ldi	r24, 0x05	; 5
     230:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
     234:	03 c0       	rjmp	.+6      	; 0x23c <buttons_react+0x62>
	}else{
		led_clear(LED_ID_TV);
     236:	85 e0       	ldi	r24, 0x05	; 5
     238:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
	}
	
	if(button_state[BUTTON_ID_RECUP]){
     23c:	80 91 00 04 	lds	r24, 0x0400
     240:	88 23       	and	r24, r24
     242:	21 f0       	breq	.+8      	; 0x24c <buttons_react+0x72>
		led_set(LED_ID_RECUP);
     244:	87 e0       	ldi	r24, 0x07	; 7
     246:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
     24a:	03 c0       	rjmp	.+6      	; 0x252 <buttons_react+0x78>
	}else{
		led_clear(LED_ID_RECUP);
     24c:	87 e0       	ldi	r24, 0x07	; 7
     24e:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
	}
	
	if(button_state[BUTTON_ID_KOBI]){
     252:	80 91 04 04 	lds	r24, 0x0404
     256:	88 23       	and	r24, r24
     258:	21 f0       	breq	.+8      	; 0x262 <buttons_react+0x88>
		led_set(LED_ID_KOBI);
     25a:	88 e0       	ldi	r24, 0x08	; 8
     25c:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
     260:	03 c0       	rjmp	.+6      	; 0x268 <buttons_react+0x8e>
	}else{
		led_clear(LED_ID_KOBI);
     262:	88 e0       	ldi	r24, 0x08	; 8
     264:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
	}
	
	if(button_state[BUTTON_ID_AD]){
     268:	80 91 08 04 	lds	r24, 0x0408
     26c:	88 23       	and	r24, r24
     26e:	21 f0       	breq	.+8      	; 0x278 <buttons_react+0x9e>
		led_set(LED_ID_AD);
     270:	89 e0       	ldi	r24, 0x09	; 9
     272:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
     276:	03 c0       	rjmp	.+6      	; 0x27e <buttons_react+0xa4>
	}else{
		led_clear(LED_ID_AD);
     278:	89 e0       	ldi	r24, 0x09	; 9
     27a:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
	}
		
		
	
	
	button_key1=0;
     27e:	10 92 6d 03 	sts	0x036D, r1
	if(button_state[BUTTON_ID_TMS]){
     282:	80 91 ff 03 	lds	r24, 0x03FF
     286:	88 23       	and	r24, r24
     288:	19 f0       	breq	.+6      	; 0x290 <buttons_react+0xb6>
		button_key1|=1;
     28a:	81 e0       	ldi	r24, 0x01	; 1
     28c:	80 93 6d 03 	sts	0x036D, r24
	}
	if(button_state[BUTTON_ID_TV]){
     290:	80 91 07 04 	lds	r24, 0x0407
     294:	88 23       	and	r24, r24
     296:	29 f0       	breq	.+10     	; 0x2a2 <buttons_react+0xc8>
		button_key1|=1<<1;
     298:	80 91 6d 03 	lds	r24, 0x036D
     29c:	82 60       	ori	r24, 0x02	; 2
     29e:	80 93 6d 03 	sts	0x036D, r24
	}
	if(button_state[BUTTON_ID_TC]){
     2a2:	80 91 03 04 	lds	r24, 0x0403
     2a6:	88 23       	and	r24, r24
     2a8:	29 f0       	breq	.+10     	; 0x2b4 <buttons_react+0xda>
		button_key1|=1<<2;
     2aa:	80 91 6d 03 	lds	r24, 0x036D
     2ae:	84 60       	ori	r24, 0x04	; 4
     2b0:	80 93 6d 03 	sts	0x036D, r24
	}
	if(button_state[BUTTON_ID_RECUP]){
     2b4:	80 91 00 04 	lds	r24, 0x0400
     2b8:	88 23       	and	r24, r24
     2ba:	29 f0       	breq	.+10     	; 0x2c6 <buttons_react+0xec>
		button_key1|=1<<3;
     2bc:	80 91 6d 03 	lds	r24, 0x036D
     2c0:	88 60       	ori	r24, 0x08	; 8
     2c2:	80 93 6d 03 	sts	0x036D, r24
	}
	if(button_state[BUTTON_ID_KOBI]){
     2c6:	80 91 04 04 	lds	r24, 0x0404
     2ca:	88 23       	and	r24, r24
     2cc:	29 f0       	breq	.+10     	; 0x2d8 <buttons_react+0xfe>
		button_key1|=1<<4;
     2ce:	80 91 6d 03 	lds	r24, 0x036D
     2d2:	80 61       	ori	r24, 0x10	; 16
     2d4:	80 93 6d 03 	sts	0x036D, r24
	}
	if(button_state[BUTTON_ID_AD]){
     2d8:	80 91 08 04 	lds	r24, 0x0408
     2dc:	88 23       	and	r24, r24
     2de:	29 f0       	breq	.+10     	; 0x2ea <buttons_react+0x110>
		button_key1|=1<<5;
     2e0:	80 91 6d 03 	lds	r24, 0x036D
     2e4:	80 62       	ori	r24, 0x20	; 32
     2e6:	80 93 6d 03 	sts	0x036D, r24
	}
	
	button_key2=0;
     2ea:	10 92 6c 03 	sts	0x036C, r1
	if(button_state[BUTTON_ID_PLUS]){
     2ee:	80 91 01 04 	lds	r24, 0x0401
     2f2:	88 23       	and	r24, r24
     2f4:	19 f0       	breq	.+6      	; 0x2fc <buttons_react+0x122>
		button_key2|=1;
     2f6:	81 e0       	ldi	r24, 0x01	; 1
     2f8:	80 93 6c 03 	sts	0x036C, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     2fc:	80 91 02 04 	lds	r24, 0x0402
     300:	88 23       	and	r24, r24
     302:	29 f0       	breq	.+10     	; 0x30e <buttons_react+0x134>
		button_key2|=1<<1;
     304:	80 91 6c 03 	lds	r24, 0x036C
     308:	82 60       	ori	r24, 0x02	; 2
     30a:	80 93 6c 03 	sts	0x036C, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     30e:	80 91 fd 03 	lds	r24, 0x03FD
     312:	88 23       	and	r24, r24
     314:	29 f0       	breq	.+10     	; 0x320 <buttons_react+0x146>
		button_key2|=1<<2;
     316:	80 91 6c 03 	lds	r24, 0x036C
     31a:	84 60       	ori	r24, 0x04	; 4
     31c:	80 93 6c 03 	sts	0x036C, r24
     320:	08 95       	ret

00000322 <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     322:	85 b7       	in	r24, 0x35	; 53
     324:	8f 7e       	andi	r24, 0xEF	; 239
     326:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     328:	8d b1       	in	r24, 0x0d	; 13
     32a:	8f 6b       	ori	r24, 0xBF	; 191
     32c:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     32e:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     330:	8d b1       	in	r24, 0x0d	; 13
     332:	8f 67       	ori	r24, 0x7F	; 127
     334:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     336:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     338:	84 b1       	in	r24, 0x04	; 4
     33a:	8f 6e       	ori	r24, 0xEF	; 239
     33c:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     33e:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     340:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     342:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     344:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     346:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     348:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     34a:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     34c:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     34e:	43 9a       	sbi	0x08, 3	; 8
     350:	e4 e2       	ldi	r30, 0x24	; 36
     352:	f4 e0       	ldi	r31, 0x04	; 4
#include "../includes/Led.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     354:	cf 01       	movw	r24, r30
     356:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     358:	21 e0       	ldi	r18, 0x01	; 1
     35a:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     35c:	e8 17       	cp	r30, r24
     35e:	f9 07       	cpc	r31, r25
     360:	e1 f7       	brne	.-8      	; 0x35a <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     362:	08 95       	ret

00000364 <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     364:	cf 92       	push	r12
     366:	df 92       	push	r13
     368:	ef 92       	push	r14
     36a:	ff 92       	push	r15
     36c:	0f 93       	push	r16
     36e:	1f 93       	push	r17
     370:	cf 93       	push	r28
     372:	df 93       	push	r29
		
		
	col1_input_high();
     374:	cb ed       	ldi	r28, 0xDB	; 219
     376:	d0 e0       	ldi	r29, 0x00	; 0
     378:	fe 01       	movw	r30, r28
     37a:	09 95       	icall
	col2_input_high();
     37c:	0e ed       	ldi	r16, 0xDE	; 222
     37e:	10 e0       	ldi	r17, 0x00	; 0
     380:	f8 01       	movw	r30, r16
     382:	09 95       	icall
	col3_input_high();
     384:	0f 2e       	mov	r0, r31
     386:	f1 ee       	ldi	r31, 0xE1	; 225
     388:	ef 2e       	mov	r14, r31
     38a:	f0 e0       	ldi	r31, 0x00	; 0
     38c:	ff 2e       	mov	r15, r31
     38e:	f0 2d       	mov	r31, r0
     390:	f7 01       	movw	r30, r14
     392:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     394:	f8 01       	movw	r30, r16
     396:	09 95       	icall
	col3_input_high();
     398:	f7 01       	movw	r30, r14
     39a:	09 95       	icall
	col1_low();
     39c:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <col1_low>
	
		
	button_read_col(0);
     3a0:	0f 2e       	mov	r0, r31
     3a2:	f2 e7       	ldi	r31, 0x72	; 114
     3a4:	cf 2e       	mov	r12, r31
     3a6:	f0 e0       	ldi	r31, 0x00	; 0
     3a8:	df 2e       	mov	r13, r31
     3aa:	f0 2d       	mov	r31, r0
     3ac:	80 e0       	ldi	r24, 0x00	; 0
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	f6 01       	movw	r30, r12
     3b2:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     3b4:	fe 01       	movw	r30, r28
     3b6:	09 95       	icall
	col3_input_high();
     3b8:	f7 01       	movw	r30, r14
     3ba:	09 95       	icall
	col2_low();
     3bc:	0e 94 e7 00 	call	0x1ce	; 0x1ce <col2_low>
	
	button_read_col(1);
     3c0:	81 e0       	ldi	r24, 0x01	; 1
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	f6 01       	movw	r30, r12
     3c6:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     3c8:	fe 01       	movw	r30, r28
     3ca:	09 95       	icall
	col2_input_high();
     3cc:	f8 01       	movw	r30, r16
     3ce:	09 95       	icall
	col3_low();	
     3d0:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <col3_low>
	
	button_read_col(2);
     3d4:	82 e0       	ldi	r24, 0x02	; 2
     3d6:	90 e0       	ldi	r25, 0x00	; 0
     3d8:	f6 01       	movw	r30, r12
     3da:	09 95       	icall
	
			
	col1_input_high();
     3dc:	fe 01       	movw	r30, r28
     3de:	09 95       	icall
	col2_input_high();
     3e0:	f8 01       	movw	r30, r16
     3e2:	09 95       	icall
	col3_input_high();
     3e4:	f7 01       	movw	r30, r14
     3e6:	09 95       	icall
     3e8:	ea e0       	ldi	r30, 0x0A	; 10
     3ea:	f4 e0       	ldi	r31, 0x04	; 4
     3ec:	ad ef       	ldi	r26, 0xFD	; 253
     3ee:	b3 e0       	ldi	r27, 0x03	; 3
     3f0:	04 e2       	ldi	r16, 0x24	; 36
     3f2:	14 e0       	ldi	r17, 0x04	; 4
     3f4:	86 e1       	ldi	r24, 0x16	; 22
     3f6:	94 e0       	ldi	r25, 0x04	; 4
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     3f8:	af 01       	movw	r20, r30
     3fa:	44 5f       	subi	r20, 0xF4	; 244
     3fc:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     3fe:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     400:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     402:	60 81       	ld	r22, Z
     404:	66 23       	and	r22, r22
     406:	59 f4       	brne	.+22     	; 0x41e <button_multiplex_cycle+0xba>
     408:	6c 91       	ld	r22, X
     40a:	61 30       	cpi	r22, 0x01	; 1
     40c:	41 f4       	brne	.+16     	; 0x41e <button_multiplex_cycle+0xba>
     40e:	e8 01       	movw	r28, r16
     410:	68 81       	ld	r22, Y
     412:	61 30       	cpi	r22, 0x01	; 1
     414:	81 f4       	brne	.+32     	; 0x436 <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     416:	ec 01       	movw	r28, r24
     418:	78 83       	st	Y, r23
			button_released[i]=0;
     41a:	e8 01       	movw	r28, r16
     41c:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     41e:	e9 01       	movw	r28, r18
     420:	28 81       	ld	r18, Y
     422:	21 30       	cpi	r18, 0x01	; 1
     424:	41 f4       	brne	.+16     	; 0x436 <button_multiplex_cycle+0xd2>
     426:	2c 91       	ld	r18, X
     428:	22 23       	and	r18, r18
     42a:	29 f4       	brne	.+10     	; 0x436 <button_multiplex_cycle+0xd2>
     42c:	e8 01       	movw	r28, r16
     42e:	28 81       	ld	r18, Y
     430:	22 23       	and	r18, r18
     432:	09 f4       	brne	.+2      	; 0x436 <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     434:	78 83       	st	Y, r23
     436:	31 96       	adiw	r30, 0x01	; 1
     438:	11 96       	adiw	r26, 0x01	; 1
     43a:	0f 5f       	subi	r16, 0xFF	; 255
     43c:	1f 4f       	sbci	r17, 0xFF	; 255
     43e:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     440:	e4 17       	cp	r30, r20
     442:	f5 07       	cpc	r31, r21
     444:	e9 f6       	brne	.-70     	; 0x400 <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     446:	0e 94 ed 00 	call	0x1da	; 0x1da <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     44a:	aa e0       	ldi	r26, 0x0A	; 10
     44c:	b4 e0       	ldi	r27, 0x04	; 4
     44e:	ed ef       	ldi	r30, 0xFD	; 253
     450:	f3 e0       	ldi	r31, 0x03	; 3
     452:	8c e0       	ldi	r24, 0x0C	; 12
     454:	01 90       	ld	r0, Z+
     456:	0d 92       	st	X+, r0
     458:	81 50       	subi	r24, 0x01	; 1
     45a:	e1 f7       	brne	.-8      	; 0x454 <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     45c:	df 91       	pop	r29
     45e:	cf 91       	pop	r28
     460:	1f 91       	pop	r17
     462:	0f 91       	pop	r16
     464:	ff 90       	pop	r15
     466:	ef 90       	pop	r14
     468:	df 90       	pop	r13
     46a:	cf 90       	pop	r12
     46c:	08 95       	ret

0000046e <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     46e:	2d ef       	ldi	r18, 0xFD	; 253
     470:	33 e0       	ldi	r19, 0x03	; 3
     472:	28 0f       	add	r18, r24
     474:	31 1d       	adc	r19, r1
}
     476:	f9 01       	movw	r30, r18
     478:	80 81       	ld	r24, Z
     47a:	08 95       	ret

0000047c <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     47c:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     47e:	10 98       	cbi	0x02, 0	; 2
}
     480:	08 95       	ret

00000482 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     482:	10 9a       	sbi	0x02, 0	; 2
}
     484:	08 95       	ret

00000486 <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     486:	10 98       	cbi	0x02, 0	; 2
}
     488:	08 95       	ret

0000048a <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     48a:	0e 94 41 02 	call	0x482	; 0x482 <buzzer_on>
	buzz_cycles=3;
     48e:	83 e0       	ldi	r24, 0x03	; 3
     490:	80 93 6e 03 	sts	0x036E, r24
	buzzer_count=4;	
     494:	84 e0       	ldi	r24, 0x04	; 4
     496:	80 93 6f 03 	sts	0x036F, r24
}
     49a:	08 95       	ret

0000049c <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     49c:	1f 92       	push	r1
     49e:	0f 92       	push	r0
     4a0:	0f b6       	in	r0, 0x3f	; 63
     4a2:	0f 92       	push	r0
     4a4:	0b b6       	in	r0, 0x3b	; 59
     4a6:	0f 92       	push	r0
     4a8:	11 24       	eor	r1, r1
     4aa:	2f 93       	push	r18
     4ac:	3f 93       	push	r19
     4ae:	4f 93       	push	r20
     4b0:	5f 93       	push	r21
     4b2:	6f 93       	push	r22
     4b4:	7f 93       	push	r23
     4b6:	8f 93       	push	r24
     4b8:	9f 93       	push	r25
     4ba:	af 93       	push	r26
     4bc:	bf 93       	push	r27
     4be:	cf 93       	push	r28
     4c0:	ef 93       	push	r30
     4c2:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     4c4:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     4c8:	c0 ff       	sbrs	r28, 0
     4ca:	08 c0       	rjmp	.+16     	; 0x4dc <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     4cc:	87 e0       	ldi	r24, 0x07	; 7
     4ce:	0e 94 21 11 	call	0x2242	; 0x2242 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     4d2:	ee ee       	ldi	r30, 0xEE	; 238
     4d4:	f0 e0       	ldi	r31, 0x00	; 0
     4d6:	80 81       	ld	r24, Z
     4d8:	8e 7f       	andi	r24, 0xFE	; 254
     4da:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     4dc:	c6 ff       	sbrs	r28, 6
     4de:	08 c0       	rjmp	.+16     	; 0x4f0 <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     4e0:	88 e0       	ldi	r24, 0x08	; 8
     4e2:	0e 94 21 11 	call	0x2242	; 0x2242 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     4e6:	ee ee       	ldi	r30, 0xEE	; 238
     4e8:	f0 e0       	ldi	r31, 0x00	; 0
     4ea:	80 81       	ld	r24, Z
     4ec:	8f 7b       	andi	r24, 0xBF	; 191
     4ee:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     4f0:	c5 ff       	sbrs	r28, 5
     4f2:	08 c0       	rjmp	.+16     	; 0x504 <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     4f4:	89 e0       	ldi	r24, 0x09	; 9
     4f6:	0e 94 21 11 	call	0x2242	; 0x2242 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     4fa:	eb ed       	ldi	r30, 0xDB	; 219
     4fc:	f0 e0       	ldi	r31, 0x00	; 0
     4fe:	80 81       	ld	r24, Z
     500:	8f 77       	andi	r24, 0x7F	; 127
     502:	80 83       	st	Z, r24
	}
	return;
}
     504:	ff 91       	pop	r31
     506:	ef 91       	pop	r30
     508:	cf 91       	pop	r28
     50a:	bf 91       	pop	r27
     50c:	af 91       	pop	r26
     50e:	9f 91       	pop	r25
     510:	8f 91       	pop	r24
     512:	7f 91       	pop	r23
     514:	6f 91       	pop	r22
     516:	5f 91       	pop	r21
     518:	4f 91       	pop	r20
     51a:	3f 91       	pop	r19
     51c:	2f 91       	pop	r18
     51e:	0f 90       	pop	r0
     520:	0b be       	out	0x3b, r0	; 59
     522:	0f 90       	pop	r0
     524:	0f be       	out	0x3f, r0	; 63
     526:	0f 90       	pop	r0
     528:	1f 90       	pop	r1
     52a:	18 95       	reti

0000052c <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     52c:	85 e0       	ldi	r24, 0x05	; 5
     52e:	0e 94 4d 06 	call	0xc9a	; 0xc9a <can_init>
	CANSTMOB=0;
     532:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     536:	eb ed       	ldi	r30, 0xDB	; 219
     538:	f0 e0       	ldi	r31, 0x00	; 0
     53a:	80 81       	ld	r24, Z
     53c:	88 6b       	ori	r24, 0xB8	; 184
     53e:	80 83       	st	Z, r24
	CANIE1=0x7F;
     540:	8f e7       	ldi	r24, 0x7F	; 127
     542:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     546:	8f ef       	ldi	r24, 0xFF	; 255
     548:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     54c:	10 92 3a 04 	sts	0x043A, r1
	can_queue_tail=0;
     550:	10 92 3c 04 	sts	0x043C, r1
	can_Status=CAN_Ready;
     554:	10 92 3b 04 	sts	0x043B, r1
	can_rx=0;
     558:	10 92 3e 04 	sts	0x043E, r1
     55c:	10 92 3d 04 	sts	0x043D, r1
}
     560:	08 95       	ret

00000562 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     562:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     564:	70 87       	std	Z+8, r23	; 0x08
     566:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     568:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     56a:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     56c:	53 83       	std	Z+3, r21	; 0x03
     56e:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     570:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     572:	8f ef       	ldi	r24, 0xFF	; 255
     574:	97 e0       	ldi	r25, 0x07	; 7
     576:	a0 e0       	ldi	r26, 0x00	; 0
     578:	b0 e0       	ldi	r27, 0x00	; 0
     57a:	82 87       	std	Z+10, r24	; 0x0a
     57c:	93 87       	std	Z+11, r25	; 0x0b
     57e:	a4 87       	std	Z+12, r26	; 0x0c
     580:	b5 87       	std	Z+13, r27	; 0x0d
}
     582:	08 95       	ret

00000584 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     584:	90 93 3e 04 	sts	0x043E, r25
     588:	80 93 3d 04 	sts	0x043D, r24
	can_rx->cmd=CMD_RX_DATA;
     58c:	25 e0       	ldi	r18, 0x05	; 5
     58e:	fc 01       	movw	r30, r24
     590:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     592:	80 91 3d 04 	lds	r24, 0x043D
     596:	90 91 3e 04 	lds	r25, 0x043E
     59a:	0e 94 62 06 	call	0xcc4	; 0xcc4 <can_cmd>
}
     59e:	08 95       	ret

000005a0 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     5a0:	0e 94 3c 0c 	call	0x1878	; 0x1878 <can_get_status>
	CANGIE|=(1<<ENIT);
     5a4:	eb ed       	ldi	r30, 0xDB	; 219
     5a6:	f0 e0       	ldi	r31, 0x00	; 0
     5a8:	80 81       	ld	r24, Z
     5aa:	80 68       	ori	r24, 0x80	; 128
     5ac:	80 83       	st	Z, r24
}
     5ae:	08 95       	ret

000005b0 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     5b0:	90 91 3a 04 	lds	r25, 0x043A
     5b4:	80 91 3c 04 	lds	r24, 0x043C
     5b8:	98 17       	cp	r25, r24
     5ba:	41 f1       	breq	.+80     	; 0x60c <CANSendData+0x5c>
		if(can_rx!=0){
     5bc:	e0 91 3d 04 	lds	r30, 0x043D
     5c0:	f0 91 3e 04 	lds	r31, 0x043E
     5c4:	30 97       	sbiw	r30, 0x00	; 0
     5c6:	41 f0       	breq	.+16     	; 0x5d8 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     5c8:	8c e0       	ldi	r24, 0x0C	; 12
     5ca:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     5cc:	80 91 3d 04 	lds	r24, 0x043D
     5d0:	90 91 3e 04 	lds	r25, 0x043E
     5d4:	0e 94 62 06 	call	0xcc4	; 0xcc4 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     5d8:	e0 91 3c 04 	lds	r30, 0x043C
     5dc:	f0 e0       	ldi	r31, 0x00	; 0
     5de:	ee 0f       	add	r30, r30
     5e0:	ff 1f       	adc	r31, r31
     5e2:	e0 5d       	subi	r30, 0xD0	; 208
     5e4:	fb 4f       	sbci	r31, 0xFB	; 251
     5e6:	a0 81       	ld	r26, Z
     5e8:	b1 81       	ldd	r27, Z+1	; 0x01
     5ea:	82 e0       	ldi	r24, 0x02	; 2
     5ec:	11 96       	adiw	r26, 0x01	; 1
     5ee:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     5f0:	80 81       	ld	r24, Z
     5f2:	91 81       	ldd	r25, Z+1	; 0x01
     5f4:	0e 94 62 06 	call	0xcc4	; 0xcc4 <can_cmd>
     5f8:	88 23       	and	r24, r24
     5fa:	21 f0       	breq	.+8      	; 0x604 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     5fc:	81 e0       	ldi	r24, 0x01	; 1
     5fe:	0e 94 0e 11 	call	0x221c	; 0x221c <AddError>
     602:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     604:	81 e0       	ldi	r24, 0x01	; 1
     606:	80 93 3b 04 	sts	0x043B, r24
     60a:	08 95       	ret
		}		
	}else if(can_rx!=0){
     60c:	e0 91 3d 04 	lds	r30, 0x043D
     610:	f0 91 3e 04 	lds	r31, 0x043E
     614:	30 97       	sbiw	r30, 0x00	; 0
     616:	41 f0       	breq	.+16     	; 0x628 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     618:	85 e0       	ldi	r24, 0x05	; 5
     61a:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     61c:	80 91 3d 04 	lds	r24, 0x043D
     620:	90 91 3e 04 	lds	r25, 0x043E
     624:	0e 94 62 06 	call	0xcc4	; 0xcc4 <can_cmd>
     628:	08 95       	ret

0000062a <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     62a:	cf 93       	push	r28
     62c:	df 93       	push	r29
     62e:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     630:	e0 91 3a 04 	lds	r30, 0x043A
     634:	f0 e0       	ldi	r31, 0x00	; 0
     636:	cf 01       	movw	r24, r30
     638:	01 96       	adiw	r24, 0x01	; 1
     63a:	65 e0       	ldi	r22, 0x05	; 5
     63c:	70 e0       	ldi	r23, 0x00	; 0
     63e:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodhi4>
     642:	20 91 3c 04 	lds	r18, 0x043C
     646:	30 e0       	ldi	r19, 0x00	; 0
     648:	82 17       	cp	r24, r18
     64a:	93 07       	cpc	r25, r19
     64c:	49 f0       	breq	.+18     	; 0x660 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     64e:	ee 0f       	add	r30, r30
     650:	ff 1f       	adc	r31, r31
     652:	e0 5d       	subi	r30, 0xD0	; 208
     654:	fb 4f       	sbci	r31, 0xFB	; 251
     656:	d1 83       	std	Z+1, r29	; 0x01
     658:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     65a:	80 93 3a 04 	sts	0x043A, r24
     65e:	03 c0       	rjmp	.+6      	; 0x666 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     660:	84 e0       	ldi	r24, 0x04	; 4
     662:	0e 94 0e 11 	call	0x221c	; 0x221c <AddError>
	}
	if(can_Status==CAN_Ready){
     666:	80 91 3b 04 	lds	r24, 0x043B
     66a:	88 23       	and	r24, r24
     66c:	11 f4       	brne	.+4      	; 0x672 <CANAddSendData+0x48>
		CANSendData();
     66e:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <CANSendData>
	}
}
     672:	df 91       	pop	r29
     674:	cf 91       	pop	r28
     676:	08 95       	ret

00000678 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     678:	e0 91 3c 04 	lds	r30, 0x043C
     67c:	f0 e0       	ldi	r31, 0x00	; 0
     67e:	ee 0f       	add	r30, r30
     680:	ff 1f       	adc	r31, r31
     682:	e0 5d       	subi	r30, 0xD0	; 208
     684:	fb 4f       	sbci	r31, 0xFB	; 251
}
     686:	80 81       	ld	r24, Z
     688:	91 81       	ldd	r25, Z+1	; 0x01
     68a:	08 95       	ret

0000068c <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     68c:	e0 91 3c 04 	lds	r30, 0x043C
     690:	f0 e0       	ldi	r31, 0x00	; 0
     692:	ee 0f       	add	r30, r30
     694:	ff 1f       	adc	r31, r31
     696:	e0 5d       	subi	r30, 0xD0	; 208
     698:	fb 4f       	sbci	r31, 0xFB	; 251
     69a:	a0 81       	ld	r26, Z
     69c:	b1 81       	ldd	r27, Z+1	; 0x01
     69e:	8c e0       	ldi	r24, 0x0C	; 12
     6a0:	11 96       	adiw	r26, 0x01	; 1
     6a2:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     6a4:	80 81       	ld	r24, Z
     6a6:	91 81       	ldd	r25, Z+1	; 0x01
     6a8:	0e 94 62 06 	call	0xcc4	; 0xcc4 <can_cmd>
	can_Status=CAN_Ready;
     6ac:	10 92 3b 04 	sts	0x043B, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     6b0:	80 91 3c 04 	lds	r24, 0x043C
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	01 96       	adiw	r24, 0x01	; 1
     6b8:	65 e0       	ldi	r22, 0x05	; 5
     6ba:	70 e0       	ldi	r23, 0x00	; 0
     6bc:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodhi4>
     6c0:	80 93 3c 04 	sts	0x043C, r24
	CANSendData();
     6c4:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <CANSendData>
}
     6c8:	08 95       	ret

000006ca <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     6ca:	80 91 3b 04 	lds	r24, 0x043B
     6ce:	81 30       	cpi	r24, 0x01	; 1
     6d0:	f9 f4       	brne	.+62     	; 0x710 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     6d2:	e0 91 3c 04 	lds	r30, 0x043C
     6d6:	f0 e0       	ldi	r31, 0x00	; 0
     6d8:	ee 0f       	add	r30, r30
     6da:	ff 1f       	adc	r31, r31
     6dc:	e0 5d       	subi	r30, 0xD0	; 208
     6de:	fb 4f       	sbci	r31, 0xFB	; 251
     6e0:	a0 81       	ld	r26, Z
     6e2:	b1 81       	ldd	r27, Z+1	; 0x01
     6e4:	8c e0       	ldi	r24, 0x0C	; 12
     6e6:	11 96       	adiw	r26, 0x01	; 1
     6e8:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     6ea:	80 81       	ld	r24, Z
     6ec:	91 81       	ldd	r25, Z+1	; 0x01
     6ee:	0e 94 62 06 	call	0xcc4	; 0xcc4 <can_cmd>
		AddError(ERROR_CAN_SEND);
     6f2:	82 e0       	ldi	r24, 0x02	; 2
     6f4:	0e 94 0e 11 	call	0x221c	; 0x221c <AddError>
		can_Status=CAN_Ready;
     6f8:	10 92 3b 04 	sts	0x043B, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     6fc:	80 91 3c 04 	lds	r24, 0x043C
     700:	90 e0       	ldi	r25, 0x00	; 0
     702:	01 96       	adiw	r24, 0x01	; 1
     704:	65 e0       	ldi	r22, 0x05	; 5
     706:	70 e0       	ldi	r23, 0x00	; 0
     708:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodhi4>
     70c:	80 93 3c 04 	sts	0x043C, r24
     710:	08 95       	ret

00000712 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     712:	cf 93       	push	r28
     714:	df 93       	push	r29
     716:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     718:	8c e0       	ldi	r24, 0x0C	; 12
     71a:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     71c:	ce 01       	movw	r24, r28
     71e:	0e 94 62 06 	call	0xcc4	; 0xcc4 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     722:	ce 01       	movw	r24, r28
     724:	0e 94 3c 0c 	call	0x1878	; 0x1878 <can_get_status>
     728:	81 30       	cpi	r24, 0x01	; 1
     72a:	d9 f3       	breq	.-10     	; 0x722 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     72c:	85 e0       	ldi	r24, 0x05	; 5
     72e:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     730:	ce 01       	movw	r24, r28
     732:	0e 94 62 06 	call	0xcc4	; 0xcc4 <can_cmd>
}
     736:	df 91       	pop	r29
     738:	cf 91       	pop	r28
     73a:	08 95       	ret

0000073c <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     73c:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     73e:	ad ee       	ldi	r26, 0xED	; 237
     740:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     742:	8e ee       	ldi	r24, 0xEE	; 238
     744:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     746:	32 2f       	mov	r19, r18
     748:	32 95       	swap	r19
     74a:	30 7f       	andi	r19, 0xF0	; 240
     74c:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     74e:	fc 01       	movw	r30, r24
     750:	11 92       	st	Z+, r1
     752:	e8 3f       	cpi	r30, 0xF8	; 248
     754:	f1 05       	cpc	r31, r1
     756:	e1 f7       	brne	.-8      	; 0x750 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     758:	2f 5f       	subi	r18, 0xFF	; 255
     75a:	2f 30       	cpi	r18, 0x0F	; 15
     75c:	a1 f7       	brne	.-24     	; 0x746 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     75e:	08 95       	ret

00000760 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     760:	ed ee       	ldi	r30, 0xED	; 237
     762:	f0 e0       	ldi	r31, 0x00	; 0
     764:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     766:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     768:	80 91 ef 00 	lds	r24, 0x00EF
     76c:	80 7c       	andi	r24, 0xC0	; 192
     76e:	69 f0       	breq	.+26     	; 0x78a <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     770:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     772:	ad ee       	ldi	r26, 0xED	; 237
     774:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     776:	ef ee       	ldi	r30, 0xEF	; 239
     778:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     77a:	98 2f       	mov	r25, r24
     77c:	92 95       	swap	r25
     77e:	90 7f       	andi	r25, 0xF0	; 240
     780:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     782:	90 81       	ld	r25, Z
     784:	90 7c       	andi	r25, 0xC0	; 192
     786:	29 f4       	brne	.+10     	; 0x792 <can_get_mob_free+0x32>
     788:	01 c0       	rjmp	.+2      	; 0x78c <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     78a:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     78c:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     790:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     792:	8f 5f       	subi	r24, 0xFF	; 255
     794:	8f 30       	cpi	r24, 0x0F	; 15
     796:	89 f7       	brne	.-30     	; 0x77a <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     798:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     79c:	8f ef       	ldi	r24, 0xFF	; 255
}
     79e:	08 95       	ret

000007a0 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     7a0:	80 91 ef 00 	lds	r24, 0x00EF
     7a4:	80 7c       	andi	r24, 0xC0	; 192
     7a6:	69 f0       	breq	.+26     	; 0x7c2 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     7a8:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     7ac:	89 2f       	mov	r24, r25
     7ae:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     7b0:	80 32       	cpi	r24, 0x20	; 32
     7b2:	41 f0       	breq	.+16     	; 0x7c4 <can_get_mob_status+0x24>
     7b4:	80 34       	cpi	r24, 0x40	; 64
     7b6:	31 f0       	breq	.+12     	; 0x7c4 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     7b8:	80 3a       	cpi	r24, 0xA0	; 160
     7ba:	21 f0       	breq	.+8      	; 0x7c4 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     7bc:	89 2f       	mov	r24, r25
     7be:	8f 71       	andi	r24, 0x1F	; 31
     7c0:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     7c2:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     7c4:	08 95       	ret

000007c6 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     7c6:	cf 93       	push	r28
     7c8:	df 93       	push	r29
     7ca:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     7cc:	80 91 ef 00 	lds	r24, 0x00EF
     7d0:	90 e0       	ldi	r25, 0x00	; 0
     7d2:	8f 70       	andi	r24, 0x0F	; 15
     7d4:	90 70       	andi	r25, 0x00	; 0
     7d6:	18 16       	cp	r1, r24
     7d8:	19 06       	cpc	r1, r25
     7da:	a4 f4       	brge	.+40     	; 0x804 <can_get_data+0x3e>
     7dc:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     7de:	ea ef       	ldi	r30, 0xFA	; 250
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     7e2:	cf ee       	ldi	r28, 0xEF	; 239
     7e4:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     7e6:	80 81       	ld	r24, Z
     7e8:	da 01       	movw	r26, r20
     7ea:	a6 0f       	add	r26, r22
     7ec:	b1 1d       	adc	r27, r1
     7ee:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     7f0:	6f 5f       	subi	r22, 0xFF	; 255
     7f2:	88 81       	ld	r24, Y
     7f4:	26 2f       	mov	r18, r22
     7f6:	30 e0       	ldi	r19, 0x00	; 0
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	8f 70       	andi	r24, 0x0F	; 15
     7fc:	90 70       	andi	r25, 0x00	; 0
     7fe:	28 17       	cp	r18, r24
     800:	39 07       	cpc	r19, r25
     802:	8c f3       	brlt	.-30     	; 0x7e6 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     804:	df 91       	pop	r29
     806:	cf 91       	pop	r28
     808:	08 95       	ret

0000080a <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     80a:	2f 92       	push	r2
     80c:	3f 92       	push	r3
     80e:	4f 92       	push	r4
     810:	5f 92       	push	r5
     812:	6f 92       	push	r6
     814:	7f 92       	push	r7
     816:	8f 92       	push	r8
     818:	9f 92       	push	r9
     81a:	af 92       	push	r10
     81c:	bf 92       	push	r11
     81e:	cf 92       	push	r12
     820:	df 92       	push	r13
     822:	ef 92       	push	r14
     824:	ff 92       	push	r15
     826:	0f 93       	push	r16
     828:	1f 93       	push	r17
     82a:	cf 93       	push	r28
     82c:	df 93       	push	r29
     82e:	00 d0       	rcall	.+0      	; 0x830 <can_auto_baudrate+0x26>
     830:	00 d0       	rcall	.+0      	; 0x832 <can_auto_baudrate+0x28>
     832:	00 d0       	rcall	.+0      	; 0x834 <can_auto_baudrate+0x2a>
     834:	cd b7       	in	r28, 0x3d	; 61
     836:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     838:	88 23       	and	r24, r24
     83a:	09 f4       	brne	.+2      	; 0x83e <can_auto_baudrate+0x34>
     83c:	7c c0       	rjmp	.+248    	; 0x936 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     83e:	80 91 e2 00 	lds	r24, 0x00E2
     842:	90 e0       	ldi	r25, 0x00	; 0
     844:	8e 77       	andi	r24, 0x7E	; 126
     846:	90 70       	andi	r25, 0x00	; 0
     848:	95 95       	asr	r25
     84a:	87 95       	ror	r24
     84c:	01 96       	adiw	r24, 0x01	; 1
     84e:	82 30       	cpi	r24, 0x02	; 2
     850:	91 05       	cpc	r25, r1
     852:	5c f0       	brlt	.+22     	; 0x86a <can_auto_baudrate+0x60>
     854:	80 91 e2 00 	lds	r24, 0x00E2
     858:	90 e0       	ldi	r25, 0x00	; 0
     85a:	8e 77       	andi	r24, 0x7E	; 126
     85c:	90 70       	andi	r25, 0x00	; 0
     85e:	95 95       	asr	r25
     860:	87 95       	ror	r24
     862:	28 2f       	mov	r18, r24
     864:	2f 5f       	subi	r18, 0xFF	; 255
     866:	29 83       	std	Y+1, r18	; 0x01
     868:	02 c0       	rjmp	.+4      	; 0x86e <can_auto_baudrate+0x64>
     86a:	81 e0       	ldi	r24, 0x01	; 1
     86c:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     86e:	80 91 e3 00 	lds	r24, 0x00E3
     872:	90 e0       	ldi	r25, 0x00	; 0
     874:	8e 70       	andi	r24, 0x0E	; 14
     876:	90 70       	andi	r25, 0x00	; 0
     878:	95 95       	asr	r25
     87a:	87 95       	ror	r24
     87c:	01 96       	adiw	r24, 0x01	; 1
     87e:	82 30       	cpi	r24, 0x02	; 2
     880:	91 05       	cpc	r25, r1
     882:	54 f0       	brlt	.+20     	; 0x898 <can_auto_baudrate+0x8e>
     884:	80 91 e3 00 	lds	r24, 0x00E3
     888:	90 e0       	ldi	r25, 0x00	; 0
     88a:	8e 70       	andi	r24, 0x0E	; 14
     88c:	90 70       	andi	r25, 0x00	; 0
     88e:	95 95       	asr	r25
     890:	87 95       	ror	r24
     892:	38 2e       	mov	r3, r24
     894:	33 94       	inc	r3
     896:	02 c0       	rjmp	.+4      	; 0x89c <can_auto_baudrate+0x92>
     898:	33 24       	eor	r3, r3
     89a:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     89c:	80 91 e4 00 	lds	r24, 0x00E4
     8a0:	90 e0       	ldi	r25, 0x00	; 0
     8a2:	8e 70       	andi	r24, 0x0E	; 14
     8a4:	90 70       	andi	r25, 0x00	; 0
     8a6:	95 95       	asr	r25
     8a8:	87 95       	ror	r24
     8aa:	01 96       	adiw	r24, 0x01	; 1
     8ac:	83 30       	cpi	r24, 0x03	; 3
     8ae:	91 05       	cpc	r25, r1
     8b0:	54 f0       	brlt	.+20     	; 0x8c6 <can_auto_baudrate+0xbc>
     8b2:	80 91 e4 00 	lds	r24, 0x00E4
     8b6:	90 e0       	ldi	r25, 0x00	; 0
     8b8:	8e 70       	andi	r24, 0x0E	; 14
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	95 95       	asr	r25
     8be:	87 95       	ror	r24
     8c0:	78 2e       	mov	r7, r24
     8c2:	73 94       	inc	r7
     8c4:	03 c0       	rjmp	.+6      	; 0x8cc <can_auto_baudrate+0xc2>
     8c6:	77 24       	eor	r7, r7
     8c8:	68 94       	set
     8ca:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     8cc:	80 91 e4 00 	lds	r24, 0x00E4
     8d0:	90 e0       	ldi	r25, 0x00	; 0
     8d2:	80 77       	andi	r24, 0x70	; 112
     8d4:	90 70       	andi	r25, 0x00	; 0
     8d6:	95 95       	asr	r25
     8d8:	87 95       	ror	r24
     8da:	95 95       	asr	r25
     8dc:	87 95       	ror	r24
     8de:	95 95       	asr	r25
     8e0:	87 95       	ror	r24
     8e2:	95 95       	asr	r25
     8e4:	87 95       	ror	r24
     8e6:	01 96       	adiw	r24, 0x01	; 1
     8e8:	83 30       	cpi	r24, 0x03	; 3
     8ea:	91 05       	cpc	r25, r1
     8ec:	84 f0       	brlt	.+32     	; 0x90e <can_auto_baudrate+0x104>
     8ee:	80 91 e4 00 	lds	r24, 0x00E4
     8f2:	90 e0       	ldi	r25, 0x00	; 0
     8f4:	80 77       	andi	r24, 0x70	; 112
     8f6:	90 70       	andi	r25, 0x00	; 0
     8f8:	95 95       	asr	r25
     8fa:	87 95       	ror	r24
     8fc:	95 95       	asr	r25
     8fe:	87 95       	ror	r24
     900:	95 95       	asr	r25
     902:	87 95       	ror	r24
     904:	95 95       	asr	r25
     906:	87 95       	ror	r24
     908:	68 2e       	mov	r6, r24
     90a:	63 94       	inc	r6
     90c:	03 c0       	rjmp	.+6      	; 0x914 <can_auto_baudrate+0x10a>
     90e:	66 24       	eor	r6, r6
     910:	68 94       	set
     912:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     914:	87 2d       	mov	r24, r7
     916:	90 e0       	ldi	r25, 0x00	; 0
     918:	83 0d       	add	r24, r3
     91a:	91 1d       	adc	r25, r1
     91c:	86 0d       	add	r24, r6
     91e:	91 1d       	adc	r25, r1
     920:	01 96       	adiw	r24, 0x01	; 1
     922:	88 30       	cpi	r24, 0x08	; 8
     924:	91 05       	cpc	r25, r1
     926:	14 f4       	brge	.+4      	; 0x92c <can_auto_baudrate+0x122>
     928:	88 e0       	ldi	r24, 0x08	; 8
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     92e:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     930:	22 24       	eor	r2, r2
     932:	23 94       	inc	r2
     934:	10 c0       	rjmp	.+32     	; 0x956 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     936:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     938:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     93a:	66 24       	eor	r6, r6
     93c:	68 94       	set
     93e:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     940:	77 24       	eor	r7, r7
     942:	68 94       	set
     944:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     946:	98 e0       	ldi	r25, 0x08	; 8
     948:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     94a:	0f 2e       	mov	r0, r31
     94c:	f3 e0       	ldi	r31, 0x03	; 3
     94e:	3f 2e       	mov	r3, r31
     950:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     952:	a1 e0       	ldi	r26, 0x01	; 1
     954:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     956:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     958:	ad ee       	ldi	r26, 0xED	; 237
     95a:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     95c:	8e ee       	ldi	r24, 0xEE	; 238
     95e:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     960:	32 2f       	mov	r19, r18
     962:	32 95       	swap	r19
     964:	30 7f       	andi	r19, 0xF0	; 240
     966:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     968:	fc 01       	movw	r30, r24
     96a:	11 92       	st	Z+, r1
     96c:	e8 3f       	cpi	r30, 0xF8	; 248
     96e:	f1 05       	cpc	r31, r1
     970:	e1 f7       	brne	.-8      	; 0x96a <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     972:	2f 5f       	subi	r18, 0xFF	; 255
     974:	2f 30       	cpi	r18, 0x0F	; 15
     976:	a1 f7       	brne	.-24     	; 0x960 <can_auto_baudrate+0x156>
     978:	a4 2e       	mov	r10, r20
     97a:	62 2d       	mov	r22, r2
     97c:	dd 24       	eor	r13, r13
     97e:	88 24       	eor	r8, r8
     980:	99 24       	eor	r9, r9
     982:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     984:	0f 2e       	mov	r0, r31
     986:	f8 ed       	ldi	r31, 0xD8	; 216
     988:	ef 2e       	mov	r14, r31
     98a:	ff 24       	eor	r15, r15
     98c:	f0 2d       	mov	r31, r0
     98e:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     990:	e9 ed       	ldi	r30, 0xD9	; 217
     992:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     994:	0a ed       	ldi	r16, 0xDA	; 218
     996:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     998:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     99a:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     99c:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     99e:	b2 e0       	ldi	r27, 0x02	; 2
     9a0:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     9a2:	88 e0       	ldi	r24, 0x08	; 8
     9a4:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     9a6:	91 e0       	ldi	r25, 0x01	; 1
     9a8:	a9 16       	cp	r10, r25
     9aa:	09 f0       	breq	.+2      	; 0x9ae <can_auto_baudrate+0x1a4>
     9ac:	57 c0       	rjmp	.+174    	; 0xa5c <can_auto_baudrate+0x252>
        {
            Can_reset();
     9ae:	d7 01       	movw	r26, r14
     9b0:	5c 93       	st	X, r21
            conf_index++;
     9b2:	08 94       	sec
     9b4:	81 1c       	adc	r8, r1
     9b6:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     9b8:	89 81       	ldd	r24, Y+1	; 0x01
     9ba:	81 50       	subi	r24, 0x01	; 1
     9bc:	88 0f       	add	r24, r24
     9be:	a2 ee       	ldi	r26, 0xE2	; 226
     9c0:	b0 e0       	ldi	r27, 0x00	; 0
     9c2:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     9c4:	86 2d       	mov	r24, r6
     9c6:	86 95       	lsr	r24
     9c8:	90 e0       	ldi	r25, 0x00	; 0
     9ca:	01 97       	sbiw	r24, 0x01	; 1
     9cc:	2c 01       	movw	r4, r24
     9ce:	44 0c       	add	r4, r4
     9d0:	55 1c       	adc	r5, r5
     9d2:	44 0c       	add	r4, r4
     9d4:	55 1c       	adc	r5, r5
     9d6:	44 0c       	add	r4, r4
     9d8:	55 1c       	adc	r5, r5
     9da:	44 0c       	add	r4, r4
     9dc:	55 1c       	adc	r5, r5
     9de:	44 0c       	add	r4, r4
     9e0:	55 1c       	adc	r5, r5
     9e2:	83 2d       	mov	r24, r3
     9e4:	90 e0       	ldi	r25, 0x00	; 0
     9e6:	01 97       	sbiw	r24, 0x01	; 1
     9e8:	88 0f       	add	r24, r24
     9ea:	99 1f       	adc	r25, r25
     9ec:	84 29       	or	r24, r4
     9ee:	a3 ee       	ldi	r26, 0xE3	; 227
     9f0:	b0 e0       	ldi	r27, 0x00	; 0
     9f2:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     9f4:	86 2d       	mov	r24, r6
     9f6:	90 e0       	ldi	r25, 0x00	; 0
     9f8:	01 97       	sbiw	r24, 0x01	; 1
     9fa:	2c 01       	movw	r4, r24
     9fc:	44 0c       	add	r4, r4
     9fe:	55 1c       	adc	r5, r5
     a00:	44 0c       	add	r4, r4
     a02:	55 1c       	adc	r5, r5
     a04:	44 0c       	add	r4, r4
     a06:	55 1c       	adc	r5, r5
     a08:	44 0c       	add	r4, r4
     a0a:	55 1c       	adc	r5, r5
     a0c:	87 2d       	mov	r24, r7
     a0e:	90 e0       	ldi	r25, 0x00	; 0
     a10:	01 97       	sbiw	r24, 0x01	; 1
     a12:	88 0f       	add	r24, r24
     a14:	99 1f       	adc	r25, r25
     a16:	84 29       	or	r24, r4
     a18:	81 60       	ori	r24, 0x01	; 1
     a1a:	a4 ee       	ldi	r26, 0xE4	; 228
     a1c:	b0 e0       	ldi	r27, 0x00	; 0
     a1e:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     a20:	c4 01       	movw	r24, r8
     a22:	96 95       	lsr	r25
     a24:	87 95       	ror	r24
     a26:	96 95       	lsr	r25
     a28:	87 95       	ror	r24
     a2a:	96 95       	lsr	r25
     a2c:	87 95       	ror	r24
     a2e:	a5 ee       	ldi	r26, 0xE5	; 229
     a30:	b0 e0       	ldi	r27, 0x00	; 0
     a32:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     a34:	ad ee       	ldi	r26, 0xED	; 237
     a36:	b0 e0       	ldi	r27, 0x00	; 0
     a38:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     a3a:	ae ee       	ldi	r26, 0xEE	; 238
     a3c:	b0 e0       	ldi	r27, 0x00	; 0
     a3e:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     a40:	80 e8       	ldi	r24, 0x80	; 128
     a42:	af ee       	ldi	r26, 0xEF	; 239
     a44:	b0 e0       	ldi	r27, 0x00	; 0
     a46:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     a48:	8a e0       	ldi	r24, 0x0A	; 10
     a4a:	d7 01       	movw	r26, r14
     a4c:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     a4e:	80 81       	ld	r24, Z
     a50:	82 ff       	sbrs	r24, 2
     a52:	fd cf       	rjmp	.-6      	; 0xa4e <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     a54:	8f ef       	ldi	r24, 0xFF	; 255
     a56:	d8 01       	movw	r26, r16
     a58:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     a5a:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     a5c:	41 30       	cpi	r20, 0x01	; 1
     a5e:	b1 f5       	brne	.+108    	; 0xacc <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     a60:	ae ee       	ldi	r26, 0xEE	; 238
     a62:	b0 e0       	ldi	r27, 0x00	; 0
     a64:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     a66:	90 e0       	ldi	r25, 0x00	; 0
     a68:	85 ff       	sbrs	r24, 5
     a6a:	0e c0       	rjmp	.+28     	; 0xa88 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     a6c:	af ee       	ldi	r26, 0xEF	; 239
     a6e:	b0 e0       	ldi	r27, 0x00	; 0
     a70:	8c 91       	ld	r24, X
     a72:	8f 73       	andi	r24, 0x3F	; 63
     a74:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     a76:	d7 01       	movw	r26, r14
     a78:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     a7a:	80 81       	ld	r24, Z
     a7c:	82 fd       	sbrc	r24, 2
     a7e:	fd cf       	rjmp	.-6      	; 0xa7a <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     a80:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     a82:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     a84:	32 2f       	mov	r19, r18
     a86:	be c0       	rjmp	.+380    	; 0xc04 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     a88:	8f 71       	andi	r24, 0x1F	; 31
     a8a:	90 70       	andi	r25, 0x00	; 0
     a8c:	00 97       	sbiw	r24, 0x00	; 0
     a8e:	11 f0       	breq	.+4      	; 0xa94 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     a90:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     a92:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     a94:	d8 01       	movw	r26, r16
     a96:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     a98:	55 24       	eor	r5, r5
     a9a:	45 fe       	sbrs	r4, 5
     a9c:	0d c0       	rjmp	.+26     	; 0xab8 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     a9e:	77 23       	and	r23, r23
     aa0:	29 f4       	brne	.+10     	; 0xaac <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     aa2:	8c 91       	ld	r24, X
     aa4:	80 62       	ori	r24, 0x20	; 32
     aa6:	8c 93       	st	X, r24
                        ovrtim_flag++;
     aa8:	7c 2d       	mov	r23, r12
     aaa:	06 c0       	rjmp	.+12     	; 0xab8 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     aac:	d8 01       	movw	r26, r16
     aae:	8c 91       	ld	r24, X
     ab0:	80 62       	ori	r24, 0x20	; 32
     ab2:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     ab4:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     ab6:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     ab8:	c2 01       	movw	r24, r4
     aba:	8f 70       	andi	r24, 0x0F	; 15
     abc:	90 70       	andi	r25, 0x00	; 0
     abe:	00 97       	sbiw	r24, 0x00	; 0
     ac0:	09 f0       	breq	.+2      	; 0xac4 <can_auto_baudrate+0x2ba>
     ac2:	9d c0       	rjmp	.+314    	; 0xbfe <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     ac4:	41 30       	cpi	r20, 0x01	; 1
     ac6:	61 f2       	breq	.-104    	; 0xa60 <can_auto_baudrate+0x256>
     ac8:	35 2f       	mov	r19, r21
     aca:	01 c0       	rjmp	.+2      	; 0xace <can_auto_baudrate+0x2c4>
     acc:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     ace:	61 30       	cpi	r22, 0x01	; 1
     ad0:	09 f0       	breq	.+2      	; 0xad4 <can_auto_baudrate+0x2ca>
     ad2:	78 c0       	rjmp	.+240    	; 0xbc4 <can_auto_baudrate+0x3ba>
     ad4:	83 2f       	mov	r24, r19
     ad6:	37 2d       	mov	r19, r7
     ad8:	7a 2c       	mov	r7, r10
     ada:	ad 2c       	mov	r10, r13
     adc:	d7 2e       	mov	r13, r23
     ade:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     ae0:	21 10       	cpse	r2, r1
     ae2:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     ae4:	39 30       	cpi	r19, 0x09	; 9
     ae6:	78 f1       	brcs	.+94     	; 0xb46 <can_auto_baudrate+0x33c>
     ae8:	b7 e0       	ldi	r27, 0x07	; 7
     aea:	b6 15       	cp	r27, r6
     aec:	60 f5       	brcc	.+88     	; 0xb46 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     aee:	8a 81       	ldd	r24, Y+2	; 0x02
     af0:	89 31       	cpi	r24, 0x19	; 25
     af2:	31 f0       	breq	.+12     	; 0xb00 <can_auto_baudrate+0x2f6>
     af4:	8f 5f       	subi	r24, 0xFF	; 255
     af6:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     af8:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     afa:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     afc:	36 2d       	mov	r19, r6
     afe:	59 c0       	rjmp	.+178    	; 0xbb2 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     b00:	99 81       	ldd	r25, Y+1	; 0x01
     b02:	90 34       	cpi	r25, 0x40	; 64
     b04:	41 f0       	breq	.+16     	; 0xb16 <can_auto_baudrate+0x30c>
     b06:	9f 5f       	subi	r25, 0xFF	; 255
     b08:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     b0a:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     b0c:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     b0e:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     b10:	ae 81       	ldd	r26, Y+6	; 0x06
     b12:	aa 83       	std	Y+2, r26	; 0x02
     b14:	4e c0       	rjmp	.+156    	; 0xbb2 <can_auto_baudrate+0x3a8>
     b16:	a7 2c       	mov	r10, r7
     b18:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     b1a:	af ee       	ldi	r26, 0xEF	; 239
     b1c:	b0 e0       	ldi	r27, 0x00	; 0
     b1e:	8c 91       	ld	r24, X
     b20:	8f 73       	andi	r24, 0x3F	; 63
     b22:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     b24:	d7 01       	movw	r26, r14
     b26:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     b28:	80 81       	ld	r24, Z
     b2a:	82 fd       	sbrc	r24, 2
     b2c:	fd cf       	rjmp	.-6      	; 0xb28 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     b2e:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     b30:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     b32:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     b34:	66 24       	eor	r6, r6
     b36:	68 94       	set
     b38:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     b3a:	77 24       	eor	r7, r7
     b3c:	68 94       	set
     b3e:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     b40:	b8 e0       	ldi	r27, 0x08	; 8
     b42:	ba 83       	std	Y+2, r27	; 0x02
     b44:	69 c0       	rjmp	.+210    	; 0xc18 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     b46:	36 30       	cpi	r19, 0x06	; 6
     b48:	58 f0       	brcs	.+22     	; 0xb60 <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     b4a:	43 2e       	mov	r4, r19
     b4c:	55 24       	eor	r5, r5
     b4e:	86 2d       	mov	r24, r6
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	01 96       	adiw	r24, 0x01	; 1
     b54:	84 15       	cp	r24, r4
     b56:	95 05       	cpc	r25, r5
     b58:	24 f4       	brge	.+8      	; 0xb62 <can_auto_baudrate+0x358>
     b5a:	63 94       	inc	r6
     b5c:	36 2d       	mov	r19, r6
     b5e:	01 c0       	rjmp	.+2      	; 0xb62 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     b60:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     b62:	36 2c       	mov	r3, r6
     b64:	33 0e       	add	r3, r19
     b66:	30 94       	com	r3
     b68:	8a 81       	ldd	r24, Y+2	; 0x02
     b6a:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     b6c:	83 2d       	mov	r24, r3
     b6e:	81 50       	subi	r24, 0x01	; 1
     b70:	88 30       	cpi	r24, 0x08	; 8
     b72:	e0 f4       	brcc	.+56     	; 0xbac <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     b74:	46 2c       	mov	r4, r6
     b76:	55 24       	eor	r5, r5
     b78:	83 2d       	mov	r24, r3
     b7a:	90 e0       	ldi	r25, 0x00	; 0
     b7c:	dc 01       	movw	r26, r24
     b7e:	11 96       	adiw	r26, 0x01	; 1
     b80:	a3 0f       	add	r26, r19
     b82:	b1 1d       	adc	r27, r1
     b84:	bd 83       	std	Y+5, r27	; 0x05
     b86:	ac 83       	std	Y+4, r26	; 0x04
     b88:	c2 01       	movw	r24, r4
     b8a:	88 0f       	add	r24, r24
     b8c:	99 1f       	adc	r25, r25
     b8e:	88 0f       	add	r24, r24
     b90:	99 1f       	adc	r25, r25
     b92:	8a 17       	cp	r24, r26
     b94:	9b 07       	cpc	r25, r27
     b96:	64 f0       	brlt	.+24     	; 0xbb0 <can_auto_baudrate+0x3a6>
     b98:	c2 01       	movw	r24, r4
     b9a:	88 0f       	add	r24, r24
     b9c:	99 1f       	adc	r25, r25
     b9e:	84 0d       	add	r24, r4
     ba0:	95 1d       	adc	r25, r5
     ba2:	a8 17       	cp	r26, r24
     ba4:	b9 07       	cpc	r27, r25
     ba6:	84 f5       	brge	.+96     	; 0xc08 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     ba8:	2c 2c       	mov	r2, r12
     baa:	03 c0       	rjmp	.+6      	; 0xbb2 <can_auto_baudrate+0x3a8>
     bac:	2c 2c       	mov	r2, r12
     bae:	01 c0       	rjmp	.+2      	; 0xbb2 <can_auto_baudrate+0x3a8>
     bb0:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     bb2:	61 30       	cpi	r22, 0x01	; 1
     bb4:	09 f4       	brne	.+2      	; 0xbb8 <can_auto_baudrate+0x3ae>
     bb6:	94 cf       	rjmp	.-216    	; 0xae0 <can_auto_baudrate+0x2d6>
     bb8:	87 2f       	mov	r24, r23
     bba:	7d 2d       	mov	r23, r13
     bbc:	da 2c       	mov	r13, r10
     bbe:	a7 2c       	mov	r10, r7
     bc0:	73 2e       	mov	r7, r19
     bc2:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     bc4:	31 30       	cpi	r19, 0x01	; 1
     bc6:	09 f4       	brne	.+2      	; 0xbca <can_auto_baudrate+0x3c0>
     bc8:	ee ce       	rjmp	.-548    	; 0x9a6 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     bca:	8d 2d       	mov	r24, r13
     bcc:	26 96       	adiw	r28, 0x06	; 6
     bce:	0f b6       	in	r0, 0x3f	; 63
     bd0:	f8 94       	cli
     bd2:	de bf       	out	0x3e, r29	; 62
     bd4:	0f be       	out	0x3f, r0	; 63
     bd6:	cd bf       	out	0x3d, r28	; 61
     bd8:	df 91       	pop	r29
     bda:	cf 91       	pop	r28
     bdc:	1f 91       	pop	r17
     bde:	0f 91       	pop	r16
     be0:	ff 90       	pop	r15
     be2:	ef 90       	pop	r14
     be4:	df 90       	pop	r13
     be6:	cf 90       	pop	r12
     be8:	bf 90       	pop	r11
     bea:	af 90       	pop	r10
     bec:	9f 90       	pop	r9
     bee:	8f 90       	pop	r8
     bf0:	7f 90       	pop	r7
     bf2:	6f 90       	pop	r6
     bf4:	5f 90       	pop	r5
     bf6:	4f 90       	pop	r4
     bf8:	3f 90       	pop	r3
     bfa:	2f 90       	pop	r2
     bfc:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     bfe:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     c00:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     c02:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     c04:	42 2f       	mov	r20, r18
     c06:	63 cf       	rjmp	.-314    	; 0xace <can_auto_baudrate+0x2c4>
     c08:	87 2f       	mov	r24, r23
     c0a:	7d 2d       	mov	r23, r13
     c0c:	da 2c       	mov	r13, r10
     c0e:	a7 2c       	mov	r10, r7
     c10:	73 2e       	mov	r7, r19
     c12:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     c14:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     c16:	25 2e       	mov	r2, r21
     c18:	62 2f       	mov	r22, r18
     c1a:	d4 cf       	rjmp	.-88     	; 0xbc4 <can_auto_baudrate+0x3ba>

00000c1c <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     c1c:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     c20:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     c24:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	08 95       	ret

00000c2c <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     c2c:	91 e0       	ldi	r25, 0x01	; 1
     c2e:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     c32:	85 30       	cpi	r24, 0x05	; 5
     c34:	31 f4       	brne	.+12     	; 0xc42 <can_fixed_baudrate+0x16>
     c36:	82 e0       	ldi	r24, 0x02	; 2
     c38:	68 e0       	ldi	r22, 0x08	; 8
     c3a:	45 e2       	ldi	r20, 0x25	; 37
     c3c:	0e 94 0e 06 	call	0xc1c	; 0xc1c <Can_conf_bt_flex>
     c40:	06 c0       	rjmp	.+12     	; 0xc4e <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     c42:	10 92 e2 00 	sts	0x00E2, r1
     c46:	10 92 e3 00 	sts	0x00E3, r1
     c4a:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     c4e:	81 e0       	ldi	r24, 0x01	; 1
     c50:	08 95       	ret

00000c52 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     c52:	0f 93       	push	r16
     c54:	1f 93       	push	r17
     c56:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     c58:	87 85       	ldd	r24, Z+15	; 0x0f
     c5a:	88 23       	and	r24, r24
     c5c:	91 f4       	brne	.+36     	; 0xc82 <get_idmask+0x30>
		mask = cmd->id_mask;
     c5e:	02 85       	ldd	r16, Z+10	; 0x0a
     c60:	13 85       	ldd	r17, Z+11	; 0x0b
     c62:	24 85       	ldd	r18, Z+12	; 0x0c
     c64:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     c66:	0f 2e       	mov	r0, r31
     c68:	f2 e1       	ldi	r31, 0x12	; 18
     c6a:	00 0f       	add	r16, r16
     c6c:	11 1f       	adc	r17, r17
     c6e:	22 1f       	adc	r18, r18
     c70:	33 1f       	adc	r19, r19
     c72:	fa 95       	dec	r31
     c74:	d1 f7       	brne	.-12     	; 0xc6a <get_idmask+0x18>
     c76:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     c78:	0f 6f       	ori	r16, 0xFF	; 255
     c7a:	1f 6f       	ori	r17, 0xFF	; 255
     c7c:	23 60       	ori	r18, 0x03	; 3
     c7e:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     c80:	05 c0       	rjmp	.+10     	; 0xc8c <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     c82:	02 85       	ldd	r16, Z+10	; 0x0a
     c84:	13 85       	ldd	r17, Z+11	; 0x0b
     c86:	24 85       	ldd	r18, Z+12	; 0x0c
     c88:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     c8a:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     c8c:	60 2f       	mov	r22, r16
     c8e:	71 2f       	mov	r23, r17
     c90:	82 2f       	mov	r24, r18
     c92:	93 2f       	mov	r25, r19
     c94:	1f 91       	pop	r17
     c96:	0f 91       	pop	r16
     c98:	08 95       	ret

00000c9a <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     c9a:	0e 94 16 06 	call	0xc2c	; 0xc2c <can_fixed_baudrate>
     c9e:	88 23       	and	r24, r24
     ca0:	49 f0       	breq	.+18     	; 0xcb4 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     ca2:	0e 94 9e 03 	call	0x73c	; 0x73c <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     ca6:	e8 ed       	ldi	r30, 0xD8	; 216
     ca8:	f0 e0       	ldi	r31, 0x00	; 0
     caa:	80 81       	ld	r24, Z
     cac:	82 60       	ori	r24, 0x02	; 2
     cae:	80 83       	st	Z, r24
    return (1);
     cb0:	81 e0       	ldi	r24, 0x01	; 1
     cb2:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     cb4:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     cb6:	08 95       	ret

00000cb8 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     cb8:	e8 ed       	ldi	r30, 0xD8	; 216
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	80 81       	ld	r24, Z
     cbe:	8d 7f       	andi	r24, 0xFD	; 253
     cc0:	80 83       	st	Z, r24
}
     cc2:	08 95       	ret

00000cc4 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     cc4:	0f 93       	push	r16
     cc6:	1f 93       	push	r17
     cc8:	cf 93       	push	r28
     cca:	df 93       	push	r29
     ccc:	00 d0       	rcall	.+0      	; 0xcce <can_cmd+0xa>
     cce:	00 d0       	rcall	.+0      	; 0xcd0 <can_cmd+0xc>
     cd0:	cd b7       	in	r28, 0x3d	; 61
     cd2:	de b7       	in	r29, 0x3e	; 62
     cd4:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     cd6:	dc 01       	movw	r26, r24
     cd8:	11 96       	adiw	r26, 0x01	; 1
     cda:	8c 91       	ld	r24, X
     cdc:	11 97       	sbiw	r26, 0x01	; 1
     cde:	8c 30       	cpi	r24, 0x0C	; 12
     ce0:	b1 f4       	brne	.+44     	; 0xd0e <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     ce2:	19 96       	adiw	r26, 0x09	; 9
     ce4:	8c 91       	ld	r24, X
     ce6:	19 97       	sbiw	r26, 0x09	; 9
     ce8:	80 36       	cpi	r24, 0x60	; 96
     cea:	69 f4       	brne	.+26     	; 0xd06 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     cec:	8c 91       	ld	r24, X
     cee:	82 95       	swap	r24
     cf0:	80 7f       	andi	r24, 0xF0	; 240
     cf2:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     cf6:	ef ee       	ldi	r30, 0xEF	; 239
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	80 81       	ld	r24, Z
     cfc:	8f 73       	andi	r24, 0x3F	; 63
     cfe:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     d00:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     d04:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     d06:	f8 01       	movw	r30, r16
     d08:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d0a:	80 e0       	ldi	r24, 0x00	; 0
     d0c:	ac c5       	rjmp	.+2904   	; 0x1866 <__stack+0x767>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     d0e:	0e 94 b0 03 	call	0x760	; 0x760 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     d12:	8f 3f       	cpi	r24, 0xFF	; 255
     d14:	09 f4       	brne	.+2      	; 0xd18 <can_cmd+0x54>
     d16:	a1 c5       	rjmp	.+2882   	; 0x185a <__stack+0x75b>
    {
      cmd->status = MOB_PENDING; 
     d18:	90 e6       	ldi	r25, 0x60	; 96
     d1a:	d8 01       	movw	r26, r16
     d1c:	19 96       	adiw	r26, 0x09	; 9
     d1e:	9c 93       	st	X, r25
     d20:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     d22:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     d24:	82 95       	swap	r24
     d26:	80 7f       	andi	r24, 0xF0	; 240
     d28:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     d2c:	ee ee       	ldi	r30, 0xEE	; 238
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	11 92       	st	Z+, r1
     d32:	e8 3f       	cpi	r30, 0xF8	; 248
     d34:	f1 05       	cpc	r31, r1
     d36:	e1 f7       	brne	.-8      	; 0xd30 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     d38:	f8 01       	movw	r30, r16
     d3a:	81 81       	ldd	r24, Z+1	; 0x01
     d3c:	86 30       	cpi	r24, 0x06	; 6
     d3e:	09 f4       	brne	.+2      	; 0xd42 <can_cmd+0x7e>
     d40:	56 c2       	rjmp	.+1196   	; 0x11ee <__stack+0xef>
     d42:	87 30       	cpi	r24, 0x07	; 7
     d44:	90 f4       	brcc	.+36     	; 0xd6a <can_cmd+0xa6>
     d46:	83 30       	cpi	r24, 0x03	; 3
     d48:	09 f4       	brne	.+2      	; 0xd4c <can_cmd+0x88>
     d4a:	12 c1       	rjmp	.+548    	; 0xf70 <can_cmd+0x2ac>
     d4c:	84 30       	cpi	r24, 0x04	; 4
     d4e:	30 f4       	brcc	.+12     	; 0xd5c <can_cmd+0x98>
     d50:	81 30       	cpi	r24, 0x01	; 1
     d52:	11 f1       	breq	.+68     	; 0xd98 <can_cmd+0xd4>
     d54:	82 30       	cpi	r24, 0x02	; 2
     d56:	09 f0       	breq	.+2      	; 0xd5a <can_cmd+0x96>
     d58:	7c c5       	rjmp	.+2808   	; 0x1852 <__stack+0x753>
     d5a:	98 c0       	rjmp	.+304    	; 0xe8c <can_cmd+0x1c8>
     d5c:	84 30       	cpi	r24, 0x04	; 4
     d5e:	09 f4       	brne	.+2      	; 0xd62 <can_cmd+0x9e>
     d60:	67 c1       	rjmp	.+718    	; 0x1030 <can_cmd+0x36c>
     d62:	85 30       	cpi	r24, 0x05	; 5
     d64:	09 f0       	breq	.+2      	; 0xd68 <can_cmd+0xa4>
     d66:	75 c5       	rjmp	.+2794   	; 0x1852 <__stack+0x753>
     d68:	aa c1       	rjmp	.+852    	; 0x10be <can_cmd+0x3fa>
     d6a:	89 30       	cpi	r24, 0x09	; 9
     d6c:	09 f4       	brne	.+2      	; 0xd70 <can_cmd+0xac>
     d6e:	be c3       	rjmp	.+1916   	; 0x14ec <__stack+0x3ed>
     d70:	8a 30       	cpi	r24, 0x0A	; 10
     d72:	38 f4       	brcc	.+14     	; 0xd82 <can_cmd+0xbe>
     d74:	87 30       	cpi	r24, 0x07	; 7
     d76:	09 f4       	brne	.+2      	; 0xd7a <can_cmd+0xb6>
     d78:	8f c2       	rjmp	.+1310   	; 0x1298 <__stack+0x199>
     d7a:	88 30       	cpi	r24, 0x08	; 8
     d7c:	09 f0       	breq	.+2      	; 0xd80 <can_cmd+0xbc>
     d7e:	69 c5       	rjmp	.+2770   	; 0x1852 <__stack+0x753>
     d80:	1b c3       	rjmp	.+1590   	; 0x13b8 <__stack+0x2b9>
     d82:	8a 30       	cpi	r24, 0x0A	; 10
     d84:	21 f0       	breq	.+8      	; 0xd8e <can_cmd+0xca>
     d86:	8b 30       	cpi	r24, 0x0B	; 11
     d88:	09 f0       	breq	.+2      	; 0xd8c <can_cmd+0xc8>
     d8a:	63 c5       	rjmp	.+2758   	; 0x1852 <__stack+0x753>
     d8c:	b1 c4       	rjmp	.+2402   	; 0x16f0 <__stack+0x5f1>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     d8e:	86 81       	ldd	r24, Z+6	; 0x06
     d90:	88 23       	and	r24, r24
     d92:	09 f0       	breq	.+2      	; 0xd96 <can_cmd+0xd2>
     d94:	49 c4       	rjmp	.+2194   	; 0x1628 <__stack+0x529>
     d96:	57 c4       	rjmp	.+2222   	; 0x1646 <__stack+0x547>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d98:	f8 01       	movw	r30, r16
     d9a:	87 85       	ldd	r24, Z+15	; 0x0f
     d9c:	88 23       	and	r24, r24
     d9e:	69 f1       	breq	.+90     	; 0xdfa <can_cmd+0x136>
     da0:	94 81       	ldd	r25, Z+4	; 0x04
     da2:	92 95       	swap	r25
     da4:	96 95       	lsr	r25
     da6:	97 70       	andi	r25, 0x07	; 7
     da8:	85 81       	ldd	r24, Z+5	; 0x05
     daa:	88 0f       	add	r24, r24
     dac:	88 0f       	add	r24, r24
     dae:	88 0f       	add	r24, r24
     db0:	89 0f       	add	r24, r25
     db2:	80 93 f3 00 	sts	0x00F3, r24
     db6:	93 81       	ldd	r25, Z+3	; 0x03
     db8:	92 95       	swap	r25
     dba:	96 95       	lsr	r25
     dbc:	97 70       	andi	r25, 0x07	; 7
     dbe:	84 81       	ldd	r24, Z+4	; 0x04
     dc0:	88 0f       	add	r24, r24
     dc2:	88 0f       	add	r24, r24
     dc4:	88 0f       	add	r24, r24
     dc6:	89 0f       	add	r24, r25
     dc8:	80 93 f2 00 	sts	0x00F2, r24
     dcc:	92 81       	ldd	r25, Z+2	; 0x02
     dce:	92 95       	swap	r25
     dd0:	96 95       	lsr	r25
     dd2:	97 70       	andi	r25, 0x07	; 7
     dd4:	83 81       	ldd	r24, Z+3	; 0x03
     dd6:	88 0f       	add	r24, r24
     dd8:	88 0f       	add	r24, r24
     dda:	88 0f       	add	r24, r24
     ddc:	89 0f       	add	r24, r25
     dde:	80 93 f1 00 	sts	0x00F1, r24
     de2:	82 81       	ldd	r24, Z+2	; 0x02
     de4:	88 0f       	add	r24, r24
     de6:	88 0f       	add	r24, r24
     de8:	88 0f       	add	r24, r24
     dea:	80 93 f0 00 	sts	0x00F0, r24
     dee:	ef ee       	ldi	r30, 0xEF	; 239
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	80 61       	ori	r24, 0x10	; 16
     df6:	80 83       	st	Z, r24
     df8:	16 c0       	rjmp	.+44     	; 0xe26 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     dfa:	92 81       	ldd	r25, Z+2	; 0x02
     dfc:	96 95       	lsr	r25
     dfe:	96 95       	lsr	r25
     e00:	96 95       	lsr	r25
     e02:	83 81       	ldd	r24, Z+3	; 0x03
     e04:	82 95       	swap	r24
     e06:	88 0f       	add	r24, r24
     e08:	80 7e       	andi	r24, 0xE0	; 224
     e0a:	89 0f       	add	r24, r25
     e0c:	80 93 f3 00 	sts	0x00F3, r24
     e10:	82 81       	ldd	r24, Z+2	; 0x02
     e12:	82 95       	swap	r24
     e14:	88 0f       	add	r24, r24
     e16:	80 7e       	andi	r24, 0xE0	; 224
     e18:	80 93 f2 00 	sts	0x00F2, r24
     e1c:	ef ee       	ldi	r30, 0xEF	; 239
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	8f 7e       	andi	r24, 0xEF	; 239
     e24:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     e26:	f8 01       	movw	r30, r16
     e28:	86 81       	ldd	r24, Z+6	; 0x06
     e2a:	88 23       	and	r24, r24
     e2c:	79 f0       	breq	.+30     	; 0xe4c <can_cmd+0x188>
     e2e:	80 e0       	ldi	r24, 0x00	; 0
     e30:	2a ef       	ldi	r18, 0xFA	; 250
     e32:	30 e0       	ldi	r19, 0x00	; 0
     e34:	f8 01       	movw	r30, r16
     e36:	a7 81       	ldd	r26, Z+7	; 0x07
     e38:	b0 85       	ldd	r27, Z+8	; 0x08
     e3a:	a8 0f       	add	r26, r24
     e3c:	b1 1d       	adc	r27, r1
     e3e:	9c 91       	ld	r25, X
     e40:	d9 01       	movw	r26, r18
     e42:	9c 93       	st	X, r25
     e44:	8f 5f       	subi	r24, 0xFF	; 255
     e46:	96 81       	ldd	r25, Z+6	; 0x06
     e48:	89 17       	cp	r24, r25
     e4a:	a0 f3       	brcs	.-24     	; 0xe34 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     e4c:	f8 01       	movw	r30, r16
     e4e:	86 85       	ldd	r24, Z+14	; 0x0e
     e50:	88 23       	and	r24, r24
     e52:	31 f0       	breq	.+12     	; 0xe60 <can_cmd+0x19c>
     e54:	e0 ef       	ldi	r30, 0xF0	; 240
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
     e5a:	84 60       	ori	r24, 0x04	; 4
     e5c:	80 83       	st	Z, r24
     e5e:	05 c0       	rjmp	.+10     	; 0xe6a <can_cmd+0x1a6>
            else Can_clear_rtr();    
     e60:	e0 ef       	ldi	r30, 0xF0	; 240
     e62:	f0 e0       	ldi	r31, 0x00	; 0
     e64:	80 81       	ld	r24, Z
     e66:	8b 7f       	andi	r24, 0xFB	; 251
     e68:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     e6a:	ef ee       	ldi	r30, 0xEF	; 239
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	90 81       	ld	r25, Z
     e70:	d8 01       	movw	r26, r16
     e72:	16 96       	adiw	r26, 0x06	; 6
     e74:	8c 91       	ld	r24, X
     e76:	16 97       	sbiw	r26, 0x06	; 6
     e78:	89 2b       	or	r24, r25
     e7a:	80 83       	st	Z, r24
          Can_config_tx();
     e7c:	80 81       	ld	r24, Z
     e7e:	8f 73       	andi	r24, 0x3F	; 63
     e80:	80 83       	st	Z, r24
     e82:	80 81       	ld	r24, Z
     e84:	80 64       	ori	r24, 0x40	; 64
     e86:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e88:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     e8a:	ed c4       	rjmp	.+2522   	; 0x1866 <__stack+0x767>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e8c:	f8 01       	movw	r30, r16
     e8e:	87 85       	ldd	r24, Z+15	; 0x0f
     e90:	88 23       	and	r24, r24
     e92:	69 f1       	breq	.+90     	; 0xeee <can_cmd+0x22a>
     e94:	94 81       	ldd	r25, Z+4	; 0x04
     e96:	92 95       	swap	r25
     e98:	96 95       	lsr	r25
     e9a:	97 70       	andi	r25, 0x07	; 7
     e9c:	85 81       	ldd	r24, Z+5	; 0x05
     e9e:	88 0f       	add	r24, r24
     ea0:	88 0f       	add	r24, r24
     ea2:	88 0f       	add	r24, r24
     ea4:	89 0f       	add	r24, r25
     ea6:	80 93 f3 00 	sts	0x00F3, r24
     eaa:	93 81       	ldd	r25, Z+3	; 0x03
     eac:	92 95       	swap	r25
     eae:	96 95       	lsr	r25
     eb0:	97 70       	andi	r25, 0x07	; 7
     eb2:	84 81       	ldd	r24, Z+4	; 0x04
     eb4:	88 0f       	add	r24, r24
     eb6:	88 0f       	add	r24, r24
     eb8:	88 0f       	add	r24, r24
     eba:	89 0f       	add	r24, r25
     ebc:	80 93 f2 00 	sts	0x00F2, r24
     ec0:	92 81       	ldd	r25, Z+2	; 0x02
     ec2:	92 95       	swap	r25
     ec4:	96 95       	lsr	r25
     ec6:	97 70       	andi	r25, 0x07	; 7
     ec8:	83 81       	ldd	r24, Z+3	; 0x03
     eca:	88 0f       	add	r24, r24
     ecc:	88 0f       	add	r24, r24
     ece:	88 0f       	add	r24, r24
     ed0:	89 0f       	add	r24, r25
     ed2:	80 93 f1 00 	sts	0x00F1, r24
     ed6:	82 81       	ldd	r24, Z+2	; 0x02
     ed8:	88 0f       	add	r24, r24
     eda:	88 0f       	add	r24, r24
     edc:	88 0f       	add	r24, r24
     ede:	80 93 f0 00 	sts	0x00F0, r24
     ee2:	ef ee       	ldi	r30, 0xEF	; 239
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	80 61       	ori	r24, 0x10	; 16
     eea:	80 83       	st	Z, r24
     eec:	16 c0       	rjmp	.+44     	; 0xf1a <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     eee:	92 81       	ldd	r25, Z+2	; 0x02
     ef0:	96 95       	lsr	r25
     ef2:	96 95       	lsr	r25
     ef4:	96 95       	lsr	r25
     ef6:	83 81       	ldd	r24, Z+3	; 0x03
     ef8:	82 95       	swap	r24
     efa:	88 0f       	add	r24, r24
     efc:	80 7e       	andi	r24, 0xE0	; 224
     efe:	89 0f       	add	r24, r25
     f00:	80 93 f3 00 	sts	0x00F3, r24
     f04:	82 81       	ldd	r24, Z+2	; 0x02
     f06:	82 95       	swap	r24
     f08:	88 0f       	add	r24, r24
     f0a:	80 7e       	andi	r24, 0xE0	; 224
     f0c:	80 93 f2 00 	sts	0x00F2, r24
     f10:	ef ee       	ldi	r30, 0xEF	; 239
     f12:	f0 e0       	ldi	r31, 0x00	; 0
     f14:	80 81       	ld	r24, Z
     f16:	8f 7e       	andi	r24, 0xEF	; 239
     f18:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     f1a:	f8 01       	movw	r30, r16
     f1c:	86 81       	ldd	r24, Z+6	; 0x06
     f1e:	88 23       	and	r24, r24
     f20:	79 f0       	breq	.+30     	; 0xf40 <can_cmd+0x27c>
     f22:	80 e0       	ldi	r24, 0x00	; 0
     f24:	2a ef       	ldi	r18, 0xFA	; 250
     f26:	30 e0       	ldi	r19, 0x00	; 0
     f28:	f8 01       	movw	r30, r16
     f2a:	a7 81       	ldd	r26, Z+7	; 0x07
     f2c:	b0 85       	ldd	r27, Z+8	; 0x08
     f2e:	a8 0f       	add	r26, r24
     f30:	b1 1d       	adc	r27, r1
     f32:	9c 91       	ld	r25, X
     f34:	d9 01       	movw	r26, r18
     f36:	9c 93       	st	X, r25
     f38:	8f 5f       	subi	r24, 0xFF	; 255
     f3a:	96 81       	ldd	r25, Z+6	; 0x06
     f3c:	89 17       	cp	r24, r25
     f3e:	a0 f3       	brcs	.-24     	; 0xf28 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     f40:	f8 01       	movw	r30, r16
     f42:	16 86       	std	Z+14, r1	; 0x0e
     f44:	e0 ef       	ldi	r30, 0xF0	; 240
     f46:	f0 e0       	ldi	r31, 0x00	; 0
     f48:	80 81       	ld	r24, Z
     f4a:	8b 7f       	andi	r24, 0xFB	; 251
     f4c:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     f4e:	ef ee       	ldi	r30, 0xEF	; 239
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	90 81       	ld	r25, Z
     f54:	d8 01       	movw	r26, r16
     f56:	16 96       	adiw	r26, 0x06	; 6
     f58:	8c 91       	ld	r24, X
     f5a:	16 97       	sbiw	r26, 0x06	; 6
     f5c:	89 2b       	or	r24, r25
     f5e:	80 83       	st	Z, r24
          Can_config_tx();
     f60:	80 81       	ld	r24, Z
     f62:	8f 73       	andi	r24, 0x3F	; 63
     f64:	80 83       	st	Z, r24
     f66:	80 81       	ld	r24, Z
     f68:	80 64       	ori	r24, 0x40	; 64
     f6a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f6c:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     f6e:	7b c4       	rjmp	.+2294   	; 0x1866 <__stack+0x767>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     f70:	f8 01       	movw	r30, r16
     f72:	87 85       	ldd	r24, Z+15	; 0x0f
     f74:	88 23       	and	r24, r24
     f76:	69 f1       	breq	.+90     	; 0xfd2 <can_cmd+0x30e>
     f78:	94 81       	ldd	r25, Z+4	; 0x04
     f7a:	92 95       	swap	r25
     f7c:	96 95       	lsr	r25
     f7e:	97 70       	andi	r25, 0x07	; 7
     f80:	85 81       	ldd	r24, Z+5	; 0x05
     f82:	88 0f       	add	r24, r24
     f84:	88 0f       	add	r24, r24
     f86:	88 0f       	add	r24, r24
     f88:	89 0f       	add	r24, r25
     f8a:	80 93 f3 00 	sts	0x00F3, r24
     f8e:	93 81       	ldd	r25, Z+3	; 0x03
     f90:	92 95       	swap	r25
     f92:	96 95       	lsr	r25
     f94:	97 70       	andi	r25, 0x07	; 7
     f96:	84 81       	ldd	r24, Z+4	; 0x04
     f98:	88 0f       	add	r24, r24
     f9a:	88 0f       	add	r24, r24
     f9c:	88 0f       	add	r24, r24
     f9e:	89 0f       	add	r24, r25
     fa0:	80 93 f2 00 	sts	0x00F2, r24
     fa4:	92 81       	ldd	r25, Z+2	; 0x02
     fa6:	92 95       	swap	r25
     fa8:	96 95       	lsr	r25
     faa:	97 70       	andi	r25, 0x07	; 7
     fac:	83 81       	ldd	r24, Z+3	; 0x03
     fae:	88 0f       	add	r24, r24
     fb0:	88 0f       	add	r24, r24
     fb2:	88 0f       	add	r24, r24
     fb4:	89 0f       	add	r24, r25
     fb6:	80 93 f1 00 	sts	0x00F1, r24
     fba:	82 81       	ldd	r24, Z+2	; 0x02
     fbc:	88 0f       	add	r24, r24
     fbe:	88 0f       	add	r24, r24
     fc0:	88 0f       	add	r24, r24
     fc2:	80 93 f0 00 	sts	0x00F0, r24
     fc6:	ef ee       	ldi	r30, 0xEF	; 239
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	80 61       	ori	r24, 0x10	; 16
     fce:	80 83       	st	Z, r24
     fd0:	16 c0       	rjmp	.+44     	; 0xffe <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     fd2:	92 81       	ldd	r25, Z+2	; 0x02
     fd4:	96 95       	lsr	r25
     fd6:	96 95       	lsr	r25
     fd8:	96 95       	lsr	r25
     fda:	83 81       	ldd	r24, Z+3	; 0x03
     fdc:	82 95       	swap	r24
     fde:	88 0f       	add	r24, r24
     fe0:	80 7e       	andi	r24, 0xE0	; 224
     fe2:	89 0f       	add	r24, r25
     fe4:	80 93 f3 00 	sts	0x00F3, r24
     fe8:	82 81       	ldd	r24, Z+2	; 0x02
     fea:	82 95       	swap	r24
     fec:	88 0f       	add	r24, r24
     fee:	80 7e       	andi	r24, 0xE0	; 224
     ff0:	80 93 f2 00 	sts	0x00F2, r24
     ff4:	ef ee       	ldi	r30, 0xEF	; 239
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	80 81       	ld	r24, Z
     ffa:	8f 7e       	andi	r24, 0xEF	; 239
     ffc:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     ffe:	81 e0       	ldi	r24, 0x01	; 1
    1000:	f8 01       	movw	r30, r16
    1002:	86 87       	std	Z+14, r24	; 0x0e
    1004:	e0 ef       	ldi	r30, 0xF0	; 240
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	80 81       	ld	r24, Z
    100a:	84 60       	ori	r24, 0x04	; 4
    100c:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    100e:	ef ee       	ldi	r30, 0xEF	; 239
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	90 81       	ld	r25, Z
    1014:	d8 01       	movw	r26, r16
    1016:	16 96       	adiw	r26, 0x06	; 6
    1018:	8c 91       	ld	r24, X
    101a:	16 97       	sbiw	r26, 0x06	; 6
    101c:	89 2b       	or	r24, r25
    101e:	80 83       	st	Z, r24
          Can_config_tx();
    1020:	80 81       	ld	r24, Z
    1022:	8f 73       	andi	r24, 0x3F	; 63
    1024:	80 83       	st	Z, r24
    1026:	80 81       	ld	r24, Z
    1028:	80 64       	ori	r24, 0x40	; 64
    102a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    102c:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    102e:	1b c4       	rjmp	.+2102   	; 0x1866 <__stack+0x767>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1030:	8f ef       	ldi	r24, 0xFF	; 255
    1032:	9f ef       	ldi	r25, 0xFF	; 255
    1034:	dc 01       	movw	r26, r24
    1036:	89 83       	std	Y+1, r24	; 0x01
    1038:	9a 83       	std	Y+2, r25	; 0x02
    103a:	ab 83       	std	Y+3, r26	; 0x03
    103c:	bc 83       	std	Y+4, r27	; 0x04
    103e:	9b 81       	ldd	r25, Y+3	; 0x03
    1040:	92 95       	swap	r25
    1042:	96 95       	lsr	r25
    1044:	97 70       	andi	r25, 0x07	; 7
    1046:	8c 81       	ldd	r24, Y+4	; 0x04
    1048:	88 0f       	add	r24, r24
    104a:	88 0f       	add	r24, r24
    104c:	88 0f       	add	r24, r24
    104e:	89 0f       	add	r24, r25
    1050:	80 93 f7 00 	sts	0x00F7, r24
    1054:	9a 81       	ldd	r25, Y+2	; 0x02
    1056:	92 95       	swap	r25
    1058:	96 95       	lsr	r25
    105a:	97 70       	andi	r25, 0x07	; 7
    105c:	8b 81       	ldd	r24, Y+3	; 0x03
    105e:	88 0f       	add	r24, r24
    1060:	88 0f       	add	r24, r24
    1062:	88 0f       	add	r24, r24
    1064:	89 0f       	add	r24, r25
    1066:	80 93 f6 00 	sts	0x00F6, r24
    106a:	99 81       	ldd	r25, Y+1	; 0x01
    106c:	92 95       	swap	r25
    106e:	96 95       	lsr	r25
    1070:	97 70       	andi	r25, 0x07	; 7
    1072:	8a 81       	ldd	r24, Y+2	; 0x02
    1074:	88 0f       	add	r24, r24
    1076:	88 0f       	add	r24, r24
    1078:	88 0f       	add	r24, r24
    107a:	89 0f       	add	r24, r25
    107c:	80 93 f5 00 	sts	0x00F5, r24
    1080:	89 81       	ldd	r24, Y+1	; 0x01
    1082:	88 0f       	add	r24, r24
    1084:	88 0f       	add	r24, r24
    1086:	88 0f       	add	r24, r24
    1088:	24 ef       	ldi	r18, 0xF4	; 244
    108a:	30 e0       	ldi	r19, 0x00	; 0
    108c:	f9 01       	movw	r30, r18
    108e:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1090:	ef ee       	ldi	r30, 0xEF	; 239
    1092:	f0 e0       	ldi	r31, 0x00	; 0
    1094:	90 81       	ld	r25, Z
    1096:	d8 01       	movw	r26, r16
    1098:	16 96       	adiw	r26, 0x06	; 6
    109a:	8c 91       	ld	r24, X
    109c:	89 2b       	or	r24, r25
    109e:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    10a0:	d9 01       	movw	r26, r18
    10a2:	8c 91       	ld	r24, X
    10a4:	8b 7f       	andi	r24, 0xFB	; 251
    10a6:	8c 93       	st	X, r24
          Can_clear_idemsk();
    10a8:	8c 91       	ld	r24, X
    10aa:	8e 7f       	andi	r24, 0xFE	; 254
    10ac:	8c 93       	st	X, r24
          Can_config_rx();       
    10ae:	80 81       	ld	r24, Z
    10b0:	8f 73       	andi	r24, 0x3F	; 63
    10b2:	80 83       	st	Z, r24
    10b4:	80 81       	ld	r24, Z
    10b6:	80 68       	ori	r24, 0x80	; 128
    10b8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    10ba:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    10bc:	d4 c3       	rjmp	.+1960   	; 0x1866 <__stack+0x767>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    10be:	f8 01       	movw	r30, r16
    10c0:	87 85       	ldd	r24, Z+15	; 0x0f
    10c2:	88 23       	and	r24, r24
    10c4:	69 f1       	breq	.+90     	; 0x1120 <__stack+0x21>
    10c6:	94 81       	ldd	r25, Z+4	; 0x04
    10c8:	92 95       	swap	r25
    10ca:	96 95       	lsr	r25
    10cc:	97 70       	andi	r25, 0x07	; 7
    10ce:	85 81       	ldd	r24, Z+5	; 0x05
    10d0:	88 0f       	add	r24, r24
    10d2:	88 0f       	add	r24, r24
    10d4:	88 0f       	add	r24, r24
    10d6:	89 0f       	add	r24, r25
    10d8:	80 93 f3 00 	sts	0x00F3, r24
    10dc:	93 81       	ldd	r25, Z+3	; 0x03
    10de:	92 95       	swap	r25
    10e0:	96 95       	lsr	r25
    10e2:	97 70       	andi	r25, 0x07	; 7
    10e4:	84 81       	ldd	r24, Z+4	; 0x04
    10e6:	88 0f       	add	r24, r24
    10e8:	88 0f       	add	r24, r24
    10ea:	88 0f       	add	r24, r24
    10ec:	89 0f       	add	r24, r25
    10ee:	80 93 f2 00 	sts	0x00F2, r24
    10f2:	92 81       	ldd	r25, Z+2	; 0x02
    10f4:	92 95       	swap	r25
    10f6:	96 95       	lsr	r25
    10f8:	97 70       	andi	r25, 0x07	; 7
    10fa:	83 81       	ldd	r24, Z+3	; 0x03
    10fc:	88 0f       	add	r24, r24
    10fe:	88 0f       	add	r24, r24
    1100:	88 0f       	add	r24, r24
    1102:	89 0f       	add	r24, r25
    1104:	80 93 f1 00 	sts	0x00F1, r24
    1108:	82 81       	ldd	r24, Z+2	; 0x02
    110a:	88 0f       	add	r24, r24
    110c:	88 0f       	add	r24, r24
    110e:	88 0f       	add	r24, r24
    1110:	80 93 f0 00 	sts	0x00F0, r24
    1114:	ef ee       	ldi	r30, 0xEF	; 239
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	80 81       	ld	r24, Z
    111a:	80 61       	ori	r24, 0x10	; 16
    111c:	80 83       	st	Z, r24
    111e:	16 c0       	rjmp	.+44     	; 0x114c <__stack+0x4d>
          else              { Can_set_std_id(cmd->id.std);}
    1120:	92 81       	ldd	r25, Z+2	; 0x02
    1122:	96 95       	lsr	r25
    1124:	96 95       	lsr	r25
    1126:	96 95       	lsr	r25
    1128:	83 81       	ldd	r24, Z+3	; 0x03
    112a:	82 95       	swap	r24
    112c:	88 0f       	add	r24, r24
    112e:	80 7e       	andi	r24, 0xE0	; 224
    1130:	89 0f       	add	r24, r25
    1132:	80 93 f3 00 	sts	0x00F3, r24
    1136:	82 81       	ldd	r24, Z+2	; 0x02
    1138:	82 95       	swap	r24
    113a:	88 0f       	add	r24, r24
    113c:	80 7e       	andi	r24, 0xE0	; 224
    113e:	80 93 f2 00 	sts	0x00F2, r24
    1142:	ef ee       	ldi	r30, 0xEF	; 239
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	8f 7e       	andi	r24, 0xEF	; 239
    114a:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    114c:	8f ef       	ldi	r24, 0xFF	; 255
    114e:	9f ef       	ldi	r25, 0xFF	; 255
    1150:	dc 01       	movw	r26, r24
    1152:	89 83       	std	Y+1, r24	; 0x01
    1154:	9a 83       	std	Y+2, r25	; 0x02
    1156:	ab 83       	std	Y+3, r26	; 0x03
    1158:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    115a:	9b 81       	ldd	r25, Y+3	; 0x03
    115c:	92 95       	swap	r25
    115e:	96 95       	lsr	r25
    1160:	97 70       	andi	r25, 0x07	; 7
    1162:	8c 81       	ldd	r24, Y+4	; 0x04
    1164:	88 0f       	add	r24, r24
    1166:	88 0f       	add	r24, r24
    1168:	88 0f       	add	r24, r24
    116a:	89 0f       	add	r24, r25
    116c:	80 93 f7 00 	sts	0x00F7, r24
    1170:	9a 81       	ldd	r25, Y+2	; 0x02
    1172:	92 95       	swap	r25
    1174:	96 95       	lsr	r25
    1176:	97 70       	andi	r25, 0x07	; 7
    1178:	8b 81       	ldd	r24, Y+3	; 0x03
    117a:	88 0f       	add	r24, r24
    117c:	88 0f       	add	r24, r24
    117e:	88 0f       	add	r24, r24
    1180:	89 0f       	add	r24, r25
    1182:	80 93 f6 00 	sts	0x00F6, r24
    1186:	99 81       	ldd	r25, Y+1	; 0x01
    1188:	92 95       	swap	r25
    118a:	96 95       	lsr	r25
    118c:	97 70       	andi	r25, 0x07	; 7
    118e:	8a 81       	ldd	r24, Y+2	; 0x02
    1190:	88 0f       	add	r24, r24
    1192:	88 0f       	add	r24, r24
    1194:	88 0f       	add	r24, r24
    1196:	89 0f       	add	r24, r25
    1198:	80 93 f5 00 	sts	0x00F5, r24
    119c:	89 81       	ldd	r24, Y+1	; 0x01
    119e:	88 0f       	add	r24, r24
    11a0:	88 0f       	add	r24, r24
    11a2:	88 0f       	add	r24, r24
    11a4:	44 ef       	ldi	r20, 0xF4	; 244
    11a6:	50 e0       	ldi	r21, 0x00	; 0
    11a8:	fa 01       	movw	r30, r20
    11aa:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    11ac:	ef ee       	ldi	r30, 0xEF	; 239
    11ae:	f0 e0       	ldi	r31, 0x00	; 0
    11b0:	90 81       	ld	r25, Z
    11b2:	d8 01       	movw	r26, r16
    11b4:	16 96       	adiw	r26, 0x06	; 6
    11b6:	8c 91       	ld	r24, X
    11b8:	16 97       	sbiw	r26, 0x06	; 6
    11ba:	89 2b       	or	r24, r25
    11bc:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    11be:	1e 96       	adiw	r26, 0x0e	; 14
    11c0:	1c 92       	st	X, r1
    11c2:	da 01       	movw	r26, r20
    11c4:	8c 91       	ld	r24, X
    11c6:	84 60       	ori	r24, 0x04	; 4
    11c8:	8c 93       	st	X, r24
    11ca:	80 ef       	ldi	r24, 0xF0	; 240
    11cc:	90 e0       	ldi	r25, 0x00	; 0
    11ce:	dc 01       	movw	r26, r24
    11d0:	2c 91       	ld	r18, X
    11d2:	2b 7f       	andi	r18, 0xFB	; 251
    11d4:	2c 93       	st	X, r18
          Can_set_idemsk();
    11d6:	da 01       	movw	r26, r20
    11d8:	8c 91       	ld	r24, X
    11da:	81 60       	ori	r24, 0x01	; 1
    11dc:	8c 93       	st	X, r24
          Can_config_rx()    
    11de:	80 81       	ld	r24, Z
    11e0:	8f 73       	andi	r24, 0x3F	; 63
    11e2:	80 83       	st	Z, r24
    11e4:	80 81       	ld	r24, Z
    11e6:	80 68       	ori	r24, 0x80	; 128
    11e8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    11ea:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    11ec:	3c c3       	rjmp	.+1656   	; 0x1866 <__stack+0x767>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    11ee:	8f ef       	ldi	r24, 0xFF	; 255
    11f0:	9f ef       	ldi	r25, 0xFF	; 255
    11f2:	dc 01       	movw	r26, r24
    11f4:	89 83       	std	Y+1, r24	; 0x01
    11f6:	9a 83       	std	Y+2, r25	; 0x02
    11f8:	ab 83       	std	Y+3, r26	; 0x03
    11fa:	bc 83       	std	Y+4, r27	; 0x04
    11fc:	9b 81       	ldd	r25, Y+3	; 0x03
    11fe:	92 95       	swap	r25
    1200:	96 95       	lsr	r25
    1202:	97 70       	andi	r25, 0x07	; 7
    1204:	8c 81       	ldd	r24, Y+4	; 0x04
    1206:	88 0f       	add	r24, r24
    1208:	88 0f       	add	r24, r24
    120a:	88 0f       	add	r24, r24
    120c:	89 0f       	add	r24, r25
    120e:	80 93 f7 00 	sts	0x00F7, r24
    1212:	9a 81       	ldd	r25, Y+2	; 0x02
    1214:	92 95       	swap	r25
    1216:	96 95       	lsr	r25
    1218:	97 70       	andi	r25, 0x07	; 7
    121a:	8b 81       	ldd	r24, Y+3	; 0x03
    121c:	88 0f       	add	r24, r24
    121e:	88 0f       	add	r24, r24
    1220:	88 0f       	add	r24, r24
    1222:	89 0f       	add	r24, r25
    1224:	80 93 f6 00 	sts	0x00F6, r24
    1228:	99 81       	ldd	r25, Y+1	; 0x01
    122a:	92 95       	swap	r25
    122c:	96 95       	lsr	r25
    122e:	97 70       	andi	r25, 0x07	; 7
    1230:	8a 81       	ldd	r24, Y+2	; 0x02
    1232:	88 0f       	add	r24, r24
    1234:	88 0f       	add	r24, r24
    1236:	88 0f       	add	r24, r24
    1238:	89 0f       	add	r24, r25
    123a:	80 93 f5 00 	sts	0x00F5, r24
    123e:	89 81       	ldd	r24, Y+1	; 0x01
    1240:	88 0f       	add	r24, r24
    1242:	88 0f       	add	r24, r24
    1244:	88 0f       	add	r24, r24
    1246:	44 ef       	ldi	r20, 0xF4	; 244
    1248:	50 e0       	ldi	r21, 0x00	; 0
    124a:	fa 01       	movw	r30, r20
    124c:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    124e:	ef ee       	ldi	r30, 0xEF	; 239
    1250:	f0 e0       	ldi	r31, 0x00	; 0
    1252:	90 81       	ld	r25, Z
    1254:	d8 01       	movw	r26, r16
    1256:	16 96       	adiw	r26, 0x06	; 6
    1258:	8c 91       	ld	r24, X
    125a:	16 97       	sbiw	r26, 0x06	; 6
    125c:	89 2b       	or	r24, r25
    125e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	1e 96       	adiw	r26, 0x0e	; 14
    1264:	8c 93       	st	X, r24
    1266:	da 01       	movw	r26, r20
    1268:	8c 91       	ld	r24, X
    126a:	84 60       	ori	r24, 0x04	; 4
    126c:	8c 93       	st	X, r24
    126e:	80 ef       	ldi	r24, 0xF0	; 240
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	dc 01       	movw	r26, r24
    1274:	2c 91       	ld	r18, X
    1276:	24 60       	ori	r18, 0x04	; 4
    1278:	2c 93       	st	X, r18
          Can_clear_rplv();
    127a:	80 81       	ld	r24, Z
    127c:	8f 7d       	andi	r24, 0xDF	; 223
    127e:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1280:	da 01       	movw	r26, r20
    1282:	8c 91       	ld	r24, X
    1284:	8e 7f       	andi	r24, 0xFE	; 254
    1286:	8c 93       	st	X, r24
          Can_config_rx();       
    1288:	80 81       	ld	r24, Z
    128a:	8f 73       	andi	r24, 0x3F	; 63
    128c:	80 83       	st	Z, r24
    128e:	80 81       	ld	r24, Z
    1290:	80 68       	ori	r24, 0x80	; 128
    1292:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1294:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1296:	e7 c2       	rjmp	.+1486   	; 0x1866 <__stack+0x767>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1298:	f8 01       	movw	r30, r16
    129a:	87 85       	ldd	r24, Z+15	; 0x0f
    129c:	88 23       	and	r24, r24
    129e:	69 f1       	breq	.+90     	; 0x12fa <__stack+0x1fb>
    12a0:	94 81       	ldd	r25, Z+4	; 0x04
    12a2:	92 95       	swap	r25
    12a4:	96 95       	lsr	r25
    12a6:	97 70       	andi	r25, 0x07	; 7
    12a8:	85 81       	ldd	r24, Z+5	; 0x05
    12aa:	88 0f       	add	r24, r24
    12ac:	88 0f       	add	r24, r24
    12ae:	88 0f       	add	r24, r24
    12b0:	89 0f       	add	r24, r25
    12b2:	80 93 f3 00 	sts	0x00F3, r24
    12b6:	93 81       	ldd	r25, Z+3	; 0x03
    12b8:	92 95       	swap	r25
    12ba:	96 95       	lsr	r25
    12bc:	97 70       	andi	r25, 0x07	; 7
    12be:	84 81       	ldd	r24, Z+4	; 0x04
    12c0:	88 0f       	add	r24, r24
    12c2:	88 0f       	add	r24, r24
    12c4:	88 0f       	add	r24, r24
    12c6:	89 0f       	add	r24, r25
    12c8:	80 93 f2 00 	sts	0x00F2, r24
    12cc:	92 81       	ldd	r25, Z+2	; 0x02
    12ce:	92 95       	swap	r25
    12d0:	96 95       	lsr	r25
    12d2:	97 70       	andi	r25, 0x07	; 7
    12d4:	83 81       	ldd	r24, Z+3	; 0x03
    12d6:	88 0f       	add	r24, r24
    12d8:	88 0f       	add	r24, r24
    12da:	88 0f       	add	r24, r24
    12dc:	89 0f       	add	r24, r25
    12de:	80 93 f1 00 	sts	0x00F1, r24
    12e2:	82 81       	ldd	r24, Z+2	; 0x02
    12e4:	88 0f       	add	r24, r24
    12e6:	88 0f       	add	r24, r24
    12e8:	88 0f       	add	r24, r24
    12ea:	80 93 f0 00 	sts	0x00F0, r24
    12ee:	ef ee       	ldi	r30, 0xEF	; 239
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	80 61       	ori	r24, 0x10	; 16
    12f6:	80 83       	st	Z, r24
    12f8:	16 c0       	rjmp	.+44     	; 0x1326 <__stack+0x227>
          else              { Can_set_std_id(cmd->id.std);}
    12fa:	92 81       	ldd	r25, Z+2	; 0x02
    12fc:	96 95       	lsr	r25
    12fe:	96 95       	lsr	r25
    1300:	96 95       	lsr	r25
    1302:	83 81       	ldd	r24, Z+3	; 0x03
    1304:	82 95       	swap	r24
    1306:	88 0f       	add	r24, r24
    1308:	80 7e       	andi	r24, 0xE0	; 224
    130a:	89 0f       	add	r24, r25
    130c:	80 93 f3 00 	sts	0x00F3, r24
    1310:	82 81       	ldd	r24, Z+2	; 0x02
    1312:	82 95       	swap	r24
    1314:	88 0f       	add	r24, r24
    1316:	80 7e       	andi	r24, 0xE0	; 224
    1318:	80 93 f2 00 	sts	0x00F2, r24
    131c:	ef ee       	ldi	r30, 0xEF	; 239
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	8f 7e       	andi	r24, 0xEF	; 239
    1324:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1326:	c8 01       	movw	r24, r16
    1328:	0e 94 29 06 	call	0xc52	; 0xc52 <get_idmask>
    132c:	dc 01       	movw	r26, r24
    132e:	cb 01       	movw	r24, r22
    1330:	89 83       	std	Y+1, r24	; 0x01
    1332:	9a 83       	std	Y+2, r25	; 0x02
    1334:	ab 83       	std	Y+3, r26	; 0x03
    1336:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1338:	9b 81       	ldd	r25, Y+3	; 0x03
    133a:	92 95       	swap	r25
    133c:	96 95       	lsr	r25
    133e:	97 70       	andi	r25, 0x07	; 7
    1340:	8c 81       	ldd	r24, Y+4	; 0x04
    1342:	88 0f       	add	r24, r24
    1344:	88 0f       	add	r24, r24
    1346:	88 0f       	add	r24, r24
    1348:	89 0f       	add	r24, r25
    134a:	80 93 f7 00 	sts	0x00F7, r24
    134e:	9a 81       	ldd	r25, Y+2	; 0x02
    1350:	92 95       	swap	r25
    1352:	96 95       	lsr	r25
    1354:	97 70       	andi	r25, 0x07	; 7
    1356:	8b 81       	ldd	r24, Y+3	; 0x03
    1358:	88 0f       	add	r24, r24
    135a:	88 0f       	add	r24, r24
    135c:	88 0f       	add	r24, r24
    135e:	89 0f       	add	r24, r25
    1360:	80 93 f6 00 	sts	0x00F6, r24
    1364:	99 81       	ldd	r25, Y+1	; 0x01
    1366:	92 95       	swap	r25
    1368:	96 95       	lsr	r25
    136a:	97 70       	andi	r25, 0x07	; 7
    136c:	8a 81       	ldd	r24, Y+2	; 0x02
    136e:	88 0f       	add	r24, r24
    1370:	88 0f       	add	r24, r24
    1372:	88 0f       	add	r24, r24
    1374:	89 0f       	add	r24, r25
    1376:	80 93 f5 00 	sts	0x00F5, r24
    137a:	89 81       	ldd	r24, Y+1	; 0x01
    137c:	88 0f       	add	r24, r24
    137e:	88 0f       	add	r24, r24
    1380:	88 0f       	add	r24, r24
    1382:	24 ef       	ldi	r18, 0xF4	; 244
    1384:	30 e0       	ldi	r19, 0x00	; 0
    1386:	f9 01       	movw	r30, r18
    1388:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    138a:	ef ee       	ldi	r30, 0xEF	; 239
    138c:	f0 e0       	ldi	r31, 0x00	; 0
    138e:	90 81       	ld	r25, Z
    1390:	d8 01       	movw	r26, r16
    1392:	16 96       	adiw	r26, 0x06	; 6
    1394:	8c 91       	ld	r24, X
    1396:	89 2b       	or	r24, r25
    1398:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    139a:	d9 01       	movw	r26, r18
    139c:	8c 91       	ld	r24, X
    139e:	8b 7f       	andi	r24, 0xFB	; 251
    13a0:	8c 93       	st	X, r24
          Can_set_idemsk();
    13a2:	8c 91       	ld	r24, X
    13a4:	81 60       	ori	r24, 0x01	; 1
    13a6:	8c 93       	st	X, r24
          Can_config_rx();       
    13a8:	80 81       	ld	r24, Z
    13aa:	8f 73       	andi	r24, 0x3F	; 63
    13ac:	80 83       	st	Z, r24
    13ae:	80 81       	ld	r24, Z
    13b0:	80 68       	ori	r24, 0x80	; 128
    13b2:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13b4:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13b6:	57 c2       	rjmp	.+1198   	; 0x1866 <__stack+0x767>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    13b8:	f8 01       	movw	r30, r16
    13ba:	87 85       	ldd	r24, Z+15	; 0x0f
    13bc:	88 23       	and	r24, r24
    13be:	69 f1       	breq	.+90     	; 0x141a <__stack+0x31b>
    13c0:	94 81       	ldd	r25, Z+4	; 0x04
    13c2:	92 95       	swap	r25
    13c4:	96 95       	lsr	r25
    13c6:	97 70       	andi	r25, 0x07	; 7
    13c8:	85 81       	ldd	r24, Z+5	; 0x05
    13ca:	88 0f       	add	r24, r24
    13cc:	88 0f       	add	r24, r24
    13ce:	88 0f       	add	r24, r24
    13d0:	89 0f       	add	r24, r25
    13d2:	80 93 f3 00 	sts	0x00F3, r24
    13d6:	93 81       	ldd	r25, Z+3	; 0x03
    13d8:	92 95       	swap	r25
    13da:	96 95       	lsr	r25
    13dc:	97 70       	andi	r25, 0x07	; 7
    13de:	84 81       	ldd	r24, Z+4	; 0x04
    13e0:	88 0f       	add	r24, r24
    13e2:	88 0f       	add	r24, r24
    13e4:	88 0f       	add	r24, r24
    13e6:	89 0f       	add	r24, r25
    13e8:	80 93 f2 00 	sts	0x00F2, r24
    13ec:	92 81       	ldd	r25, Z+2	; 0x02
    13ee:	92 95       	swap	r25
    13f0:	96 95       	lsr	r25
    13f2:	97 70       	andi	r25, 0x07	; 7
    13f4:	83 81       	ldd	r24, Z+3	; 0x03
    13f6:	88 0f       	add	r24, r24
    13f8:	88 0f       	add	r24, r24
    13fa:	88 0f       	add	r24, r24
    13fc:	89 0f       	add	r24, r25
    13fe:	80 93 f1 00 	sts	0x00F1, r24
    1402:	82 81       	ldd	r24, Z+2	; 0x02
    1404:	88 0f       	add	r24, r24
    1406:	88 0f       	add	r24, r24
    1408:	88 0f       	add	r24, r24
    140a:	80 93 f0 00 	sts	0x00F0, r24
    140e:	ef ee       	ldi	r30, 0xEF	; 239
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	80 81       	ld	r24, Z
    1414:	80 61       	ori	r24, 0x10	; 16
    1416:	80 83       	st	Z, r24
    1418:	16 c0       	rjmp	.+44     	; 0x1446 <__stack+0x347>
          else              { Can_set_std_id(cmd->id.std);}
    141a:	92 81       	ldd	r25, Z+2	; 0x02
    141c:	96 95       	lsr	r25
    141e:	96 95       	lsr	r25
    1420:	96 95       	lsr	r25
    1422:	83 81       	ldd	r24, Z+3	; 0x03
    1424:	82 95       	swap	r24
    1426:	88 0f       	add	r24, r24
    1428:	80 7e       	andi	r24, 0xE0	; 224
    142a:	89 0f       	add	r24, r25
    142c:	80 93 f3 00 	sts	0x00F3, r24
    1430:	82 81       	ldd	r24, Z+2	; 0x02
    1432:	82 95       	swap	r24
    1434:	88 0f       	add	r24, r24
    1436:	80 7e       	andi	r24, 0xE0	; 224
    1438:	80 93 f2 00 	sts	0x00F2, r24
    143c:	ef ee       	ldi	r30, 0xEF	; 239
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	80 81       	ld	r24, Z
    1442:	8f 7e       	andi	r24, 0xEF	; 239
    1444:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1446:	c8 01       	movw	r24, r16
    1448:	0e 94 29 06 	call	0xc52	; 0xc52 <get_idmask>
    144c:	dc 01       	movw	r26, r24
    144e:	cb 01       	movw	r24, r22
    1450:	89 83       	std	Y+1, r24	; 0x01
    1452:	9a 83       	std	Y+2, r25	; 0x02
    1454:	ab 83       	std	Y+3, r26	; 0x03
    1456:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1458:	9b 81       	ldd	r25, Y+3	; 0x03
    145a:	92 95       	swap	r25
    145c:	96 95       	lsr	r25
    145e:	97 70       	andi	r25, 0x07	; 7
    1460:	8c 81       	ldd	r24, Y+4	; 0x04
    1462:	88 0f       	add	r24, r24
    1464:	88 0f       	add	r24, r24
    1466:	88 0f       	add	r24, r24
    1468:	89 0f       	add	r24, r25
    146a:	80 93 f7 00 	sts	0x00F7, r24
    146e:	9a 81       	ldd	r25, Y+2	; 0x02
    1470:	92 95       	swap	r25
    1472:	96 95       	lsr	r25
    1474:	97 70       	andi	r25, 0x07	; 7
    1476:	8b 81       	ldd	r24, Y+3	; 0x03
    1478:	88 0f       	add	r24, r24
    147a:	88 0f       	add	r24, r24
    147c:	88 0f       	add	r24, r24
    147e:	89 0f       	add	r24, r25
    1480:	80 93 f6 00 	sts	0x00F6, r24
    1484:	99 81       	ldd	r25, Y+1	; 0x01
    1486:	92 95       	swap	r25
    1488:	96 95       	lsr	r25
    148a:	97 70       	andi	r25, 0x07	; 7
    148c:	8a 81       	ldd	r24, Y+2	; 0x02
    148e:	88 0f       	add	r24, r24
    1490:	88 0f       	add	r24, r24
    1492:	88 0f       	add	r24, r24
    1494:	89 0f       	add	r24, r25
    1496:	80 93 f5 00 	sts	0x00F5, r24
    149a:	89 81       	ldd	r24, Y+1	; 0x01
    149c:	88 0f       	add	r24, r24
    149e:	88 0f       	add	r24, r24
    14a0:	88 0f       	add	r24, r24
    14a2:	44 ef       	ldi	r20, 0xF4	; 244
    14a4:	50 e0       	ldi	r21, 0x00	; 0
    14a6:	fa 01       	movw	r30, r20
    14a8:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    14aa:	ef ee       	ldi	r30, 0xEF	; 239
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	90 81       	ld	r25, Z
    14b0:	d8 01       	movw	r26, r16
    14b2:	16 96       	adiw	r26, 0x06	; 6
    14b4:	8c 91       	ld	r24, X
    14b6:	16 97       	sbiw	r26, 0x06	; 6
    14b8:	89 2b       	or	r24, r25
    14ba:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    14bc:	1e 96       	adiw	r26, 0x0e	; 14
    14be:	1c 92       	st	X, r1
    14c0:	da 01       	movw	r26, r20
    14c2:	8c 91       	ld	r24, X
    14c4:	84 60       	ori	r24, 0x04	; 4
    14c6:	8c 93       	st	X, r24
    14c8:	80 ef       	ldi	r24, 0xF0	; 240
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	dc 01       	movw	r26, r24
    14ce:	2c 91       	ld	r18, X
    14d0:	2b 7f       	andi	r18, 0xFB	; 251
    14d2:	2c 93       	st	X, r18
          Can_set_idemsk();
    14d4:	da 01       	movw	r26, r20
    14d6:	8c 91       	ld	r24, X
    14d8:	81 60       	ori	r24, 0x01	; 1
    14da:	8c 93       	st	X, r24
          Can_config_rx();       
    14dc:	80 81       	ld	r24, Z
    14de:	8f 73       	andi	r24, 0x3F	; 63
    14e0:	80 83       	st	Z, r24
    14e2:	80 81       	ld	r24, Z
    14e4:	80 68       	ori	r24, 0x80	; 128
    14e6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    14e8:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    14ea:	bd c1       	rjmp	.+890    	; 0x1866 <__stack+0x767>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    14ec:	f8 01       	movw	r30, r16
    14ee:	87 85       	ldd	r24, Z+15	; 0x0f
    14f0:	88 23       	and	r24, r24
    14f2:	69 f1       	breq	.+90     	; 0x154e <__stack+0x44f>
    14f4:	94 81       	ldd	r25, Z+4	; 0x04
    14f6:	92 95       	swap	r25
    14f8:	96 95       	lsr	r25
    14fa:	97 70       	andi	r25, 0x07	; 7
    14fc:	85 81       	ldd	r24, Z+5	; 0x05
    14fe:	88 0f       	add	r24, r24
    1500:	88 0f       	add	r24, r24
    1502:	88 0f       	add	r24, r24
    1504:	89 0f       	add	r24, r25
    1506:	80 93 f3 00 	sts	0x00F3, r24
    150a:	93 81       	ldd	r25, Z+3	; 0x03
    150c:	92 95       	swap	r25
    150e:	96 95       	lsr	r25
    1510:	97 70       	andi	r25, 0x07	; 7
    1512:	84 81       	ldd	r24, Z+4	; 0x04
    1514:	88 0f       	add	r24, r24
    1516:	88 0f       	add	r24, r24
    1518:	88 0f       	add	r24, r24
    151a:	89 0f       	add	r24, r25
    151c:	80 93 f2 00 	sts	0x00F2, r24
    1520:	92 81       	ldd	r25, Z+2	; 0x02
    1522:	92 95       	swap	r25
    1524:	96 95       	lsr	r25
    1526:	97 70       	andi	r25, 0x07	; 7
    1528:	83 81       	ldd	r24, Z+3	; 0x03
    152a:	88 0f       	add	r24, r24
    152c:	88 0f       	add	r24, r24
    152e:	88 0f       	add	r24, r24
    1530:	89 0f       	add	r24, r25
    1532:	80 93 f1 00 	sts	0x00F1, r24
    1536:	82 81       	ldd	r24, Z+2	; 0x02
    1538:	88 0f       	add	r24, r24
    153a:	88 0f       	add	r24, r24
    153c:	88 0f       	add	r24, r24
    153e:	80 93 f0 00 	sts	0x00F0, r24
    1542:	ef ee       	ldi	r30, 0xEF	; 239
    1544:	f0 e0       	ldi	r31, 0x00	; 0
    1546:	80 81       	ld	r24, Z
    1548:	80 61       	ori	r24, 0x10	; 16
    154a:	80 83       	st	Z, r24
    154c:	16 c0       	rjmp	.+44     	; 0x157a <__stack+0x47b>
          else              { Can_set_std_id(cmd->id.std);}
    154e:	92 81       	ldd	r25, Z+2	; 0x02
    1550:	96 95       	lsr	r25
    1552:	96 95       	lsr	r25
    1554:	96 95       	lsr	r25
    1556:	83 81       	ldd	r24, Z+3	; 0x03
    1558:	82 95       	swap	r24
    155a:	88 0f       	add	r24, r24
    155c:	80 7e       	andi	r24, 0xE0	; 224
    155e:	89 0f       	add	r24, r25
    1560:	80 93 f3 00 	sts	0x00F3, r24
    1564:	82 81       	ldd	r24, Z+2	; 0x02
    1566:	82 95       	swap	r24
    1568:	88 0f       	add	r24, r24
    156a:	80 7e       	andi	r24, 0xE0	; 224
    156c:	80 93 f2 00 	sts	0x00F2, r24
    1570:	ef ee       	ldi	r30, 0xEF	; 239
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	80 81       	ld	r24, Z
    1576:	8f 7e       	andi	r24, 0xEF	; 239
    1578:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    157a:	c8 01       	movw	r24, r16
    157c:	0e 94 29 06 	call	0xc52	; 0xc52 <get_idmask>
    1580:	dc 01       	movw	r26, r24
    1582:	cb 01       	movw	r24, r22
    1584:	89 83       	std	Y+1, r24	; 0x01
    1586:	9a 83       	std	Y+2, r25	; 0x02
    1588:	ab 83       	std	Y+3, r26	; 0x03
    158a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    158c:	9b 81       	ldd	r25, Y+3	; 0x03
    158e:	92 95       	swap	r25
    1590:	96 95       	lsr	r25
    1592:	97 70       	andi	r25, 0x07	; 7
    1594:	8c 81       	ldd	r24, Y+4	; 0x04
    1596:	88 0f       	add	r24, r24
    1598:	88 0f       	add	r24, r24
    159a:	88 0f       	add	r24, r24
    159c:	89 0f       	add	r24, r25
    159e:	80 93 f7 00 	sts	0x00F7, r24
    15a2:	9a 81       	ldd	r25, Y+2	; 0x02
    15a4:	92 95       	swap	r25
    15a6:	96 95       	lsr	r25
    15a8:	97 70       	andi	r25, 0x07	; 7
    15aa:	8b 81       	ldd	r24, Y+3	; 0x03
    15ac:	88 0f       	add	r24, r24
    15ae:	88 0f       	add	r24, r24
    15b0:	88 0f       	add	r24, r24
    15b2:	89 0f       	add	r24, r25
    15b4:	80 93 f6 00 	sts	0x00F6, r24
    15b8:	99 81       	ldd	r25, Y+1	; 0x01
    15ba:	92 95       	swap	r25
    15bc:	96 95       	lsr	r25
    15be:	97 70       	andi	r25, 0x07	; 7
    15c0:	8a 81       	ldd	r24, Y+2	; 0x02
    15c2:	88 0f       	add	r24, r24
    15c4:	88 0f       	add	r24, r24
    15c6:	88 0f       	add	r24, r24
    15c8:	89 0f       	add	r24, r25
    15ca:	80 93 f5 00 	sts	0x00F5, r24
    15ce:	89 81       	ldd	r24, Y+1	; 0x01
    15d0:	88 0f       	add	r24, r24
    15d2:	88 0f       	add	r24, r24
    15d4:	88 0f       	add	r24, r24
    15d6:	44 ef       	ldi	r20, 0xF4	; 244
    15d8:	50 e0       	ldi	r21, 0x00	; 0
    15da:	fa 01       	movw	r30, r20
    15dc:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    15de:	ef ee       	ldi	r30, 0xEF	; 239
    15e0:	f0 e0       	ldi	r31, 0x00	; 0
    15e2:	90 81       	ld	r25, Z
    15e4:	d8 01       	movw	r26, r16
    15e6:	16 96       	adiw	r26, 0x06	; 6
    15e8:	8c 91       	ld	r24, X
    15ea:	16 97       	sbiw	r26, 0x06	; 6
    15ec:	89 2b       	or	r24, r25
    15ee:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15f0:	81 e0       	ldi	r24, 0x01	; 1
    15f2:	1e 96       	adiw	r26, 0x0e	; 14
    15f4:	8c 93       	st	X, r24
    15f6:	da 01       	movw	r26, r20
    15f8:	8c 91       	ld	r24, X
    15fa:	84 60       	ori	r24, 0x04	; 4
    15fc:	8c 93       	st	X, r24
    15fe:	80 ef       	ldi	r24, 0xF0	; 240
    1600:	90 e0       	ldi	r25, 0x00	; 0
    1602:	dc 01       	movw	r26, r24
    1604:	2c 91       	ld	r18, X
    1606:	24 60       	ori	r18, 0x04	; 4
    1608:	2c 93       	st	X, r18
          Can_clear_rplv();
    160a:	80 81       	ld	r24, Z
    160c:	8f 7d       	andi	r24, 0xDF	; 223
    160e:	80 83       	st	Z, r24
          Can_set_idemsk();
    1610:	da 01       	movw	r26, r20
    1612:	8c 91       	ld	r24, X
    1614:	81 60       	ori	r24, 0x01	; 1
    1616:	8c 93       	st	X, r24
          Can_config_rx();       
    1618:	80 81       	ld	r24, Z
    161a:	8f 73       	andi	r24, 0x3F	; 63
    161c:	80 83       	st	Z, r24
    161e:	80 81       	ld	r24, Z
    1620:	80 68       	ori	r24, 0x80	; 128
    1622:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1624:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1626:	1f c1       	rjmp	.+574    	; 0x1866 <__stack+0x767>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1628:	80 e0       	ldi	r24, 0x00	; 0
    162a:	2a ef       	ldi	r18, 0xFA	; 250
    162c:	30 e0       	ldi	r19, 0x00	; 0
    162e:	f8 01       	movw	r30, r16
    1630:	a7 81       	ldd	r26, Z+7	; 0x07
    1632:	b0 85       	ldd	r27, Z+8	; 0x08
    1634:	a8 0f       	add	r26, r24
    1636:	b1 1d       	adc	r27, r1
    1638:	9c 91       	ld	r25, X
    163a:	d9 01       	movw	r26, r18
    163c:	9c 93       	st	X, r25
    163e:	8f 5f       	subi	r24, 0xFF	; 255
    1640:	96 81       	ldd	r25, Z+6	; 0x06
    1642:	89 17       	cp	r24, r25
    1644:	a0 f3       	brcs	.-24     	; 0x162e <__stack+0x52f>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    1646:	8f ef       	ldi	r24, 0xFF	; 255
    1648:	9f ef       	ldi	r25, 0xFF	; 255
    164a:	dc 01       	movw	r26, r24
    164c:	89 83       	std	Y+1, r24	; 0x01
    164e:	9a 83       	std	Y+2, r25	; 0x02
    1650:	ab 83       	std	Y+3, r26	; 0x03
    1652:	bc 83       	std	Y+4, r27	; 0x04
    1654:	9b 81       	ldd	r25, Y+3	; 0x03
    1656:	92 95       	swap	r25
    1658:	96 95       	lsr	r25
    165a:	97 70       	andi	r25, 0x07	; 7
    165c:	8c 81       	ldd	r24, Y+4	; 0x04
    165e:	88 0f       	add	r24, r24
    1660:	88 0f       	add	r24, r24
    1662:	88 0f       	add	r24, r24
    1664:	89 0f       	add	r24, r25
    1666:	80 93 f7 00 	sts	0x00F7, r24
    166a:	9a 81       	ldd	r25, Y+2	; 0x02
    166c:	92 95       	swap	r25
    166e:	96 95       	lsr	r25
    1670:	97 70       	andi	r25, 0x07	; 7
    1672:	8b 81       	ldd	r24, Y+3	; 0x03
    1674:	88 0f       	add	r24, r24
    1676:	88 0f       	add	r24, r24
    1678:	88 0f       	add	r24, r24
    167a:	89 0f       	add	r24, r25
    167c:	80 93 f6 00 	sts	0x00F6, r24
    1680:	99 81       	ldd	r25, Y+1	; 0x01
    1682:	92 95       	swap	r25
    1684:	96 95       	lsr	r25
    1686:	97 70       	andi	r25, 0x07	; 7
    1688:	8a 81       	ldd	r24, Y+2	; 0x02
    168a:	88 0f       	add	r24, r24
    168c:	88 0f       	add	r24, r24
    168e:	88 0f       	add	r24, r24
    1690:	89 0f       	add	r24, r25
    1692:	80 93 f5 00 	sts	0x00F5, r24
    1696:	89 81       	ldd	r24, Y+1	; 0x01
    1698:	88 0f       	add	r24, r24
    169a:	88 0f       	add	r24, r24
    169c:	88 0f       	add	r24, r24
    169e:	44 ef       	ldi	r20, 0xF4	; 244
    16a0:	50 e0       	ldi	r21, 0x00	; 0
    16a2:	fa 01       	movw	r30, r20
    16a4:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    16a6:	ef ee       	ldi	r30, 0xEF	; 239
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	90 81       	ld	r25, Z
    16ac:	d8 01       	movw	r26, r16
    16ae:	16 96       	adiw	r26, 0x06	; 6
    16b0:	8c 91       	ld	r24, X
    16b2:	16 97       	sbiw	r26, 0x06	; 6
    16b4:	89 2b       	or	r24, r25
    16b6:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    16b8:	81 e0       	ldi	r24, 0x01	; 1
    16ba:	1e 96       	adiw	r26, 0x0e	; 14
    16bc:	8c 93       	st	X, r24
    16be:	da 01       	movw	r26, r20
    16c0:	8c 91       	ld	r24, X
    16c2:	84 60       	ori	r24, 0x04	; 4
    16c4:	8c 93       	st	X, r24
    16c6:	80 ef       	ldi	r24, 0xF0	; 240
    16c8:	90 e0       	ldi	r25, 0x00	; 0
    16ca:	dc 01       	movw	r26, r24
    16cc:	2c 91       	ld	r18, X
    16ce:	24 60       	ori	r18, 0x04	; 4
    16d0:	2c 93       	st	X, r18
          Can_set_rplv();
    16d2:	80 81       	ld	r24, Z
    16d4:	80 62       	ori	r24, 0x20	; 32
    16d6:	80 83       	st	Z, r24
          Can_clear_idemsk();
    16d8:	da 01       	movw	r26, r20
    16da:	8c 91       	ld	r24, X
    16dc:	8e 7f       	andi	r24, 0xFE	; 254
    16de:	8c 93       	st	X, r24
          Can_config_rx();       
    16e0:	80 81       	ld	r24, Z
    16e2:	8f 73       	andi	r24, 0x3F	; 63
    16e4:	80 83       	st	Z, r24
    16e6:	80 81       	ld	r24, Z
    16e8:	80 68       	ori	r24, 0x80	; 128
    16ea:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    16ec:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    16ee:	bb c0       	rjmp	.+374    	; 0x1866 <__stack+0x767>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    16f0:	f8 01       	movw	r30, r16
    16f2:	87 85       	ldd	r24, Z+15	; 0x0f
    16f4:	88 23       	and	r24, r24
    16f6:	69 f1       	breq	.+90     	; 0x1752 <__stack+0x653>
    16f8:	94 81       	ldd	r25, Z+4	; 0x04
    16fa:	92 95       	swap	r25
    16fc:	96 95       	lsr	r25
    16fe:	97 70       	andi	r25, 0x07	; 7
    1700:	85 81       	ldd	r24, Z+5	; 0x05
    1702:	88 0f       	add	r24, r24
    1704:	88 0f       	add	r24, r24
    1706:	88 0f       	add	r24, r24
    1708:	89 0f       	add	r24, r25
    170a:	80 93 f3 00 	sts	0x00F3, r24
    170e:	93 81       	ldd	r25, Z+3	; 0x03
    1710:	92 95       	swap	r25
    1712:	96 95       	lsr	r25
    1714:	97 70       	andi	r25, 0x07	; 7
    1716:	84 81       	ldd	r24, Z+4	; 0x04
    1718:	88 0f       	add	r24, r24
    171a:	88 0f       	add	r24, r24
    171c:	88 0f       	add	r24, r24
    171e:	89 0f       	add	r24, r25
    1720:	80 93 f2 00 	sts	0x00F2, r24
    1724:	92 81       	ldd	r25, Z+2	; 0x02
    1726:	92 95       	swap	r25
    1728:	96 95       	lsr	r25
    172a:	97 70       	andi	r25, 0x07	; 7
    172c:	83 81       	ldd	r24, Z+3	; 0x03
    172e:	88 0f       	add	r24, r24
    1730:	88 0f       	add	r24, r24
    1732:	88 0f       	add	r24, r24
    1734:	89 0f       	add	r24, r25
    1736:	80 93 f1 00 	sts	0x00F1, r24
    173a:	82 81       	ldd	r24, Z+2	; 0x02
    173c:	88 0f       	add	r24, r24
    173e:	88 0f       	add	r24, r24
    1740:	88 0f       	add	r24, r24
    1742:	80 93 f0 00 	sts	0x00F0, r24
    1746:	ef ee       	ldi	r30, 0xEF	; 239
    1748:	f0 e0       	ldi	r31, 0x00	; 0
    174a:	80 81       	ld	r24, Z
    174c:	80 61       	ori	r24, 0x10	; 16
    174e:	80 83       	st	Z, r24
    1750:	16 c0       	rjmp	.+44     	; 0x177e <__stack+0x67f>
          else              { Can_set_std_id(cmd->id.std);}
    1752:	92 81       	ldd	r25, Z+2	; 0x02
    1754:	96 95       	lsr	r25
    1756:	96 95       	lsr	r25
    1758:	96 95       	lsr	r25
    175a:	83 81       	ldd	r24, Z+3	; 0x03
    175c:	82 95       	swap	r24
    175e:	88 0f       	add	r24, r24
    1760:	80 7e       	andi	r24, 0xE0	; 224
    1762:	89 0f       	add	r24, r25
    1764:	80 93 f3 00 	sts	0x00F3, r24
    1768:	82 81       	ldd	r24, Z+2	; 0x02
    176a:	82 95       	swap	r24
    176c:	88 0f       	add	r24, r24
    176e:	80 7e       	andi	r24, 0xE0	; 224
    1770:	80 93 f2 00 	sts	0x00F2, r24
    1774:	ef ee       	ldi	r30, 0xEF	; 239
    1776:	f0 e0       	ldi	r31, 0x00	; 0
    1778:	80 81       	ld	r24, Z
    177a:	8f 7e       	andi	r24, 0xEF	; 239
    177c:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    177e:	f8 01       	movw	r30, r16
    1780:	86 81       	ldd	r24, Z+6	; 0x06
    1782:	88 23       	and	r24, r24
    1784:	79 f0       	breq	.+30     	; 0x17a4 <__stack+0x6a5>
    1786:	80 e0       	ldi	r24, 0x00	; 0
    1788:	2a ef       	ldi	r18, 0xFA	; 250
    178a:	30 e0       	ldi	r19, 0x00	; 0
    178c:	f8 01       	movw	r30, r16
    178e:	a7 81       	ldd	r26, Z+7	; 0x07
    1790:	b0 85       	ldd	r27, Z+8	; 0x08
    1792:	a8 0f       	add	r26, r24
    1794:	b1 1d       	adc	r27, r1
    1796:	9c 91       	ld	r25, X
    1798:	d9 01       	movw	r26, r18
    179a:	9c 93       	st	X, r25
    179c:	8f 5f       	subi	r24, 0xFF	; 255
    179e:	96 81       	ldd	r25, Z+6	; 0x06
    17a0:	89 17       	cp	r24, r25
    17a2:	a0 f3       	brcs	.-24     	; 0x178c <__stack+0x68d>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    17a4:	c8 01       	movw	r24, r16
    17a6:	0e 94 29 06 	call	0xc52	; 0xc52 <get_idmask>
    17aa:	dc 01       	movw	r26, r24
    17ac:	cb 01       	movw	r24, r22
    17ae:	89 83       	std	Y+1, r24	; 0x01
    17b0:	9a 83       	std	Y+2, r25	; 0x02
    17b2:	ab 83       	std	Y+3, r26	; 0x03
    17b4:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    17b6:	9b 81       	ldd	r25, Y+3	; 0x03
    17b8:	92 95       	swap	r25
    17ba:	96 95       	lsr	r25
    17bc:	97 70       	andi	r25, 0x07	; 7
    17be:	8c 81       	ldd	r24, Y+4	; 0x04
    17c0:	88 0f       	add	r24, r24
    17c2:	88 0f       	add	r24, r24
    17c4:	88 0f       	add	r24, r24
    17c6:	89 0f       	add	r24, r25
    17c8:	80 93 f7 00 	sts	0x00F7, r24
    17cc:	9a 81       	ldd	r25, Y+2	; 0x02
    17ce:	92 95       	swap	r25
    17d0:	96 95       	lsr	r25
    17d2:	97 70       	andi	r25, 0x07	; 7
    17d4:	8b 81       	ldd	r24, Y+3	; 0x03
    17d6:	88 0f       	add	r24, r24
    17d8:	88 0f       	add	r24, r24
    17da:	88 0f       	add	r24, r24
    17dc:	89 0f       	add	r24, r25
    17de:	80 93 f6 00 	sts	0x00F6, r24
    17e2:	99 81       	ldd	r25, Y+1	; 0x01
    17e4:	92 95       	swap	r25
    17e6:	96 95       	lsr	r25
    17e8:	97 70       	andi	r25, 0x07	; 7
    17ea:	8a 81       	ldd	r24, Y+2	; 0x02
    17ec:	88 0f       	add	r24, r24
    17ee:	88 0f       	add	r24, r24
    17f0:	88 0f       	add	r24, r24
    17f2:	89 0f       	add	r24, r25
    17f4:	80 93 f5 00 	sts	0x00F5, r24
    17f8:	89 81       	ldd	r24, Y+1	; 0x01
    17fa:	88 0f       	add	r24, r24
    17fc:	88 0f       	add	r24, r24
    17fe:	88 0f       	add	r24, r24
    1800:	44 ef       	ldi	r20, 0xF4	; 244
    1802:	50 e0       	ldi	r21, 0x00	; 0
    1804:	fa 01       	movw	r30, r20
    1806:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1808:	ef ee       	ldi	r30, 0xEF	; 239
    180a:	f0 e0       	ldi	r31, 0x00	; 0
    180c:	90 81       	ld	r25, Z
    180e:	d8 01       	movw	r26, r16
    1810:	16 96       	adiw	r26, 0x06	; 6
    1812:	8c 91       	ld	r24, X
    1814:	16 97       	sbiw	r26, 0x06	; 6
    1816:	89 2b       	or	r24, r25
    1818:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    181a:	81 e0       	ldi	r24, 0x01	; 1
    181c:	1e 96       	adiw	r26, 0x0e	; 14
    181e:	8c 93       	st	X, r24
    1820:	da 01       	movw	r26, r20
    1822:	8c 91       	ld	r24, X
    1824:	84 60       	ori	r24, 0x04	; 4
    1826:	8c 93       	st	X, r24
    1828:	80 ef       	ldi	r24, 0xF0	; 240
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	dc 01       	movw	r26, r24
    182e:	2c 91       	ld	r18, X
    1830:	24 60       	ori	r18, 0x04	; 4
    1832:	2c 93       	st	X, r18
          Can_set_rplv();
    1834:	80 81       	ld	r24, Z
    1836:	80 62       	ori	r24, 0x20	; 32
    1838:	80 83       	st	Z, r24
          Can_set_idemsk();
    183a:	da 01       	movw	r26, r20
    183c:	8c 91       	ld	r24, X
    183e:	81 60       	ori	r24, 0x01	; 1
    1840:	8c 93       	st	X, r24
          Can_config_rx();       
    1842:	80 81       	ld	r24, Z
    1844:	8f 73       	andi	r24, 0x3F	; 63
    1846:	80 83       	st	Z, r24
    1848:	80 81       	ld	r24, Z
    184a:	80 68       	ori	r24, 0x80	; 128
    184c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    184e:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1850:	0a c0       	rjmp	.+20     	; 0x1866 <__stack+0x767>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1852:	f8 01       	movw	r30, r16
    1854:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1856:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1858:	06 c0       	rjmp	.+12     	; 0x1866 <__stack+0x767>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    185a:	8f e1       	ldi	r24, 0x1F	; 31
    185c:	d8 01       	movw	r26, r16
    185e:	19 96       	adiw	r26, 0x09	; 9
    1860:	8c 93       	st	X, r24
    1862:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1864:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1866:	0f 90       	pop	r0
    1868:	0f 90       	pop	r0
    186a:	0f 90       	pop	r0
    186c:	0f 90       	pop	r0
    186e:	df 91       	pop	r29
    1870:	cf 91       	pop	r28
    1872:	1f 91       	pop	r17
    1874:	0f 91       	pop	r16
    1876:	08 95       	ret

00001878 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1878:	ef 92       	push	r14
    187a:	ff 92       	push	r15
    187c:	1f 93       	push	r17
    187e:	cf 93       	push	r28
    1880:	df 93       	push	r29
    1882:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1884:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1886:	88 23       	and	r24, r24
    1888:	09 f4       	brne	.+2      	; 0x188c <can_get_status+0x14>
    188a:	96 c0       	rjmp	.+300    	; 0x19b8 <can_get_status+0x140>
    188c:	8f 31       	cpi	r24, 0x1F	; 31
    188e:	09 f4       	brne	.+2      	; 0x1892 <can_get_status+0x1a>
    1890:	95 c0       	rjmp	.+298    	; 0x19bc <can_get_status+0x144>
    1892:	8f 3f       	cpi	r24, 0xFF	; 255
    1894:	09 f4       	brne	.+2      	; 0x1898 <can_get_status+0x20>
    1896:	94 c0       	rjmp	.+296    	; 0x19c0 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1898:	88 81       	ld	r24, Y
    189a:	82 95       	swap	r24
    189c:	80 7f       	andi	r24, 0xF0	; 240
    189e:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    18a2:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <can_get_mob_status>
    18a6:	18 2f       	mov	r17, r24
    
    switch (a_status)
    18a8:	80 32       	cpi	r24, 0x20	; 32
    18aa:	61 f0       	breq	.+24     	; 0x18c4 <can_get_status+0x4c>
    18ac:	81 32       	cpi	r24, 0x21	; 33
    18ae:	20 f4       	brcc	.+8      	; 0x18b8 <can_get_status+0x40>
    18b0:	88 23       	and	r24, r24
    18b2:	09 f4       	brne	.+2      	; 0x18b6 <can_get_status+0x3e>
    18b4:	87 c0       	rjmp	.+270    	; 0x19c4 <can_get_status+0x14c>
    18b6:	76 c0       	rjmp	.+236    	; 0x19a4 <can_get_status+0x12c>
    18b8:	80 34       	cpi	r24, 0x40	; 64
    18ba:	09 f4       	brne	.+2      	; 0x18be <can_get_status+0x46>
    18bc:	68 c0       	rjmp	.+208    	; 0x198e <can_get_status+0x116>
    18be:	80 3a       	cpi	r24, 0xA0	; 160
    18c0:	09 f0       	breq	.+2      	; 0x18c4 <can_get_status+0x4c>
    18c2:	70 c0       	rjmp	.+224    	; 0x19a4 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    18c4:	0f 2e       	mov	r0, r31
    18c6:	ff ee       	ldi	r31, 0xEF	; 239
    18c8:	ef 2e       	mov	r14, r31
    18ca:	ff 24       	eor	r15, r15
    18cc:	f0 2d       	mov	r31, r0
    18ce:	f7 01       	movw	r30, r14
    18d0:	80 81       	ld	r24, Z
    18d2:	8f 70       	andi	r24, 0x0F	; 15
    18d4:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    18d6:	8f 81       	ldd	r24, Y+7	; 0x07
    18d8:	98 85       	ldd	r25, Y+8	; 0x08
    18da:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    18de:	80 91 f0 00 	lds	r24, 0x00F0
    18e2:	90 e0       	ldi	r25, 0x00	; 0
    18e4:	84 70       	andi	r24, 0x04	; 4
    18e6:	90 70       	andi	r25, 0x00	; 0
    18e8:	95 95       	asr	r25
    18ea:	87 95       	ror	r24
    18ec:	95 95       	asr	r25
    18ee:	87 95       	ror	r24
    18f0:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    18f2:	f7 01       	movw	r30, r14
    18f4:	80 81       	ld	r24, Z
    18f6:	84 ff       	sbrs	r24, 4
    18f8:	2d c0       	rjmp	.+90     	; 0x1954 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    18fa:	81 e0       	ldi	r24, 0x01	; 1
    18fc:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    18fe:	e3 ef       	ldi	r30, 0xF3	; 243
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	86 95       	lsr	r24
    1906:	86 95       	lsr	r24
    1908:	86 95       	lsr	r24
    190a:	8d 83       	std	Y+5, r24	; 0x05
    190c:	a2 ef       	ldi	r26, 0xF2	; 242
    190e:	b0 e0       	ldi	r27, 0x00	; 0
    1910:	8c 91       	ld	r24, X
    1912:	90 81       	ld	r25, Z
    1914:	92 95       	swap	r25
    1916:	99 0f       	add	r25, r25
    1918:	90 7e       	andi	r25, 0xE0	; 224
    191a:	86 95       	lsr	r24
    191c:	86 95       	lsr	r24
    191e:	86 95       	lsr	r24
    1920:	89 0f       	add	r24, r25
    1922:	8c 83       	std	Y+4, r24	; 0x04
    1924:	e1 ef       	ldi	r30, 0xF1	; 241
    1926:	f0 e0       	ldi	r31, 0x00	; 0
    1928:	80 81       	ld	r24, Z
    192a:	9c 91       	ld	r25, X
    192c:	92 95       	swap	r25
    192e:	99 0f       	add	r25, r25
    1930:	90 7e       	andi	r25, 0xE0	; 224
    1932:	86 95       	lsr	r24
    1934:	86 95       	lsr	r24
    1936:	86 95       	lsr	r24
    1938:	89 0f       	add	r24, r25
    193a:	8b 83       	std	Y+3, r24	; 0x03
    193c:	80 91 f0 00 	lds	r24, 0x00F0
    1940:	90 81       	ld	r25, Z
    1942:	92 95       	swap	r25
    1944:	99 0f       	add	r25, r25
    1946:	90 7e       	andi	r25, 0xE0	; 224
    1948:	86 95       	lsr	r24
    194a:	86 95       	lsr	r24
    194c:	86 95       	lsr	r24
    194e:	89 0f       	add	r24, r25
    1950:	8a 83       	std	Y+2, r24	; 0x02
    1952:	13 c0       	rjmp	.+38     	; 0x197a <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1954:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1956:	e3 ef       	ldi	r30, 0xF3	; 243
    1958:	f0 e0       	ldi	r31, 0x00	; 0
    195a:	80 81       	ld	r24, Z
    195c:	82 95       	swap	r24
    195e:	86 95       	lsr	r24
    1960:	87 70       	andi	r24, 0x07	; 7
    1962:	8b 83       	std	Y+3, r24	; 0x03
    1964:	80 91 f2 00 	lds	r24, 0x00F2
    1968:	90 81       	ld	r25, Z
    196a:	99 0f       	add	r25, r25
    196c:	99 0f       	add	r25, r25
    196e:	99 0f       	add	r25, r25
    1970:	82 95       	swap	r24
    1972:	86 95       	lsr	r24
    1974:	87 70       	andi	r24, 0x07	; 7
    1976:	89 0f       	add	r24, r25
    1978:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    197a:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    197c:	ef ee       	ldi	r30, 0xEF	; 239
    197e:	f0 e0       	ldi	r31, 0x00	; 0
    1980:	80 81       	ld	r24, Z
    1982:	8f 73       	andi	r24, 0x3F	; 63
    1984:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1986:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    198a:	80 e0       	ldi	r24, 0x00	; 0
            break;
    198c:	1c c0       	rjmp	.+56     	; 0x19c6 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    198e:	80 e4       	ldi	r24, 0x40	; 64
    1990:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1992:	ef ee       	ldi	r30, 0xEF	; 239
    1994:	f0 e0       	ldi	r31, 0x00	; 0
    1996:	80 81       	ld	r24, Z
    1998:	8f 73       	andi	r24, 0x3F	; 63
    199a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    199c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    19a0:	80 e0       	ldi	r24, 0x00	; 0
            break;
    19a2:	11 c0       	rjmp	.+34     	; 0x19c6 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    19a4:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    19a6:	ef ee       	ldi	r30, 0xEF	; 239
    19a8:	f0 e0       	ldi	r31, 0x00	; 0
    19aa:	80 81       	ld	r24, Z
    19ac:	8f 73       	andi	r24, 0x3F	; 63
    19ae:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    19b0:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    19b4:	82 e0       	ldi	r24, 0x02	; 2
            break;
    19b6:	07 c0       	rjmp	.+14     	; 0x19c6 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    19b8:	82 e0       	ldi	r24, 0x02	; 2
    19ba:	05 c0       	rjmp	.+10     	; 0x19c6 <can_get_status+0x14e>
    19bc:	82 e0       	ldi	r24, 0x02	; 2
    19be:	03 c0       	rjmp	.+6      	; 0x19c6 <can_get_status+0x14e>
    19c0:	82 e0       	ldi	r24, 0x02	; 2
    19c2:	01 c0       	rjmp	.+2      	; 0x19c6 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    19c4:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    19c6:	df 91       	pop	r29
    19c8:	cf 91       	pop	r28
    19ca:	1f 91       	pop	r17
    19cc:	ff 90       	pop	r15
    19ce:	ef 90       	pop	r14
    19d0:	08 95       	ret

000019d2 <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    19d2:	fc 01       	movw	r30, r24
    19d4:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    19d6:	86 2f       	mov	r24, r22
    19d8:	64 e6       	ldi	r22, 0x64	; 100
    19da:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    19de:	48 2f       	mov	r20, r24
    19e0:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    19e2:	2a e0       	ldi	r18, 0x0A	; 10
    19e4:	83 2f       	mov	r24, r19
    19e6:	62 2f       	mov	r22, r18
    19e8:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    19ec:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    19f0:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    19f2:	40 33       	cpi	r20, 0x30	; 48
    19f4:	31 f4       	brne	.+12     	; 0x1a02 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    19f6:	90 33       	cpi	r25, 0x30	; 48
    19f8:	11 f0       	breq	.+4      	; 0x19fe <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    19fa:	40 e2       	ldi	r20, 0x20	; 32
    19fc:	02 c0       	rjmp	.+4      	; 0x1a02 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    19fe:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1a00:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    1a02:	20 e2       	ldi	r18, 0x20	; 32
    1a04:	20 83       	st	Z, r18
    1a06:	21 83       	std	Z+1, r18	; 0x01
    1a08:	22 83       	std	Z+2, r18	; 0x02
    1a0a:	23 83       	std	Z+3, r18	; 0x03
    1a0c:	24 83       	std	Z+4, r18	; 0x04
    1a0e:	25 83       	std	Z+5, r18	; 0x05
    1a10:	26 83       	std	Z+6, r18	; 0x06
    1a12:	27 83       	std	Z+7, r18	; 0x07
    1a14:	40 87       	std	Z+8, r20	; 0x08
    1a16:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    1a18:	83 2f       	mov	r24, r19
    1a1a:	6a e0       	ldi	r22, 0x0A	; 10
    1a1c:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1a20:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    1a22:	92 87       	std	Z+10, r25	; 0x0a
    1a24:	85 e2       	ldi	r24, 0x25	; 37
    1a26:	83 87       	std	Z+11, r24	; 0x0b
    1a28:	24 87       	std	Z+12, r18	; 0x0c
    1a2a:	25 87       	std	Z+13, r18	; 0x0d
    1a2c:	26 87       	std	Z+14, r18	; 0x0e
    1a2e:	27 87       	std	Z+15, r18	; 0x0f
    1a30:	20 8b       	std	Z+16, r18	; 0x10
    1a32:	21 8b       	std	Z+17, r18	; 0x11
    1a34:	22 8b       	std	Z+18, r18	; 0x12
    1a36:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    1a38:	08 95       	ret

00001a3a <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1a3a:	cf 93       	push	r28
    1a3c:	fc 01       	movw	r30, r24
    1a3e:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a40:	c4 e6       	ldi	r28, 0x64	; 100
    1a42:	86 2f       	mov	r24, r22
    1a44:	6c 2f       	mov	r22, r28
    1a46:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1a4a:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1a4c:	80 83       	st	Z, r24
    1a4e:	be e2       	ldi	r27, 0x2E	; 46
    1a50:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a52:	5a e0       	ldi	r21, 0x0A	; 10
    1a54:	83 2f       	mov	r24, r19
    1a56:	65 2f       	mov	r22, r21
    1a58:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1a5c:	39 2f       	mov	r19, r25
    1a5e:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1a62:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a64:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a66:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a68:	33 83       	std	Z+3, r19	; 0x03
    1a6a:	a6 e5       	ldi	r26, 0x56	; 86
    1a6c:	a4 83       	std	Z+4, r26	; 0x04
    1a6e:	30 e2       	ldi	r19, 0x20	; 32
    1a70:	35 83       	std	Z+5, r19	; 0x05
    1a72:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a74:	84 2f       	mov	r24, r20
    1a76:	6c 2f       	mov	r22, r28
    1a78:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1a7c:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1a7e:	87 83       	std	Z+7, r24	; 0x07
    1a80:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a82:	84 2f       	mov	r24, r20
    1a84:	65 2f       	mov	r22, r21
    1a86:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1a8a:	49 2f       	mov	r20, r25
    1a8c:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1a90:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a92:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a94:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a96:	42 87       	std	Z+10, r20	; 0x0a
    1a98:	a3 87       	std	Z+11, r26	; 0x0b
    1a9a:	34 87       	std	Z+12, r19	; 0x0c
    1a9c:	35 87       	std	Z+13, r19	; 0x0d
    1a9e:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1aa0:	82 2f       	mov	r24, r18
    1aa2:	6c 2f       	mov	r22, r28
    1aa4:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1aa8:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1aaa:	87 87       	std	Z+15, r24	; 0x0f
    1aac:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1aae:	82 2f       	mov	r24, r18
    1ab0:	65 2f       	mov	r22, r21
    1ab2:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1ab6:	29 2f       	mov	r18, r25
    1ab8:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1abc:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1abe:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1ac0:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ac2:	22 8b       	std	Z+18, r18	; 0x12
    1ac4:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1ac6:	cf 91       	pop	r28
    1ac8:	08 95       	ret

00001aca <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1aca:	1f 93       	push	r17
    1acc:	cf 93       	push	r28
    1ace:	df 93       	push	r29
    1ad0:	cd b7       	in	r28, 0x3d	; 61
    1ad2:	de b7       	in	r29, 0x3e	; 62
    1ad4:	64 97       	sbiw	r28, 0x14	; 20
    1ad6:	0f b6       	in	r0, 0x3f	; 63
    1ad8:	f8 94       	cli
    1ada:	de bf       	out	0x3e, r29	; 62
    1adc:	0f be       	out	0x3f, r0	; 63
    1ade:	cd bf       	out	0x3d, r28	; 61
    1ae0:	58 2f       	mov	r21, r24
    1ae2:	19 2f       	mov	r17, r25
    1ae4:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1ae6:	ce 01       	movw	r24, r28
    1ae8:	01 96       	adiw	r24, 0x01	; 1
    1aea:	e0 e0       	ldi	r30, 0x00	; 0
    1aec:	f1 e0       	ldi	r31, 0x01	; 1
    1aee:	24 e1       	ldi	r18, 0x14	; 20
    1af0:	01 90       	ld	r0, Z+
    1af2:	dc 01       	movw	r26, r24
    1af4:	0d 92       	st	X+, r0
    1af6:	cd 01       	movw	r24, r26
    1af8:	21 50       	subi	r18, 0x01	; 1
    1afa:	d1 f7       	brne	.-12     	; 0x1af0 <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1afc:	84 2f       	mov	r24, r20
    1afe:	6a e0       	ldi	r22, 0x0A	; 10
    1b00:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1b04:	b8 2f       	mov	r27, r24
    1b06:	6b e0       	ldi	r22, 0x0B	; 11
    1b08:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1b0c:	29 2f       	mov	r18, r25
    1b0e:	30 e0       	ldi	r19, 0x00	; 0
    1b10:	12 16       	cp	r1, r18
    1b12:	13 06       	cpc	r1, r19
    1b14:	44 f0       	brlt	.+16     	; 0x1b26 <display_make_display_line_percent_bar+0x5c>
    1b16:	20 e0       	ldi	r18, 0x00	; 0
    1b18:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1b1a:	fe 01       	movw	r30, r28
    1b1c:	e2 0f       	add	r30, r18
    1b1e:	f3 1f       	adc	r31, r19
    1b20:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1b22:	8a e2       	ldi	r24, 0x2A	; 42
    1b24:	0f c0       	rjmp	.+30     	; 0x1b44 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1b26:	fe 01       	movw	r30, r28
    1b28:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1b2a:	bf 01       	movw	r22, r30
    1b2c:	69 0f       	add	r22, r25
    1b2e:	71 1d       	adc	r23, r1
    1b30:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1b32:	66 e1       	ldi	r22, 0x16	; 22
    1b34:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1b36:	e8 17       	cp	r30, r24
    1b38:	f9 07       	cpc	r31, r25
    1b3a:	e1 f7       	brne	.-8      	; 0x1b34 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1b3c:	2a 30       	cpi	r18, 0x0A	; 10
    1b3e:	31 05       	cpc	r19, r1
    1b40:	64 f3       	brlt	.-40     	; 0x1b1a <display_make_display_line_percent_bar+0x50>
    1b42:	06 c0       	rjmp	.+12     	; 0x1b50 <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1b44:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1b46:	2f 5f       	subi	r18, 0xFF	; 255
    1b48:	3f 4f       	sbci	r19, 0xFF	; 255
    1b4a:	2a 30       	cpi	r18, 0x0A	; 10
    1b4c:	31 05       	cpc	r19, r1
    1b4e:	d4 f3       	brlt	.-12     	; 0x1b44 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1b50:	44 56       	subi	r20, 0x64	; 100
    1b52:	44 36       	cpi	r20, 0x64	; 100
    1b54:	30 f4       	brcc	.+12     	; 0x1b62 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1b56:	fe 01       	movw	r30, r28
    1b58:	e2 0f       	add	r30, r18
    1b5a:	f3 1f       	adc	r31, r19
    1b5c:	81 e3       	ldi	r24, 0x31	; 49
    1b5e:	86 83       	std	Z+6, r24	; 0x06
    1b60:	05 c0       	rjmp	.+10     	; 0x1b6c <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1b62:	fe 01       	movw	r30, r28
    1b64:	e2 0f       	add	r30, r18
    1b66:	f3 1f       	adc	r31, r19
    1b68:	80 e2       	ldi	r24, 0x20	; 32
    1b6a:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1b6c:	fe 01       	movw	r30, r28
    1b6e:	e2 0f       	add	r30, r18
    1b70:	f3 1f       	adc	r31, r19
    1b72:	8b 2f       	mov	r24, r27
    1b74:	6a e0       	ldi	r22, 0x0A	; 10
    1b76:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1b7a:	90 5d       	subi	r25, 0xD0	; 208
    1b7c:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1b7e:	fe 01       	movw	r30, r28
    1b80:	e2 0f       	add	r30, r18
    1b82:	f3 1f       	adc	r31, r19
    1b84:	80 e3       	ldi	r24, 0x30	; 48
    1b86:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1b88:	85 e2       	ldi	r24, 0x25	; 37
    1b8a:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1b8c:	e5 2f       	mov	r30, r21
    1b8e:	f1 2f       	mov	r31, r17
    1b90:	de 01       	movw	r26, r28
    1b92:	11 96       	adiw	r26, 0x01	; 1
    1b94:	84 e1       	ldi	r24, 0x14	; 20
    1b96:	0d 90       	ld	r0, X+
    1b98:	01 92       	st	Z+, r0
    1b9a:	81 50       	subi	r24, 0x01	; 1
    1b9c:	e1 f7       	brne	.-8      	; 0x1b96 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1b9e:	64 96       	adiw	r28, 0x14	; 20
    1ba0:	0f b6       	in	r0, 0x3f	; 63
    1ba2:	f8 94       	cli
    1ba4:	de bf       	out	0x3e, r29	; 62
    1ba6:	0f be       	out	0x3f, r0	; 63
    1ba8:	cd bf       	out	0x3d, r28	; 61
    1baa:	df 91       	pop	r29
    1bac:	cf 91       	pop	r28
    1bae:	1f 91       	pop	r17
    1bb0:	08 95       	ret

00001bb2 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1bb2:	cf 93       	push	r28
    1bb4:	fc 01       	movw	r30, r24
    1bb6:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bb8:	c4 e6       	ldi	r28, 0x64	; 100
    1bba:	86 2f       	mov	r24, r22
    1bbc:	6c 2f       	mov	r22, r28
    1bbe:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1bc2:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bc4:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bc6:	5a e0       	ldi	r21, 0x0A	; 10
    1bc8:	83 2f       	mov	r24, r19
    1bca:	65 2f       	mov	r22, r21
    1bcc:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1bd0:	39 2f       	mov	r19, r25
    1bd2:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1bd6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bd8:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bda:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bdc:	32 83       	std	Z+2, r19	; 0x02
    1bde:	b0 eb       	ldi	r27, 0xB0	; 176
    1be0:	b3 83       	std	Z+3, r27	; 0x03
    1be2:	a3 e4       	ldi	r26, 0x43	; 67
    1be4:	a4 83       	std	Z+4, r26	; 0x04
    1be6:	30 e2       	ldi	r19, 0x20	; 32
    1be8:	35 83       	std	Z+5, r19	; 0x05
    1bea:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bec:	84 2f       	mov	r24, r20
    1bee:	6c 2f       	mov	r22, r28
    1bf0:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1bf4:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bf6:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bf8:	84 2f       	mov	r24, r20
    1bfa:	65 2f       	mov	r22, r21
    1bfc:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1c00:	49 2f       	mov	r20, r25
    1c02:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1c06:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c08:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c0a:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c0c:	41 87       	std	Z+9, r20	; 0x09
    1c0e:	b2 87       	std	Z+10, r27	; 0x0a
    1c10:	a3 87       	std	Z+11, r26	; 0x0b
    1c12:	34 87       	std	Z+12, r19	; 0x0c
    1c14:	35 87       	std	Z+13, r19	; 0x0d
    1c16:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c18:	82 2f       	mov	r24, r18
    1c1a:	6c 2f       	mov	r22, r28
    1c1c:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1c20:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c22:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c24:	82 2f       	mov	r24, r18
    1c26:	65 2f       	mov	r22, r21
    1c28:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1c2c:	29 2f       	mov	r18, r25
    1c2e:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1c32:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c34:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c36:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c38:	21 8b       	std	Z+17, r18	; 0x11
    1c3a:	b2 8b       	std	Z+18, r27	; 0x12
    1c3c:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1c3e:	cf 91       	pop	r28
    1c40:	08 95       	ret

00001c42 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1c42:	fc 01       	movw	r30, r24
    1c44:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1c46:	20 e2       	ldi	r18, 0x20	; 32
    1c48:	20 83       	st	Z, r18
    1c4a:	21 83       	std	Z+1, r18	; 0x01
    1c4c:	22 83       	std	Z+2, r18	; 0x02
    1c4e:	23 83       	std	Z+3, r18	; 0x03
    1c50:	24 83       	std	Z+4, r18	; 0x04
    1c52:	25 83       	std	Z+5, r18	; 0x05
    1c54:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1c56:	86 2f       	mov	r24, r22
    1c58:	64 e6       	ldi	r22, 0x64	; 100
    1c5a:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1c5e:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c60:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1c62:	3a e0       	ldi	r19, 0x0A	; 10
    1c64:	84 2f       	mov	r24, r20
    1c66:	63 2f       	mov	r22, r19
    1c68:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1c6c:	49 2f       	mov	r20, r25
    1c6e:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1c72:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c74:	90 87       	std	Z+8, r25	; 0x08
    1c76:	8e e2       	ldi	r24, 0x2E	; 46
    1c78:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1c7a:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c7c:	42 87       	std	Z+10, r20	; 0x0a
    1c7e:	86 e5       	ldi	r24, 0x56	; 86
    1c80:	83 87       	std	Z+11, r24	; 0x0b
    1c82:	24 87       	std	Z+12, r18	; 0x0c
    1c84:	25 87       	std	Z+13, r18	; 0x0d
    1c86:	26 87       	std	Z+14, r18	; 0x0e
    1c88:	27 87       	std	Z+15, r18	; 0x0f
    1c8a:	20 8b       	std	Z+16, r18	; 0x10
    1c8c:	21 8b       	std	Z+17, r18	; 0x11
    1c8e:	22 8b       	std	Z+18, r18	; 0x12
    1c90:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1c92:	08 95       	ret

00001c94 <display_make_display_line_error>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error(char * dpl,uint8_t error_code){
    1c94:	cf 93       	push	r28
    1c96:	df 93       	push	r29
    1c98:	fc 01       	movw	r30, r24
    1c9a:	26 2f       	mov	r18, r22
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(error_code){
    1c9c:	64 30       	cpi	r22, 0x04	; 4
    1c9e:	09 f4       	brne	.+2      	; 0x1ca2 <display_make_display_line_error+0xe>
    1ca0:	40 c0       	rjmp	.+128    	; 0x1d22 <display_make_display_line_error+0x8e>
    1ca2:	65 30       	cpi	r22, 0x05	; 5
    1ca4:	50 f4       	brcc	.+20     	; 0x1cba <display_make_display_line_error+0x26>
    1ca6:	61 30       	cpi	r22, 0x01	; 1
    1ca8:	09 f1       	breq	.+66     	; 0x1cec <display_make_display_line_error+0x58>
    1caa:	61 30       	cpi	r22, 0x01	; 1
    1cac:	b0 f0       	brcs	.+44     	; 0x1cda <display_make_display_line_error+0x46>
    1cae:	62 30       	cpi	r22, 0x02	; 2
    1cb0:	31 f1       	breq	.+76     	; 0x1cfe <display_make_display_line_error+0x6a>
    1cb2:	63 30       	cpi	r22, 0x03	; 3
    1cb4:	09 f0       	breq	.+2      	; 0x1cb8 <display_make_display_line_error+0x24>
    1cb6:	61 c0       	rjmp	.+194    	; 0x1d7a <display_make_display_line_error+0xe6>
    1cb8:	2b c0       	rjmp	.+86     	; 0x1d10 <display_make_display_line_error+0x7c>
    1cba:	67 30       	cpi	r22, 0x07	; 7
    1cbc:	09 f4       	brne	.+2      	; 0x1cc0 <display_make_display_line_error+0x2c>
    1cbe:	43 c0       	rjmp	.+134    	; 0x1d46 <display_make_display_line_error+0xb2>
    1cc0:	68 30       	cpi	r22, 0x08	; 8
    1cc2:	20 f4       	brcc	.+8      	; 0x1ccc <display_make_display_line_error+0x38>
    1cc4:	65 30       	cpi	r22, 0x05	; 5
    1cc6:	09 f0       	breq	.+2      	; 0x1cca <display_make_display_line_error+0x36>
    1cc8:	58 c0       	rjmp	.+176    	; 0x1d7a <display_make_display_line_error+0xe6>
    1cca:	34 c0       	rjmp	.+104    	; 0x1d34 <display_make_display_line_error+0xa0>
    1ccc:	6b 30       	cpi	r22, 0x0B	; 11
    1cce:	09 f4       	brne	.+2      	; 0x1cd2 <display_make_display_line_error+0x3e>
    1cd0:	43 c0       	rjmp	.+134    	; 0x1d58 <display_make_display_line_error+0xc4>
    1cd2:	6c 30       	cpi	r22, 0x0C	; 12
    1cd4:	09 f0       	breq	.+2      	; 0x1cd8 <display_make_display_line_error+0x44>
    1cd6:	51 c0       	rjmp	.+162    	; 0x1d7a <display_make_display_line_error+0xe6>
    1cd8:	48 c0       	rjmp	.+144    	; 0x1d6a <display_make_display_line_error+0xd6>
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1cda:	dc 01       	movw	r26, r24
    1cdc:	c8 e5       	ldi	r28, 0x58	; 88
    1cde:	d3 e0       	ldi	r29, 0x03	; 3
    1ce0:	84 e1       	ldi	r24, 0x14	; 20
    1ce2:	09 90       	ld	r0, Y+
    1ce4:	0d 92       	st	X+, r0
    1ce6:	81 50       	subi	r24, 0x01	; 1
    1ce8:	e1 f7       	brne	.-8      	; 0x1ce2 <display_make_display_line_error+0x4e>
    1cea:	4f c0       	rjmp	.+158    	; 0x1d8a <display_make_display_line_error+0xf6>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1cec:	dc 01       	movw	r26, r24
    1cee:	c4 e4       	ldi	r28, 0x44	; 68
    1cf0:	d3 e0       	ldi	r29, 0x03	; 3
    1cf2:	84 e1       	ldi	r24, 0x14	; 20
    1cf4:	09 90       	ld	r0, Y+
    1cf6:	0d 92       	st	X+, r0
    1cf8:	81 50       	subi	r24, 0x01	; 1
    1cfa:	e1 f7       	brne	.-8      	; 0x1cf4 <display_make_display_line_error+0x60>
    1cfc:	46 c0       	rjmp	.+140    	; 0x1d8a <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_MASTER:
			memcpy(dpl,display_line_error_pre_master,20);
    1cfe:	dc 01       	movw	r26, r24
    1d00:	cc e1       	ldi	r28, 0x1C	; 28
    1d02:	d3 e0       	ldi	r29, 0x03	; 3
    1d04:	84 e1       	ldi	r24, 0x14	; 20
    1d06:	09 90       	ld	r0, Y+
    1d08:	0d 92       	st	X+, r0
    1d0a:	81 50       	subi	r24, 0x01	; 1
    1d0c:	e1 f7       	brne	.-8      	; 0x1d06 <display_make_display_line_error+0x72>
    1d0e:	3d c0       	rjmp	.+122    	; 0x1d8a <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_unknown_code,20);
    1d10:	dc 01       	movw	r26, r24
    1d12:	c0 e3       	ldi	r28, 0x30	; 48
    1d14:	d3 e0       	ldi	r29, 0x03	; 3
    1d16:	84 e1       	ldi	r24, 0x14	; 20
    1d18:	09 90       	ld	r0, Y+
    1d1a:	0d 92       	st	X+, r0
    1d1c:	81 50       	subi	r24, 0x01	; 1
    1d1e:	e1 f7       	brne	.-8      	; 0x1d18 <display_make_display_line_error+0x84>
    1d20:	34 c0       	rjmp	.+104    	; 0x1d8a <display_make_display_line_error+0xf6>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1d22:	dc 01       	movw	r26, r24
    1d24:	c4 ef       	ldi	r28, 0xF4	; 244
    1d26:	d2 e0       	ldi	r29, 0x02	; 2
    1d28:	84 e1       	ldi	r24, 0x14	; 20
    1d2a:	09 90       	ld	r0, Y+
    1d2c:	0d 92       	st	X+, r0
    1d2e:	81 50       	subi	r24, 0x01	; 1
    1d30:	e1 f7       	brne	.-8      	; 0x1d2a <display_make_display_line_error+0x96>
    1d32:	2b c0       	rjmp	.+86     	; 0x1d8a <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1d34:	dc 01       	movw	r26, r24
    1d36:	c0 ee       	ldi	r28, 0xE0	; 224
    1d38:	d2 e0       	ldi	r29, 0x02	; 2
    1d3a:	84 e1       	ldi	r24, 0x14	; 20
    1d3c:	09 90       	ld	r0, Y+
    1d3e:	0d 92       	st	X+, r0
    1d40:	81 50       	subi	r24, 0x01	; 1
    1d42:	e1 f7       	brne	.-8      	; 0x1d3c <display_make_display_line_error+0xa8>
    1d44:	22 c0       	rjmp	.+68     	; 0x1d8a <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1d46:	dc 01       	movw	r26, r24
    1d48:	cc ec       	ldi	r28, 0xCC	; 204
    1d4a:	d2 e0       	ldi	r29, 0x02	; 2
    1d4c:	84 e1       	ldi	r24, 0x14	; 20
    1d4e:	09 90       	ld	r0, Y+
    1d50:	0d 92       	st	X+, r0
    1d52:	81 50       	subi	r24, 0x01	; 1
    1d54:	e1 f7       	brne	.-8      	; 0x1d4e <display_make_display_line_error+0xba>
    1d56:	19 c0       	rjmp	.+50     	; 0x1d8a <display_make_display_line_error+0xf6>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1d58:	dc 01       	movw	r26, r24
    1d5a:	c8 eb       	ldi	r28, 0xB8	; 184
    1d5c:	d2 e0       	ldi	r29, 0x02	; 2
    1d5e:	84 e1       	ldi	r24, 0x14	; 20
    1d60:	09 90       	ld	r0, Y+
    1d62:	0d 92       	st	X+, r0
    1d64:	81 50       	subi	r24, 0x01	; 1
    1d66:	e1 f7       	brne	.-8      	; 0x1d60 <display_make_display_line_error+0xcc>
    1d68:	10 c0       	rjmp	.+32     	; 0x1d8a <display_make_display_line_error+0xf6>
			break;
		case ERROR_BAD_REQUEST_ID:
			memcpy(dpl,display_line_error_bad_request_id,20);
    1d6a:	dc 01       	movw	r26, r24
    1d6c:	c4 ea       	ldi	r28, 0xA4	; 164
    1d6e:	d2 e0       	ldi	r29, 0x02	; 2
    1d70:	84 e1       	ldi	r24, 0x14	; 20
    1d72:	09 90       	ld	r0, Y+
    1d74:	0d 92       	st	X+, r0
    1d76:	81 50       	subi	r24, 0x01	; 1
    1d78:	e1 f7       	brne	.-8      	; 0x1d72 <display_make_display_line_error+0xde>
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    1d7a:	df 01       	movw	r26, r30
    1d7c:	c0 e3       	ldi	r28, 0x30	; 48
    1d7e:	d3 e0       	ldi	r29, 0x03	; 3
    1d80:	84 e1       	ldi	r24, 0x14	; 20
    1d82:	09 90       	ld	r0, Y+
    1d84:	0d 92       	st	X+, r0
    1d86:	81 50       	subi	r24, 0x01	; 1
    1d88:	e1 f7       	brne	.-8      	; 0x1d82 <display_make_display_line_error+0xee>
		break;
	}
	
	dpl[1]=GET_DEC_POS3_ERROR(error_code);
    1d8a:	82 2f       	mov	r24, r18
    1d8c:	64 e6       	ldi	r22, 0x64	; 100
    1d8e:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1d92:	80 5d       	subi	r24, 0xD0	; 208
    1d94:	81 83       	std	Z+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(error_code);
    1d96:	3a e0       	ldi	r19, 0x0A	; 10
    1d98:	82 2f       	mov	r24, r18
    1d9a:	63 2f       	mov	r22, r19
    1d9c:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1da0:	29 2f       	mov	r18, r25
    1da2:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    1da6:	90 5d       	subi	r25, 0xD0	; 208
    1da8:	92 83       	std	Z+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(error_code);
    1daa:	20 5d       	subi	r18, 0xD0	; 208
    1dac:	23 83       	std	Z+3, r18	; 0x03
	
} /*end display_make_display_error*/
    1dae:	df 91       	pop	r29
    1db0:	cf 91       	pop	r28
    1db2:	08 95       	ret

00001db4 <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    1db4:	fc 01       	movw	r30, r24
    1db6:	e6 0f       	add	r30, r22
    1db8:	f1 1d       	adc	r31, r1
    1dba:	40 5d       	subi	r20, 0xD0	; 208
    1dbc:	40 83       	st	Z, r20

	
}	
    1dbe:	08 95       	ret

00001dc0 <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    1dc0:	cf 93       	push	r28
    1dc2:	df 93       	push	r29
    1dc4:	cd b7       	in	r28, 0x3d	; 61
    1dc6:	de b7       	in	r29, 0x3e	; 62
    1dc8:	64 97       	sbiw	r28, 0x14	; 20
    1dca:	0f b6       	in	r0, 0x3f	; 63
    1dcc:	f8 94       	cli
    1dce:	de bf       	out	0x3e, r29	; 62
    1dd0:	0f be       	out	0x3f, r0	; 63
    1dd2:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    1dd4:	de 01       	movw	r26, r28
    1dd6:	11 96       	adiw	r26, 0x01	; 1
    1dd8:	e4 e1       	ldi	r30, 0x14	; 20
    1dda:	f1 e0       	ldi	r31, 0x01	; 1
    1ddc:	24 e1       	ldi	r18, 0x14	; 20
    1dde:	01 90       	ld	r0, Z+
    1de0:	0d 92       	st	X+, r0
    1de2:	21 50       	subi	r18, 0x01	; 1
    1de4:	e1 f7       	brne	.-8      	; 0x1dde <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    1de6:	e8 2f       	mov	r30, r24
    1de8:	f9 2f       	mov	r31, r25
    1dea:	de 01       	movw	r26, r28
    1dec:	11 96       	adiw	r26, 0x01	; 1
    1dee:	84 e1       	ldi	r24, 0x14	; 20
    1df0:	0d 90       	ld	r0, X+
    1df2:	01 92       	st	Z+, r0
    1df4:	81 50       	subi	r24, 0x01	; 1
    1df6:	e1 f7       	brne	.-8      	; 0x1df0 <display_make_display_line_blank+0x30>
}
    1df8:	64 96       	adiw	r28, 0x14	; 20
    1dfa:	0f b6       	in	r0, 0x3f	; 63
    1dfc:	f8 94       	cli
    1dfe:	de bf       	out	0x3e, r29	; 62
    1e00:	0f be       	out	0x3f, r0	; 63
    1e02:	cd bf       	out	0x3d, r28	; 61
    1e04:	df 91       	pop	r29
    1e06:	cf 91       	pop	r28
    1e08:	08 95       	ret

00001e0a <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    1e0a:	cf 92       	push	r12
    1e0c:	df 92       	push	r13
    1e0e:	ef 92       	push	r14
    1e10:	ff 92       	push	r15
    1e12:	0f 93       	push	r16
    1e14:	1f 93       	push	r17
    1e16:	cf 93       	push	r28
    1e18:	df 93       	push	r29
    1e1a:	cd b7       	in	r28, 0x3d	; 61
    1e1c:	de b7       	in	r29, 0x3e	; 62
    1e1e:	64 97       	sbiw	r28, 0x14	; 20
    1e20:	0f b6       	in	r0, 0x3f	; 63
    1e22:	f8 94       	cli
    1e24:	de bf       	out	0x3e, r29	; 62
    1e26:	0f be       	out	0x3f, r0	; 63
    1e28:	cd bf       	out	0x3d, r28	; 61
    1e2a:	f8 2e       	mov	r15, r24
    1e2c:	e9 2e       	mov	r14, r25
    1e2e:	9b 01       	movw	r18, r22
    1e30:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1e32:	04 e6       	ldi	r16, 0x64	; 100
    1e34:	10 e0       	ldi	r17, 0x00	; 0
    1e36:	cb 01       	movw	r24, r22
    1e38:	b8 01       	movw	r22, r16
    1e3a:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodhi4>
    1e3e:	46 2f       	mov	r20, r22
    1e40:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    1e42:	ea e0       	ldi	r30, 0x0A	; 10
    1e44:	f0 e0       	ldi	r31, 0x00	; 0
    1e46:	c9 01       	movw	r24, r18
    1e48:	bf 01       	movw	r22, r30
    1e4a:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodhi4>
    1e4e:	cb 01       	movw	r24, r22
    1e50:	bf 01       	movw	r22, r30
    1e52:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodhi4>
    1e56:	38 2f       	mov	r19, r24
    1e58:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    1e5a:	c6 01       	movw	r24, r12
    1e5c:	b8 01       	movw	r22, r16
    1e5e:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodhi4>
    1e62:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    1e64:	40 33       	cpi	r20, 0x30	; 48
    1e66:	21 f4       	brne	.+8      	; 0x1e70 <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    1e68:	30 33       	cpi	r19, 0x30	; 48
    1e6a:	21 f0       	breq	.+8      	; 0x1e74 <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1e6c:	80 e2       	ldi	r24, 0x20	; 32
    1e6e:	04 c0       	rjmp	.+8      	; 0x1e78 <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1e70:	84 2f       	mov	r24, r20
    1e72:	02 c0       	rjmp	.+4      	; 0x1e78 <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    1e74:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1e76:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    1e78:	60 33       	cpi	r22, 0x30	; 48
    1e7a:	09 f4       	brne	.+2      	; 0x1e7e <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    1e7c:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1e7e:	20 e2       	ldi	r18, 0x20	; 32
    1e80:	29 83       	std	Y+1, r18	; 0x01
    1e82:	8a 83       	std	Y+2, r24	; 0x02
    1e84:	3b 83       	std	Y+3, r19	; 0x03
    1e86:	4c 83       	std	Y+4, r20	; 0x04
    1e88:	40 eb       	ldi	r20, 0xB0	; 176
    1e8a:	4d 83       	std	Y+5, r20	; 0x05
    1e8c:	33 e4       	ldi	r19, 0x43	; 67
    1e8e:	3e 83       	std	Y+6, r19	; 0x06
    1e90:	2f 83       	std	Y+7, r18	; 0x07
    1e92:	28 87       	std	Y+8, r18	; 0x08
    1e94:	29 87       	std	Y+9, r18	; 0x09
    1e96:	2a 87       	std	Y+10, r18	; 0x0a
    1e98:	2b 87       	std	Y+11, r18	; 0x0b
    1e9a:	2c 87       	std	Y+12, r18	; 0x0c
    1e9c:	2d 87       	std	Y+13, r18	; 0x0d
    1e9e:	2e 87       	std	Y+14, r18	; 0x0e
    1ea0:	6f 87       	std	Y+15, r22	; 0x0f
    1ea2:	68 8b       	std	Y+16, r22	; 0x10
    1ea4:	c6 01       	movw	r24, r12
    1ea6:	6a e0       	ldi	r22, 0x0A	; 10
    1ea8:	70 e0       	ldi	r23, 0x00	; 0
    1eaa:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodhi4>
    1eae:	80 5d       	subi	r24, 0xD0	; 208
    1eb0:	89 8b       	std	Y+17, r24	; 0x11
    1eb2:	4a 8b       	std	Y+18, r20	; 0x12
    1eb4:	3b 8b       	std	Y+19, r19	; 0x13
    1eb6:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    1eb8:	ef 2d       	mov	r30, r15
    1eba:	fe 2d       	mov	r31, r14
    1ebc:	de 01       	movw	r26, r28
    1ebe:	11 96       	adiw	r26, 0x01	; 1
    1ec0:	84 e1       	ldi	r24, 0x14	; 20
    1ec2:	0d 90       	ld	r0, X+
    1ec4:	01 92       	st	Z+, r0
    1ec6:	81 50       	subi	r24, 0x01	; 1
    1ec8:	e1 f7       	brne	.-8      	; 0x1ec2 <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    1eca:	64 96       	adiw	r28, 0x14	; 20
    1ecc:	0f b6       	in	r0, 0x3f	; 63
    1ece:	f8 94       	cli
    1ed0:	de bf       	out	0x3e, r29	; 62
    1ed2:	0f be       	out	0x3f, r0	; 63
    1ed4:	cd bf       	out	0x3d, r28	; 61
    1ed6:	df 91       	pop	r29
    1ed8:	cf 91       	pop	r28
    1eda:	1f 91       	pop	r17
    1edc:	0f 91       	pop	r16
    1ede:	ff 90       	pop	r15
    1ee0:	ef 90       	pop	r14
    1ee2:	df 90       	pop	r13
    1ee4:	cf 90       	pop	r12
    1ee6:	08 95       	ret

00001ee8 <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    1ee8:	cf 93       	push	r28
    1eea:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1eec:	2c 98       	cbi	0x05, 4	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    1eee:	8a ef       	ldi	r24, 0xFA	; 250
    1ef0:	0e 94 0b 14 	call	0x2816	; 0x2816 <spi_putchar>
	spi_putchar(data);
    1ef4:	8c 2f       	mov	r24, r28
    1ef6:	0e 94 0b 14 	call	0x2816	; 0x2816 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1efa:	2c 9a       	sbi	0x05, 4	; 5
}
    1efc:	cf 91       	pop	r28
    1efe:	08 95       	ret

00001f00 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    1f00:	cf 93       	push	r28
    1f02:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1f04:	2c 98       	cbi	0x05, 4	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    1f06:	88 ef       	ldi	r24, 0xF8	; 248
    1f08:	0e 94 0b 14 	call	0x2816	; 0x2816 <spi_putchar>
	spi_putchar(inst);
    1f0c:	8c 2f       	mov	r24, r28
    1f0e:	0e 94 0b 14 	call	0x2816	; 0x2816 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1f12:	2c 9a       	sbi	0x05, 4	; 5
}
    1f14:	cf 91       	pop	r28
    1f16:	08 95       	ret

00001f18 <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    1f18:	ef 92       	push	r14
    1f1a:	ff 92       	push	r15
    1f1c:	0f 93       	push	r16
    1f1e:	1f 93       	push	r17
    1f20:	cf 93       	push	r28
    1f22:	df 93       	push	r29
    1f24:	d8 2f       	mov	r29, r24
    1f26:	c9 2f       	mov	r28, r25
    1f28:	f6 2e       	mov	r15, r22
    1f2a:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    1f2c:	82 e0       	ldi	r24, 0x02	; 2
    1f2e:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <display_write_instruction>
    1f32:	0d 2f       	mov	r16, r29
    1f34:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    1f36:	c0 e0       	ldi	r28, 0x00	; 0
    1f38:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    1f3a:	f8 01       	movw	r30, r16
    1f3c:	81 91       	ld	r24, Z+
    1f3e:	8f 01       	movw	r16, r30
    1f40:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    1f44:	21 96       	adiw	r28, 0x01	; 1
    1f46:	c4 31       	cpi	r28, 0x14	; 20
    1f48:	d1 05       	cpc	r29, r1
    1f4a:	b9 f7       	brne	.-18     	; 0x1f3a <display_write_display_lines+0x22>
    1f4c:	c4 e1       	ldi	r28, 0x14	; 20
    1f4e:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    1f50:	84 e1       	ldi	r24, 0x14	; 20
    1f52:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <display_write_instruction>
    1f56:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    1f58:	d9 f7       	brne	.-10     	; 0x1f50 <display_write_display_lines+0x38>
    1f5a:	0f 2d       	mov	r16, r15
    1f5c:	1e 2d       	mov	r17, r14
    1f5e:	c0 e0       	ldi	r28, 0x00	; 0
    1f60:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    1f62:	f8 01       	movw	r30, r16
    1f64:	81 91       	ld	r24, Z+
    1f66:	8f 01       	movw	r16, r30
    1f68:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    1f6c:	21 96       	adiw	r28, 0x01	; 1
    1f6e:	c4 31       	cpi	r28, 0x14	; 20
    1f70:	d1 05       	cpc	r29, r1
    1f72:	b9 f7       	brne	.-18     	; 0x1f62 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    1f74:	df 91       	pop	r29
    1f76:	cf 91       	pop	r28
    1f78:	1f 91       	pop	r17
    1f7a:	0f 91       	pop	r16
    1f7c:	ff 90       	pop	r15
    1f7e:	ef 90       	pop	r14
    1f80:	08 95       	ret

00001f82 <display_update>:


	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    1f82:	cf 93       	push	r28
    1f84:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    1f86:	86 30       	cpi	r24, 0x06	; 6
    1f88:	09 f4       	brne	.+2      	; 0x1f8c <display_update+0xa>
    1f8a:	75 c0       	rjmp	.+234    	; 0x2076 <display_update+0xf4>
    1f8c:	87 30       	cpi	r24, 0x07	; 7
    1f8e:	90 f4       	brcc	.+36     	; 0x1fb4 <display_update+0x32>
    1f90:	82 30       	cpi	r24, 0x02	; 2
    1f92:	09 f4       	brne	.+2      	; 0x1f96 <display_update+0x14>
    1f94:	48 c0       	rjmp	.+144    	; 0x2026 <display_update+0xa4>
    1f96:	83 30       	cpi	r24, 0x03	; 3
    1f98:	30 f4       	brcc	.+12     	; 0x1fa6 <display_update+0x24>
    1f9a:	88 23       	and	r24, r24
    1f9c:	09 f1       	breq	.+66     	; 0x1fe0 <display_update+0x5e>
    1f9e:	81 30       	cpi	r24, 0x01	; 1
    1fa0:	09 f0       	breq	.+2      	; 0x1fa4 <display_update+0x22>
    1fa2:	c9 c0       	rjmp	.+402    	; 0x2136 <display_update+0x1b4>
    1fa4:	34 c0       	rjmp	.+104    	; 0x200e <display_update+0x8c>
    1fa6:	84 30       	cpi	r24, 0x04	; 4
    1fa8:	09 f4       	brne	.+2      	; 0x1fac <display_update+0x2a>
    1faa:	59 c0       	rjmp	.+178    	; 0x205e <display_update+0xdc>
    1fac:	85 30       	cpi	r24, 0x05	; 5
    1fae:	08 f0       	brcs	.+2      	; 0x1fb2 <display_update+0x30>
    1fb0:	6f c0       	rjmp	.+222    	; 0x2090 <display_update+0x10e>
    1fb2:	47 c0       	rjmp	.+142    	; 0x2042 <display_update+0xc0>
    1fb4:	8a 30       	cpi	r24, 0x0A	; 10
    1fb6:	09 f4       	brne	.+2      	; 0x1fba <display_update+0x38>
    1fb8:	9c c0       	rjmp	.+312    	; 0x20f2 <display_update+0x170>
    1fba:	8b 30       	cpi	r24, 0x0B	; 11
    1fbc:	38 f4       	brcc	.+14     	; 0x1fcc <display_update+0x4a>
    1fbe:	88 30       	cpi	r24, 0x08	; 8
    1fc0:	09 f4       	brne	.+2      	; 0x1fc4 <display_update+0x42>
    1fc2:	73 c0       	rjmp	.+230    	; 0x20aa <display_update+0x128>
    1fc4:	89 30       	cpi	r24, 0x09	; 9
    1fc6:	08 f0       	brcs	.+2      	; 0x1fca <display_update+0x48>
    1fc8:	88 c0       	rjmp	.+272    	; 0x20da <display_update+0x158>
    1fca:	7b c0       	rjmp	.+246    	; 0x20c2 <display_update+0x140>
    1fcc:	8d 30       	cpi	r24, 0x0D	; 13
    1fce:	09 f4       	brne	.+2      	; 0x1fd2 <display_update+0x50>
    1fd0:	9c c0       	rjmp	.+312    	; 0x210a <display_update+0x188>
    1fd2:	8e 30       	cpi	r24, 0x0E	; 14
    1fd4:	09 f4       	brne	.+2      	; 0x1fd8 <display_update+0x56>
    1fd6:	a5 c0       	rjmp	.+330    	; 0x2122 <display_update+0x1a0>
    1fd8:	8c 30       	cpi	r24, 0x0C	; 12
    1fda:	09 f0       	breq	.+2      	; 0x1fde <display_update+0x5c>
    1fdc:	ac c0       	rjmp	.+344    	; 0x2136 <display_update+0x1b4>
    1fde:	0b c0       	rjmp	.+22     	; 0x1ff6 <display_update+0x74>
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    1fe0:	c8 e7       	ldi	r28, 0x78	; 120
    1fe2:	d1 e0       	ldi	r29, 0x01	; 1
    1fe4:	ce 01       	movw	r24, r28
    1fe6:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    1fea:	80 e9       	ldi	r24, 0x90	; 144
    1fec:	92 e0       	ldi	r25, 0x02	; 2
    1fee:	be 01       	movw	r22, r28
    1ff0:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
    1ff4:	a0 c0       	rjmp	.+320    	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error(dpl,value1);
    1ff6:	c8 e7       	ldi	r28, 0x78	; 120
    1ff8:	d1 e0       	ldi	r29, 0x01	; 1
    1ffa:	ce 01       	movw	r24, r28
    1ffc:	70 e0       	ldi	r23, 0x00	; 0
    1ffe:	0e 94 4a 0e 	call	0x1c94	; 0x1c94 <display_make_display_line_error>
				display_write_display_lines(display_line_error,dpl);
    2002:	8c e7       	ldi	r24, 0x7C	; 124
    2004:	92 e0       	ldi	r25, 0x02	; 2
    2006:	be 01       	movw	r22, r28
    2008:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
    200c:	94 c0       	rjmp	.+296    	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    200e:	c8 e7       	ldi	r28, 0x78	; 120
    2010:	d1 e0       	ldi	r29, 0x01	; 1
    2012:	ce 01       	movw	r24, r28
    2014:	70 e0       	ldi	r23, 0x00	; 0
    2016:	0e 94 e9 0c 	call	0x19d2	; 0x19d2 <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    201a:	88 e6       	ldi	r24, 0x68	; 104
    201c:	92 e0       	ldi	r25, 0x02	; 2
    201e:	be 01       	movw	r22, r28
    2020:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
    2024:	88 c0       	rjmp	.+272    	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    2026:	c8 e7       	ldi	r28, 0x78	; 120
    2028:	d1 e0       	ldi	r29, 0x01	; 1
    202a:	ce 01       	movw	r24, r28
    202c:	70 e0       	ldi	r23, 0x00	; 0
    202e:	50 e0       	ldi	r21, 0x00	; 0
    2030:	30 e0       	ldi	r19, 0x00	; 0
    2032:	0e 94 1d 0d 	call	0x1a3a	; 0x1a3a <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    2036:	84 e5       	ldi	r24, 0x54	; 84
    2038:	92 e0       	ldi	r25, 0x02	; 2
    203a:	be 01       	movw	r22, r28
    203c:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
    2040:	7a c0       	rjmp	.+244    	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    2042:	c8 e7       	ldi	r28, 0x78	; 120
    2044:	d1 e0       	ldi	r29, 0x01	; 1
    2046:	ce 01       	movw	r24, r28
    2048:	70 e0       	ldi	r23, 0x00	; 0
    204a:	50 e0       	ldi	r21, 0x00	; 0
    204c:	30 e0       	ldi	r19, 0x00	; 0
    204e:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    2052:	80 e4       	ldi	r24, 0x40	; 64
    2054:	92 e0       	ldi	r25, 0x02	; 2
    2056:	be 01       	movw	r22, r28
    2058:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
    205c:	6c c0       	rjmp	.+216    	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    205e:	c8 e7       	ldi	r28, 0x78	; 120
    2060:	d1 e0       	ldi	r29, 0x01	; 1
    2062:	ce 01       	movw	r24, r28
    2064:	70 e0       	ldi	r23, 0x00	; 0
    2066:	0e 94 21 0e 	call	0x1c42	; 0x1c42 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    206a:	8c e2       	ldi	r24, 0x2C	; 44
    206c:	92 e0       	ldi	r25, 0x02	; 2
    206e:	be 01       	movw	r22, r28
    2070:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
    2074:	60 c0       	rjmp	.+192    	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2076:	c8 e7       	ldi	r28, 0x78	; 120
    2078:	d1 e0       	ldi	r29, 0x01	; 1
    207a:	ce 01       	movw	r24, r28
    207c:	70 e0       	ldi	r23, 0x00	; 0
    207e:	50 e0       	ldi	r21, 0x00	; 0
    2080:	0e 94 05 0f 	call	0x1e0a	; 0x1e0a <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    2084:	8c ed       	ldi	r24, 0xDC	; 220
    2086:	91 e0       	ldi	r25, 0x01	; 1
    2088:	be 01       	movw	r22, r28
    208a:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
    208e:	53 c0       	rjmp	.+166    	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2090:	c8 e7       	ldi	r28, 0x78	; 120
    2092:	d1 e0       	ldi	r29, 0x01	; 1
    2094:	ce 01       	movw	r24, r28
    2096:	70 e0       	ldi	r23, 0x00	; 0
    2098:	50 e0       	ldi	r21, 0x00	; 0
    209a:	0e 94 05 0f 	call	0x1e0a	; 0x1e0a <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    209e:	80 ef       	ldi	r24, 0xF0	; 240
    20a0:	91 e0       	ldi	r25, 0x01	; 1
    20a2:	be 01       	movw	r22, r28
    20a4:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
    20a8:	46 c0       	rjmp	.+140    	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    20aa:	c8 e7       	ldi	r28, 0x78	; 120
    20ac:	d1 e0       	ldi	r29, 0x01	; 1
    20ae:	ce 01       	movw	r24, r28
    20b0:	70 e0       	ldi	r23, 0x00	; 0
    20b2:	0e 94 65 0d 	call	0x1aca	; 0x1aca <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    20b6:	84 e0       	ldi	r24, 0x04	; 4
    20b8:	92 e0       	ldi	r25, 0x02	; 2
    20ba:	be 01       	movw	r22, r28
    20bc:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;	
    20c0:	3a c0       	rjmp	.+116    	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    20c2:	c8 e7       	ldi	r28, 0x78	; 120
    20c4:	d1 e0       	ldi	r29, 0x01	; 1
    20c6:	ce 01       	movw	r24, r28
    20c8:	70 e0       	ldi	r23, 0x00	; 0
    20ca:	0e 94 65 0d 	call	0x1aca	; 0x1aca <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    20ce:	88 e1       	ldi	r24, 0x18	; 24
    20d0:	92 e0       	ldi	r25, 0x02	; 2
    20d2:	be 01       	movw	r22, r28
    20d4:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
    20d8:	2e c0       	rjmp	.+92     	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    20da:	c8 e7       	ldi	r28, 0x78	; 120
    20dc:	d1 e0       	ldi	r29, 0x01	; 1
    20de:	ce 01       	movw	r24, r28
    20e0:	70 e0       	ldi	r23, 0x00	; 0
    20e2:	0e 94 65 0d 	call	0x1aca	; 0x1aca <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    20e6:	88 ec       	ldi	r24, 0xC8	; 200
    20e8:	91 e0       	ldi	r25, 0x01	; 1
    20ea:	be 01       	movw	r22, r28
    20ec:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;				
    20f0:	22 c0       	rjmp	.+68     	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    20f2:	c8 e7       	ldi	r28, 0x78	; 120
    20f4:	d1 e0       	ldi	r29, 0x01	; 1
    20f6:	ce 01       	movw	r24, r28
    20f8:	70 e0       	ldi	r23, 0x00	; 0
    20fa:	0e 94 65 0d 	call	0x1aca	; 0x1aca <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    20fe:	84 eb       	ldi	r24, 0xB4	; 180
    2100:	91 e0       	ldi	r25, 0x01	; 1
    2102:	be 01       	movw	r22, r28
    2104:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
				break;
    2108:	16 c0       	rjmp	.+44     	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    210a:	c8 e7       	ldi	r28, 0x78	; 120
    210c:	d1 e0       	ldi	r29, 0x01	; 1
    210e:	ce 01       	movw	r24, r28
    2110:	70 e0       	ldi	r23, 0x00	; 0
    2112:	0e 94 da 0e 	call	0x1db4	; 0x1db4 <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    2116:	8c e8       	ldi	r24, 0x8C	; 140
    2118:	91 e0       	ldi	r25, 0x01	; 1
    211a:	be 01       	movw	r22, r28
    211c:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
    2120:	0a c0       	rjmp	.+20     	; 0x2136 <display_update+0x1b4>
		case DISPLAY_MENU_TSAL:
				display_make_display_line_blank(dpl);
    2122:	c8 e7       	ldi	r28, 0x78	; 120
    2124:	d1 e0       	ldi	r29, 0x01	; 1
    2126:	ce 01       	movw	r24, r28
    2128:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <display_make_display_line_blank>
				display_write_display_lines(display_line_tsal,dpl);
    212c:	84 e6       	ldi	r24, 0x64	; 100
    212e:	91 e0       	ldi	r25, 0x01	; 1
    2130:	be 01       	movw	r22, r28
    2132:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    2136:	df 91       	pop	r29
    2138:	cf 91       	pop	r28
    213a:	08 95       	ret

0000213c <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    213c:	ef 92       	push	r14
    213e:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    2140:	8e e1       	ldi	r24, 0x1E	; 30
    2142:	0e 94 f5 13 	call	0x27ea	; 0x27ea <spi_init>
	Spi_disable_it();	
    2146:	8c b5       	in	r24, 0x2c	; 44
    2148:	8f 77       	andi	r24, 0x7F	; 127
    214a:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    214c:	8c b5       	in	r24, 0x2c	; 44
    214e:	80 61       	ori	r24, 0x10	; 16
    2150:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    2152:	10 92 09 04 	sts	0x0409, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    2156:	24 9a       	sbi	0x04, 4	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2158:	2c 9a       	sbi	0x05, 4	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    215a:	8c e0       	ldi	r24, 0x0C	; 12
    215c:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <display_write_instruction>
	
	
	/* set brightness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    2160:	88 e3       	ldi	r24, 0x38	; 56
    2162:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <display_write_instruction>
	
	display_write_display_lines(display_line_blank,display_line_blank);
    2166:	68 e7       	ldi	r22, 0x78	; 120
    2168:	71 e0       	ldi	r23, 0x01	; 1
    216a:	cb 01       	movw	r24, r22
    216c:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
	display_write_display_lines(display_line_all_on,display_line_all_on);
    2170:	60 e5       	ldi	r22, 0x50	; 80
    2172:	71 e0       	ldi	r23, 0x01	; 1
    2174:	cb 01       	movw	r24, r22
    2176:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <display_write_display_lines>
	
	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    217a:	80 e0       	ldi	r24, 0x00	; 0
    217c:	60 e0       	ldi	r22, 0x00	; 0
    217e:	40 e0       	ldi	r20, 0x00	; 0
    2180:	20 e0       	ldi	r18, 0x00	; 0
    2182:	00 e0       	ldi	r16, 0x00	; 0
    2184:	ee 24       	eor	r14, r14
    2186:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <display_update>
	
	/*test*/


	
}
    218a:	0f 91       	pop	r16
    218c:	ef 90       	pop	r14
    218e:	08 95       	ret

00002190 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    2190:	e8 2f       	mov	r30, r24
    2192:	f9 2f       	mov	r31, r25
    2194:	a7 ec       	ldi	r26, 0xC7	; 199
    2196:	b3 e0       	ldi	r27, 0x03	; 3
    2198:	84 e1       	ldi	r24, 0x14	; 20
    219a:	0d 90       	ld	r0, X+
    219c:	01 92       	st	Z+, r0
    219e:	81 50       	subi	r24, 0x01	; 1
    21a0:	e1 f7       	brne	.-8      	; 0x219a <display_set_display_string+0xa>
}/* end display_set_display_string*/
    21a2:	08 95       	ret

000021a4 <display_up>:
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,blank,20);
}

void display_up( void )
{
    21a4:	ef 92       	push	r14
    21a6:	0f 93       	push	r16
	selected_menu++;
    21a8:	80 91 09 04 	lds	r24, 0x0409
    21ac:	8f 5f       	subi	r24, 0xFF	; 255
	selected_menu%=(DISPLAY_MENU_NUMBER);
    21ae:	6b e0       	ldi	r22, 0x0B	; 11
    21b0:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <__udivmodqi4>
    21b4:	89 2f       	mov	r24, r25
    21b6:	90 93 09 04 	sts	0x0409, r25
	display_update(selected_menu,0,0,0,0,0);
    21ba:	60 e0       	ldi	r22, 0x00	; 0
    21bc:	40 e0       	ldi	r20, 0x00	; 0
    21be:	20 e0       	ldi	r18, 0x00	; 0
    21c0:	00 e0       	ldi	r16, 0x00	; 0
    21c2:	ee 24       	eor	r14, r14
    21c4:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <display_update>

}
    21c8:	0f 91       	pop	r16
    21ca:	ef 90       	pop	r14
    21cc:	08 95       	ret

000021ce <display_down>:

void display_down( void )
{
    21ce:	ef 92       	push	r14
    21d0:	0f 93       	push	r16
	selected_menu--;
    21d2:	80 91 09 04 	lds	r24, 0x0409
    21d6:	81 50       	subi	r24, 0x01	; 1
    21d8:	80 93 09 04 	sts	0x0409, r24
	if(selected_menu==0||selected_menu>DISPLAY_MENU_NUMBER){
    21dc:	98 2f       	mov	r25, r24
    21de:	91 50       	subi	r25, 0x01	; 1
    21e0:	9b 30       	cpi	r25, 0x0B	; 11
    21e2:	58 f0       	brcs	.+22     	; 0x21fa <display_down+0x2c>
		display_update(selected_menu,0,0,0,0,0);
    21e4:	60 e0       	ldi	r22, 0x00	; 0
    21e6:	40 e0       	ldi	r20, 0x00	; 0
    21e8:	20 e0       	ldi	r18, 0x00	; 0
    21ea:	00 e0       	ldi	r16, 0x00	; 0
    21ec:	ee 24       	eor	r14, r14
    21ee:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <display_update>
		selected_menu=DISPLAY_MENU_NUMBER;
    21f2:	8b e0       	ldi	r24, 0x0B	; 11
    21f4:	80 93 09 04 	sts	0x0409, r24
		return;
    21f8:	07 c0       	rjmp	.+14     	; 0x2208 <display_down+0x3a>
	}
	display_update(selected_menu,0,0,0,0,0);
    21fa:	60 e0       	ldi	r22, 0x00	; 0
    21fc:	40 e0       	ldi	r20, 0x00	; 0
    21fe:	20 e0       	ldi	r18, 0x00	; 0
    2200:	00 e0       	ldi	r16, 0x00	; 0
    2202:	ee 24       	eor	r14, r14
    2204:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <display_update>

}
    2208:	0f 91       	pop	r16
    220a:	ef 90       	pop	r14
    220c:	08 95       	ret

0000220e <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    220e:	90 93 71 03 	sts	0x0371, r25
    2212:	80 93 70 03 	sts	0x0370, r24
	CheckWDT();
    2216:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <CheckWDT>
}
    221a:	08 95       	ret

0000221c <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    221c:	e0 91 70 03 	lds	r30, 0x0370
    2220:	f0 91 71 03 	lds	r31, 0x0371
    2224:	90 81       	ld	r25, Z
    2226:	89 2b       	or	r24, r25
    2228:	80 83       	st	Z, r24
}
    222a:	08 95       	ret

0000222c <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    222c:	e0 91 70 03 	lds	r30, 0x0370
    2230:	f0 91 71 03 	lds	r31, 0x0371
    2234:	10 82       	st	Z, r1
    2236:	08 95       	ret

00002238 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    2238:	10 92 88 04 	sts	0x0488, r1
	event_queue_tail=0;
    223c:	10 92 89 04 	sts	0x0489, r1
}
    2240:	08 95       	ret

00002242 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    2242:	cf 93       	push	r28
    2244:	df 93       	push	r29
    2246:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    2248:	c0 91 88 04 	lds	r28, 0x0488
    224c:	d0 e0       	ldi	r29, 0x00	; 0
    224e:	ce 01       	movw	r24, r28
    2250:	01 96       	adiw	r24, 0x01	; 1
    2252:	60 e1       	ldi	r22, 0x10	; 16
    2254:	70 e0       	ldi	r23, 0x00	; 0
    2256:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodhi4>
    225a:	40 91 89 04 	lds	r20, 0x0489
    225e:	50 e0       	ldi	r21, 0x00	; 0
    2260:	84 17       	cp	r24, r20
    2262:	95 07       	cpc	r25, r21
    2264:	31 f0       	breq	.+12     	; 0x2272 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    2266:	c8 58       	subi	r28, 0x88	; 136
    2268:	db 4f       	sbci	r29, 0xFB	; 251
    226a:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    226c:	80 93 88 04 	sts	0x0488, r24
    2270:	03 c0       	rjmp	.+6      	; 0x2278 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2272:	88 e0       	ldi	r24, 0x08	; 8
    2274:	0e 94 0e 11 	call	0x221c	; 0x221c <AddError>
	}
}
    2278:	df 91       	pop	r29
    227a:	cf 91       	pop	r28
    227c:	08 95       	ret

0000227e <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    227e:	80 91 89 04 	lds	r24, 0x0489
    2282:	90 91 88 04 	lds	r25, 0x0488
    2286:	98 17       	cp	r25, r24
    2288:	31 f0       	breq	.+12     	; 0x2296 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    228a:	e8 e7       	ldi	r30, 0x78	; 120
    228c:	f4 e0       	ldi	r31, 0x04	; 4
    228e:	e8 0f       	add	r30, r24
    2290:	f1 1d       	adc	r31, r1
    2292:	80 81       	ld	r24, Z
    2294:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    2296:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    2298:	08 95       	ret

0000229a <Dashboard>:

uint8_t count=0;
uint8_t j=0;
void Dashboard(void){
    229a:	ef 92       	push	r14
    229c:	0f 93       	push	r16
    229e:	cf 93       	push	r28
    22a0:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    22a2:	80 91 89 04 	lds	r24, 0x0489
    22a6:	e8 e7       	ldi	r30, 0x78	; 120
    22a8:	f4 e0       	ldi	r31, 0x04	; 4
    22aa:	e8 0f       	add	r30, r24
    22ac:	f1 1d       	adc	r31, r1
    22ae:	80 81       	ld	r24, Z
    22b0:	86 30       	cpi	r24, 0x06	; 6
    22b2:	09 f4       	brne	.+2      	; 0x22b6 <Dashboard+0x1c>
    22b4:	64 c0       	rjmp	.+200    	; 0x237e <Dashboard+0xe4>
    22b6:	87 30       	cpi	r24, 0x07	; 7
    22b8:	40 f4       	brcc	.+16     	; 0x22ca <Dashboard+0x30>
    22ba:	81 30       	cpi	r24, 0x01	; 1
    22bc:	41 f1       	breq	.+80     	; 0x230e <Dashboard+0x74>
    22be:	81 30       	cpi	r24, 0x01	; 1
    22c0:	70 f0       	brcs	.+28     	; 0x22de <Dashboard+0x44>
    22c2:	84 30       	cpi	r24, 0x04	; 4
    22c4:	09 f0       	breq	.+2      	; 0x22c8 <Dashboard+0x2e>
    22c6:	f7 c0       	rjmp	.+494    	; 0x24b6 <Dashboard+0x21c>
    22c8:	22 c0       	rjmp	.+68     	; 0x230e <Dashboard+0x74>
    22ca:	88 30       	cpi	r24, 0x08	; 8
    22cc:	09 f4       	brne	.+2      	; 0x22d0 <Dashboard+0x36>
    22ce:	80 c0       	rjmp	.+256    	; 0x23d0 <Dashboard+0x136>
    22d0:	88 30       	cpi	r24, 0x08	; 8
    22d2:	08 f4       	brcc	.+2      	; 0x22d6 <Dashboard+0x3c>
    22d4:	7a c0       	rjmp	.+244    	; 0x23ca <Dashboard+0x130>
    22d6:	89 30       	cpi	r24, 0x09	; 9
    22d8:	09 f0       	breq	.+2      	; 0x22dc <Dashboard+0x42>
    22da:	ed c0       	rjmp	.+474    	; 0x24b6 <Dashboard+0x21c>
    22dc:	7c c0       	rjmp	.+248    	; 0x23d6 <Dashboard+0x13c>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    22de:	84 e7       	ldi	r24, 0x74	; 116
    22e0:	93 e0       	ldi	r25, 0x03	; 3
    22e2:	64 e8       	ldi	r22, 0x84	; 132
    22e4:	73 e0       	ldi	r23, 0x03	; 3
    22e6:	42 e0       	ldi	r20, 0x02	; 2
    22e8:	55 e0       	ldi	r21, 0x05	; 5
    22ea:	28 e0       	ldi	r18, 0x08	; 8
    22ec:	0e 94 b1 02 	call	0x562	; 0x562 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    22f0:	cc e8       	ldi	r28, 0x8C	; 140
    22f2:	d3 e0       	ldi	r29, 0x03	; 3
    22f4:	ce 01       	movw	r24, r28
    22f6:	6c e9       	ldi	r22, 0x9C	; 156
    22f8:	73 e0       	ldi	r23, 0x03	; 3
    22fa:	41 e0       	ldi	r20, 0x01	; 1
    22fc:	55 e0       	ldi	r21, 0x05	; 5
    22fe:	21 e0       	ldi	r18, 0x01	; 1
    2300:	0e 94 b1 02 	call	0x562	; 0x562 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    2304:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    2306:	ce 01       	movw	r24, r28
    2308:	0e 94 c2 02 	call	0x584	; 0x584 <CANStartRx>
			

			return;
    230c:	d4 c0       	rjmp	.+424    	; 0x24b6 <Dashboard+0x21c>
		break;
		case EVENT_10HZ:

		case EVENT_50HZ:
				count++;
    230e:	80 91 73 03 	lds	r24, 0x0373
    2312:	8f 5f       	subi	r24, 0xFF	; 255
    2314:	80 93 73 03 	sts	0x0373, r24
				if(count==50){
    2318:	82 33       	cpi	r24, 0x32	; 50
    231a:	09 f0       	breq	.+2      	; 0x231e <Dashboard+0x84>
    231c:	cc c0       	rjmp	.+408    	; 0x24b6 <Dashboard+0x21c>
					#define INSTRUCTION_BRIGHTNESS_100 (0b0000111000)
					#define INSTRUCTION_BRIGHTNESS_75 (0b0000111001)
					#define INSTRUCTION_BRIGHTNESS_50 (0b0000111010)
					#define INSTRUCTION_BRIGHTNESS_25 (0b0000111011)
					
					display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    231e:	80 e0       	ldi	r24, 0x00	; 0
    2320:	60 e0       	ldi	r22, 0x00	; 0
    2322:	40 e0       	ldi	r20, 0x00	; 0
    2324:	20 e0       	ldi	r18, 0x00	; 0
    2326:	00 e0       	ldi	r16, 0x00	; 0
    2328:	ee 24       	eor	r14, r14
    232a:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <display_update>
					
					if(j==0){
    232e:	80 91 72 03 	lds	r24, 0x0372
    2332:	88 23       	and	r24, r24
    2334:	29 f4       	brne	.+10     	; 0x2340 <Dashboard+0xa6>
						display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    2336:	88 e3       	ldi	r24, 0x38	; 56
    2338:	90 e0       	ldi	r25, 0x00	; 0
    233a:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <display_write_instruction>
    233e:	17 c0       	rjmp	.+46     	; 0x236e <Dashboard+0xd4>
					}else if(j==1){
    2340:	81 30       	cpi	r24, 0x01	; 1
    2342:	29 f4       	brne	.+10     	; 0x234e <Dashboard+0xb4>
						display_write_instruction(INSTRUCTION_BRIGHTNESS_75);
    2344:	89 e3       	ldi	r24, 0x39	; 57
    2346:	90 e0       	ldi	r25, 0x00	; 0
    2348:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <display_write_instruction>
    234c:	10 c0       	rjmp	.+32     	; 0x236e <Dashboard+0xd4>
					}else if(j==2){
    234e:	82 30       	cpi	r24, 0x02	; 2
    2350:	29 f4       	brne	.+10     	; 0x235c <Dashboard+0xc2>
						display_write_instruction(INSTRUCTION_BRIGHTNESS_50);						
    2352:	8a e3       	ldi	r24, 0x3A	; 58
    2354:	90 e0       	ldi	r25, 0x00	; 0
    2356:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <display_write_instruction>
    235a:	09 c0       	rjmp	.+18     	; 0x236e <Dashboard+0xd4>
					}else if(j==3){
    235c:	83 30       	cpi	r24, 0x03	; 3
    235e:	39 f4       	brne	.+14     	; 0x236e <Dashboard+0xd4>
						display_write_instruction(INSTRUCTION_BRIGHTNESS_25);
    2360:	8b e3       	ldi	r24, 0x3B	; 59
    2362:	90 e0       	ldi	r25, 0x00	; 0
    2364:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <display_write_instruction>
						j=-1;
    2368:	8f ef       	ldi	r24, 0xFF	; 255
    236a:	80 93 72 03 	sts	0x0372, r24
					}
					j++;
    236e:	80 91 72 03 	lds	r24, 0x0372
    2372:	8f 5f       	subi	r24, 0xFF	; 255
    2374:	80 93 72 03 	sts	0x0372, r24
					count=0;
    2378:	10 92 73 03 	sts	0x0373, r1
    237c:	9c c0       	rjmp	.+312    	; 0x24b6 <Dashboard+0x21c>
			
		return;
		break;
		case EVENT_4HZ:
	
		if(buzz_cycles!=0){
    237e:	80 91 6e 03 	lds	r24, 0x036E
    2382:	88 23       	and	r24, r24
    2384:	f9 f0       	breq	.+62     	; 0x23c4 <Dashboard+0x12a>
			if(buzzer_count<=2){
    2386:	80 91 6f 03 	lds	r24, 0x036F
    238a:	83 30       	cpi	r24, 0x03	; 3
    238c:	40 f4       	brcc	.+16     	; 0x239e <Dashboard+0x104>
				buzzer_off();
    238e:	0e 94 43 02 	call	0x486	; 0x486 <buzzer_off>
				buzzer_count--;
    2392:	80 91 6f 03 	lds	r24, 0x036F
    2396:	81 50       	subi	r24, 0x01	; 1
    2398:	80 93 6f 03 	sts	0x036F, r24
    239c:	03 c0       	rjmp	.+6      	; 0x23a4 <Dashboard+0x10a>
			}else{
				buzzer_count--;
    239e:	81 50       	subi	r24, 0x01	; 1
    23a0:	80 93 6f 03 	sts	0x036F, r24
			}
			if(buzzer_count==0){
    23a4:	80 91 6f 03 	lds	r24, 0x036F
    23a8:	88 23       	and	r24, r24
    23aa:	09 f0       	breq	.+2      	; 0x23ae <Dashboard+0x114>
    23ac:	84 c0       	rjmp	.+264    	; 0x24b6 <Dashboard+0x21c>
				buzzer_count=4;
    23ae:	84 e0       	ldi	r24, 0x04	; 4
    23b0:	80 93 6f 03 	sts	0x036F, r24
				buzzer_on();
    23b4:	0e 94 41 02 	call	0x482	; 0x482 <buzzer_on>
				buzz_cycles--;
    23b8:	80 91 6e 03 	lds	r24, 0x036E
    23bc:	81 50       	subi	r24, 0x01	; 1
    23be:	80 93 6e 03 	sts	0x036E, r24
    23c2:	79 c0       	rjmp	.+242    	; 0x24b6 <Dashboard+0x21c>
			}
		}else{
			buzzer_off();
    23c4:	0e 94 43 02 	call	0x486	; 0x486 <buzzer_off>
    23c8:	76 c0       	rjmp	.+236    	; 0x24b6 <Dashboard+0x21c>
				
		return;
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    23ca:	0e 94 65 03 	call	0x6ca	; 0x6ca <CANAbortCMD>
		return;
    23ce:	73 c0       	rjmp	.+230    	; 0x24b6 <Dashboard+0x21c>
		break;
		case EVENT_CANTX:
			CANSendNext();
    23d0:	0e 94 46 03 	call	0x68c	; 0x68c <CANSendNext>
		break;
    23d4:	70 c0       	rjmp	.+224    	; 0x24b6 <Dashboard+0x21c>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    23d6:	8c e8       	ldi	r24, 0x8C	; 140
    23d8:	93 e0       	ldi	r25, 0x03	; 3
    23da:	0e 94 d0 02 	call	0x5a0	; 0x5a0 <CANGetData>
			// check for communication error
			/*if(selected_menu!=dashboard_rx_general_data.dataStruct.REQUEST_ID){
				display_update(DISPLAY_MENU_ERROR,ERROR_BAD_REQUEST_ID,0,0,0,0);
			}*/
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;
    23de:	d0 91 9e 03 	lds	r29, 0x039E
			
			if(id==0xFF){
    23e2:	df 3f       	cpi	r29, 0xFF	; 255
    23e4:	59 f4       	brne	.+22     	; 0x23fc <Dashboard+0x162>
				buzzer_buzz_ready_to_drive();
    23e6:	0e 94 45 02 	call	0x48a	; 0x48a <buzzer_buzz_ready_to_drive>
				display_update(DISPLAY_MENU_TSAL,0,0,0,0,0);
    23ea:	8e e0       	ldi	r24, 0x0E	; 14
    23ec:	60 e0       	ldi	r22, 0x00	; 0
    23ee:	40 e0       	ldi	r20, 0x00	; 0
    23f0:	20 e0       	ldi	r18, 0x00	; 0
    23f2:	00 e0       	ldi	r16, 0x00	; 0
    23f4:	ee 24       	eor	r14, r14
    23f6:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <display_update>
				break;
    23fa:	5d c0       	rjmp	.+186    	; 0x24b6 <Dashboard+0x21c>
			}
			
			uint8_t leds=dashboard_rx_general_data.dataStruct.LEDS;
    23fc:	c0 91 9c 03 	lds	r28, 0x039C
			if(leds&1){
    2400:	c0 ff       	sbrs	r28, 0
    2402:	04 c0       	rjmp	.+8      	; 0x240c <Dashboard+0x172>
				led_set(LED_ID_AMS);
    2404:	80 e0       	ldi	r24, 0x00	; 0
    2406:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
    240a:	03 c0       	rjmp	.+6      	; 0x2412 <Dashboard+0x178>
			}else{
				led_clear(LED_ID_AMS);
    240c:	80 e0       	ldi	r24, 0x00	; 0
    240e:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
			}
			if((leds>>1)&1){
    2412:	8c 2f       	mov	r24, r28
    2414:	86 95       	lsr	r24
    2416:	80 ff       	sbrs	r24, 0
    2418:	04 c0       	rjmp	.+8      	; 0x2422 <Dashboard+0x188>
				led_set(LED_ID_LV_LOW);
    241a:	81 e0       	ldi	r24, 0x01	; 1
    241c:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
    2420:	03 c0       	rjmp	.+6      	; 0x2428 <Dashboard+0x18e>
			}else{
				led_set(LED_ID_LV_LOW);
    2422:	81 e0       	ldi	r24, 0x01	; 1
    2424:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
			}
			if((leds>>2)&1){
    2428:	8c 2f       	mov	r24, r28
    242a:	86 95       	lsr	r24
    242c:	86 95       	lsr	r24
    242e:	80 ff       	sbrs	r24, 0
    2430:	04 c0       	rjmp	.+8      	; 0x243a <Dashboard+0x1a0>
				led_set(LED_ID_IMD);
    2432:	82 e0       	ldi	r24, 0x02	; 2
    2434:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
    2438:	03 c0       	rjmp	.+6      	; 0x2440 <Dashboard+0x1a6>
			}else{
				led_clear(LED_ID_IMD);
    243a:	82 e0       	ldi	r24, 0x02	; 2
    243c:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
			}	
			if((leds>>3)&1){
    2440:	8c 2f       	mov	r24, r28
    2442:	86 95       	lsr	r24
    2444:	86 95       	lsr	r24
    2446:	86 95       	lsr	r24
    2448:	80 ff       	sbrs	r24, 0
    244a:	04 c0       	rjmp	.+8      	; 0x2454 <Dashboard+0x1ba>
				led_set(LED_ID_OK);
    244c:	83 e0       	ldi	r24, 0x03	; 3
    244e:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
    2452:	03 c0       	rjmp	.+6      	; 0x245a <Dashboard+0x1c0>
			}else{
				led_clear(LED_ID_OK);			
    2454:	83 e0       	ldi	r24, 0x03	; 3
    2456:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
			}
			if((leds>>4)&1){
    245a:	8c 2f       	mov	r24, r28
    245c:	82 95       	swap	r24
    245e:	8f 70       	andi	r24, 0x0F	; 15
    2460:	80 ff       	sbrs	r24, 0
    2462:	04 c0       	rjmp	.+8      	; 0x246c <Dashboard+0x1d2>
				led_set(LED_ID_BRAKE);
    2464:	84 e0       	ldi	r24, 0x04	; 4
    2466:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
    246a:	03 c0       	rjmp	.+6      	; 0x2472 <Dashboard+0x1d8>
			}else{
				led_clear(LED_ID_BRAKE);
    246c:	84 e0       	ldi	r24, 0x04	; 4
    246e:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
			}
			if((leds>>5)&1){
    2472:	8c 2f       	mov	r24, r28
    2474:	82 95       	swap	r24
    2476:	86 95       	lsr	r24
    2478:	87 70       	andi	r24, 0x07	; 7
    247a:	80 ff       	sbrs	r24, 0
    247c:	02 c0       	rjmp	.+4      	; 0x2482 <Dashboard+0x1e8>
				buzzer_buzz_ready_to_drive();
    247e:	0e 94 45 02 	call	0x48a	; 0x48a <buzzer_buzz_ready_to_drive>
			}
			if((leds>>6)&1){
    2482:	c2 95       	swap	r28
    2484:	c6 95       	lsr	r28
    2486:	c6 95       	lsr	r28
    2488:	c3 70       	andi	r28, 0x03	; 3
    248a:	c0 ff       	sbrs	r28, 0
    248c:	04 c0       	rjmp	.+8      	; 0x2496 <Dashboard+0x1fc>
				led_set(LED_ID_START);
    248e:	8a e0       	ldi	r24, 0x0A	; 10
    2490:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
    2494:	03 c0       	rjmp	.+6      	; 0x249c <Dashboard+0x202>
			}else{
				led_clear(LED_ID_START);							
    2496:	8a e0       	ldi	r24, 0x0A	; 10
    2498:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
			}
				
			display_update(id,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5);
    249c:	8d 2f       	mov	r24, r29
    249e:	60 91 9f 03 	lds	r22, 0x039F
    24a2:	40 91 a0 03 	lds	r20, 0x03A0
    24a6:	20 91 a1 03 	lds	r18, 0x03A1
    24aa:	00 91 a2 03 	lds	r16, 0x03A2
    24ae:	e0 90 a3 03 	lds	r14, 0x03A3
    24b2:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <display_update>
		return;
		break;
		default:
		break;
	}
}
    24b6:	df 91       	pop	r29
    24b8:	cf 91       	pop	r28
    24ba:	0f 91       	pop	r16
    24bc:	ef 90       	pop	r14
    24be:	08 95       	ret

000024c0 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    24c0:	90 91 88 04 	lds	r25, 0x0488
    24c4:	80 91 89 04 	lds	r24, 0x0489
    24c8:	98 17       	cp	r25, r24
    24ca:	61 f0       	breq	.+24     	; 0x24e4 <EventHandleEvent+0x24>
		Dashboard();		
    24cc:	0e 94 4d 11 	call	0x229a	; 0x229a <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    24d0:	80 91 89 04 	lds	r24, 0x0489
    24d4:	90 e0       	ldi	r25, 0x00	; 0
    24d6:	01 96       	adiw	r24, 0x01	; 1
    24d8:	60 e1       	ldi	r22, 0x10	; 16
    24da:	70 e0       	ldi	r23, 0x00	; 0
    24dc:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodhi4>
    24e0:	80 93 89 04 	sts	0x0489, r24
    24e4:	08 95       	ret

000024e6 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    24e6:	8c 30       	cpi	r24, 0x0C	; 12
    24e8:	70 f5       	brcc	.+92     	; 0x2546 <led_set+0x60>
	
	switch(led_id){
    24ea:	84 30       	cpi	r24, 0x04	; 4
    24ec:	39 f1       	breq	.+78     	; 0x253c <led_set+0x56>
    24ee:	85 30       	cpi	r24, 0x05	; 5
    24f0:	48 f4       	brcc	.+18     	; 0x2504 <led_set+0x1e>
    24f2:	81 30       	cpi	r24, 0x01	; 1
    24f4:	f9 f0       	breq	.+62     	; 0x2534 <led_set+0x4e>
    24f6:	81 30       	cpi	r24, 0x01	; 1
    24f8:	98 f0       	brcs	.+38     	; 0x2520 <led_set+0x3a>
    24fa:	82 30       	cpi	r24, 0x02	; 2
    24fc:	e9 f0       	breq	.+58     	; 0x2538 <led_set+0x52>
    24fe:	83 30       	cpi	r24, 0x03	; 3
    2500:	11 f5       	brne	.+68     	; 0x2546 <led_set+0x60>
    2502:	1e c0       	rjmp	.+60     	; 0x2540 <led_set+0x5a>
    2504:	88 30       	cpi	r24, 0x08	; 8
    2506:	91 f0       	breq	.+36     	; 0x252c <led_set+0x46>
    2508:	89 30       	cpi	r24, 0x09	; 9
    250a:	28 f4       	brcc	.+10     	; 0x2516 <led_set+0x30>
    250c:	85 30       	cpi	r24, 0x05	; 5
    250e:	51 f0       	breq	.+20     	; 0x2524 <led_set+0x3e>
    2510:	87 30       	cpi	r24, 0x07	; 7
    2512:	c9 f4       	brne	.+50     	; 0x2546 <led_set+0x60>
    2514:	09 c0       	rjmp	.+18     	; 0x2528 <led_set+0x42>
    2516:	89 30       	cpi	r24, 0x09	; 9
    2518:	59 f0       	breq	.+22     	; 0x2530 <led_set+0x4a>
    251a:	8a 30       	cpi	r24, 0x0A	; 10
    251c:	a1 f4       	brne	.+40     	; 0x2546 <led_set+0x60>
    251e:	12 c0       	rjmp	.+36     	; 0x2544 <led_set+0x5e>
		case LED_ID_AMS:
				PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    2520:	41 9a       	sbi	0x08, 1	; 8
			break;
    2522:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    2524:	11 9a       	sbi	0x02, 1	; 2
			break;
    2526:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    2528:	13 9a       	sbi	0x02, 3	; 2
			break;
    252a:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    252c:	14 9a       	sbi	0x02, 4	; 2
				break;
    252e:	08 95       	ret
		case LED_ID_AD:
				PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    2530:	12 9a       	sbi	0x02, 2	; 2
				break;
    2532:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    2534:	a4 9a       	sbi	0x14, 4	; 20
				break;
    2536:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    2538:	40 9a       	sbi	0x08, 0	; 8
				break;
    253a:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    253c:	a1 9a       	sbi	0x14, 1	; 20
				break;
    253e:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    2540:	a0 9a       	sbi	0x14, 0	; 20
				break;
    2542:	08 95       	ret
		case LED_ID_START:
				PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    2544:	5f 9a       	sbi	0x0b, 7	; 11
    2546:	08 95       	ret

00002548 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2548:	8c 30       	cpi	r24, 0x0C	; 12
    254a:	90 f5       	brcc	.+100    	; 0x25b0 <led_clear+0x68>
	
	switch(led_id){
    254c:	84 30       	cpi	r24, 0x04	; 4
    254e:	49 f1       	breq	.+82     	; 0x25a2 <led_clear+0x5a>
    2550:	85 30       	cpi	r24, 0x05	; 5
    2552:	48 f4       	brcc	.+18     	; 0x2566 <led_clear+0x1e>
    2554:	81 30       	cpi	r24, 0x01	; 1
    2556:	f9 f0       	breq	.+62     	; 0x2596 <led_clear+0x4e>
    2558:	81 30       	cpi	r24, 0x01	; 1
    255a:	98 f0       	brcs	.+38     	; 0x2582 <led_clear+0x3a>
    255c:	82 30       	cpi	r24, 0x02	; 2
    255e:	f9 f0       	breq	.+62     	; 0x259e <led_clear+0x56>
    2560:	83 30       	cpi	r24, 0x03	; 3
    2562:	31 f5       	brne	.+76     	; 0x25b0 <led_clear+0x68>
    2564:	22 c0       	rjmp	.+68     	; 0x25aa <led_clear+0x62>
    2566:	88 30       	cpi	r24, 0x08	; 8
    2568:	91 f0       	breq	.+36     	; 0x258e <led_clear+0x46>
    256a:	89 30       	cpi	r24, 0x09	; 9
    256c:	28 f4       	brcc	.+10     	; 0x2578 <led_clear+0x30>
    256e:	85 30       	cpi	r24, 0x05	; 5
    2570:	51 f0       	breq	.+20     	; 0x2586 <led_clear+0x3e>
    2572:	87 30       	cpi	r24, 0x07	; 7
    2574:	e9 f4       	brne	.+58     	; 0x25b0 <led_clear+0x68>
    2576:	09 c0       	rjmp	.+18     	; 0x258a <led_clear+0x42>
    2578:	89 30       	cpi	r24, 0x09	; 9
    257a:	59 f0       	breq	.+22     	; 0x2592 <led_clear+0x4a>
    257c:	8a 30       	cpi	r24, 0x0A	; 10
    257e:	c1 f4       	brne	.+48     	; 0x25b0 <led_clear+0x68>
    2580:	16 c0       	rjmp	.+44     	; 0x25ae <led_clear+0x66>
		case LED_ID_AMS:
				PORTC&=~(1<<LED_PIN_AMS);	/* turn off led */
    2582:	41 98       	cbi	0x08, 1	; 8
				break;
    2584:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<LED_PIN_TV);/* turn off led */
    2586:	11 98       	cbi	0x02, 1	; 2
				break;
    2588:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<LED_PIN_RECUP);/* turn off led */
    258a:	13 98       	cbi	0x02, 3	; 2
				break;
    258c:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<LED_PIN_KOBI);/* turn off led */
    258e:	14 98       	cbi	0x02, 4	; 2
				break;
    2590:	08 95       	ret
		case LED_ID_AD:
				PORTA&=~(1<<LED_PIN_AD);/* turn off led */
    2592:	12 98       	cbi	0x02, 2	; 2
				break;
    2594:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG&=~(0x01)<<LED_PIN_LV_LOW;/* turn off led */
    2596:	84 b3       	in	r24, 0x14	; 20
    2598:	80 7e       	andi	r24, 0xE0	; 224
    259a:	84 bb       	out	0x14, r24	; 20
				break;
    259c:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<LED_PIN_IMD);/* turn off led */
    259e:	40 98       	cbi	0x08, 0	; 8
				break;
    25a0:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(0x01)<<LED_PIN_BRAKE;/* turn off led */
    25a2:	84 b3       	in	r24, 0x14	; 20
    25a4:	8c 7f       	andi	r24, 0xFC	; 252
    25a6:	84 bb       	out	0x14, r24	; 20
				break;
    25a8:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<LED_PIN_OK);/* turn off led */
    25aa:	a0 98       	cbi	0x14, 0	; 20
				break;
    25ac:	08 95       	ret
		case LED_ID_START:
				PORTD&=~(1<<LED_PIN_START);/* turn off led */
    25ae:	5f 98       	cbi	0x0b, 7	; 11
    25b0:	08 95       	ret

000025b2 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    25b2:	8c 30       	cpi	r24, 0x0C	; 12
    25b4:	08 f0       	brcs	.+2      	; 0x25b8 <led_is_set+0x6>
    25b6:	6a c0       	rjmp	.+212    	; 0x268c <led_is_set+0xda>
	
	switch(led_id){
    25b8:	84 30       	cpi	r24, 0x04	; 4
    25ba:	09 f4       	brne	.+2      	; 0x25be <led_is_set+0xc>
    25bc:	54 c0       	rjmp	.+168    	; 0x2666 <led_is_set+0xb4>
    25be:	85 30       	cpi	r24, 0x05	; 5
    25c0:	60 f4       	brcc	.+24     	; 0x25da <led_is_set+0x28>
    25c2:	81 30       	cpi	r24, 0x01	; 1
    25c4:	09 f4       	brne	.+2      	; 0x25c8 <led_is_set+0x16>
    25c6:	41 c0       	rjmp	.+130    	; 0x264a <led_is_set+0x98>
    25c8:	81 30       	cpi	r24, 0x01	; 1
    25ca:	b8 f0       	brcs	.+46     	; 0x25fa <led_is_set+0x48>
    25cc:	82 30       	cpi	r24, 0x02	; 2
    25ce:	09 f4       	brne	.+2      	; 0x25d2 <led_is_set+0x20>
    25d0:	44 c0       	rjmp	.+136    	; 0x265a <led_is_set+0xa8>
    25d2:	83 30       	cpi	r24, 0x03	; 3
    25d4:	09 f0       	breq	.+2      	; 0x25d8 <led_is_set+0x26>
    25d6:	59 c0       	rjmp	.+178    	; 0x268a <led_is_set+0xd8>
    25d8:	4d c0       	rjmp	.+154    	; 0x2674 <led_is_set+0xc2>
    25da:	88 30       	cpi	r24, 0x08	; 8
    25dc:	31 f1       	breq	.+76     	; 0x262a <led_is_set+0x78>
    25de:	89 30       	cpi	r24, 0x09	; 9
    25e0:	30 f4       	brcc	.+12     	; 0x25ee <led_is_set+0x3c>
    25e2:	85 30       	cpi	r24, 0x05	; 5
    25e4:	91 f0       	breq	.+36     	; 0x260a <led_is_set+0x58>
    25e6:	87 30       	cpi	r24, 0x07	; 7
    25e8:	09 f0       	breq	.+2      	; 0x25ec <led_is_set+0x3a>
    25ea:	4f c0       	rjmp	.+158    	; 0x268a <led_is_set+0xd8>
    25ec:	15 c0       	rjmp	.+42     	; 0x2618 <led_is_set+0x66>
    25ee:	89 30       	cpi	r24, 0x09	; 9
    25f0:	21 f1       	breq	.+72     	; 0x263a <led_is_set+0x88>
    25f2:	8a 30       	cpi	r24, 0x0A	; 10
    25f4:	09 f0       	breq	.+2      	; 0x25f8 <led_is_set+0x46>
    25f6:	49 c0       	rjmp	.+146    	; 0x268a <led_is_set+0xd8>
    25f8:	43 c0       	rjmp	.+134    	; 0x2680 <led_is_set+0xce>
		case LED_ID_AMS:
			return 0x01==(PORTC>>LED_PIN_AMS);	
    25fa:	98 b1       	in	r25, 0x08	; 8
    25fc:	96 95       	lsr	r25
    25fe:	81 e0       	ldi	r24, 0x01	; 1
    2600:	91 30       	cpi	r25, 0x01	; 1
    2602:	09 f4       	brne	.+2      	; 0x2606 <led_is_set+0x54>
    2604:	43 c0       	rjmp	.+134    	; 0x268c <led_is_set+0xda>
    2606:	80 e0       	ldi	r24, 0x00	; 0
    2608:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>LED_PIN_TV);
    260a:	92 b1       	in	r25, 0x02	; 2
    260c:	96 95       	lsr	r25
    260e:	81 e0       	ldi	r24, 0x01	; 1
    2610:	91 30       	cpi	r25, 0x01	; 1
    2612:	e1 f1       	breq	.+120    	; 0x268c <led_is_set+0xda>
    2614:	80 e0       	ldi	r24, 0x00	; 0
    2616:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>LED_PIN_RECUP);
    2618:	92 b1       	in	r25, 0x02	; 2
    261a:	96 95       	lsr	r25
    261c:	96 95       	lsr	r25
    261e:	96 95       	lsr	r25
    2620:	81 e0       	ldi	r24, 0x01	; 1
    2622:	91 30       	cpi	r25, 0x01	; 1
    2624:	99 f1       	breq	.+102    	; 0x268c <led_is_set+0xda>
    2626:	80 e0       	ldi	r24, 0x00	; 0
    2628:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTA>>LED_PIN_KOBI);
    262a:	92 b1       	in	r25, 0x02	; 2
    262c:	92 95       	swap	r25
    262e:	9f 70       	andi	r25, 0x0F	; 15
    2630:	81 e0       	ldi	r24, 0x01	; 1
    2632:	91 30       	cpi	r25, 0x01	; 1
    2634:	59 f1       	breq	.+86     	; 0x268c <led_is_set+0xda>
    2636:	80 e0       	ldi	r24, 0x00	; 0
    2638:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>LED_PIN_AD);
    263a:	92 b1       	in	r25, 0x02	; 2
    263c:	96 95       	lsr	r25
    263e:	96 95       	lsr	r25
    2640:	81 e0       	ldi	r24, 0x01	; 1
    2642:	91 30       	cpi	r25, 0x01	; 1
    2644:	19 f1       	breq	.+70     	; 0x268c <led_is_set+0xda>
    2646:	80 e0       	ldi	r24, 0x00	; 0
    2648:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTG>>LED_PIN_LV_LOW);
    264a:	94 b3       	in	r25, 0x14	; 20
    264c:	92 95       	swap	r25
    264e:	9f 70       	andi	r25, 0x0F	; 15
    2650:	81 e0       	ldi	r24, 0x01	; 1
    2652:	91 30       	cpi	r25, 0x01	; 1
    2654:	d9 f0       	breq	.+54     	; 0x268c <led_is_set+0xda>
    2656:	80 e0       	ldi	r24, 0x00	; 0
    2658:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>LED_PIN_IMD);
    265a:	98 b1       	in	r25, 0x08	; 8
    265c:	81 e0       	ldi	r24, 0x01	; 1
    265e:	91 30       	cpi	r25, 0x01	; 1
    2660:	a9 f0       	breq	.+42     	; 0x268c <led_is_set+0xda>
    2662:	80 e0       	ldi	r24, 0x00	; 0
    2664:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>LED_PIN_BRAKE);
    2666:	94 b3       	in	r25, 0x14	; 20
    2668:	96 95       	lsr	r25
    266a:	81 e0       	ldi	r24, 0x01	; 1
    266c:	91 30       	cpi	r25, 0x01	; 1
    266e:	71 f0       	breq	.+28     	; 0x268c <led_is_set+0xda>
    2670:	80 e0       	ldi	r24, 0x00	; 0
    2672:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>LED_PIN_OK);
    2674:	94 b3       	in	r25, 0x14	; 20
    2676:	81 e0       	ldi	r24, 0x01	; 1
    2678:	91 30       	cpi	r25, 0x01	; 1
    267a:	41 f0       	breq	.+16     	; 0x268c <led_is_set+0xda>
    267c:	80 e0       	ldi	r24, 0x00	; 0
    267e:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTD>>LED_PIN_START);
    2680:	81 e0       	ldi	r24, 0x01	; 1
    2682:	5f 99       	sbic	0x0b, 7	; 11
    2684:	03 c0       	rjmp	.+6      	; 0x268c <led_is_set+0xda>
    2686:	80 e0       	ldi	r24, 0x00	; 0
    2688:	08 95       	ret
    268a:	08 95       	ret
			break;
		default:
		break;
	}
}
    268c:	08 95       	ret

0000268e <led_toggle>:



void led_toggle(uint8_t led_id){
    268e:	cf 93       	push	r28
    2690:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    2692:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <led_is_set>
    2696:	88 23       	and	r24, r24
    2698:	21 f0       	breq	.+8      	; 0x26a2 <led_toggle+0x14>
		led_clear(led_id);
    269a:	8c 2f       	mov	r24, r28
    269c:	0e 94 a4 12 	call	0x2548	; 0x2548 <led_clear>
    26a0:	03 c0       	rjmp	.+6      	; 0x26a8 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    26a2:	8c 2f       	mov	r24, r28
    26a4:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
	}
}
    26a8:	cf 91       	pop	r28
    26aa:	08 95       	ret

000026ac <led_state_set>:


void led_state_set(uint16_t led_new_state){
    26ac:	ef 92       	push	r14
    26ae:	ff 92       	push	r15
    26b0:	0f 93       	push	r16
    26b2:	1f 93       	push	r17
    26b4:	cf 93       	push	r28
    26b6:	df 93       	push	r29
    26b8:	7c 01       	movw	r14, r24
    26ba:	c0 e0       	ldi	r28, 0x00	; 0
    26bc:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    26be:	01 e0       	ldi	r16, 0x01	; 1
    26c0:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    26c2:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    26c4:	98 01       	movw	r18, r16
    26c6:	0c 2e       	mov	r0, r28
    26c8:	02 c0       	rjmp	.+4      	; 0x26ce <led_state_set+0x22>
    26ca:	22 0f       	add	r18, r18
    26cc:	33 1f       	adc	r19, r19
    26ce:	0a 94       	dec	r0
    26d0:	e2 f7       	brpl	.-8      	; 0x26ca <led_state_set+0x1e>
    26d2:	2e 21       	and	r18, r14
    26d4:	3f 21       	and	r19, r15
    26d6:	21 15       	cp	r18, r1
    26d8:	31 05       	cpc	r19, r1
    26da:	11 f0       	breq	.+4      	; 0x26e0 <led_state_set+0x34>
			led_set(i);
    26dc:	0e 94 73 12 	call	0x24e6	; 0x24e6 <led_set>
    26e0:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    26e2:	cb 30       	cpi	r28, 0x0B	; 11
    26e4:	d1 05       	cpc	r29, r1
    26e6:	69 f7       	brne	.-38     	; 0x26c2 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    26e8:	df 91       	pop	r29
    26ea:	cf 91       	pop	r28
    26ec:	1f 91       	pop	r17
    26ee:	0f 91       	pop	r16
    26f0:	ff 90       	pop	r15
    26f2:	ef 90       	pop	r14
    26f4:	08 95       	ret

000026f6 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRC|=(0x01)<<LED_PIN_AMS;/* set data direction to output*/
    26f6:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<LED_PIN_TV;/* set data direction to output*/
    26f8:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<LED_PIN_RECUP;/* set data direction to output*/
    26fa:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<LED_PIN_KOBI;/* set data direction to output*/
    26fc:	0c 9a       	sbi	0x01, 4	; 1
	DDRA|=(0x01)<<LED_PIN_AD;/* set data direction to output*/
    26fe:	0a 9a       	sbi	0x01, 2	; 1
	DDRG|=(0x01)<<LED_PIN_LV_LOW;/* set data direction to output*/
    2700:	9c 9a       	sbi	0x13, 4	; 19
	DDRC|=(0x01)<<LED_PIN_IMD;/* set data direction to output*/
    2702:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<LED_PIN_BRAKE;/* set data direction to output*/
    2704:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<LED_PIN_OK;/* set data direction to output*/
    2706:	98 9a       	sbi	0x13, 0	; 19
	DDRD|=(0x01)<<LED_PIN_START;/* set data direction to output*/
    2708:	57 9a       	sbi	0x0a, 7	; 10
	
	// Set I/O Pins High (all leds on)	
	PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    270a:	41 9a       	sbi	0x08, 1	; 8
	PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    270c:	11 9a       	sbi	0x02, 1	; 2
	PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    270e:	13 9a       	sbi	0x02, 3	; 2
	PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    2710:	14 9a       	sbi	0x02, 4	; 2
	PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    2712:	12 9a       	sbi	0x02, 2	; 2
	PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    2714:	a4 9a       	sbi	0x14, 4	; 20
	PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    2716:	40 9a       	sbi	0x08, 0	; 8
	PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    2718:	a1 9a       	sbi	0x14, 1	; 20
	PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    271a:	a0 9a       	sbi	0x14, 0	; 20
	PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    271c:	5f 9a       	sbi	0x0b, 7	; 11
	
	
	
	led_state=0xFFFF;
    271e:	8f ef       	ldi	r24, 0xFF	; 255
    2720:	9f ef       	ldi	r25, 0xFF	; 255
    2722:	90 93 b0 03 	sts	0x03B0, r25
    2726:	80 93 af 03 	sts	0x03AF, r24
	led_state_set(led_state);
    272a:	0e 94 56 13 	call	0x26ac	; 0x26ac <led_state_set>
	
}
    272e:	08 95       	ret

00002730 <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    2730:	0f 93       	push	r16
    2732:	1f 93       	push	r17
    2734:	cf 93       	push	r28
    2736:	df 93       	push	r29
    2738:	c0 e0       	ldi	r28, 0x00	; 0
    273a:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    273c:	8c 2f       	mov	r24, r28
    273e:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <led_is_set>
    2742:	90 e0       	ldi	r25, 0x00	; 0
    2744:	0c 2e       	mov	r0, r28
    2746:	02 c0       	rjmp	.+4      	; 0x274c <led_state_return+0x1c>
    2748:	88 0f       	add	r24, r24
    274a:	99 1f       	adc	r25, r25
    274c:	0a 94       	dec	r0
    274e:	e2 f7       	brpl	.-8      	; 0x2748 <led_state_return+0x18>
    2750:	08 2b       	or	r16, r24
    2752:	19 2b       	or	r17, r25
    2754:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    2756:	cb 30       	cpi	r28, 0x0B	; 11
    2758:	d1 05       	cpc	r29, r1
    275a:	81 f7       	brne	.-32     	; 0x273c <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    275c:	80 2f       	mov	r24, r16
    275e:	91 2f       	mov	r25, r17
    2760:	df 91       	pop	r29
    2762:	cf 91       	pop	r28
    2764:	1f 91       	pop	r17
    2766:	0f 91       	pop	r16
    2768:	08 95       	ret

0000276a <main_deinit>:
		
}

void main_deinit(){
	
}
    276a:	08 95       	ret

0000276c <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    276c:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    276e:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    2770:	87 b1       	in	r24, 0x07	; 7
    2772:	80 76       	andi	r24, 0x60	; 96
    2774:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    2776:	8f ef       	ldi	r24, 0xFF	; 255
    2778:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    277a:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    277c:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    277e:	93 b3       	in	r25, 0x13	; 19
    2780:	90 7e       	andi	r25, 0xE0	; 224
    2782:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    2784:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    2786:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    2788:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    278a:	9b b1       	in	r25, 0x0b	; 11
    278c:	9f 69       	ori	r25, 0x9F	; 159
    278e:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    2790:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    2792:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    2794:	84 b3       	in	r24, 0x14	; 20
    2796:	8f 61       	ori	r24, 0x1F	; 31
    2798:	84 bb       	out	0x14, r24	; 20
	
}
    279a:	08 95       	ret

0000279c <main_init>:


void main_init(){


	ports_init();
    279c:	0e 94 b6 13 	call	0x276c	; 0x276c <ports_init>
	
	CANInit();
    27a0:	0e 94 96 02 	call	0x52c	; 0x52c <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    27a4:	82 e0       	ldi	r24, 0x02	; 2
    27a6:	60 e0       	ldi	r22, 0x00	; 0
    27a8:	0e 94 72 15 	call	0x2ae4	; 0x2ae4 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    27ac:	83 e0       	ldi	r24, 0x03	; 3
    27ae:	60 e0       	ldi	r22, 0x00	; 0
    27b0:	0e 94 77 15 	call	0x2aee	; 0x2aee <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    27b4:	0e 94 7c 15 	call	0x2af8	; 0x2af8 <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    27b8:	0e 94 ac 15 	call	0x2b58	; 0x2b58 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    27bc:	0e 94 3e 02 	call	0x47c	; 0x47c <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    27c0:	0e 94 cc 15 	call	0x2b98	; 0x2b98 <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    27c4:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    27c8:	0e 94 91 01 	call	0x322	; 0x322 <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    27cc:	0e 94 9e 10 	call	0x213c	; 0x213c <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    27d0:	0e 94 dc 15 	call	0x2bb8	; 0x2bb8 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    27d4:	80 e0       	ldi	r24, 0x00	; 0
    27d6:	0e 94 21 11 	call	0x2242	; 0x2242 <EventAddEvent>
	
		
}
    27da:	08 95       	ret

000027dc <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    27dc:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    27de:	5a 98       	cbi	0x0b, 2	; 11
}
    27e0:	08 95       	ret

000027e2 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    27e2:	5a 9a       	sbi	0x0b, 2	; 11
}
    27e4:	08 95       	ret

000027e6 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    27e6:	5a 98       	cbi	0x0b, 2	; 11
}
    27e8:	08 95       	ret

000027ea <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    27ea:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    27ec:	20 9a       	sbi	0x04, 0	; 4
    27ee:	94 b1       	in	r25, 0x04	; 4
    27f0:	96 60       	ori	r25, 0x06	; 6
    27f2:	94 b9       	out	0x04, r25	; 4
    27f4:	9c b5       	in	r25, 0x2c	; 44
    27f6:	90 7c       	andi	r25, 0xC0	; 192
    27f8:	9c bd       	out	0x2c, r25	; 44
    27fa:	9c b5       	in	r25, 0x2c	; 44
    27fc:	8f 73       	andi	r24, 0x3F	; 63
    27fe:	89 2b       	or	r24, r25
    2800:	8c bd       	out	0x2c, r24	; 44
    2802:	8d b5       	in	r24, 0x2d	; 45
    2804:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2806:	8c b5       	in	r24, 0x2c	; 44
    2808:	80 64       	ori	r24, 0x40	; 64
    280a:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    280c:	81 e0       	ldi	r24, 0x01	; 1
    280e:	08 95       	ret

00002810 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    2810:	8d b5       	in	r24, 0x2d	; 45
}
    2812:	80 78       	andi	r24, 0x80	; 128
    2814:	08 95       	ret

00002816 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    2816:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    2818:	0d b4       	in	r0, 0x2d	; 45
    281a:	07 fe       	sbrs	r0, 7
    281c:	fd cf       	rjmp	.-6      	; 0x2818 <spi_putchar+0x2>
    return ch;
}
    281e:	08 95       	ret

00002820 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    2820:	0d b4       	in	r0, 0x2d	; 45
    2822:	07 fe       	sbrs	r0, 7
    2824:	fd cf       	rjmp	.-6      	; 0x2820 <spi_getchar>
    ch = Spi_get_byte();
    2826:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    2828:	08 95       	ret

0000282a <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    282a:	0d b4       	in	r0, 0x2d	; 45
    282c:	07 fe       	sbrs	r0, 7
    282e:	fd cf       	rjmp	.-6      	; 0x282a <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    2830:	8e bd       	out	0x2e, r24	; 46
}
    2832:	08 95       	ret

00002834 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    2834:	1f 92       	push	r1
    2836:	0f 92       	push	r0
    2838:	0f b6       	in	r0, 0x3f	; 63
    283a:	0f 92       	push	r0
    283c:	11 24       	eor	r1, r1
}
    283e:	0f 90       	pop	r0
    2840:	0f be       	out	0x3f, r0	; 63
    2842:	0f 90       	pop	r0
    2844:	1f 90       	pop	r1
    2846:	18 95       	reti

00002848 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    2848:	1f 92       	push	r1
    284a:	0f 92       	push	r0
    284c:	0f b6       	in	r0, 0x3f	; 63
    284e:	0f 92       	push	r0
    2850:	11 24       	eor	r1, r1
	return;
}
    2852:	0f 90       	pop	r0
    2854:	0f be       	out	0x3f, r0	; 63
    2856:	0f 90       	pop	r0
    2858:	1f 90       	pop	r1
    285a:	18 95       	reti

0000285c <__vector_17>:

ISR(TIMER0_OVF_vect){
    285c:	1f 92       	push	r1
    285e:	0f 92       	push	r0
    2860:	0f b6       	in	r0, 0x3f	; 63
    2862:	0f 92       	push	r0
    2864:	11 24       	eor	r1, r1
	return;
}
    2866:	0f 90       	pop	r0
    2868:	0f be       	out	0x3f, r0	; 63
    286a:	0f 90       	pop	r0
    286c:	1f 90       	pop	r1
    286e:	18 95       	reti

00002870 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    2870:	1f 92       	push	r1
    2872:	0f 92       	push	r0
    2874:	0f b6       	in	r0, 0x3f	; 63
    2876:	0f 92       	push	r0
    2878:	0b b6       	in	r0, 0x3b	; 59
    287a:	0f 92       	push	r0
    287c:	11 24       	eor	r1, r1
    287e:	2f 93       	push	r18
    2880:	3f 93       	push	r19
    2882:	4f 93       	push	r20
    2884:	5f 93       	push	r21
    2886:	6f 93       	push	r22
    2888:	7f 93       	push	r23
    288a:	8f 93       	push	r24
    288c:	9f 93       	push	r25
    288e:	af 93       	push	r26
    2890:	bf 93       	push	r27
    2892:	ef 93       	push	r30
    2894:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    2896:	e8 e8       	ldi	r30, 0x88	; 136
    2898:	f0 e0       	ldi	r31, 0x00	; 0
    289a:	80 81       	ld	r24, Z
    289c:	91 81       	ldd	r25, Z+1	; 0x01
    289e:	80 5d       	subi	r24, 0xD0	; 208
    28a0:	9a 48       	sbci	r25, 0x8A	; 138
    28a2:	91 83       	std	Z+1, r25	; 0x01
    28a4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    28a6:	81 e0       	ldi	r24, 0x01	; 1
    28a8:	0e 94 21 11 	call	0x2242	; 0x2242 <EventAddEvent>
	return;
}
    28ac:	ff 91       	pop	r31
    28ae:	ef 91       	pop	r30
    28b0:	bf 91       	pop	r27
    28b2:	af 91       	pop	r26
    28b4:	9f 91       	pop	r25
    28b6:	8f 91       	pop	r24
    28b8:	7f 91       	pop	r23
    28ba:	6f 91       	pop	r22
    28bc:	5f 91       	pop	r21
    28be:	4f 91       	pop	r20
    28c0:	3f 91       	pop	r19
    28c2:	2f 91       	pop	r18
    28c4:	0f 90       	pop	r0
    28c6:	0b be       	out	0x3b, r0	; 59
    28c8:	0f 90       	pop	r0
    28ca:	0f be       	out	0x3f, r0	; 63
    28cc:	0f 90       	pop	r0
    28ce:	1f 90       	pop	r1
    28d0:	18 95       	reti

000028d2 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    28d2:	1f 92       	push	r1
    28d4:	0f 92       	push	r0
    28d6:	0f b6       	in	r0, 0x3f	; 63
    28d8:	0f 92       	push	r0
    28da:	0b b6       	in	r0, 0x3b	; 59
    28dc:	0f 92       	push	r0
    28de:	11 24       	eor	r1, r1
    28e0:	2f 93       	push	r18
    28e2:	3f 93       	push	r19
    28e4:	4f 93       	push	r20
    28e6:	5f 93       	push	r21
    28e8:	6f 93       	push	r22
    28ea:	7f 93       	push	r23
    28ec:	8f 93       	push	r24
    28ee:	9f 93       	push	r25
    28f0:	af 93       	push	r26
    28f2:	bf 93       	push	r27
    28f4:	ef 93       	push	r30
    28f6:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    28f8:	ea e8       	ldi	r30, 0x8A	; 138
    28fa:	f0 e0       	ldi	r31, 0x00	; 0
    28fc:	80 81       	ld	r24, Z
    28fe:	91 81       	ldd	r25, Z+1	; 0x01
    2900:	80 5a       	subi	r24, 0xA0	; 160
    2902:	95 41       	sbci	r25, 0x15	; 21
    2904:	91 83       	std	Z+1, r25	; 0x01
    2906:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    2908:	82 e0       	ldi	r24, 0x02	; 2
    290a:	0e 94 21 11 	call	0x2242	; 0x2242 <EventAddEvent>
	return;
}
    290e:	ff 91       	pop	r31
    2910:	ef 91       	pop	r30
    2912:	bf 91       	pop	r27
    2914:	af 91       	pop	r26
    2916:	9f 91       	pop	r25
    2918:	8f 91       	pop	r24
    291a:	7f 91       	pop	r23
    291c:	6f 91       	pop	r22
    291e:	5f 91       	pop	r21
    2920:	4f 91       	pop	r20
    2922:	3f 91       	pop	r19
    2924:	2f 91       	pop	r18
    2926:	0f 90       	pop	r0
    2928:	0b be       	out	0x3b, r0	; 59
    292a:	0f 90       	pop	r0
    292c:	0f be       	out	0x3f, r0	; 63
    292e:	0f 90       	pop	r0
    2930:	1f 90       	pop	r1
    2932:	18 95       	reti

00002934 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    2934:	1f 92       	push	r1
    2936:	0f 92       	push	r0
    2938:	0f b6       	in	r0, 0x3f	; 63
    293a:	0f 92       	push	r0
    293c:	0b b6       	in	r0, 0x3b	; 59
    293e:	0f 92       	push	r0
    2940:	11 24       	eor	r1, r1
    2942:	2f 93       	push	r18
    2944:	3f 93       	push	r19
    2946:	4f 93       	push	r20
    2948:	5f 93       	push	r21
    294a:	6f 93       	push	r22
    294c:	7f 93       	push	r23
    294e:	8f 93       	push	r24
    2950:	9f 93       	push	r25
    2952:	af 93       	push	r26
    2954:	bf 93       	push	r27
    2956:	ef 93       	push	r30
    2958:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    295a:	ec e8       	ldi	r30, 0x8C	; 140
    295c:	f0 e0       	ldi	r31, 0x00	; 0
    295e:	80 81       	ld	r24, Z
    2960:	91 81       	ldd	r25, Z+1	; 0x01
    2962:	88 56       	subi	r24, 0x68	; 104
    2964:	95 4c       	sbci	r25, 0xC5	; 197
    2966:	91 83       	std	Z+1, r25	; 0x01
    2968:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    296a:	83 e0       	ldi	r24, 0x03	; 3
    296c:	0e 94 21 11 	call	0x2242	; 0x2242 <EventAddEvent>
	return;
}
    2970:	ff 91       	pop	r31
    2972:	ef 91       	pop	r30
    2974:	bf 91       	pop	r27
    2976:	af 91       	pop	r26
    2978:	9f 91       	pop	r25
    297a:	8f 91       	pop	r24
    297c:	7f 91       	pop	r23
    297e:	6f 91       	pop	r22
    2980:	5f 91       	pop	r21
    2982:	4f 91       	pop	r20
    2984:	3f 91       	pop	r19
    2986:	2f 91       	pop	r18
    2988:	0f 90       	pop	r0
    298a:	0b be       	out	0x3b, r0	; 59
    298c:	0f 90       	pop	r0
    298e:	0f be       	out	0x3f, r0	; 63
    2990:	0f 90       	pop	r0
    2992:	1f 90       	pop	r1
    2994:	18 95       	reti

00002996 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    2996:	1f 92       	push	r1
    2998:	0f 92       	push	r0
    299a:	0f b6       	in	r0, 0x3f	; 63
    299c:	0f 92       	push	r0
    299e:	0b b6       	in	r0, 0x3b	; 59
    29a0:	0f 92       	push	r0
    29a2:	11 24       	eor	r1, r1
    29a4:	2f 93       	push	r18
    29a6:	3f 93       	push	r19
    29a8:	4f 93       	push	r20
    29aa:	5f 93       	push	r21
    29ac:	6f 93       	push	r22
    29ae:	7f 93       	push	r23
    29b0:	8f 93       	push	r24
    29b2:	9f 93       	push	r25
    29b4:	af 93       	push	r26
    29b6:	bf 93       	push	r27
    29b8:	ef 93       	push	r30
    29ba:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    29bc:	e8 e9       	ldi	r30, 0x98	; 152
    29be:	f0 e0       	ldi	r31, 0x00	; 0
    29c0:	80 81       	ld	r24, Z
    29c2:	91 81       	ldd	r25, Z+1	; 0x01
    29c4:	80 59       	subi	r24, 0x90	; 144
    29c6:	96 4b       	sbci	r25, 0xB6	; 182
    29c8:	91 83       	std	Z+1, r25	; 0x01
    29ca:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    29cc:	84 e0       	ldi	r24, 0x04	; 4
    29ce:	0e 94 21 11 	call	0x2242	; 0x2242 <EventAddEvent>
	return;
}
    29d2:	ff 91       	pop	r31
    29d4:	ef 91       	pop	r30
    29d6:	bf 91       	pop	r27
    29d8:	af 91       	pop	r26
    29da:	9f 91       	pop	r25
    29dc:	8f 91       	pop	r24
    29de:	7f 91       	pop	r23
    29e0:	6f 91       	pop	r22
    29e2:	5f 91       	pop	r21
    29e4:	4f 91       	pop	r20
    29e6:	3f 91       	pop	r19
    29e8:	2f 91       	pop	r18
    29ea:	0f 90       	pop	r0
    29ec:	0b be       	out	0x3b, r0	; 59
    29ee:	0f 90       	pop	r0
    29f0:	0f be       	out	0x3f, r0	; 63
    29f2:	0f 90       	pop	r0
    29f4:	1f 90       	pop	r1
    29f6:	18 95       	reti

000029f8 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    29f8:	1f 92       	push	r1
    29fa:	0f 92       	push	r0
    29fc:	0f b6       	in	r0, 0x3f	; 63
    29fe:	0f 92       	push	r0
    2a00:	0b b6       	in	r0, 0x3b	; 59
    2a02:	0f 92       	push	r0
    2a04:	11 24       	eor	r1, r1
    2a06:	2f 93       	push	r18
    2a08:	3f 93       	push	r19
    2a0a:	4f 93       	push	r20
    2a0c:	5f 93       	push	r21
    2a0e:	6f 93       	push	r22
    2a10:	7f 93       	push	r23
    2a12:	8f 93       	push	r24
    2a14:	9f 93       	push	r25
    2a16:	af 93       	push	r26
    2a18:	bf 93       	push	r27
    2a1a:	ef 93       	push	r30
    2a1c:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    2a1e:	ea e9       	ldi	r30, 0x9A	; 154
    2a20:	f0 e0       	ldi	r31, 0x00	; 0
    2a22:	80 81       	ld	r24, Z
    2a24:	91 81       	ldd	r25, Z+1	; 0x01
    2a26:	80 52       	subi	r24, 0x20	; 32
    2a28:	9d 46       	sbci	r25, 0x6D	; 109
    2a2a:	91 83       	std	Z+1, r25	; 0x01
    2a2c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    2a2e:	85 e0       	ldi	r24, 0x05	; 5
    2a30:	0e 94 21 11 	call	0x2242	; 0x2242 <EventAddEvent>
	return;
}
    2a34:	ff 91       	pop	r31
    2a36:	ef 91       	pop	r30
    2a38:	bf 91       	pop	r27
    2a3a:	af 91       	pop	r26
    2a3c:	9f 91       	pop	r25
    2a3e:	8f 91       	pop	r24
    2a40:	7f 91       	pop	r23
    2a42:	6f 91       	pop	r22
    2a44:	5f 91       	pop	r21
    2a46:	4f 91       	pop	r20
    2a48:	3f 91       	pop	r19
    2a4a:	2f 91       	pop	r18
    2a4c:	0f 90       	pop	r0
    2a4e:	0b be       	out	0x3b, r0	; 59
    2a50:	0f 90       	pop	r0
    2a52:	0f be       	out	0x3f, r0	; 63
    2a54:	0f 90       	pop	r0
    2a56:	1f 90       	pop	r1
    2a58:	18 95       	reti

00002a5a <__vector_30>:

ISR(TIMER3_COMPC_vect){
    2a5a:	1f 92       	push	r1
    2a5c:	0f 92       	push	r0
    2a5e:	0f b6       	in	r0, 0x3f	; 63
    2a60:	0f 92       	push	r0
    2a62:	0b b6       	in	r0, 0x3b	; 59
    2a64:	0f 92       	push	r0
    2a66:	11 24       	eor	r1, r1
    2a68:	2f 93       	push	r18
    2a6a:	3f 93       	push	r19
    2a6c:	4f 93       	push	r20
    2a6e:	5f 93       	push	r21
    2a70:	6f 93       	push	r22
    2a72:	7f 93       	push	r23
    2a74:	8f 93       	push	r24
    2a76:	9f 93       	push	r25
    2a78:	af 93       	push	r26
    2a7a:	bf 93       	push	r27
    2a7c:	ef 93       	push	r30
    2a7e:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    2a80:	ec e9       	ldi	r30, 0x9C	; 156
    2a82:	f0 e0       	ldi	r31, 0x00	; 0
    2a84:	80 81       	ld	r24, Z
    2a86:	91 81       	ldd	r25, Z+1	; 0x01
    2a88:	80 59       	subi	r24, 0x90	; 144
    2a8a:	9c 4e       	sbci	r25, 0xEC	; 236
    2a8c:	91 83       	std	Z+1, r25	; 0x01
    2a8e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    2a90:	86 e0       	ldi	r24, 0x06	; 6
    2a92:	0e 94 21 11 	call	0x2242	; 0x2242 <EventAddEvent>
	return;
}
    2a96:	ff 91       	pop	r31
    2a98:	ef 91       	pop	r30
    2a9a:	bf 91       	pop	r27
    2a9c:	af 91       	pop	r26
    2a9e:	9f 91       	pop	r25
    2aa0:	8f 91       	pop	r24
    2aa2:	7f 91       	pop	r23
    2aa4:	6f 91       	pop	r22
    2aa6:	5f 91       	pop	r21
    2aa8:	4f 91       	pop	r20
    2aaa:	3f 91       	pop	r19
    2aac:	2f 91       	pop	r18
    2aae:	0f 90       	pop	r0
    2ab0:	0b be       	out	0x3b, r0	; 59
    2ab2:	0f 90       	pop	r0
    2ab4:	0f be       	out	0x3f, r0	; 63
    2ab6:	0f 90       	pop	r0
    2ab8:	1f 90       	pop	r1
    2aba:	18 95       	reti

00002abc <__vector_15>:

ISR(TIMER1_OVF_vect){}
    2abc:	1f 92       	push	r1
    2abe:	0f 92       	push	r0
    2ac0:	0f b6       	in	r0, 0x3f	; 63
    2ac2:	0f 92       	push	r0
    2ac4:	11 24       	eor	r1, r1
    2ac6:	0f 90       	pop	r0
    2ac8:	0f be       	out	0x3f, r0	; 63
    2aca:	0f 90       	pop	r0
    2acc:	1f 90       	pop	r1
    2ace:	18 95       	reti

00002ad0 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    2ad0:	1f 92       	push	r1
    2ad2:	0f 92       	push	r0
    2ad4:	0f b6       	in	r0, 0x3f	; 63
    2ad6:	0f 92       	push	r0
    2ad8:	11 24       	eor	r1, r1
    2ada:	0f 90       	pop	r0
    2adc:	0f be       	out	0x3f, r0	; 63
    2ade:	0f 90       	pop	r0
    2ae0:	1f 90       	pop	r1
    2ae2:	18 95       	reti

00002ae4 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    2ae4:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    2ae8:	60 93 6f 00 	sts	0x006F, r22
}
    2aec:	08 95       	ret

00002aee <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    2aee:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2af2:	60 93 71 00 	sts	0x0071, r22
}
    2af6:	08 95       	ret

00002af8 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    2af8:	80 91 84 00 	lds	r24, 0x0084
    2afc:	90 91 85 00 	lds	r25, 0x0085
    2b00:	80 5d       	subi	r24, 0xD0	; 208
    2b02:	9a 48       	sbci	r25, 0x8A	; 138
    2b04:	90 93 89 00 	sts	0x0089, r25
    2b08:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    2b0c:	ef e6       	ldi	r30, 0x6F	; 111
    2b0e:	f0 e0       	ldi	r31, 0x00	; 0
    2b10:	80 81       	ld	r24, Z
    2b12:	82 60       	ori	r24, 0x02	; 2
    2b14:	80 83       	st	Z, r24
}
    2b16:	08 95       	ret

00002b18 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    2b18:	80 91 84 00 	lds	r24, 0x0084
    2b1c:	90 91 85 00 	lds	r25, 0x0085
    2b20:	80 5a       	subi	r24, 0xA0	; 160
    2b22:	95 41       	sbci	r25, 0x15	; 21
    2b24:	90 93 8b 00 	sts	0x008B, r25
    2b28:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    2b2c:	ef e6       	ldi	r30, 0x6F	; 111
    2b2e:	f0 e0       	ldi	r31, 0x00	; 0
    2b30:	80 81       	ld	r24, Z
    2b32:	84 60       	ori	r24, 0x04	; 4
    2b34:	80 83       	st	Z, r24
}
    2b36:	08 95       	ret

00002b38 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    2b38:	80 91 84 00 	lds	r24, 0x0084
    2b3c:	90 91 85 00 	lds	r25, 0x0085
    2b40:	88 56       	subi	r24, 0x68	; 104
    2b42:	95 4c       	sbci	r25, 0xC5	; 197
    2b44:	90 93 8d 00 	sts	0x008D, r25
    2b48:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    2b4c:	ef e6       	ldi	r30, 0x6F	; 111
    2b4e:	f0 e0       	ldi	r31, 0x00	; 0
    2b50:	80 81       	ld	r24, Z
    2b52:	88 60       	ori	r24, 0x08	; 8
    2b54:	80 83       	st	Z, r24
}
    2b56:	08 95       	ret

00002b58 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    2b58:	80 91 94 00 	lds	r24, 0x0094
    2b5c:	90 91 95 00 	lds	r25, 0x0095
    2b60:	80 59       	subi	r24, 0x90	; 144
    2b62:	96 4b       	sbci	r25, 0xB6	; 182
    2b64:	90 93 99 00 	sts	0x0099, r25
    2b68:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    2b6c:	e1 e7       	ldi	r30, 0x71	; 113
    2b6e:	f0 e0       	ldi	r31, 0x00	; 0
    2b70:	80 81       	ld	r24, Z
    2b72:	82 60       	ori	r24, 0x02	; 2
    2b74:	80 83       	st	Z, r24
}
    2b76:	08 95       	ret

00002b78 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    2b78:	80 91 94 00 	lds	r24, 0x0094
    2b7c:	90 91 95 00 	lds	r25, 0x0095
    2b80:	80 52       	subi	r24, 0x20	; 32
    2b82:	9d 46       	sbci	r25, 0x6D	; 109
    2b84:	90 93 9b 00 	sts	0x009B, r25
    2b88:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    2b8c:	e1 e7       	ldi	r30, 0x71	; 113
    2b8e:	f0 e0       	ldi	r31, 0x00	; 0
    2b90:	80 81       	ld	r24, Z
    2b92:	84 60       	ori	r24, 0x04	; 4
    2b94:	80 83       	st	Z, r24
}
    2b96:	08 95       	ret

00002b98 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    2b98:	80 91 94 00 	lds	r24, 0x0094
    2b9c:	90 91 95 00 	lds	r25, 0x0095
    2ba0:	80 59       	subi	r24, 0x90	; 144
    2ba2:	9c 4e       	sbci	r25, 0xEC	; 236
    2ba4:	90 93 9d 00 	sts	0x009D, r25
    2ba8:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    2bac:	e1 e7       	ldi	r30, 0x71	; 113
    2bae:	f0 e0       	ldi	r31, 0x00	; 0
    2bb0:	80 81       	ld	r24, Z
    2bb2:	88 60       	ori	r24, 0x08	; 8
    2bb4:	80 83       	st	Z, r24
}
    2bb6:	08 95       	ret

00002bb8 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    2bb8:	2b e0       	ldi	r18, 0x0B	; 11
    2bba:	88 e1       	ldi	r24, 0x18	; 24
    2bbc:	90 e0       	ldi	r25, 0x00	; 0
    2bbe:	0f b6       	in	r0, 0x3f	; 63
    2bc0:	f8 94       	cli
    2bc2:	a8 95       	wdr
    2bc4:	80 93 60 00 	sts	0x0060, r24
    2bc8:	0f be       	out	0x3f, r0	; 63
    2bca:	20 93 60 00 	sts	0x0060, r18
}
    2bce:	08 95       	ret

00002bd0 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    2bd0:	04 b6       	in	r0, 0x34	; 52
    2bd2:	03 fe       	sbrs	r0, 3
    2bd4:	06 c0       	rjmp	.+12     	; 0x2be2 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    2bd6:	84 b7       	in	r24, 0x34	; 52
    2bd8:	87 7f       	andi	r24, 0xF7	; 247
    2bda:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    2bdc:	80 e1       	ldi	r24, 0x10	; 16
    2bde:	0e 94 0e 11 	call	0x221c	; 0x221c <AddError>
	}
}
    2be2:	08 95       	ret

00002be4 <__udivmodqi4>:
    2be4:	99 1b       	sub	r25, r25
    2be6:	79 e0       	ldi	r23, 0x09	; 9
    2be8:	04 c0       	rjmp	.+8      	; 0x2bf2 <__udivmodqi4_ep>

00002bea <__udivmodqi4_loop>:
    2bea:	99 1f       	adc	r25, r25
    2bec:	96 17       	cp	r25, r22
    2bee:	08 f0       	brcs	.+2      	; 0x2bf2 <__udivmodqi4_ep>
    2bf0:	96 1b       	sub	r25, r22

00002bf2 <__udivmodqi4_ep>:
    2bf2:	88 1f       	adc	r24, r24
    2bf4:	7a 95       	dec	r23
    2bf6:	c9 f7       	brne	.-14     	; 0x2bea <__udivmodqi4_loop>
    2bf8:	80 95       	com	r24
    2bfa:	08 95       	ret

00002bfc <__divmodhi4>:
    2bfc:	97 fb       	bst	r25, 7
    2bfe:	09 2e       	mov	r0, r25
    2c00:	07 26       	eor	r0, r23
    2c02:	0a d0       	rcall	.+20     	; 0x2c18 <__divmodhi4_neg1>
    2c04:	77 fd       	sbrc	r23, 7
    2c06:	04 d0       	rcall	.+8      	; 0x2c10 <__divmodhi4_neg2>
    2c08:	0c d0       	rcall	.+24     	; 0x2c22 <__udivmodhi4>
    2c0a:	06 d0       	rcall	.+12     	; 0x2c18 <__divmodhi4_neg1>
    2c0c:	00 20       	and	r0, r0
    2c0e:	1a f4       	brpl	.+6      	; 0x2c16 <__divmodhi4_exit>

00002c10 <__divmodhi4_neg2>:
    2c10:	70 95       	com	r23
    2c12:	61 95       	neg	r22
    2c14:	7f 4f       	sbci	r23, 0xFF	; 255

00002c16 <__divmodhi4_exit>:
    2c16:	08 95       	ret

00002c18 <__divmodhi4_neg1>:
    2c18:	f6 f7       	brtc	.-4      	; 0x2c16 <__divmodhi4_exit>
    2c1a:	90 95       	com	r25
    2c1c:	81 95       	neg	r24
    2c1e:	9f 4f       	sbci	r25, 0xFF	; 255
    2c20:	08 95       	ret

00002c22 <__udivmodhi4>:
    2c22:	aa 1b       	sub	r26, r26
    2c24:	bb 1b       	sub	r27, r27
    2c26:	51 e1       	ldi	r21, 0x11	; 17
    2c28:	07 c0       	rjmp	.+14     	; 0x2c38 <__udivmodhi4_ep>

00002c2a <__udivmodhi4_loop>:
    2c2a:	aa 1f       	adc	r26, r26
    2c2c:	bb 1f       	adc	r27, r27
    2c2e:	a6 17       	cp	r26, r22
    2c30:	b7 07       	cpc	r27, r23
    2c32:	10 f0       	brcs	.+4      	; 0x2c38 <__udivmodhi4_ep>
    2c34:	a6 1b       	sub	r26, r22
    2c36:	b7 0b       	sbc	r27, r23

00002c38 <__udivmodhi4_ep>:
    2c38:	88 1f       	adc	r24, r24
    2c3a:	99 1f       	adc	r25, r25
    2c3c:	5a 95       	dec	r21
    2c3e:	a9 f7       	brne	.-22     	; 0x2c2a <__udivmodhi4_loop>
    2c40:	80 95       	com	r24
    2c42:	90 95       	com	r25
    2c44:	bc 01       	movw	r22, r24
    2c46:	cd 01       	movw	r24, r26
    2c48:	08 95       	ret

00002c4a <_exit>:
    2c4a:	f8 94       	cli

00002c4c <__stop_program>:
    2c4c:	ff cf       	rjmp	.-2      	; 0x2c4c <__stop_program>
