
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setfacl_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e8 <.init>:
  4017e8:	stp	x29, x30, [sp, #-16]!
  4017ec:	mov	x29, sp
  4017f0:	bl	401ce0 <ferror@plt+0x60>
  4017f4:	ldp	x29, x30, [sp], #16
  4017f8:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 416000 <ferror@plt+0x14380>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15380>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <acl_error@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15380>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15380>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <exit@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15380>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <acl_add_perm@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15380>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <acl_delete_perm@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15380>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <acl_entries@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15380>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <acl_cmp@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15380>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <acl_get_permset@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <getgrnam@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <opendir@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <acl_delete_def_file@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <fclose@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <fopen@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <malloc@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15380>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <acl_set_tag_type@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15380>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <chmod@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15380>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <acl_create_entry@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15380>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <strncmp@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15380>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <bindtextdomain@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15380>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <__libc_start_main@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15380>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fgetc@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15380>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <acl_get_tag_type@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15380>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <getpwnam@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15380>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <acl_equiv_mode@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <acl_copy_entry@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <seekdir@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__xpg_basename@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <readdir@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <realloc@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <acl_set_file@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <getpagesize@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <acl_from_mode@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <closedir@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <strerror@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <__gmon_start__@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <acl_set_qualifier@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <abort@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <acl_to_any_text@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <feof@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <textdomain@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <getopt_long@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <strcmp@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <acl_get_file@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <strtol@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <acl_init@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <free@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <ungetc@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <acl_get_entry@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <telldir@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <strchr@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <strcpy@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <getrlimit@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <acl_get_qualifier@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <__lxstat@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <acl_delete_entry@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <acl_get_perm@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <acl_dup@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <acl_calc_mask@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <__xstat@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <chown@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <acl_check@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <fprintf@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <fgets@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <setlocale@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

0000000000401c70 <acl_free@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c74:	ldr	x17, [x16, #552]
  401c78:	add	x16, x16, #0x228
  401c7c:	br	x17

0000000000401c80 <ferror@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c84:	ldr	x17, [x16, #560]
  401c88:	add	x16, x16, #0x230
  401c8c:	br	x17

Disassembly of section .text:

0000000000401c90 <.text>:
  401c90:	mov	x29, #0x0                   	// #0
  401c94:	mov	x30, #0x0                   	// #0
  401c98:	mov	x5, x0
  401c9c:	ldr	x1, [sp]
  401ca0:	add	x2, sp, #0x8
  401ca4:	mov	x6, sp
  401ca8:	movz	x0, #0x0, lsl #48
  401cac:	movk	x0, #0x0, lsl #32
  401cb0:	movk	x0, #0x40, lsl #16
  401cb4:	movk	x0, #0x4594
  401cb8:	movz	x3, #0x0, lsl #48
  401cbc:	movk	x3, #0x0, lsl #32
  401cc0:	movk	x3, #0x40, lsl #16
  401cc4:	movk	x3, #0x57a8
  401cc8:	movz	x4, #0x0, lsl #48
  401ccc:	movk	x4, #0x0, lsl #32
  401cd0:	movk	x4, #0x40, lsl #16
  401cd4:	movk	x4, #0x5828
  401cd8:	bl	401960 <__libc_start_main@plt>
  401cdc:	bl	401a70 <abort@plt>
  401ce0:	adrp	x0, 416000 <ferror@plt+0x14380>
  401ce4:	ldr	x0, [x0, #4064]
  401ce8:	cbz	x0, 401cf0 <ferror@plt+0x70>
  401cec:	b	401a50 <__gmon_start__@plt>
  401cf0:	ret
  401cf4:	nop
  401cf8:	adrp	x0, 417000 <ferror@plt+0x15380>
  401cfc:	add	x0, x0, #0x4e8
  401d00:	adrp	x1, 417000 <ferror@plt+0x15380>
  401d04:	add	x1, x1, #0x4e8
  401d08:	cmp	x1, x0
  401d0c:	b.eq	401d24 <ferror@plt+0xa4>  // b.none
  401d10:	adrp	x1, 405000 <ferror@plt+0x3380>
  401d14:	ldr	x1, [x1, #2120]
  401d18:	cbz	x1, 401d24 <ferror@plt+0xa4>
  401d1c:	mov	x16, x1
  401d20:	br	x16
  401d24:	ret
  401d28:	adrp	x0, 417000 <ferror@plt+0x15380>
  401d2c:	add	x0, x0, #0x4e8
  401d30:	adrp	x1, 417000 <ferror@plt+0x15380>
  401d34:	add	x1, x1, #0x4e8
  401d38:	sub	x1, x1, x0
  401d3c:	lsr	x2, x1, #63
  401d40:	add	x1, x2, x1, asr #3
  401d44:	cmp	xzr, x1, asr #1
  401d48:	asr	x1, x1, #1
  401d4c:	b.eq	401d64 <ferror@plt+0xe4>  // b.none
  401d50:	adrp	x2, 405000 <ferror@plt+0x3380>
  401d54:	ldr	x2, [x2, #2128]
  401d58:	cbz	x2, 401d64 <ferror@plt+0xe4>
  401d5c:	mov	x16, x2
  401d60:	br	x16
  401d64:	ret
  401d68:	stp	x29, x30, [sp, #-32]!
  401d6c:	mov	x29, sp
  401d70:	str	x19, [sp, #16]
  401d74:	adrp	x19, 417000 <ferror@plt+0x15380>
  401d78:	ldrb	w0, [x19, #1296]
  401d7c:	cbnz	w0, 401d8c <ferror@plt+0x10c>
  401d80:	bl	401cf8 <ferror@plt+0x78>
  401d84:	mov	w0, #0x1                   	// #1
  401d88:	strb	w0, [x19, #1296]
  401d8c:	ldr	x19, [sp, #16]
  401d90:	ldp	x29, x30, [sp], #32
  401d94:	ret
  401d98:	b	401d28 <ferror@plt+0xa8>
  401d9c:	sub	sp, sp, #0x40
  401da0:	stp	x22, x21, [sp, #32]
  401da4:	stp	x20, x19, [sp, #48]
  401da8:	mov	w19, w2
  401dac:	mov	w20, w1
  401db0:	mov	x21, x0
  401db4:	add	x2, sp, #0x8
  401db8:	mov	w1, wzr
  401dbc:	stp	x29, x30, [sp, #16]
  401dc0:	add	x29, sp, #0x10
  401dc4:	b	401dd4 <ferror@plt+0x154>
  401dc8:	add	x2, sp, #0x8
  401dcc:	mov	w1, #0x1                   	// #1
  401dd0:	mov	x0, x21
  401dd4:	bl	401b20 <acl_get_entry@plt>
  401dd8:	cmp	w0, #0x1
  401ddc:	b.ne	401e24 <ferror@plt+0x1a4>  // b.any
  401de0:	ldr	x0, [sp, #8]
  401de4:	add	x1, sp, #0x4
  401de8:	bl	401980 <acl_get_tag_type@plt>
  401dec:	ldr	w8, [sp, #4]
  401df0:	cmp	w8, w20
  401df4:	b.ne	401dc8 <ferror@plt+0x148>  // b.any
  401df8:	ldr	x0, [sp, #8]
  401dfc:	cmn	w19, #0x1
  401e00:	b.eq	401e28 <ferror@plt+0x1a8>  // b.none
  401e04:	bl	401b70 <acl_get_qualifier@plt>
  401e08:	cbz	x0, 401e28 <ferror@plt+0x1a8>
  401e0c:	ldr	w22, [x0]
  401e10:	bl	401c70 <acl_free@plt>
  401e14:	cmp	w22, w19
  401e18:	b.ne	401dc8 <ferror@plt+0x148>  // b.any
  401e1c:	ldr	x0, [sp, #8]
  401e20:	b	401e28 <ferror@plt+0x1a8>
  401e24:	mov	x0, xzr
  401e28:	ldp	x20, x19, [sp, #48]
  401e2c:	ldp	x22, x21, [sp, #32]
  401e30:	ldp	x29, x30, [sp, #16]
  401e34:	add	sp, sp, #0x40
  401e38:	ret
  401e3c:	sub	sp, sp, #0x30
  401e40:	stp	x29, x30, [sp, #16]
  401e44:	add	x29, sp, #0x10
  401e48:	add	x2, x29, #0x18
  401e4c:	mov	w1, wzr
  401e50:	str	x19, [sp, #32]
  401e54:	mov	x19, x0
  401e58:	bl	401b20 <acl_get_entry@plt>
  401e5c:	cmp	w0, #0x1
  401e60:	mov	w0, wzr
  401e64:	b.ne	401ea8 <ferror@plt+0x228>  // b.any
  401e68:	ldr	x0, [x29, #24]
  401e6c:	add	x1, sp, #0x8
  401e70:	bl	4018a0 <acl_get_permset@plt>
  401e74:	ldr	x0, [sp, #8]
  401e78:	mov	w1, #0x1                   	// #1
  401e7c:	bl	401ba0 <acl_get_perm@plt>
  401e80:	cbnz	w0, 401ea4 <ferror@plt+0x224>
  401e84:	add	x2, x29, #0x18
  401e88:	mov	w1, #0x1                   	// #1
  401e8c:	mov	x0, x19
  401e90:	bl	401b20 <acl_get_entry@plt>
  401e94:	cmp	w0, #0x1
  401e98:	b.eq	401e68 <ferror@plt+0x1e8>  // b.none
  401e9c:	mov	w0, wzr
  401ea0:	b	401ea8 <ferror@plt+0x228>
  401ea4:	mov	w0, #0x1                   	// #1
  401ea8:	ldr	x19, [sp, #32]
  401eac:	ldp	x29, x30, [sp, #16]
  401eb0:	add	sp, sp, #0x30
  401eb4:	ret
  401eb8:	sub	sp, sp, #0x40
  401ebc:	stp	x22, x21, [sp, #32]
  401ec0:	stp	x20, x19, [sp, #48]
  401ec4:	mov	w19, w3
  401ec8:	mov	x20, x2
  401ecc:	mov	w21, w1
  401ed0:	mov	x22, x0
  401ed4:	add	x2, sp, #0x8
  401ed8:	mov	w1, wzr
  401edc:	stp	x29, x30, [sp, #16]
  401ee0:	add	x29, sp, #0x10
  401ee4:	bl	401b20 <acl_get_entry@plt>
  401ee8:	cmp	w0, #0x1
  401eec:	b.ne	401f38 <ferror@plt+0x2b8>  // b.any
  401ef0:	ldr	x0, [sp, #8]
  401ef4:	add	x1, sp, #0x4
  401ef8:	bl	401980 <acl_get_tag_type@plt>
  401efc:	ldr	w8, [sp, #4]
  401f00:	cmp	w8, w21
  401f04:	b.eq	401f18 <ferror@plt+0x298>  // b.none
  401f08:	add	x2, sp, #0x8
  401f0c:	mov	w1, #0x1                   	// #1
  401f10:	mov	x0, x22
  401f14:	b	401ee4 <ferror@plt+0x264>
  401f18:	ldr	x21, [sp, #8]
  401f1c:	cbz	x21, 401f38 <ferror@plt+0x2b8>
  401f20:	add	x1, sp, #0x8
  401f24:	mov	x0, x20
  401f28:	bl	401930 <acl_create_entry@plt>
  401f2c:	cbz	w0, 401f50 <ferror@plt+0x2d0>
  401f30:	mov	w0, #0xffffffff            	// #-1
  401f34:	b	401f3c <ferror@plt+0x2bc>
  401f38:	mov	w0, #0x1                   	// #1
  401f3c:	ldp	x20, x19, [sp, #48]
  401f40:	ldp	x22, x21, [sp, #32]
  401f44:	ldp	x29, x30, [sp, #16]
  401f48:	add	sp, sp, #0x40
  401f4c:	ret
  401f50:	ldr	x0, [sp, #8]
  401f54:	mov	x1, x21
  401f58:	bl	4019b0 <acl_copy_entry@plt>
  401f5c:	ldr	x0, [sp, #8]
  401f60:	mov	w1, w19
  401f64:	bl	401910 <acl_set_tag_type@plt>
  401f68:	mov	w0, wzr
  401f6c:	b	401f3c <ferror@plt+0x2bc>
  401f70:	stp	x29, x30, [sp, #-48]!
  401f74:	mov	x8, x3
  401f78:	stp	x22, x21, [sp, #16]
  401f7c:	stp	x20, x19, [sp, #32]
  401f80:	mov	x20, x1
  401f84:	mov	x21, x0
  401f88:	mov	w2, #0x2c                  	// #44
  401f8c:	mov	w3, #0x10                  	// #16
  401f90:	mov	x0, x8
  401f94:	mov	x1, xzr
  401f98:	mov	x29, sp
  401f9c:	mov	x19, x4
  401fa0:	bl	401a80 <acl_to_any_text@plt>
  401fa4:	adrp	x1, 405000 <ferror@plt+0x3380>
  401fa8:	mov	x22, x0
  401fac:	add	x1, x1, #0x85e
  401fb0:	mov	w2, #0x2c                  	// #44
  401fb4:	mov	w3, #0x10                  	// #16
  401fb8:	mov	x0, x19
  401fbc:	bl	401a80 <acl_to_any_text@plt>
  401fc0:	adrp	x8, 405000 <ferror@plt+0x3380>
  401fc4:	add	x8, x8, #0x86c
  401fc8:	cmp	x22, #0x0
  401fcc:	csel	x3, x8, x22, eq  // eq = none
  401fd0:	cmp	x0, #0x0
  401fd4:	adrp	x1, 405000 <ferror@plt+0x3380>
  401fd8:	mov	x19, x0
  401fdc:	csel	x4, x8, x0, eq  // eq = none
  401fe0:	add	x1, x1, #0x861
  401fe4:	mov	x0, x21
  401fe8:	mov	x2, x20
  401fec:	bl	401c40 <fprintf@plt>
  401ff0:	mov	x0, x22
  401ff4:	bl	401c70 <acl_free@plt>
  401ff8:	mov	x0, x19
  401ffc:	ldp	x20, x19, [sp, #32]
  402000:	ldp	x22, x21, [sp, #16]
  402004:	ldp	x29, x30, [sp], #48
  402008:	b	401c70 <acl_free@plt>
  40200c:	sub	sp, sp, #0x150
  402010:	stp	x29, x30, [sp, #240]
  402014:	stp	x20, x19, [sp, #320]
  402018:	add	x29, sp, #0xf0
  40201c:	mov	x19, x0
  402020:	stp	x28, x27, [sp, #256]
  402024:	stp	x26, x25, [sp, #272]
  402028:	stp	x24, x23, [sp, #288]
  40202c:	stp	x22, x21, [sp, #304]
  402030:	stp	x1, x3, [sp, #16]
  402034:	stp	xzr, xzr, [x29, #-48]
  402038:	stp	xzr, xzr, [x29, #-64]
  40203c:	tbnz	w2, #10, 4024e0 <ferror@plt+0x860>
  402040:	mov	w22, w2
  402044:	tbz	w2, #9, 40205c <ferror@plt+0x3dc>
  402048:	mov	w23, wzr
  40204c:	tbnz	w22, #1, 402a44 <ferror@plt+0xdc4>
  402050:	mov	w8, #0x104                 	// #260
  402054:	and	w8, w22, w8
  402058:	cbz	w8, 402a44 <ferror@plt+0xdc4>
  40205c:	ldr	x8, [sp, #24]
  402060:	sub	x2, x29, #0x50
  402064:	mov	w1, wzr
  402068:	ldr	x0, [x8]
  40206c:	bl	403d58 <ferror@plt+0x20d8>
  402070:	mov	w23, w0
  402074:	cbz	w0, 402a44 <ferror@plt+0xdc4>
  402078:	str	x19, [sp, #8]
  40207c:	mov	w21, wzr
  402080:	mov	w20, wzr
  402084:	mov	w28, wzr
  402088:	cmp	w23, #0x1
  40208c:	mov	w19, wzr
  402090:	b.ne	40252c <ferror@plt+0x8ac>  // b.any
  402094:	mov	w20, #0x104                 	// #260
  402098:	mov	w21, wzr
  40209c:	mov	w28, wzr
  4020a0:	mov	w27, #0x1                   	// #1
  4020a4:	movk	w20, #0x1, lsl #16
  4020a8:	str	xzr, [sp]
  4020ac:	b	4020e4 <ferror@plt+0x464>
  4020b0:	ldr	x0, [x23]
  4020b4:	bl	401c70 <acl_free@plt>
  4020b8:	mov	w0, #0x5                   	// #5
  4020bc:	bl	401af0 <acl_init@plt>
  4020c0:	str	x0, [x23]
  4020c4:	cbz	x0, 4024a0 <ferror@plt+0x820>
  4020c8:	ldr	x8, [sp, #24]
  4020cc:	sub	x2, x29, #0x50
  4020d0:	mov	w1, #0x1                   	// #1
  4020d4:	ldr	x0, [x8]
  4020d8:	bl	403d58 <ferror@plt+0x20d8>
  4020dc:	cmp	w0, #0x1
  4020e0:	b.ne	402520 <ferror@plt+0x8a0>  // b.any
  4020e4:	ldur	x8, [x29, #-80]
  4020e8:	ldr	w19, [x8, #16]
  4020ec:	ldp	w24, w8, [x8, #4]
  4020f0:	cmp	w24, #0x8, lsl #12
  4020f4:	b.ne	40211c <ferror@plt+0x49c>  // b.any
  4020f8:	cmp	w8, #0x10
  4020fc:	mov	w8, #0x1                   	// #1
  402100:	str	w8, [sp]
  402104:	sub	x26, x29, #0x28
  402108:	csinc	w28, w28, wzr, ne  // ne = any
  40210c:	sub	x23, x29, #0x38
  402110:	ldr	x25, [x23]
  402114:	cbnz	x25, 4021c8 <ferror@plt+0x548>
  402118:	b	40213c <ferror@plt+0x4bc>
  40211c:	cmp	w8, #0x10
  402120:	mov	w8, #0x1                   	// #1
  402124:	sub	x26, x29, #0x30
  402128:	csinc	w21, w21, wzr, ne  // ne = any
  40212c:	sub	x23, x29, #0x40
  402130:	str	w8, [sp, #4]
  402134:	ldr	x25, [x23]
  402138:	cbnz	x25, 4021c8 <ferror@plt+0x548>
  40213c:	cmp	w24, #0x8, lsl #12
  402140:	str	xzr, [x23]
  402144:	b.eq	40215c <ferror@plt+0x4dc>  // b.none
  402148:	ldr	x8, [sp, #16]
  40214c:	ldr	w8, [x8, #16]
  402150:	and	w8, w8, #0xf000
  402154:	cmp	w8, #0x4, lsl #12
  402158:	b.ne	402190 <ferror@plt+0x510>  // b.any
  40215c:	ldr	x0, [sp, #8]
  402160:	mov	w1, w24
  402164:	bl	401ad0 <acl_get_file@plt>
  402168:	str	x0, [x26]
  40216c:	cbnz	x0, 4021b8 <ferror@plt+0x538>
  402170:	bl	401bf0 <__errno_location@plt>
  402174:	ldr	w8, [x0]
  402178:	cmp	w8, #0x5f
  40217c:	b.eq	402188 <ferror@plt+0x508>  // b.none
  402180:	cmp	w8, #0x26
  402184:	b.ne	4024a0 <ferror@plt+0x820>  // b.any
  402188:	cmp	w24, #0x4, lsl #12
  40218c:	b.ne	4021a4 <ferror@plt+0x524>  // b.any
  402190:	mov	w0, wzr
  402194:	bl	401af0 <acl_init@plt>
  402198:	str	x0, [x26]
  40219c:	cbnz	x0, 4021b8 <ferror@plt+0x538>
  4021a0:	b	4024a0 <ferror@plt+0x820>
  4021a4:	ldr	x8, [sp, #16]
  4021a8:	ldr	w0, [x8, #16]
  4021ac:	bl	401a20 <acl_from_mode@plt>
  4021b0:	str	x0, [x26]
  4021b4:	cbz	x0, 4024a0 <ferror@plt+0x820>
  4021b8:	bl	401bb0 <acl_dup@plt>
  4021bc:	mov	x25, x0
  4021c0:	str	x0, [x23]
  4021c4:	cbz	x0, 4024a0 <ferror@plt+0x820>
  4021c8:	tbz	w19, #3, 4021e8 <ferror@plt+0x568>
  4021cc:	ldr	x8, [sp, #16]
  4021d0:	and	w19, w19, #0xfffffff7
  4021d4:	ldr	w8, [x8, #16]
  4021d8:	and	w8, w8, #0xf000
  4021dc:	cmp	w8, #0x4, lsl #12
  4021e0:	b.ne	402278 <ferror@plt+0x5f8>  // b.any
  4021e4:	orr	w19, w19, #0x1
  4021e8:	ldur	x8, [x29, #-80]
  4021ec:	ldr	w9, [x8]
  4021f0:	cmp	w9, #0x5
  4021f4:	b.hi	402494 <ferror@plt+0x814>  // b.pmore
  4021f8:	adrp	x12, 405000 <ferror@plt+0x3380>
  4021fc:	add	x12, x12, #0x858
  402200:	adr	x10, 4020b0 <ferror@plt+0x430>
  402204:	ldrb	w11, [x12, x9]
  402208:	add	x10, x10, x11, lsl #2
  40220c:	br	x10
  402210:	ldr	x0, [x23]
  402214:	ldp	w1, w2, [x8, #8]
  402218:	bl	401d9c <ferror@plt+0x11c>
  40221c:	stur	x0, [x29, #-72]
  402220:	cbnz	x0, 402258 <ferror@plt+0x5d8>
  402224:	sub	x1, x29, #0x48
  402228:	mov	x0, x23
  40222c:	bl	401930 <acl_create_entry@plt>
  402230:	cbnz	w0, 4024a0 <ferror@plt+0x820>
  402234:	ldp	x8, x0, [x29, #-80]
  402238:	ldr	w1, [x8, #8]
  40223c:	bl	401910 <acl_set_tag_type@plt>
  402240:	ldur	x1, [x29, #-80]
  402244:	ldr	w8, [x1, #12]!
  402248:	cmn	w8, #0x1
  40224c:	b.eq	402258 <ferror@plt+0x5d8>  // b.none
  402250:	ldur	x0, [x29, #-72]
  402254:	bl	401a60 <acl_set_qualifier@plt>
  402258:	ldur	x0, [x29, #-72]
  40225c:	add	x1, sp, #0x20
  402260:	bl	4018a0 <acl_get_permset@plt>
  402264:	ldr	x0, [sp, #32]
  402268:	mov	w1, #0x4                   	// #4
  40226c:	tbnz	w19, #2, 40232c <ferror@plt+0x6ac>
  402270:	bl	401870 <acl_delete_perm@plt>
  402274:	b	402330 <ferror@plt+0x6b0>
  402278:	add	x2, sp, #0x20
  40227c:	mov	x0, x25
  402280:	mov	w1, wzr
  402284:	bl	401b20 <acl_get_entry@plt>
  402288:	cmp	w0, #0x1
  40228c:	b.ne	4021e8 <ferror@plt+0x568>  // b.any
  402290:	ldr	x0, [sp, #32]
  402294:	sub	x1, x29, #0x10
  402298:	bl	4018a0 <acl_get_permset@plt>
  40229c:	ldur	x0, [x29, #-16]
  4022a0:	mov	w1, #0x1                   	// #1
  4022a4:	bl	401ba0 <acl_get_perm@plt>
  4022a8:	cbnz	w0, 4021e4 <ferror@plt+0x564>
  4022ac:	add	x2, sp, #0x20
  4022b0:	mov	w1, #0x1                   	// #1
  4022b4:	mov	x0, x25
  4022b8:	b	402284 <ferror@plt+0x604>
  4022bc:	ldr	x0, [x23]
  4022c0:	ldp	w1, w2, [x8, #8]
  4022c4:	bl	401d9c <ferror@plt+0x11c>
  4022c8:	stur	x0, [x29, #-72]
  4022cc:	cbz	x0, 4020c8 <ferror@plt+0x448>
  4022d0:	mov	x1, x0
  4022d4:	ldr	x0, [x23]
  4022d8:	bl	401b90 <acl_delete_entry@plt>
  4022dc:	b	4020c8 <ferror@plt+0x448>
  4022e0:	ldur	x23, [x29, #-56]
  4022e4:	add	x2, sp, #0x20
  4022e8:	mov	w1, wzr
  4022ec:	mov	x0, x23
  4022f0:	bl	401b20 <acl_get_entry@plt>
  4022f4:	cmp	w0, #0x1
  4022f8:	b.ne	402324 <ferror@plt+0x6a4>  // b.any
  4022fc:	ldr	x0, [sp, #32]
  402300:	sub	x1, x29, #0x10
  402304:	bl	401980 <acl_get_tag_type@plt>
  402308:	ldur	w8, [x29, #-16]
  40230c:	cmp	w8, #0x10
  402310:	b.eq	402364 <ferror@plt+0x6e4>  // b.none
  402314:	add	x2, sp, #0x20
  402318:	mov	w1, #0x1                   	// #1
  40231c:	mov	x0, x23
  402320:	b	4022f0 <ferror@plt+0x670>
  402324:	mov	x8, xzr
  402328:	b	402368 <ferror@plt+0x6e8>
  40232c:	bl	401860 <acl_add_perm@plt>
  402330:	ldr	x0, [sp, #32]
  402334:	mov	w1, #0x2                   	// #2
  402338:	tbnz	w19, #1, 402344 <ferror@plt+0x6c4>
  40233c:	bl	401870 <acl_delete_perm@plt>
  402340:	b	402348 <ferror@plt+0x6c8>
  402344:	bl	401860 <acl_add_perm@plt>
  402348:	ldr	x0, [sp, #32]
  40234c:	mov	w1, #0x1                   	// #1
  402350:	tbnz	w19, #0, 40235c <ferror@plt+0x6dc>
  402354:	bl	401870 <acl_delete_perm@plt>
  402358:	b	4020c8 <ferror@plt+0x448>
  40235c:	bl	401860 <acl_add_perm@plt>
  402360:	b	4020c8 <ferror@plt+0x448>
  402364:	ldr	x8, [sp, #32]
  402368:	add	x2, sp, #0x20
  40236c:	mov	x0, x23
  402370:	mov	w1, wzr
  402374:	stur	x8, [x29, #-16]
  402378:	bl	401b20 <acl_get_entry@plt>
  40237c:	cmp	w0, #0x1
  402380:	b.ne	4023ac <ferror@plt+0x72c>  // b.any
  402384:	ldr	x0, [sp, #32]
  402388:	sub	x1, x29, #0x18
  40238c:	bl	401980 <acl_get_tag_type@plt>
  402390:	ldur	w8, [x29, #-24]
  402394:	cmp	w8, #0x4
  402398:	b.eq	4023b8 <ferror@plt+0x738>  // b.none
  40239c:	add	x2, sp, #0x20
  4023a0:	mov	w1, #0x1                   	// #1
  4023a4:	mov	x0, x23
  4023a8:	b	402378 <ferror@plt+0x6f8>
  4023ac:	mov	x24, xzr
  4023b0:	cbnz	x24, 4023c0 <ferror@plt+0x740>
  4023b4:	b	402438 <ferror@plt+0x7b8>
  4023b8:	ldr	x24, [sp, #32]
  4023bc:	cbz	x24, 402438 <ferror@plt+0x7b8>
  4023c0:	ldur	x0, [x29, #-16]
  4023c4:	cbz	x0, 402438 <ferror@plt+0x7b8>
  4023c8:	add	x1, sp, #0x20
  4023cc:	bl	4018a0 <acl_get_permset@plt>
  4023d0:	cbnz	w0, 402438 <ferror@plt+0x7b8>
  4023d4:	sub	x1, x29, #0x18
  4023d8:	mov	x0, x24
  4023dc:	bl	4018a0 <acl_get_permset@plt>
  4023e0:	cbnz	w0, 402438 <ferror@plt+0x7b8>
  4023e4:	ldr	x0, [sp, #32]
  4023e8:	mov	w1, #0x4                   	// #4
  4023ec:	bl	401ba0 <acl_get_perm@plt>
  4023f0:	cbnz	w0, 402400 <ferror@plt+0x780>
  4023f4:	ldur	x0, [x29, #-24]
  4023f8:	mov	w1, #0x4                   	// #4
  4023fc:	bl	401870 <acl_delete_perm@plt>
  402400:	ldr	x0, [sp, #32]
  402404:	mov	w1, #0x2                   	// #2
  402408:	bl	401ba0 <acl_get_perm@plt>
  40240c:	cbnz	w0, 40241c <ferror@plt+0x79c>
  402410:	ldur	x0, [x29, #-24]
  402414:	mov	w1, #0x2                   	// #2
  402418:	bl	401870 <acl_delete_perm@plt>
  40241c:	ldr	x0, [sp, #32]
  402420:	mov	w1, #0x1                   	// #1
  402424:	bl	401ba0 <acl_get_perm@plt>
  402428:	cbnz	w0, 402438 <ferror@plt+0x7b8>
  40242c:	ldur	x0, [x29, #-24]
  402430:	mov	w1, #0x1                   	// #1
  402434:	bl	401870 <acl_delete_perm@plt>
  402438:	sub	x2, x29, #0x10
  40243c:	mov	x0, x23
  402440:	mov	w1, wzr
  402444:	b	402454 <ferror@plt+0x7d4>
  402448:	sub	x2, x29, #0x10
  40244c:	mov	w1, #0x1                   	// #1
  402450:	mov	x0, x23
  402454:	bl	401b20 <acl_get_entry@plt>
  402458:	cmp	w0, #0x1
  40245c:	b.ne	4020c8 <ferror@plt+0x448>  // b.any
  402460:	ldur	x0, [x29, #-16]
  402464:	sub	x1, x29, #0x1c
  402468:	bl	401980 <acl_get_tag_type@plt>
  40246c:	ldur	w8, [x29, #-28]
  402470:	cmp	w8, #0x10
  402474:	b.hi	402448 <ferror@plt+0x7c8>  // b.pmore
  402478:	lsl	w8, w27, w8
  40247c:	tst	w8, w20
  402480:	b.eq	402448 <ferror@plt+0x7c8>  // b.none
  402484:	ldur	x1, [x29, #-16]
  402488:	mov	x0, x23
  40248c:	bl	401b90 <acl_delete_entry@plt>
  402490:	b	402448 <ferror@plt+0x7c8>
  402494:	bl	401bf0 <__errno_location@plt>
  402498:	mov	w8, #0x16                  	// #22
  40249c:	str	w8, [x0]
  4024a0:	adrp	x8, 417000 <ferror@plt+0x15380>
  4024a4:	adrp	x9, 417000 <ferror@plt+0x15380>
  4024a8:	ldr	x20, [x8, #1256]
  4024ac:	ldr	x21, [x9, #1352]
  4024b0:	bl	401bf0 <__errno_location@plt>
  4024b4:	ldr	w0, [x0]
  4024b8:	bl	401a40 <strerror@plt>
  4024bc:	ldr	x3, [sp, #8]
  4024c0:	adrp	x1, 405000 <ferror@plt+0x3380>
  4024c4:	mov	x4, x0
  4024c8:	add	x1, x1, #0x86e
  4024cc:	mov	x0, x20
  4024d0:	mov	x2, x21
  4024d4:	bl	401c40 <fprintf@plt>
  4024d8:	mov	w23, #0x1                   	// #1
  4024dc:	b	402a14 <ferror@plt+0xd94>
  4024e0:	adrp	x8, 417000 <ferror@plt+0x15380>
  4024e4:	adrp	x9, 417000 <ferror@plt+0x15380>
  4024e8:	ldr	x20, [x8, #1256]
  4024ec:	ldr	x21, [x9, #1352]
  4024f0:	bl	401bf0 <__errno_location@plt>
  4024f4:	ldr	w0, [x0]
  4024f8:	bl	401a40 <strerror@plt>
  4024fc:	adrp	x1, 405000 <ferror@plt+0x3380>
  402500:	mov	x4, x0
  402504:	add	x1, x1, #0x86e
  402508:	mov	x0, x20
  40250c:	mov	x2, x21
  402510:	mov	x3, x19
  402514:	bl	401c40 <fprintf@plt>
  402518:	mov	w23, #0x1                   	// #1
  40251c:	b	402a44 <ferror@plt+0xdc4>
  402520:	mov	w19, w21
  402524:	ldp	w21, w20, [sp]
  402528:	mov	w23, w0
  40252c:	tbnz	w23, #31, 4024a0 <ferror@plt+0x820>
  402530:	ldur	x0, [x29, #-64]
  402534:	cbz	x0, 40275c <ferror@plt+0xadc>
  402538:	bl	401880 <acl_entries@plt>
  40253c:	cbz	w0, 40275c <ferror@plt+0xadc>
  402540:	ldur	x23, [x29, #-64]
  402544:	add	x2, sp, #0x20
  402548:	mov	w1, wzr
  40254c:	mov	x0, x23
  402550:	bl	401b20 <acl_get_entry@plt>
  402554:	cmp	w0, #0x1
  402558:	b.ne	40258c <ferror@plt+0x90c>  // b.any
  40255c:	ldr	x0, [sp, #32]
  402560:	sub	x1, x29, #0x10
  402564:	bl	401980 <acl_get_tag_type@plt>
  402568:	ldur	w8, [x29, #-16]
  40256c:	cmp	w8, #0x1
  402570:	b.eq	402584 <ferror@plt+0x904>  // b.none
  402574:	add	x2, sp, #0x20
  402578:	mov	w1, #0x1                   	// #1
  40257c:	mov	x0, x23
  402580:	b	402550 <ferror@plt+0x8d0>
  402584:	ldr	x8, [sp, #32]
  402588:	cbnz	x8, 4025f4 <ferror@plt+0x974>
  40258c:	ldur	x0, [x29, #-56]
  402590:	cbnz	x0, 4025e4 <ferror@plt+0x964>
  402594:	ldr	x0, [sp, #8]
  402598:	mov	w1, #0x8000                	// #32768
  40259c:	stur	xzr, [x29, #-56]
  4025a0:	bl	401ad0 <acl_get_file@plt>
  4025a4:	stur	x0, [x29, #-40]
  4025a8:	cbnz	x0, 4025d8 <ferror@plt+0x958>
  4025ac:	bl	401bf0 <__errno_location@plt>
  4025b0:	ldr	w8, [x0]
  4025b4:	cmp	w8, #0x5f
  4025b8:	b.eq	4025c4 <ferror@plt+0x944>  // b.none
  4025bc:	cmp	w8, #0x26
  4025c0:	b.ne	4024a0 <ferror@plt+0x820>  // b.any
  4025c4:	ldr	x8, [sp, #16]
  4025c8:	ldr	w0, [x8, #16]
  4025cc:	bl	401a20 <acl_from_mode@plt>
  4025d0:	stur	x0, [x29, #-40]
  4025d4:	cbz	x0, 4024a0 <ferror@plt+0x820>
  4025d8:	bl	401bb0 <acl_dup@plt>
  4025dc:	stur	x0, [x29, #-56]
  4025e0:	cbz	x0, 4024a0 <ferror@plt+0x820>
  4025e4:	sub	x2, x29, #0x40
  4025e8:	mov	w1, #0x1                   	// #1
  4025ec:	mov	w3, #0x1                   	// #1
  4025f0:	bl	401eb8 <ferror@plt+0x238>
  4025f4:	ldur	x23, [x29, #-64]
  4025f8:	add	x2, sp, #0x20
  4025fc:	mov	w1, wzr
  402600:	mov	x0, x23
  402604:	bl	401b20 <acl_get_entry@plt>
  402608:	cmp	w0, #0x1
  40260c:	b.ne	402640 <ferror@plt+0x9c0>  // b.any
  402610:	ldr	x0, [sp, #32]
  402614:	sub	x1, x29, #0x10
  402618:	bl	401980 <acl_get_tag_type@plt>
  40261c:	ldur	w8, [x29, #-16]
  402620:	cmp	w8, #0x4
  402624:	b.eq	402638 <ferror@plt+0x9b8>  // b.none
  402628:	add	x2, sp, #0x20
  40262c:	mov	w1, #0x1                   	// #1
  402630:	mov	x0, x23
  402634:	b	402604 <ferror@plt+0x984>
  402638:	ldr	x8, [sp, #32]
  40263c:	cbnz	x8, 4026a8 <ferror@plt+0xa28>
  402640:	ldur	x0, [x29, #-56]
  402644:	cbnz	x0, 402698 <ferror@plt+0xa18>
  402648:	ldr	x0, [sp, #8]
  40264c:	mov	w1, #0x8000                	// #32768
  402650:	stur	xzr, [x29, #-56]
  402654:	bl	401ad0 <acl_get_file@plt>
  402658:	stur	x0, [x29, #-40]
  40265c:	cbnz	x0, 40268c <ferror@plt+0xa0c>
  402660:	bl	401bf0 <__errno_location@plt>
  402664:	ldr	w8, [x0]
  402668:	cmp	w8, #0x5f
  40266c:	b.eq	402678 <ferror@plt+0x9f8>  // b.none
  402670:	cmp	w8, #0x26
  402674:	b.ne	4024a0 <ferror@plt+0x820>  // b.any
  402678:	ldr	x8, [sp, #16]
  40267c:	ldr	w0, [x8, #16]
  402680:	bl	401a20 <acl_from_mode@plt>
  402684:	stur	x0, [x29, #-40]
  402688:	cbz	x0, 4024a0 <ferror@plt+0x820>
  40268c:	bl	401bb0 <acl_dup@plt>
  402690:	stur	x0, [x29, #-56]
  402694:	cbz	x0, 4024a0 <ferror@plt+0x820>
  402698:	sub	x2, x29, #0x40
  40269c:	mov	w1, #0x4                   	// #4
  4026a0:	mov	w3, #0x4                   	// #4
  4026a4:	bl	401eb8 <ferror@plt+0x238>
  4026a8:	ldur	x23, [x29, #-64]
  4026ac:	add	x2, sp, #0x20
  4026b0:	mov	w1, wzr
  4026b4:	mov	x0, x23
  4026b8:	bl	401b20 <acl_get_entry@plt>
  4026bc:	cmp	w0, #0x1
  4026c0:	b.ne	4026f4 <ferror@plt+0xa74>  // b.any
  4026c4:	ldr	x0, [sp, #32]
  4026c8:	sub	x1, x29, #0x10
  4026cc:	bl	401980 <acl_get_tag_type@plt>
  4026d0:	ldur	w8, [x29, #-16]
  4026d4:	cmp	w8, #0x20
  4026d8:	b.eq	4026ec <ferror@plt+0xa6c>  // b.none
  4026dc:	add	x2, sp, #0x20
  4026e0:	mov	w1, #0x1                   	// #1
  4026e4:	mov	x0, x23
  4026e8:	b	4026b8 <ferror@plt+0xa38>
  4026ec:	ldr	x8, [sp, #32]
  4026f0:	cbnz	x8, 40275c <ferror@plt+0xadc>
  4026f4:	ldur	x0, [x29, #-56]
  4026f8:	cbnz	x0, 40274c <ferror@plt+0xacc>
  4026fc:	ldr	x0, [sp, #8]
  402700:	mov	w1, #0x8000                	// #32768
  402704:	stur	xzr, [x29, #-56]
  402708:	bl	401ad0 <acl_get_file@plt>
  40270c:	stur	x0, [x29, #-40]
  402710:	cbnz	x0, 402740 <ferror@plt+0xac0>
  402714:	bl	401bf0 <__errno_location@plt>
  402718:	ldr	w8, [x0]
  40271c:	cmp	w8, #0x5f
  402720:	b.eq	40272c <ferror@plt+0xaac>  // b.none
  402724:	cmp	w8, #0x26
  402728:	b.ne	4024a0 <ferror@plt+0x820>  // b.any
  40272c:	ldr	x8, [sp, #16]
  402730:	ldr	w0, [x8, #16]
  402734:	bl	401a20 <acl_from_mode@plt>
  402738:	stur	x0, [x29, #-40]
  40273c:	cbz	x0, 4024a0 <ferror@plt+0x820>
  402740:	bl	401bb0 <acl_dup@plt>
  402744:	stur	x0, [x29, #-56]
  402748:	cbz	x0, 4024a0 <ferror@plt+0x820>
  40274c:	sub	x2, x29, #0x40
  402750:	mov	w1, #0x20                  	// #32
  402754:	mov	w3, #0x20                  	// #32
  402758:	bl	401eb8 <ferror@plt+0x238>
  40275c:	cbz	w21, 402820 <ferror@plt+0xba0>
  402760:	ldur	x0, [x29, #-56]
  402764:	cbz	x0, 402820 <ferror@plt+0xba0>
  402768:	mov	x1, xzr
  40276c:	bl	4019a0 <acl_equiv_mode@plt>
  402770:	cbz	w0, 402808 <ferror@plt+0xb88>
  402774:	cbnz	w28, 4027d8 <ferror@plt+0xb58>
  402778:	ldur	x23, [x29, #-56]
  40277c:	add	x2, sp, #0x20
  402780:	mov	w1, wzr
  402784:	mov	x0, x23
  402788:	bl	401b20 <acl_get_entry@plt>
  40278c:	cmp	w0, #0x1
  402790:	b.ne	4027c4 <ferror@plt+0xb44>  // b.any
  402794:	ldr	x0, [sp, #32]
  402798:	sub	x1, x29, #0x10
  40279c:	bl	401980 <acl_get_tag_type@plt>
  4027a0:	ldur	w8, [x29, #-16]
  4027a4:	cmp	w8, #0x10
  4027a8:	b.eq	4027bc <ferror@plt+0xb3c>  // b.none
  4027ac:	add	x2, sp, #0x20
  4027b0:	mov	w1, #0x1                   	// #1
  4027b4:	mov	x0, x23
  4027b8:	b	402788 <ferror@plt+0xb08>
  4027bc:	ldr	x8, [sp, #32]
  4027c0:	cbnz	x8, 4027d8 <ferror@plt+0xb58>
  4027c4:	ldur	x0, [x29, #-56]
  4027c8:	sub	x2, x29, #0x38
  4027cc:	mov	w1, #0x4                   	// #4
  4027d0:	mov	w3, #0x10                  	// #16
  4027d4:	bl	401eb8 <ferror@plt+0x238>
  4027d8:	adrp	x8, 417000 <ferror@plt+0x15380>
  4027dc:	ldr	w10, [x8, #1380]
  4027e0:	cmp	w28, #0x0
  4027e4:	cset	w8, eq  // eq = none
  4027e8:	cmp	w10, #0x1
  4027ec:	cset	w9, eq  // eq = none
  4027f0:	cmn	w10, #0x1
  4027f4:	b.eq	402808 <ferror@plt+0xb88>  // b.none
  4027f8:	orr	w8, w8, w9
  4027fc:	cbz	w8, 402808 <ferror@plt+0xb88>
  402800:	sub	x0, x29, #0x38
  402804:	bl	401bd0 <acl_calc_mask@plt>
  402808:	ldur	x0, [x29, #-56]
  40280c:	sub	x1, x29, #0x18
  402810:	bl	401c30 <acl_check@plt>
  402814:	tbnz	w0, #31, 4024a0 <ferror@plt+0x820>
  402818:	mov	w23, w0
  40281c:	cbnz	w0, 40288c <ferror@plt+0xc0c>
  402820:	ldur	x0, [x29, #-64]
  402824:	cbz	x0, 402944 <ferror@plt+0xcc4>
  402828:	bl	401880 <acl_entries@plt>
  40282c:	cbz	w20, 40291c <ferror@plt+0xc9c>
  402830:	cbz	w0, 40291c <ferror@plt+0xc9c>
  402834:	ldur	x0, [x29, #-64]
  402838:	mov	x1, xzr
  40283c:	bl	4019a0 <acl_equiv_mode@plt>
  402840:	cbz	w0, 402904 <ferror@plt+0xc84>
  402844:	cbnz	w19, 4028d4 <ferror@plt+0xc54>
  402848:	ldur	x23, [x29, #-64]
  40284c:	add	x2, sp, #0x20
  402850:	mov	w1, wzr
  402854:	mov	x0, x23
  402858:	bl	401b20 <acl_get_entry@plt>
  40285c:	cmp	w0, #0x1
  402860:	b.ne	4028c0 <ferror@plt+0xc40>  // b.any
  402864:	ldr	x0, [sp, #32]
  402868:	sub	x1, x29, #0x10
  40286c:	bl	401980 <acl_get_tag_type@plt>
  402870:	ldur	w8, [x29, #-16]
  402874:	cmp	w8, #0x10
  402878:	b.eq	4028b8 <ferror@plt+0xc38>  // b.none
  40287c:	add	x2, sp, #0x20
  402880:	mov	w1, #0x1                   	// #1
  402884:	mov	x0, x23
  402888:	b	402858 <ferror@plt+0xbd8>
  40288c:	ldur	x0, [x29, #-56]
  402890:	mov	w2, #0x2c                  	// #44
  402894:	mov	x1, xzr
  402898:	mov	w3, wzr
  40289c:	bl	401a80 <acl_to_any_text@plt>
  4028a0:	adrp	x8, 417000 <ferror@plt+0x15380>
  4028a4:	ldr	x20, [x8, #1256]
  4028a8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4028ac:	mov	x21, x0
  4028b0:	add	x1, x1, #0x87a
  4028b4:	b	402bc4 <ferror@plt+0xf44>
  4028b8:	ldr	x8, [sp, #32]
  4028bc:	cbnz	x8, 4028d4 <ferror@plt+0xc54>
  4028c0:	ldur	x0, [x29, #-64]
  4028c4:	sub	x2, x29, #0x40
  4028c8:	mov	w1, #0x4                   	// #4
  4028cc:	mov	w3, #0x10                  	// #16
  4028d0:	bl	401eb8 <ferror@plt+0x238>
  4028d4:	adrp	x8, 417000 <ferror@plt+0x15380>
  4028d8:	ldr	w10, [x8, #1380]
  4028dc:	cmp	w19, #0x0
  4028e0:	cset	w8, eq  // eq = none
  4028e4:	cmp	w10, #0x1
  4028e8:	cset	w9, eq  // eq = none
  4028ec:	cmn	w10, #0x1
  4028f0:	b.eq	402904 <ferror@plt+0xc84>  // b.none
  4028f4:	orr	w8, w8, w9
  4028f8:	cbz	w8, 402904 <ferror@plt+0xc84>
  4028fc:	sub	x0, x29, #0x40
  402900:	bl	401bd0 <acl_calc_mask@plt>
  402904:	ldur	x0, [x29, #-64]
  402908:	sub	x1, x29, #0x18
  40290c:	bl	401c30 <acl_check@plt>
  402910:	tbnz	w0, #31, 4024a0 <ferror@plt+0x820>
  402914:	mov	w23, w0
  402918:	cbnz	w0, 402b9c <ferror@plt+0xf1c>
  40291c:	ldur	x0, [x29, #-64]
  402920:	cbz	x0, 402944 <ferror@plt+0xcc4>
  402924:	tbz	w22, #0, 402944 <ferror@plt+0xcc4>
  402928:	ldr	x8, [sp, #16]
  40292c:	ldr	w8, [x8, #16]
  402930:	and	w8, w8, #0xf000
  402934:	cmp	w8, #0x4, lsl #12
  402938:	b.eq	402944 <ferror@plt+0xcc4>  // b.none
  40293c:	bl	401c70 <acl_free@plt>
  402940:	stur	xzr, [x29, #-64]
  402944:	ldur	x1, [x29, #-56]
  402948:	cbz	x1, 402968 <ferror@plt+0xce8>
  40294c:	ldur	x0, [x29, #-40]
  402950:	cbz	x0, 402968 <ferror@plt+0xce8>
  402954:	bl	401890 <acl_cmp@plt>
  402958:	cbnz	w0, 402968 <ferror@plt+0xce8>
  40295c:	ldur	x0, [x29, #-56]
  402960:	bl	401c70 <acl_free@plt>
  402964:	stur	xzr, [x29, #-56]
  402968:	ldur	x1, [x29, #-64]
  40296c:	cbz	x1, 40298c <ferror@plt+0xd0c>
  402970:	ldur	x0, [x29, #-48]
  402974:	cbz	x0, 40298c <ferror@plt+0xd0c>
  402978:	bl	401890 <acl_cmp@plt>
  40297c:	cbnz	w0, 40298c <ferror@plt+0xd0c>
  402980:	ldur	x0, [x29, #-64]
  402984:	bl	401c70 <acl_free@plt>
  402988:	stur	xzr, [x29, #-64]
  40298c:	adrp	x8, 417000 <ferror@plt+0x15380>
  402990:	ldr	w8, [x8, #1392]
  402994:	cbz	w8, 402a68 <ferror@plt+0xde8>
  402998:	adrp	x8, 417000 <ferror@plt+0x15380>
  40299c:	ldp	x21, x0, [x29, #-64]
  4029a0:	ldr	x20, [x8, #1280]
  4029a4:	mov	w2, #0x2c                  	// #44
  4029a8:	mov	w3, #0x10                  	// #16
  4029ac:	mov	x1, xzr
  4029b0:	bl	401a80 <acl_to_any_text@plt>
  4029b4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4029b8:	mov	x22, x0
  4029bc:	add	x1, x1, #0x85e
  4029c0:	mov	w2, #0x2c                  	// #44
  4029c4:	mov	w3, #0x10                  	// #16
  4029c8:	mov	x0, x21
  4029cc:	bl	401a80 <acl_to_any_text@plt>
  4029d0:	adrp	x8, 405000 <ferror@plt+0x3380>
  4029d4:	ldr	x2, [sp, #8]
  4029d8:	add	x8, x8, #0x86c
  4029dc:	cmp	x22, #0x0
  4029e0:	csel	x3, x8, x22, eq  // eq = none
  4029e4:	cmp	x0, #0x0
  4029e8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4029ec:	mov	x21, x0
  4029f0:	csel	x4, x8, x0, eq  // eq = none
  4029f4:	add	x1, x1, #0x861
  4029f8:	mov	x0, x20
  4029fc:	bl	401c40 <fprintf@plt>
  402a00:	mov	x0, x22
  402a04:	bl	401c70 <acl_free@plt>
  402a08:	mov	x0, x21
  402a0c:	bl	401c70 <acl_free@plt>
  402a10:	mov	w23, wzr
  402a14:	ldur	x0, [x29, #-56]
  402a18:	cbz	x0, 402a20 <ferror@plt+0xda0>
  402a1c:	bl	401c70 <acl_free@plt>
  402a20:	ldur	x0, [x29, #-40]
  402a24:	cbz	x0, 402a2c <ferror@plt+0xdac>
  402a28:	bl	401c70 <acl_free@plt>
  402a2c:	ldur	x0, [x29, #-64]
  402a30:	cbz	x0, 402a38 <ferror@plt+0xdb8>
  402a34:	bl	401c70 <acl_free@plt>
  402a38:	ldur	x0, [x29, #-48]
  402a3c:	cbz	x0, 402a44 <ferror@plt+0xdc4>
  402a40:	bl	401c70 <acl_free@plt>
  402a44:	mov	w0, w23
  402a48:	ldp	x20, x19, [sp, #320]
  402a4c:	ldp	x22, x21, [sp, #304]
  402a50:	ldp	x24, x23, [sp, #288]
  402a54:	ldp	x26, x25, [sp, #272]
  402a58:	ldp	x28, x27, [sp, #256]
  402a5c:	ldp	x29, x30, [sp, #240]
  402a60:	add	sp, sp, #0x150
  402a64:	ret
  402a68:	ldur	x0, [x29, #-56]
  402a6c:	ldr	x20, [sp, #8]
  402a70:	cbz	x0, 402af4 <ferror@plt+0xe74>
  402a74:	sub	x1, x29, #0x10
  402a78:	stur	wzr, [x29, #-16]
  402a7c:	bl	4019a0 <acl_equiv_mode@plt>
  402a80:	ldur	x2, [x29, #-56]
  402a84:	mov	w22, w0
  402a88:	mov	w1, #0x8000                	// #32768
  402a8c:	mov	x0, x20
  402a90:	bl	401a00 <acl_set_file@plt>
  402a94:	cbz	w0, 402ae8 <ferror@plt+0xe68>
  402a98:	bl	401bf0 <__errno_location@plt>
  402a9c:	ldr	w8, [x0]
  402aa0:	cmp	w8, #0x5f
  402aa4:	b.eq	402ab0 <ferror@plt+0xe30>  // b.none
  402aa8:	cmp	w8, #0x26
  402aac:	b.ne	4024a0 <ferror@plt+0x820>  // b.any
  402ab0:	cbnz	w22, 4024a0 <ferror@plt+0x820>
  402ab4:	add	x2, sp, #0x20
  402ab8:	mov	w0, wzr
  402abc:	mov	x1, x20
  402ac0:	bl	401c10 <__xstat@plt>
  402ac4:	cbnz	w0, 4024a0 <ferror@plt+0x820>
  402ac8:	ldr	w8, [sp, #48]
  402acc:	ldur	w9, [x29, #-16]
  402ad0:	mov	x0, x20
  402ad4:	and	w8, w8, #0xe00
  402ad8:	orr	w1, w9, w8
  402adc:	stur	w1, [x29, #-16]
  402ae0:	bl	401920 <chmod@plt>
  402ae4:	cbnz	w0, 4024a0 <ferror@plt+0x820>
  402ae8:	ldur	w8, [x29, #-16]
  402aec:	ldr	x9, [sp, #24]
  402af0:	str	w8, [x9, #8]
  402af4:	ldur	x0, [x29, #-64]
  402af8:	cbz	x0, 402a10 <ferror@plt+0xd90>
  402afc:	ldr	x8, [sp, #16]
  402b00:	ldr	w8, [x8, #16]
  402b04:	and	w19, w8, #0xf000
  402b08:	bl	401880 <acl_entries@plt>
  402b0c:	cmp	w19, #0x4, lsl #12
  402b10:	b.ne	402b30 <ferror@plt+0xeb0>  // b.any
  402b14:	cbz	w0, 402b70 <ferror@plt+0xef0>
  402b18:	ldur	x2, [x29, #-64]
  402b1c:	mov	w1, #0x4000                	// #16384
  402b20:	mov	x0, x20
  402b24:	bl	401a00 <acl_set_file@plt>
  402b28:	cbz	w0, 402a10 <ferror@plt+0xd90>
  402b2c:	b	4024a0 <ferror@plt+0x820>
  402b30:	cbz	w0, 402a10 <ferror@plt+0xd90>
  402b34:	adrp	x8, 417000 <ferror@plt+0x15380>
  402b38:	mov	x19, x20
  402b3c:	ldr	x20, [x8, #1256]
  402b40:	adrp	x1, 405000 <ferror@plt+0x3380>
  402b44:	add	x1, x1, #0x8e1
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	mov	x0, xzr
  402b50:	bl	401bc0 <dcgettext@plt>
  402b54:	adrp	x8, 417000 <ferror@plt+0x15380>
  402b58:	ldr	x2, [x8, #1352]
  402b5c:	mov	x1, x0
  402b60:	mov	x0, x20
  402b64:	mov	x3, x19
  402b68:	bl	401c40 <fprintf@plt>
  402b6c:	b	4024d8 <ferror@plt+0x858>
  402b70:	mov	x0, x20
  402b74:	bl	4018d0 <acl_delete_def_file@plt>
  402b78:	cbz	w0, 402a10 <ferror@plt+0xd90>
  402b7c:	bl	401bf0 <__errno_location@plt>
  402b80:	ldr	w8, [x0]
  402b84:	mov	w23, wzr
  402b88:	cmp	w8, #0x26
  402b8c:	b.eq	402a14 <ferror@plt+0xd94>  // b.none
  402b90:	cmp	w8, #0x5f
  402b94:	b.eq	402a14 <ferror@plt+0xd94>  // b.none
  402b98:	b	4024a0 <ferror@plt+0x820>
  402b9c:	ldur	x0, [x29, #-64]
  402ba0:	mov	w2, #0x2c                  	// #44
  402ba4:	mov	x1, xzr
  402ba8:	mov	w3, wzr
  402bac:	bl	401a80 <acl_to_any_text@plt>
  402bb0:	adrp	x8, 417000 <ferror@plt+0x15380>
  402bb4:	ldr	x20, [x8, #1256]
  402bb8:	adrp	x1, 405000 <ferror@plt+0x3380>
  402bbc:	mov	x21, x0
  402bc0:	add	x1, x1, #0x8ad
  402bc4:	mov	w2, #0x5                   	// #5
  402bc8:	mov	x0, xzr
  402bcc:	bl	401bc0 <dcgettext@plt>
  402bd0:	adrp	x8, 417000 <ferror@plt+0x15380>
  402bd4:	ldr	x22, [x8, #1352]
  402bd8:	mov	x24, x0
  402bdc:	mov	w0, w23
  402be0:	bl	401830 <acl_error@plt>
  402be4:	ldur	w8, [x29, #-24]
  402be8:	ldr	x3, [sp, #8]
  402bec:	mov	x5, x0
  402bf0:	mov	x0, x20
  402bf4:	add	w6, w8, #0x1
  402bf8:	mov	x1, x24
  402bfc:	mov	x2, x22
  402c00:	mov	x4, x21
  402c04:	bl	401c40 <fprintf@plt>
  402c08:	mov	x0, x21
  402c0c:	bl	401c70 <acl_free@plt>
  402c10:	b	4024d8 <ferror@plt+0x858>
  402c14:	sub	sp, sp, #0x60
  402c18:	stp	x29, x30, [sp, #16]
  402c1c:	stp	x26, x25, [sp, #32]
  402c20:	stp	x24, x23, [sp, #48]
  402c24:	stp	x22, x21, [sp, #64]
  402c28:	stp	x20, x19, [sp, #80]
  402c2c:	add	x29, sp, #0x10
  402c30:	mov	w21, w2
  402c34:	mov	w22, w1
  402c38:	mov	x20, x0
  402c3c:	bl	403c0c <ferror@plt+0x1f8c>
  402c40:	mov	x19, x0
  402c44:	cbz	x0, 4033f8 <ferror@plt+0x1778>
  402c48:	tst	w21, #0x40
  402c4c:	mov	w8, #0x8000                	// #32768
  402c50:	mov	w9, #0x4000                	// #16384
  402c54:	movi	d0, #0xffffffff
  402c58:	csel	w8, w9, w8, ne  // ne = any
  402c5c:	stp	w22, w8, [x19]
  402c60:	stur	d0, [x19, #12]
  402c64:	tbnz	w21, #5, 402c70 <ferror@plt+0xff0>
  402c68:	ldr	x25, [x20]
  402c6c:	b	402d44 <ferror@plt+0x10c4>
  402c70:	ldr	x25, [x20]
  402c74:	mov	x9, #0x2600                	// #9728
  402c78:	mov	w8, #0x1                   	// #1
  402c7c:	movk	x9, #0x1, lsl #32
  402c80:	mov	x22, x25
  402c84:	ldrb	w23, [x22]
  402c88:	cmp	w23, #0x20
  402c8c:	b.hi	402ca4 <ferror@plt+0x1024>  // b.pmore
  402c90:	lsl	x10, x8, x23
  402c94:	tst	x10, x9
  402c98:	b.eq	402ca4 <ferror@plt+0x1024>  // b.none
  402c9c:	add	x22, x22, #0x1
  402ca0:	b	402c84 <ferror@plt+0x1004>
  402ca4:	adrp	x1, 405000 <ferror@plt+0x3380>
  402ca8:	add	x1, x1, #0xa81
  402cac:	mov	w2, #0x7                   	// #7
  402cb0:	mov	x0, x22
  402cb4:	mov	w24, #0x7                   	// #7
  402cb8:	bl	401940 <strncmp@plt>
  402cbc:	cbz	w0, 402ccc <ferror@plt+0x104c>
  402cc0:	cmp	w23, #0x64
  402cc4:	b.ne	402d44 <ferror@plt+0x10c4>  // b.any
  402cc8:	mov	w24, #0x1                   	// #1
  402ccc:	mov	x9, #0x2600                	// #9728
  402cd0:	add	x22, x22, x24
  402cd4:	mov	w8, #0x1                   	// #1
  402cd8:	movk	x9, #0x1, lsl #32
  402cdc:	ldrb	w10, [x22]
  402ce0:	cmp	w10, #0x3a
  402ce4:	b.hi	402d44 <ferror@plt+0x10c4>  // b.pmore
  402ce8:	lsl	x11, x8, x10
  402cec:	tst	x11, x9
  402cf0:	b.eq	402cfc <ferror@plt+0x107c>  // b.none
  402cf4:	add	x22, x22, #0x1
  402cf8:	b	402cdc <ferror@plt+0x105c>
  402cfc:	mov	w8, #0x1                   	// #1
  402d00:	mov	x9, #0x1                   	// #1
  402d04:	lsl	x8, x8, x10
  402d08:	movk	x9, #0x1000, lsl #32
  402d0c:	tst	x8, x9
  402d10:	b.eq	402d20 <ferror@plt+0x10a0>  // b.none
  402d14:	str	x22, [x20]
  402d18:	tbz	w21, #6, 402d34 <ferror@plt+0x10b4>
  402d1c:	b	403314 <ferror@plt+0x1694>
  402d20:	cmp	x10, #0x3a
  402d24:	b.ne	402d44 <ferror@plt+0x10c4>  // b.any
  402d28:	add	x22, x22, #0x1
  402d2c:	str	x22, [x20]
  402d30:	tbnz	w21, #6, 403314 <ferror@plt+0x1694>
  402d34:	mov	w8, #0x4000                	// #16384
  402d38:	mov	x25, x22
  402d3c:	str	w8, [x19, #4]
  402d40:	b	402d48 <ferror@plt+0x10c8>
  402d44:	mov	x22, x25
  402d48:	ldrb	w23, [x22]
  402d4c:	sub	w8, w23, #0x67
  402d50:	ror	w8, w8, #1
  402d54:	cmp	w8, #0x7
  402d58:	b.hi	4031bc <ferror@plt+0x153c>  // b.pmore
  402d5c:	adrp	x9, 405000 <ferror@plt+0x3380>
  402d60:	add	x9, x9, #0x912
  402d64:	adr	x10, 402d74 <ferror@plt+0x10f4>
  402d68:	ldrh	w11, [x9, x8, lsl #1]
  402d6c:	add	x10, x10, x11, lsl #2
  402d70:	br	x10
  402d74:	mov	x9, #0x2600                	// #9728
  402d78:	mov	w8, #0x1                   	// #1
  402d7c:	movk	x9, #0x1, lsl #32
  402d80:	and	w10, w23, #0xff
  402d84:	cmp	w10, #0x20
  402d88:	b.hi	402e34 <ferror@plt+0x11b4>  // b.pmore
  402d8c:	and	x10, x23, #0xff
  402d90:	lsl	x10, x8, x10
  402d94:	tst	x10, x9
  402d98:	b.eq	402e34 <ferror@plt+0x11b4>  // b.none
  402d9c:	ldrb	w23, [x22, #1]!
  402da0:	b	402d80 <ferror@plt+0x1100>
  402da4:	mov	x9, #0x2600                	// #9728
  402da8:	mov	w8, #0x1                   	// #1
  402dac:	movk	x9, #0x1, lsl #32
  402db0:	and	w10, w23, #0xff
  402db4:	cmp	w10, #0x20
  402db8:	b.hi	402e90 <ferror@plt+0x1210>  // b.pmore
  402dbc:	and	x10, x23, #0xff
  402dc0:	lsl	x10, x8, x10
  402dc4:	tst	x10, x9
  402dc8:	b.eq	402e90 <ferror@plt+0x1210>  // b.none
  402dcc:	ldrb	w23, [x22, #1]!
  402dd0:	b	402db0 <ferror@plt+0x1130>
  402dd4:	mov	x9, #0x2600                	// #9728
  402dd8:	mov	w8, #0x1                   	// #1
  402ddc:	movk	x9, #0x1, lsl #32
  402de0:	and	w10, w23, #0xff
  402de4:	cmp	w10, #0x20
  402de8:	b.hi	402eec <ferror@plt+0x126c>  // b.pmore
  402dec:	and	x10, x23, #0xff
  402df0:	lsl	x10, x8, x10
  402df4:	tst	x10, x9
  402df8:	b.eq	402eec <ferror@plt+0x126c>  // b.none
  402dfc:	ldrb	w23, [x22, #1]!
  402e00:	b	402de0 <ferror@plt+0x1160>
  402e04:	mov	x9, #0x2600                	// #9728
  402e08:	mov	w8, #0x1                   	// #1
  402e0c:	movk	x9, #0x1, lsl #32
  402e10:	and	w10, w23, #0xff
  402e14:	cmp	w10, #0x20
  402e18:	b.hi	402f48 <ferror@plt+0x12c8>  // b.pmore
  402e1c:	and	x10, x23, #0xff
  402e20:	lsl	x10, x8, x10
  402e24:	tst	x10, x9
  402e28:	b.eq	402f48 <ferror@plt+0x12c8>  // b.none
  402e2c:	ldrb	w23, [x22, #1]!
  402e30:	b	402e10 <ferror@plt+0x1190>
  402e34:	adrp	x1, 405000 <ferror@plt+0x3380>
  402e38:	add	x1, x1, #0x96d
  402e3c:	mov	w2, #0x5                   	// #5
  402e40:	mov	x0, x22
  402e44:	mov	w24, #0x5                   	// #5
  402e48:	bl	401940 <strncmp@plt>
  402e4c:	cbz	w0, 402e60 <ferror@plt+0x11e0>
  402e50:	and	w8, w23, #0xff
  402e54:	cmp	w8, #0x67
  402e58:	b.ne	4031bc <ferror@plt+0x153c>  // b.any
  402e5c:	mov	w24, #0x1                   	// #1
  402e60:	mov	x9, #0x2600                	// #9728
  402e64:	add	x26, x22, x24
  402e68:	mov	w8, #0x1                   	// #1
  402e6c:	movk	x9, #0x1, lsl #32
  402e70:	ldrb	w10, [x26]
  402e74:	cmp	w10, #0x3a
  402e78:	b.hi	4031bc <ferror@plt+0x153c>  // b.pmore
  402e7c:	lsl	x11, x8, x10
  402e80:	tst	x11, x9
  402e84:	b.eq	402fa4 <ferror@plt+0x1324>  // b.none
  402e88:	add	x26, x26, #0x1
  402e8c:	b	402e70 <ferror@plt+0x11f0>
  402e90:	adrp	x1, 405000 <ferror@plt+0x3380>
  402e94:	add	x1, x1, #0xa6a
  402e98:	mov	w2, #0x4                   	// #4
  402e9c:	mov	x0, x22
  402ea0:	mov	w24, #0x4                   	// #4
  402ea4:	bl	401940 <strncmp@plt>
  402ea8:	cbz	w0, 402ebc <ferror@plt+0x123c>
  402eac:	and	w8, w23, #0xff
  402eb0:	cmp	w8, #0x6d
  402eb4:	b.ne	4031bc <ferror@plt+0x153c>  // b.any
  402eb8:	mov	w24, #0x1                   	// #1
  402ebc:	mov	x10, #0x2600                	// #9728
  402ec0:	add	x8, x22, x24
  402ec4:	mov	w9, #0x1                   	// #1
  402ec8:	movk	x10, #0x1, lsl #32
  402ecc:	ldrb	w11, [x8]
  402ed0:	cmp	w11, #0x3a
  402ed4:	b.hi	4031bc <ferror@plt+0x153c>  // b.pmore
  402ed8:	lsl	x12, x9, x11
  402edc:	tst	x12, x10
  402ee0:	b.eq	402ffc <ferror@plt+0x137c>  // b.none
  402ee4:	add	x8, x8, #0x1
  402ee8:	b	402ecc <ferror@plt+0x124c>
  402eec:	adrp	x1, 405000 <ferror@plt+0x3380>
  402ef0:	add	x1, x1, #0x973
  402ef4:	mov	w2, #0x5                   	// #5
  402ef8:	mov	x0, x22
  402efc:	mov	w24, #0x5                   	// #5
  402f00:	bl	401940 <strncmp@plt>
  402f04:	cbz	w0, 402f18 <ferror@plt+0x1298>
  402f08:	and	w8, w23, #0xff
  402f0c:	cmp	w8, #0x6f
  402f10:	b.ne	4031bc <ferror@plt+0x153c>  // b.any
  402f14:	mov	w24, #0x1                   	// #1
  402f18:	mov	x10, #0x2600                	// #9728
  402f1c:	add	x8, x22, x24
  402f20:	mov	w9, #0x1                   	// #1
  402f24:	movk	x10, #0x1, lsl #32
  402f28:	ldrb	w11, [x8]
  402f2c:	cmp	w11, #0x3a
  402f30:	b.hi	4031bc <ferror@plt+0x153c>  // b.pmore
  402f34:	lsl	x12, x9, x11
  402f38:	tst	x12, x10
  402f3c:	b.eq	403050 <ferror@plt+0x13d0>  // b.none
  402f40:	add	x8, x8, #0x1
  402f44:	b	402f28 <ferror@plt+0x12a8>
  402f48:	adrp	x1, 405000 <ferror@plt+0x3380>
  402f4c:	add	x1, x1, #0x968
  402f50:	mov	w2, #0x4                   	// #4
  402f54:	mov	x0, x22
  402f58:	mov	w24, #0x4                   	// #4
  402f5c:	bl	401940 <strncmp@plt>
  402f60:	cbz	w0, 402f74 <ferror@plt+0x12f4>
  402f64:	and	w8, w23, #0xff
  402f68:	cmp	w8, #0x75
  402f6c:	b.ne	4031bc <ferror@plt+0x153c>  // b.any
  402f70:	mov	w24, #0x1                   	// #1
  402f74:	mov	x10, #0x2600                	// #9728
  402f78:	add	x8, x22, x24
  402f7c:	mov	w9, #0x1                   	// #1
  402f80:	movk	x10, #0x1, lsl #32
  402f84:	ldrb	w11, [x8]
  402f88:	cmp	w11, #0x3a
  402f8c:	b.hi	4031bc <ferror@plt+0x153c>  // b.pmore
  402f90:	lsl	x12, x9, x11
  402f94:	tst	x12, x10
  402f98:	b.eq	4030a4 <ferror@plt+0x1424>  // b.none
  402f9c:	add	x8, x8, #0x1
  402fa0:	b	402f84 <ferror@plt+0x1304>
  402fa4:	mov	w8, #0x1                   	// #1
  402fa8:	mov	x9, #0x1                   	// #1
  402fac:	lsl	x8, x8, x10
  402fb0:	movk	x9, #0x1000, lsl #32
  402fb4:	tst	x8, x9
  402fb8:	b.ne	402fc8 <ferror@plt+0x1348>  // b.any
  402fbc:	cmp	x10, #0x3a
  402fc0:	b.ne	4031bc <ferror@plt+0x153c>  // b.any
  402fc4:	add	x26, x26, #0x1
  402fc8:	mov	x10, #0x2600                	// #9728
  402fcc:	mov	w8, #0x1                   	// #1
  402fd0:	movk	x10, #0x1, lsl #32
  402fd4:	mov	x23, x26
  402fd8:	str	x26, [x20]
  402fdc:	ldrb	w9, [x23]
  402fe0:	cmp	w9, #0x20
  402fe4:	b.hi	4030c8 <ferror@plt+0x1448>  // b.pmore
  402fe8:	lsl	x11, x8, x9
  402fec:	tst	x11, x10
  402ff0:	b.eq	4030c8 <ferror@plt+0x1448>  // b.none
  402ff4:	add	x23, x23, #0x1
  402ff8:	b	402fdc <ferror@plt+0x135c>
  402ffc:	mov	w9, #0x1                   	// #1
  403000:	mov	x10, #0x1                   	// #1
  403004:	lsl	x9, x9, x11
  403008:	movk	x10, #0x1000, lsl #32
  40300c:	tst	x9, x10
  403010:	b.ne	403020 <ferror@plt+0x13a0>  // b.any
  403014:	cmp	x11, #0x3a
  403018:	b.ne	4031bc <ferror@plt+0x153c>  // b.any
  40301c:	add	x8, x8, #0x1
  403020:	mov	x10, #0x2600                	// #9728
  403024:	mov	w9, #0x1                   	// #1
  403028:	movk	x10, #0x1, lsl #32
  40302c:	str	x8, [x20]
  403030:	ldrb	w11, [x8]
  403034:	cmp	w11, #0x3a
  403038:	b.hi	40318c <ferror@plt+0x150c>  // b.pmore
  40303c:	lsl	x12, x9, x11
  403040:	tst	x12, x10
  403044:	b.eq	40317c <ferror@plt+0x14fc>  // b.none
  403048:	add	x8, x8, #0x1
  40304c:	b	40302c <ferror@plt+0x13ac>
  403050:	mov	w9, #0x1                   	// #1
  403054:	mov	x10, #0x1                   	// #1
  403058:	lsl	x9, x9, x11
  40305c:	movk	x10, #0x1000, lsl #32
  403060:	tst	x9, x10
  403064:	b.ne	403074 <ferror@plt+0x13f4>  // b.any
  403068:	cmp	x11, #0x3a
  40306c:	b.ne	4031bc <ferror@plt+0x153c>  // b.any
  403070:	add	x8, x8, #0x1
  403074:	mov	x10, #0x2600                	// #9728
  403078:	mov	w9, #0x1                   	// #1
  40307c:	movk	x10, #0x1, lsl #32
  403080:	str	x8, [x20]
  403084:	ldrb	w11, [x8]
  403088:	cmp	w11, #0x3a
  40308c:	b.hi	4031a4 <ferror@plt+0x1524>  // b.pmore
  403090:	lsl	x12, x9, x11
  403094:	tst	x12, x10
  403098:	b.eq	403194 <ferror@plt+0x1514>  // b.none
  40309c:	add	x8, x8, #0x1
  4030a0:	b	403080 <ferror@plt+0x1400>
  4030a4:	mov	w9, #0x1                   	// #1
  4030a8:	mov	x10, #0x1                   	// #1
  4030ac:	lsl	x9, x9, x11
  4030b0:	movk	x10, #0x1000, lsl #32
  4030b4:	tst	x9, x10
  4030b8:	b.eq	4031ac <ferror@plt+0x152c>  // b.none
  4030bc:	mov	x25, x8
  4030c0:	str	x8, [x20]
  4030c4:	b	4031bc <ferror@plt+0x153c>
  4030c8:	mov	x11, #0x2401                	// #9217
  4030cc:	movk	x11, #0x1000, lsl #32
  4030d0:	mov	x8, xzr
  4030d4:	mov	w10, #0x1                   	// #1
  4030d8:	movk	x11, #0x400, lsl #48
  4030dc:	b	4030ec <ferror@plt+0x146c>
  4030e0:	add	x9, x23, x8
  4030e4:	ldrb	w9, [x9, #1]
  4030e8:	add	x8, x8, #0x1
  4030ec:	and	w12, w9, #0xff
  4030f0:	cmp	w12, #0x3a
  4030f4:	and	x9, x9, #0xff
  4030f8:	b.hi	4030e0 <ferror@plt+0x1460>  // b.pmore
  4030fc:	lsl	x9, x10, x9
  403100:	tst	x9, x11
  403104:	b.eq	4030e0 <ferror@plt+0x1460>  // b.none
  403108:	add	x25, x23, x8
  40310c:	cbz	x8, 40331c <ferror@plt+0x169c>
  403110:	sub	x24, x25, x23
  403114:	add	x0, x24, #0x1
  403118:	bl	401900 <malloc@plt>
  40311c:	mov	x22, x0
  403120:	cbz	x0, 403320 <ferror@plt+0x16a0>
  403124:	mov	x0, x22
  403128:	mov	x1, x23
  40312c:	mov	x2, x24
  403130:	bl	401820 <memcpy@plt>
  403134:	add	x8, x24, x22
  403138:	cmp	x24, #0x1
  40313c:	sub	x8, x8, #0x1
  403140:	b.lt	403174 <ferror@plt+0x14f4>  // b.tstop
  403144:	mov	x10, #0x2600                	// #9728
  403148:	mov	w9, #0x1                   	// #1
  40314c:	movk	x10, #0x1, lsl #32
  403150:	ldrb	w11, [x8]
  403154:	cmp	w11, #0x20
  403158:	b.hi	403174 <ferror@plt+0x14f4>  // b.pmore
  40315c:	lsl	x11, x9, x11
  403160:	tst	x11, x10
  403164:	b.eq	403174 <ferror@plt+0x14f4>  // b.none
  403168:	sub	x8, x8, #0x1
  40316c:	cmp	x8, x22
  403170:	b.cs	403150 <ferror@plt+0x14d0>  // b.hs, b.nlast
  403174:	strb	wzr, [x8, #1]
  403178:	b	403320 <ferror@plt+0x16a0>
  40317c:	cmp	x11, #0x3a
  403180:	b.ne	40318c <ferror@plt+0x150c>  // b.any
  403184:	add	x8, x8, #0x1
  403188:	str	x8, [x20]
  40318c:	mov	w8, #0x10                  	// #16
  403190:	b	403304 <ferror@plt+0x1684>
  403194:	cmp	x11, #0x3a
  403198:	b.ne	4031a4 <ferror@plt+0x1524>  // b.any
  40319c:	add	x8, x8, #0x1
  4031a0:	str	x8, [x20]
  4031a4:	mov	w8, #0x20                  	// #32
  4031a8:	b	403304 <ferror@plt+0x1684>
  4031ac:	cmp	x11, #0x3a
  4031b0:	b.ne	4031bc <ferror@plt+0x153c>  // b.any
  4031b4:	add	x25, x8, #0x1
  4031b8:	str	x25, [x20]
  4031bc:	mov	x10, #0x2600                	// #9728
  4031c0:	mov	w8, #0x1                   	// #1
  4031c4:	movk	x10, #0x1, lsl #32
  4031c8:	mov	x23, x25
  4031cc:	ldrb	w9, [x23]
  4031d0:	cmp	w9, #0x20
  4031d4:	b.hi	4031ec <ferror@plt+0x156c>  // b.pmore
  4031d8:	lsl	x11, x8, x9
  4031dc:	tst	x11, x10
  4031e0:	b.eq	4031ec <ferror@plt+0x156c>  // b.none
  4031e4:	add	x23, x23, #0x1
  4031e8:	b	4031cc <ferror@plt+0x154c>
  4031ec:	mov	x11, #0x2401                	// #9217
  4031f0:	movk	x11, #0x1000, lsl #32
  4031f4:	mov	x8, xzr
  4031f8:	mov	w10, #0x1                   	// #1
  4031fc:	movk	x11, #0x400, lsl #48
  403200:	b	403210 <ferror@plt+0x1590>
  403204:	add	x9, x23, x8
  403208:	ldrb	w9, [x9, #1]
  40320c:	add	x8, x8, #0x1
  403210:	and	w12, w9, #0xff
  403214:	cmp	w12, #0x3a
  403218:	and	x9, x9, #0xff
  40321c:	b.hi	403204 <ferror@plt+0x1584>  // b.pmore
  403220:	lsl	x9, x10, x9
  403224:	tst	x9, x11
  403228:	b.eq	403204 <ferror@plt+0x1584>  // b.none
  40322c:	add	x26, x23, x8
  403230:	cbz	x8, 4032a0 <ferror@plt+0x1620>
  403234:	sub	x24, x26, x23
  403238:	add	x0, x24, #0x1
  40323c:	bl	401900 <malloc@plt>
  403240:	mov	x22, x0
  403244:	cbz	x0, 4032a4 <ferror@plt+0x1624>
  403248:	mov	x0, x22
  40324c:	mov	x1, x23
  403250:	mov	x2, x24
  403254:	bl	401820 <memcpy@plt>
  403258:	add	x8, x24, x22
  40325c:	cmp	x24, #0x1
  403260:	sub	x8, x8, #0x1
  403264:	b.lt	403298 <ferror@plt+0x1618>  // b.tstop
  403268:	mov	x10, #0x2600                	// #9728
  40326c:	mov	w9, #0x1                   	// #1
  403270:	movk	x10, #0x1, lsl #32
  403274:	ldrb	w11, [x8]
  403278:	cmp	w11, #0x20
  40327c:	b.hi	403298 <ferror@plt+0x1618>  // b.pmore
  403280:	lsl	x11, x9, x11
  403284:	tst	x11, x10
  403288:	b.eq	403298 <ferror@plt+0x1618>  // b.none
  40328c:	sub	x8, x8, #0x1
  403290:	cmp	x8, x22
  403294:	b.cs	403274 <ferror@plt+0x15f4>  // b.hs, b.nlast
  403298:	strb	wzr, [x8, #1]
  40329c:	b	4032a4 <ferror@plt+0x1624>
  4032a0:	mov	x22, xzr
  4032a4:	mov	x8, x26
  4032a8:	ldrb	w9, [x8], #1
  4032ac:	cmp	w9, #0x3a
  4032b0:	csel	x8, x8, x26, eq  // eq = none
  4032b4:	str	x8, [x20]
  4032b8:	cbz	x22, 403300 <ferror@plt+0x1680>
  4032bc:	mov	w8, #0x2                   	// #2
  4032c0:	mov	x0, x22
  4032c4:	str	w8, [x19, #8]
  4032c8:	bl	40513c <ferror@plt+0x34bc>
  4032cc:	add	x1, sp, #0x8
  4032d0:	mov	w2, wzr
  4032d4:	mov	x23, x0
  4032d8:	bl	401ae0 <strtol@plt>
  4032dc:	ldr	x8, [sp, #8]
  4032e0:	ldrb	w8, [x8]
  4032e4:	cbz	w8, 403380 <ferror@plt+0x1700>
  4032e8:	mov	x0, x23
  4032ec:	bl	401990 <getpwnam@plt>
  4032f0:	cbz	x0, 40330c <ferror@plt+0x168c>
  4032f4:	ldr	w8, [x0, #16]
  4032f8:	str	w8, [x19, #12]
  4032fc:	b	403390 <ferror@plt+0x1710>
  403300:	mov	w8, #0x1                   	// #1
  403304:	str	w8, [x19, #8]
  403308:	b	403398 <ferror@plt+0x1718>
  40330c:	mov	x0, x22
  403310:	bl	401b00 <free@plt>
  403314:	str	x25, [x20]
  403318:	b	4033ec <ferror@plt+0x176c>
  40331c:	mov	x22, xzr
  403320:	mov	x8, x25
  403324:	ldrb	w9, [x8], #1
  403328:	cmp	w9, #0x3a
  40332c:	csel	x8, x8, x25, eq  // eq = none
  403330:	str	x8, [x20]
  403334:	cbz	x22, 40353c <ferror@plt+0x18bc>
  403338:	mov	w8, #0x8                   	// #8
  40333c:	mov	x0, x22
  403340:	str	w8, [x19, #8]
  403344:	bl	40513c <ferror@plt+0x34bc>
  403348:	add	x1, sp, #0x8
  40334c:	mov	w2, wzr
  403350:	mov	x23, x0
  403354:	bl	401ae0 <strtol@plt>
  403358:	ldr	x8, [sp, #8]
  40335c:	ldrb	w8, [x8]
  403360:	cbz	w8, 403380 <ferror@plt+0x1700>
  403364:	mov	x0, x23
  403368:	bl	4018b0 <getgrnam@plt>
  40336c:	cbnz	x0, 4032f4 <ferror@plt+0x1674>
  403370:	mov	x0, x22
  403374:	bl	401b00 <free@plt>
  403378:	str	x26, [x20]
  40337c:	b	4033ec <ferror@plt+0x176c>
  403380:	and	w8, w0, #0xffff
  403384:	cmp	x0, #0x0
  403388:	csel	x8, x8, x0, lt  // lt = tstop
  40338c:	str	w8, [x19, #12]
  403390:	mov	x0, x22
  403394:	bl	401b00 <free@plt>
  403398:	ldr	x8, [x20]
  40339c:	mov	x10, #0x2600                	// #9728
  4033a0:	mov	w9, #0x1                   	// #1
  4033a4:	movk	x10, #0x1, lsl #32
  4033a8:	add	x8, x8, #0x1
  4033ac:	ldurb	w11, [x8, #-1]
  4033b0:	cmp	w11, #0x2c
  4033b4:	b.hi	403418 <ferror@plt+0x1798>  // b.pmore
  4033b8:	lsl	x12, x9, x11
  4033bc:	tst	x12, x10
  4033c0:	b.eq	4033d0 <ferror@plt+0x1750>  // b.none
  4033c4:	str	x8, [x20]
  4033c8:	add	x8, x8, #0x1
  4033cc:	b	4033ac <ferror@plt+0x172c>
  4033d0:	mov	w9, #0x1                   	// #1
  4033d4:	mov	x10, #0x1                   	// #1
  4033d8:	lsl	x9, x9, x11
  4033dc:	movk	x10, #0x1000, lsl #32
  4033e0:	tst	x9, x10
  4033e4:	b.eq	403418 <ferror@plt+0x1798>  // b.none
  4033e8:	tbnz	w21, #1, 4033f8 <ferror@plt+0x1778>
  4033ec:	mov	x0, x19
  4033f0:	bl	403c30 <ferror@plt+0x1fb0>
  4033f4:	mov	x19, xzr
  4033f8:	mov	x0, x19
  4033fc:	ldp	x20, x19, [sp, #80]
  403400:	ldp	x22, x21, [sp, #64]
  403404:	ldp	x24, x23, [sp, #48]
  403408:	ldp	x26, x25, [sp, #32]
  40340c:	ldp	x29, x30, [sp, #16]
  403410:	add	sp, sp, #0x60
  403414:	ret
  403418:	tbz	w21, #0, 4033f8 <ferror@plt+0x1778>
  40341c:	mov	x10, #0x2600                	// #9728
  403420:	mov	w9, #0x1                   	// #1
  403424:	movk	x10, #0x1, lsl #32
  403428:	and	w12, w11, #0xff
  40342c:	cmp	w12, #0x20
  403430:	b.hi	403450 <ferror@plt+0x17d0>  // b.pmore
  403434:	and	x12, x11, #0xff
  403438:	lsl	x12, x9, x12
  40343c:	tst	x12, x10
  403440:	b.eq	403450 <ferror@plt+0x17d0>  // b.none
  403444:	str	x8, [x20]
  403448:	ldrb	w11, [x8], #1
  40344c:	b	403428 <ferror@plt+0x17a8>
  403450:	and	w9, w11, #0xf8
  403454:	cmp	w9, #0x30
  403458:	b.ne	4034a8 <ferror@plt+0x1828>  // b.any
  40345c:	sub	x9, x8, #0x1
  403460:	str	wzr, [x19, #16]
  403464:	ldrb	w10, [x9]
  403468:	cmp	w10, #0x30
  40346c:	b.ne	403484 <ferror@plt+0x1804>  // b.any
  403470:	str	x8, [x20]
  403474:	ldrb	w10, [x8], #1
  403478:	cmp	w10, #0x30
  40347c:	b.eq	403470 <ferror@plt+0x17f0>  // b.none
  403480:	sub	x9, x8, #0x1
  403484:	sub	w8, w10, #0x31
  403488:	cmp	w8, #0x6
  40348c:	b.hi	4033f8 <ferror@plt+0x1778>  // b.pmore
  403490:	add	x8, x9, #0x1
  403494:	str	x8, [x20]
  403498:	ldrb	w8, [x9]
  40349c:	sub	w8, w8, #0x30
  4034a0:	str	w8, [x19, #16]
  4034a4:	b	4033f8 <ferror@plt+0x1778>
  4034a8:	adrp	x10, 405000 <ferror@plt+0x3380>
  4034ac:	mov	x9, xzr
  4034b0:	add	x10, x10, #0x922
  4034b4:	b	4034d8 <ferror@plt+0x1858>
  4034b8:	ldr	w11, [x19, #16]
  4034bc:	tbnz	w11, #3, 4033ec <ferror@plt+0x176c>
  4034c0:	orr	w11, w11, #0x8
  4034c4:	str	w11, [x19, #16]
  4034c8:	add	x11, x8, x9
  4034cc:	str	x11, [x20]
  4034d0:	ldrb	w11, [x8, x9]
  4034d4:	add	x9, x9, #0x1
  4034d8:	and	w12, w11, #0xff
  4034dc:	sub	w11, w12, #0x58
  4034e0:	cmp	w11, #0x20
  4034e4:	b.hi	403508 <ferror@plt+0x1888>  // b.pmore
  4034e8:	adr	x12, 4034b8 <ferror@plt+0x1838>
  4034ec:	ldrb	w13, [x10, x11]
  4034f0:	add	x12, x12, x13, lsl #2
  4034f4:	br	x12
  4034f8:	ldr	w11, [x19, #16]
  4034fc:	tbnz	w11, #2, 4033ec <ferror@plt+0x176c>
  403500:	orr	w11, w11, #0x4
  403504:	b	4034c4 <ferror@plt+0x1844>
  403508:	cmp	w12, #0x2d
  40350c:	b.eq	4034c8 <ferror@plt+0x1848>  // b.none
  403510:	b	403534 <ferror@plt+0x18b4>
  403514:	ldr	w11, [x19, #16]
  403518:	tbnz	w11, #1, 4033ec <ferror@plt+0x176c>
  40351c:	orr	w11, w11, #0x2
  403520:	b	4034c4 <ferror@plt+0x1844>
  403524:	ldr	w11, [x19, #16]
  403528:	tbnz	w11, #0, 4033ec <ferror@plt+0x176c>
  40352c:	orr	w11, w11, #0x1
  403530:	b	4034c4 <ferror@plt+0x1844>
  403534:	cbnz	w9, 4033f8 <ferror@plt+0x1778>
  403538:	b	4033ec <ferror@plt+0x176c>
  40353c:	mov	w8, #0x4                   	// #4
  403540:	b	403304 <ferror@plt+0x1684>
  403544:	sub	sp, sp, #0x60
  403548:	stp	x24, x23, [sp, #48]
  40354c:	stp	x22, x21, [sp, #64]
  403550:	stp	x20, x19, [sp, #80]
  403554:	mov	w21, w4
  403558:	mov	w22, w3
  40355c:	mov	x19, x2
  403560:	mov	x20, x1
  403564:	mov	x23, x0
  403568:	stp	x29, x30, [sp, #16]
  40356c:	stp	x26, x25, [sp, #32]
  403570:	add	x29, sp, #0x10
  403574:	str	x1, [sp, #8]
  403578:	cbz	x2, 403584 <ferror@plt+0x1904>
  40357c:	mov	w8, #0xffffffff            	// #-1
  403580:	str	w8, [x19]
  403584:	ldrb	w8, [x20]
  403588:	cbz	w8, 403608 <ferror@plt+0x1988>
  40358c:	mov	x26, #0x2600                	// #9728
  403590:	mov	w25, #0x1                   	// #1
  403594:	movk	x26, #0x1, lsl #32
  403598:	add	x0, sp, #0x8
  40359c:	mov	w1, w22
  4035a0:	mov	w2, w21
  4035a4:	bl	402c14 <ferror@plt+0xf94>
  4035a8:	cbz	x0, 403610 <ferror@plt+0x1990>
  4035ac:	mov	x24, x0
  4035b0:	mov	x0, x23
  4035b4:	mov	x1, x24
  4035b8:	bl	403ca8 <ferror@plt+0x2028>
  4035bc:	cbnz	w0, 403634 <ferror@plt+0x19b4>
  4035c0:	ldr	x8, [sp, #8]
  4035c4:	add	x8, x8, #0x1
  4035c8:	ldurb	w9, [x8, #-1]
  4035cc:	cmp	w9, #0x2c
  4035d0:	b.hi	403610 <ferror@plt+0x1990>  // b.pmore
  4035d4:	lsl	x10, x25, x9
  4035d8:	tst	x10, x26
  4035dc:	b.eq	4035e8 <ferror@plt+0x1968>  // b.none
  4035e0:	str	x8, [sp, #8]
  4035e4:	b	4035c4 <ferror@plt+0x1944>
  4035e8:	cbz	x9, 403608 <ferror@plt+0x1988>
  4035ec:	cmp	x9, #0x2c
  4035f0:	b.ne	403610 <ferror@plt+0x1990>  // b.any
  4035f4:	str	x8, [sp, #8]
  4035f8:	ldrb	w8, [x8]
  4035fc:	mov	w0, wzr
  403600:	cbnz	w8, 403598 <ferror@plt+0x1918>
  403604:	b	403644 <ferror@plt+0x19c4>
  403608:	mov	w0, wzr
  40360c:	b	403644 <ferror@plt+0x19c4>
  403610:	bl	401bf0 <__errno_location@plt>
  403614:	mov	w8, #0x16                  	// #22
  403618:	str	w8, [x0]
  40361c:	cbz	x19, 403640 <ferror@plt+0x19c0>
  403620:	ldr	w8, [sp, #8]
  403624:	mov	w0, #0xffffffff            	// #-1
  403628:	sub	w8, w8, w20
  40362c:	str	w8, [x19]
  403630:	b	403644 <ferror@plt+0x19c4>
  403634:	mov	x0, x24
  403638:	bl	403c30 <ferror@plt+0x1fb0>
  40363c:	cbnz	x19, 403620 <ferror@plt+0x19a0>
  403640:	mov	w0, #0xffffffff            	// #-1
  403644:	ldp	x20, x19, [sp, #80]
  403648:	ldp	x22, x21, [sp, #64]
  40364c:	ldp	x24, x23, [sp, #48]
  403650:	ldp	x26, x25, [sp, #32]
  403654:	ldp	x29, x30, [sp, #16]
  403658:	add	sp, sp, #0x60
  40365c:	ret
  403660:	sub	sp, sp, #0x80
  403664:	stp	x24, x23, [sp, #80]
  403668:	stp	x22, x21, [sp, #96]
  40366c:	stp	x20, x19, [sp, #112]
  403670:	mov	x21, x5
  403674:	mov	x19, x2
  403678:	mov	x24, x1
  40367c:	mov	x20, x0
  403680:	stp	x29, x30, [sp, #32]
  403684:	stp	x28, x27, [sp, #48]
  403688:	stp	x26, x25, [sp, #64]
  40368c:	add	x29, sp, #0x20
  403690:	cbz	x2, 403698 <ferror@plt+0x1a18>
  403694:	str	xzr, [x19]
  403698:	cbz	x3, 4036a4 <ferror@plt+0x1a24>
  40369c:	mov	w8, #0xffffffff            	// #-1
  4036a0:	str	w8, [x3]
  4036a4:	cbz	x4, 4036b0 <ferror@plt+0x1a30>
  4036a8:	mov	w8, #0xffffffff            	// #-1
  4036ac:	str	w8, [x4]
  4036b0:	stp	x4, x3, [sp, #8]
  4036b4:	cbz	x21, 4036bc <ferror@plt+0x1a3c>
  4036b8:	str	wzr, [x21]
  4036bc:	cmp	x21, #0x0
  4036c0:	adrp	x27, 405000 <ferror@plt+0x3380>
  4036c4:	mov	x25, #0x2600                	// #9728
  4036c8:	mov	w23, wzr
  4036cc:	add	x27, x27, #0x943
  4036d0:	mov	w26, #0x1                   	// #1
  4036d4:	movk	x25, #0x1, lsl #32
  4036d8:	cset	w8, eq  // eq = none
  4036dc:	str	w8, [sp, #4]
  4036e0:	b	4036f0 <ferror@plt+0x1a70>
  4036e4:	ldr	w8, [x24]
  4036e8:	add	w8, w8, #0x1
  4036ec:	str	w8, [x24]
  4036f0:	mov	x0, x20
  4036f4:	bl	401970 <fgetc@plt>
  4036f8:	add	w8, w0, #0x1
  4036fc:	cmp	w8, #0x24
  403700:	b.hi	403a20 <ferror@plt+0x1da0>  // b.pmore
  403704:	adr	x9, 4036e4 <ferror@plt+0x1a64>
  403708:	ldrb	w10, [x27, x8]
  40370c:	add	x9, x9, x10, lsl #2
  403710:	br	x9
  403714:	cbz	x24, 403724 <ferror@plt+0x1aa4>
  403718:	ldr	w8, [x24]
  40371c:	add	w8, w8, #0x1
  403720:	str	w8, [x24]
  403724:	mov	x0, x20
  403728:	bl	404ea8 <ferror@plt+0x3228>
  40372c:	cbz	x0, 403a28 <ferror@plt+0x1da8>
  403730:	mov	x28, x0
  403734:	bl	401840 <strlen@plt>
  403738:	add	x8, x28, x0
  40373c:	cmp	x8, x28
  403740:	b.ls	403770 <ferror@plt+0x1af0>  // b.plast
  403744:	mov	x9, x8
  403748:	b	40375c <ferror@plt+0x1adc>
  40374c:	cmp	x9, x28
  403750:	sturb	wzr, [x8, #-1]
  403754:	mov	x8, x9
  403758:	b.ls	403770 <ferror@plt+0x1af0>  // b.plast
  40375c:	ldrb	w10, [x9, #-1]!
  403760:	cmp	w10, #0xd
  403764:	b.eq	40374c <ferror@plt+0x1acc>  // b.none
  403768:	cmp	w10, #0xa
  40376c:	b.eq	40374c <ferror@plt+0x1acc>  // b.none
  403770:	add	x22, x28, #0x9
  403774:	ldrb	w8, [x28]
  403778:	cmp	w8, #0x20
  40377c:	b.hi	403798 <ferror@plt+0x1b18>  // b.pmore
  403780:	lsl	x8, x26, x8
  403784:	tst	x8, x25
  403788:	b.eq	403798 <ferror@plt+0x1b18>  // b.none
  40378c:	add	x28, x28, #0x1
  403790:	add	x22, x22, #0x1
  403794:	b	403774 <ferror@plt+0x1af4>
  403798:	adrp	x1, 405000 <ferror@plt+0x3380>
  40379c:	mov	w2, #0x5                   	// #5
  4037a0:	mov	x0, x28
  4037a4:	add	x1, x1, #0x979
  4037a8:	bl	401940 <strncmp@plt>
  4037ac:	cbz	w0, 40381c <ferror@plt+0x1b9c>
  4037b0:	adrp	x1, 405000 <ferror@plt+0x3380>
  4037b4:	mov	w2, #0x6                   	// #6
  4037b8:	mov	x0, x28
  4037bc:	add	x1, x1, #0x97f
  4037c0:	bl	401940 <strncmp@plt>
  4037c4:	cbz	w0, 403880 <ferror@plt+0x1c00>
  4037c8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4037cc:	mov	w2, #0x6                   	// #6
  4037d0:	mov	x0, x28
  4037d4:	add	x1, x1, #0x986
  4037d8:	bl	401940 <strncmp@plt>
  4037dc:	cbz	w0, 4038fc <ferror@plt+0x1c7c>
  4037e0:	adrp	x1, 405000 <ferror@plt+0x3380>
  4037e4:	mov	w2, #0x6                   	// #6
  4037e8:	mov	x0, x28
  4037ec:	add	x1, x1, #0x98d
  4037f0:	bl	401940 <strncmp@plt>
  4037f4:	mov	w23, #0x1                   	// #1
  4037f8:	cbnz	w0, 4036f0 <ferror@plt+0x1a70>
  4037fc:	ldurb	w8, [x22, #-3]
  403800:	cmp	w8, #0x2d
  403804:	b.hi	403990 <ferror@plt+0x1d10>  // b.pmore
  403808:	lsl	x9, x26, x8
  40380c:	tst	x9, x25
  403810:	b.eq	403980 <ferror@plt+0x1d00>  // b.none
  403814:	add	x22, x22, #0x1
  403818:	b	4037fc <ferror@plt+0x1b7c>
  40381c:	add	x0, x28, #0x5
  403820:	ldrb	w8, [x0]
  403824:	cmp	w8, #0x20
  403828:	b.hi	403840 <ferror@plt+0x1bc0>  // b.pmore
  40382c:	lsl	x8, x26, x8
  403830:	tst	x8, x25
  403834:	b.eq	403840 <ferror@plt+0x1bc0>  // b.none
  403838:	add	x0, x0, #0x1
  40383c:	b	403820 <ferror@plt+0x1ba0>
  403840:	bl	40513c <ferror@plt+0x34bc>
  403844:	mov	w23, #0x1                   	// #1
  403848:	cbz	x19, 4036f0 <ferror@plt+0x1a70>
  40384c:	mov	x28, x0
  403850:	ldr	x0, [x19]
  403854:	cbnz	x0, 403a64 <ferror@plt+0x1de4>
  403858:	mov	x0, x28
  40385c:	bl	401840 <strlen@plt>
  403860:	add	x0, x0, #0x1
  403864:	bl	401900 <malloc@plt>
  403868:	str	x0, [x19]
  40386c:	cbz	x0, 403a74 <ferror@plt+0x1df4>
  403870:	mov	x1, x28
  403874:	bl	401b50 <strcpy@plt>
  403878:	mov	w23, #0x1                   	// #1
  40387c:	b	4036f0 <ferror@plt+0x1a70>
  403880:	ldr	x9, [sp, #16]
  403884:	add	x0, x28, #0x6
  403888:	ldrb	w8, [x0]
  40388c:	cmp	w8, #0x20
  403890:	b.hi	4038a8 <ferror@plt+0x1c28>  // b.pmore
  403894:	lsl	x8, x26, x8
  403898:	tst	x8, x25
  40389c:	b.eq	4038a8 <ferror@plt+0x1c28>  // b.none
  4038a0:	add	x0, x0, #0x1
  4038a4:	b	403888 <ferror@plt+0x1c08>
  4038a8:	mov	w23, #0x1                   	// #1
  4038ac:	cbz	x9, 4036f0 <ferror@plt+0x1a70>
  4038b0:	ldr	x8, [sp, #16]
  4038b4:	ldr	w8, [x8]
  4038b8:	cmn	w8, #0x1
  4038bc:	b.ne	403a58 <ferror@plt+0x1dd8>  // b.any
  4038c0:	bl	40513c <ferror@plt+0x34bc>
  4038c4:	sub	x1, x29, #0x8
  4038c8:	mov	w2, wzr
  4038cc:	mov	x28, x0
  4038d0:	bl	401ae0 <strtol@plt>
  4038d4:	ldur	x8, [x29, #-8]
  4038d8:	ldrb	w8, [x8]
  4038dc:	cbz	w8, 4039f0 <ferror@plt+0x1d70>
  4038e0:	mov	x0, x28
  4038e4:	bl	401990 <getpwnam@plt>
  4038e8:	mov	w23, #0x1                   	// #1
  4038ec:	cbz	x0, 4036f0 <ferror@plt+0x1a70>
  4038f0:	ldr	w8, [x0, #16]
  4038f4:	ldr	x9, [sp, #16]
  4038f8:	b	403974 <ferror@plt+0x1cf4>
  4038fc:	ldr	x9, [sp, #8]
  403900:	add	x0, x28, #0x6
  403904:	ldrb	w8, [x0]
  403908:	cmp	w8, #0x20
  40390c:	b.hi	403924 <ferror@plt+0x1ca4>  // b.pmore
  403910:	lsl	x8, x26, x8
  403914:	tst	x8, x25
  403918:	b.eq	403924 <ferror@plt+0x1ca4>  // b.none
  40391c:	add	x0, x0, #0x1
  403920:	b	403904 <ferror@plt+0x1c84>
  403924:	mov	w23, #0x1                   	// #1
  403928:	cbz	x9, 4036f0 <ferror@plt+0x1a70>
  40392c:	ldr	x8, [sp, #8]
  403930:	ldr	w8, [x8]
  403934:	cmn	w8, #0x1
  403938:	b.ne	403a58 <ferror@plt+0x1dd8>  // b.any
  40393c:	bl	40513c <ferror@plt+0x34bc>
  403940:	sub	x1, x29, #0x8
  403944:	mov	w2, wzr
  403948:	mov	x28, x0
  40394c:	bl	401ae0 <strtol@plt>
  403950:	ldur	x8, [x29, #-8]
  403954:	ldrb	w8, [x8]
  403958:	cbz	w8, 403a04 <ferror@plt+0x1d84>
  40395c:	mov	x0, x28
  403960:	bl	4018b0 <getgrnam@plt>
  403964:	mov	w23, #0x1                   	// #1
  403968:	cbz	x0, 4036f0 <ferror@plt+0x1a70>
  40396c:	ldr	w8, [x0, #16]
  403970:	ldr	x9, [sp, #8]
  403974:	str	w8, [x9]
  403978:	mov	w23, #0x1                   	// #1
  40397c:	b	4036f0 <ferror@plt+0x1a70>
  403980:	cmp	x8, #0x2d
  403984:	b.ne	403990 <ferror@plt+0x1d10>  // b.any
  403988:	mov	w8, wzr
  40398c:	b	40399c <ferror@plt+0x1d1c>
  403990:	cmp	w8, #0x73
  403994:	b.ne	403a58 <ferror@plt+0x1dd8>  // b.any
  403998:	mov	w8, #0x800                 	// #2048
  40399c:	ldurb	w9, [x22, #-2]
  4039a0:	cmp	w9, #0x2d
  4039a4:	b.eq	4039b4 <ferror@plt+0x1d34>  // b.none
  4039a8:	cmp	w9, #0x73
  4039ac:	b.ne	403a58 <ferror@plt+0x1dd8>  // b.any
  4039b0:	orr	w8, w8, #0x400
  4039b4:	ldurb	w9, [x22, #-1]
  4039b8:	cmp	w9, #0x2d
  4039bc:	b.eq	4039cc <ferror@plt+0x1d4c>  // b.none
  4039c0:	cmp	w9, #0x74
  4039c4:	b.ne	403a58 <ferror@plt+0x1dd8>  // b.any
  4039c8:	orr	w8, w8, #0x200
  4039cc:	ldrb	w9, [x22]
  4039d0:	ldr	w11, [sp, #4]
  4039d4:	cmp	w9, #0x0
  4039d8:	cset	w10, ne  // ne = any
  4039dc:	orr	w10, w10, w11
  4039e0:	tbz	w10, #0, 4039f8 <ferror@plt+0x1d78>
  4039e4:	mov	w23, #0x1                   	// #1
  4039e8:	cbz	w9, 4036f0 <ferror@plt+0x1a70>
  4039ec:	b	403a58 <ferror@plt+0x1dd8>
  4039f0:	ldr	x9, [sp, #16]
  4039f4:	b	403a08 <ferror@plt+0x1d88>
  4039f8:	str	w8, [x21]
  4039fc:	mov	w23, #0x1                   	// #1
  403a00:	b	4036f0 <ferror@plt+0x1a70>
  403a04:	ldr	x9, [sp, #8]
  403a08:	and	w8, w0, #0xffff
  403a0c:	cmp	x0, #0x0
  403a10:	csel	x8, x8, x0, lt  // lt = tstop
  403a14:	str	w8, [x9]
  403a18:	mov	w23, #0x1                   	// #1
  403a1c:	b	4036f0 <ferror@plt+0x1a70>
  403a20:	mov	x1, x20
  403a24:	bl	401b10 <ungetc@plt>
  403a28:	mov	x0, x20
  403a2c:	bl	401c80 <ferror@plt>
  403a30:	cmp	w0, #0x0
  403a34:	csinv	w0, w23, wzr, eq  // eq = none
  403a38:	ldp	x20, x19, [sp, #112]
  403a3c:	ldp	x22, x21, [sp, #96]
  403a40:	ldp	x24, x23, [sp, #80]
  403a44:	ldp	x26, x25, [sp, #64]
  403a48:	ldp	x28, x27, [sp, #48]
  403a4c:	ldp	x29, x30, [sp, #32]
  403a50:	add	sp, sp, #0x80
  403a54:	ret
  403a58:	cbz	x19, 403a6c <ferror@plt+0x1dec>
  403a5c:	ldr	x0, [x19]
  403a60:	cbz	x0, 403a6c <ferror@plt+0x1dec>
  403a64:	bl	401b00 <free@plt>
  403a68:	str	xzr, [x19]
  403a6c:	mov	w0, #0xffffffea            	// #-22
  403a70:	b	403a38 <ferror@plt+0x1db8>
  403a74:	mov	w0, #0xffffffff            	// #-1
  403a78:	b	403a38 <ferror@plt+0x1db8>
  403a7c:	sub	sp, sp, #0x70
  403a80:	stp	x26, x25, [sp, #48]
  403a84:	stp	x24, x23, [sp, #64]
  403a88:	stp	x22, x21, [sp, #80]
  403a8c:	stp	x20, x19, [sp, #96]
  403a90:	mov	x19, x5
  403a94:	mov	x22, x4
  403a98:	mov	w23, w3
  403a9c:	mov	w24, w2
  403aa0:	mov	x25, x1
  403aa4:	mov	x21, x0
  403aa8:	stp	x29, x30, [sp, #16]
  403aac:	stp	x28, x27, [sp, #32]
  403ab0:	add	x29, sp, #0x10
  403ab4:	cbz	x5, 403ac0 <ferror@plt+0x1e40>
  403ab8:	mov	w8, #0xffffffff            	// #-1
  403abc:	str	w8, [x19]
  403ac0:	mov	x0, x21
  403ac4:	bl	404ea8 <ferror@plt+0x3228>
  403ac8:	mov	x20, x0
  403acc:	cbz	x0, 403bb0 <ferror@plt+0x1f30>
  403ad0:	mov	x28, #0x2600                	// #9728
  403ad4:	mov	w27, #0x1                   	// #1
  403ad8:	movk	x28, #0x1, lsl #32
  403adc:	b	403af4 <ferror@plt+0x1e74>
  403ae0:	tbnz	w23, #4, 403bb0 <ferror@plt+0x1f30>
  403ae4:	mov	x0, x21
  403ae8:	bl	404ea8 <ferror@plt+0x3228>
  403aec:	mov	x20, x0
  403af0:	cbz	x0, 403bb0 <ferror@plt+0x1f30>
  403af4:	cbz	x22, 403b04 <ferror@plt+0x1e84>
  403af8:	ldr	w8, [x22]
  403afc:	add	w8, w8, #0x1
  403b00:	str	w8, [x22]
  403b04:	mov	x8, x20
  403b08:	str	x8, [sp, #8]
  403b0c:	ldrb	w9, [x8]
  403b10:	cmp	w9, #0x23
  403b14:	b.hi	403b38 <ferror@plt+0x1eb8>  // b.pmore
  403b18:	lsl	x10, x27, x9
  403b1c:	tst	x10, x28
  403b20:	b.eq	403b2c <ferror@plt+0x1eac>  // b.none
  403b24:	add	x8, x8, #0x1
  403b28:	b	403b08 <ferror@plt+0x1e88>
  403b2c:	cbz	x9, 403ae0 <ferror@plt+0x1e60>
  403b30:	cmp	x9, #0x23
  403b34:	b.eq	403ae4 <ferror@plt+0x1e64>  // b.none
  403b38:	add	x0, sp, #0x8
  403b3c:	mov	w1, w24
  403b40:	mov	w2, w23
  403b44:	bl	402c14 <ferror@plt+0xf94>
  403b48:	cbz	x0, 403b9c <ferror@plt+0x1f1c>
  403b4c:	mov	x26, x0
  403b50:	mov	x0, x25
  403b54:	mov	x1, x26
  403b58:	bl	403ca8 <ferror@plt+0x2028>
  403b5c:	cbnz	w0, 403bfc <ferror@plt+0x1f7c>
  403b60:	ldr	x8, [sp, #8]
  403b64:	add	x8, x8, #0x1
  403b68:	ldurb	w9, [x8, #-1]
  403b6c:	cmp	w9, #0x23
  403b70:	b.hi	403b9c <ferror@plt+0x1f1c>  // b.pmore
  403b74:	lsl	x10, x27, x9
  403b78:	tst	x10, x28
  403b7c:	b.eq	403b88 <ferror@plt+0x1f08>  // b.none
  403b80:	str	x8, [sp, #8]
  403b84:	b	403b64 <ferror@plt+0x1ee4>
  403b88:	lsl	x8, x27, x9
  403b8c:	mov	x9, #0x1                   	// #1
  403b90:	movk	x9, #0x8, lsl #32
  403b94:	tst	x8, x9
  403b98:	b.ne	403ae4 <ferror@plt+0x1e64>  // b.any
  403b9c:	bl	401bf0 <__errno_location@plt>
  403ba0:	mov	w8, #0x16                  	// #22
  403ba4:	str	w8, [x0]
  403ba8:	cbnz	x19, 403bcc <ferror@plt+0x1f4c>
  403bac:	b	403bd8 <ferror@plt+0x1f58>
  403bb0:	mov	x0, x21
  403bb4:	bl	401c80 <ferror@plt>
  403bb8:	cmp	w0, #0x0
  403bbc:	mov	w8, w0
  403bc0:	csetm	w0, ne  // ne = any
  403bc4:	cbz	w8, 403bdc <ferror@plt+0x1f5c>
  403bc8:	cbz	x19, 403bdc <ferror@plt+0x1f5c>
  403bcc:	ldr	w8, [sp, #8]
  403bd0:	sub	w8, w8, w20
  403bd4:	str	w8, [x19]
  403bd8:	mov	w0, #0xffffffff            	// #-1
  403bdc:	ldp	x20, x19, [sp, #96]
  403be0:	ldp	x22, x21, [sp, #80]
  403be4:	ldp	x24, x23, [sp, #64]
  403be8:	ldp	x26, x25, [sp, #48]
  403bec:	ldp	x28, x27, [sp, #32]
  403bf0:	ldp	x29, x30, [sp, #16]
  403bf4:	add	sp, sp, #0x70
  403bf8:	ret
  403bfc:	mov	x0, x26
  403c00:	bl	403c30 <ferror@plt+0x1fb0>
  403c04:	cbnz	x19, 403bcc <ferror@plt+0x1f4c>
  403c08:	b	403bd8 <ferror@plt+0x1f58>
  403c0c:	stp	x29, x30, [sp, #-16]!
  403c10:	mov	w0, #0x20                  	// #32
  403c14:	mov	x29, sp
  403c18:	bl	401900 <malloc@plt>
  403c1c:	cbz	x0, 403c28 <ferror@plt+0x1fa8>
  403c20:	str	wzr, [x0, #8]
  403c24:	str	wzr, [x0, #16]
  403c28:	ldp	x29, x30, [sp], #16
  403c2c:	ret
  403c30:	b	401b00 <free@plt>
  403c34:	stp	x29, x30, [sp, #-16]!
  403c38:	mov	w0, #0x10                  	// #16
  403c3c:	mov	x29, sp
  403c40:	bl	401900 <malloc@plt>
  403c44:	cbz	x0, 403c4c <ferror@plt+0x1fcc>
  403c48:	stp	xzr, xzr, [x0]
  403c4c:	ldp	x29, x30, [sp], #16
  403c50:	ret
  403c54:	stp	x29, x30, [sp, #-32]!
  403c58:	str	x19, [sp, #16]
  403c5c:	mov	x19, x0
  403c60:	ldr	x0, [x0]
  403c64:	mov	x29, sp
  403c68:	cbz	x0, 403c80 <ferror@plt+0x2000>
  403c6c:	ldr	x8, [x0, #24]
  403c70:	str	x8, [x19]
  403c74:	bl	401b00 <free@plt>
  403c78:	ldr	x0, [x19]
  403c7c:	cbnz	x0, 403c6c <ferror@plt+0x1fec>
  403c80:	mov	x0, x19
  403c84:	bl	401b00 <free@plt>
  403c88:	ldr	x19, [sp, #16]
  403c8c:	mov	w0, wzr
  403c90:	ldp	x29, x30, [sp], #32
  403c94:	ret
  403c98:	ldr	x8, [x0]
  403c9c:	cmp	x8, #0x0
  403ca0:	cset	w0, eq  // eq = none
  403ca4:	ret
  403ca8:	str	xzr, [x1, #24]
  403cac:	mov	x8, x0
  403cb0:	ldr	x9, [x8], #8
  403cb4:	cbz	x9, 403cc4 <ferror@plt+0x2044>
  403cb8:	ldr	x9, [x8]
  403cbc:	add	x9, x9, #0x18
  403cc0:	b	403ccc <ferror@plt+0x204c>
  403cc4:	mov	x9, x8
  403cc8:	mov	x8, x0
  403ccc:	mov	w0, wzr
  403cd0:	str	x1, [x9]
  403cd4:	str	x1, [x8]
  403cd8:	ret
  403cdc:	stp	x29, x30, [sp, #-48]!
  403ce0:	stp	x20, x19, [sp, #32]
  403ce4:	mov	x19, x0
  403ce8:	mov	w0, #0x20                  	// #32
  403cec:	str	x21, [sp, #16]
  403cf0:	mov	x29, sp
  403cf4:	mov	w20, w2
  403cf8:	mov	w21, w1
  403cfc:	bl	401900 <malloc@plt>
  403d00:	cbz	x0, 403d30 <ferror@plt+0x20b0>
  403d04:	stp	w20, wzr, [x0, #4]
  403d08:	str	wzr, [x0, #16]
  403d0c:	str	w21, [x0]
  403d10:	str	xzr, [x0, #24]
  403d14:	mov	x8, x19
  403d18:	ldr	x9, [x8], #8
  403d1c:	cbz	x9, 403d38 <ferror@plt+0x20b8>
  403d20:	ldr	x9, [x8]
  403d24:	mov	x19, x8
  403d28:	str	x0, [x9, #24]
  403d2c:	b	403d3c <ferror@plt+0x20bc>
  403d30:	mov	w8, #0xffffffff            	// #-1
  403d34:	b	403d44 <ferror@plt+0x20c4>
  403d38:	str	x0, [x19, #8]
  403d3c:	mov	w8, wzr
  403d40:	str	x0, [x19]
  403d44:	ldp	x20, x19, [sp, #32]
  403d48:	ldr	x21, [sp, #16]
  403d4c:	mov	w0, w8
  403d50:	ldp	x29, x30, [sp], #48
  403d54:	ret
  403d58:	cmp	w1, #0x1
  403d5c:	b.eq	403d7c <ferror@plt+0x20fc>  // b.none
  403d60:	cbnz	w1, 403d9c <ferror@plt+0x211c>
  403d64:	ldr	x8, [x0]
  403d68:	cbz	x8, 403da4 <ferror@plt+0x2124>
  403d6c:	cbz	x2, 403dac <ferror@plt+0x212c>
  403d70:	mov	w0, #0x1                   	// #1
  403d74:	str	x8, [x2]
  403d78:	ret
  403d7c:	cbz	x2, 403d9c <ferror@plt+0x211c>
  403d80:	ldr	x8, [x2]
  403d84:	cbz	x8, 403da4 <ferror@plt+0x2124>
  403d88:	ldr	x8, [x8, #24]
  403d8c:	cmp	x8, #0x0
  403d90:	cset	w0, ne  // ne = any
  403d94:	str	x8, [x2]
  403d98:	ret
  403d9c:	mov	w0, #0xffffffff            	// #-1
  403da0:	ret
  403da4:	mov	w0, wzr
  403da8:	ret
  403dac:	mov	w0, #0x1                   	// #1
  403db0:	ret
  403db4:	stp	x29, x30, [sp, #-16]!
  403db8:	ldr	x9, [x0]
  403dbc:	mov	x29, sp
  403dc0:	cmp	x9, x1
  403dc4:	b.eq	403df8 <ferror@plt+0x2178>  // b.none
  403dc8:	cbz	x9, 403e14 <ferror@plt+0x2194>
  403dcc:	mov	x8, x9
  403dd0:	ldr	x9, [x9, #24]
  403dd4:	cmp	x9, x1
  403dd8:	b.ne	403dc8 <ferror@plt+0x2148>  // b.any
  403ddc:	ldr	x9, [x0, #8]
  403de0:	cmp	x9, x1
  403de4:	b.ne	403dec <ferror@plt+0x216c>  // b.any
  403de8:	str	x8, [x0, #8]
  403dec:	ldr	x9, [x1, #24]
  403df0:	str	x9, [x8, #24]
  403df4:	b	403e00 <ferror@plt+0x2180>
  403df8:	ldr	x8, [x1, #24]
  403dfc:	str	x8, [x0]
  403e00:	mov	x0, x1
  403e04:	bl	401b00 <free@plt>
  403e08:	mov	w0, wzr
  403e0c:	ldp	x29, x30, [sp], #16
  403e10:	ret
  403e14:	mov	w0, #0xffffffff            	// #-1
  403e18:	ldp	x29, x30, [sp], #16
  403e1c:	ret
  403e20:	cbz	x0, 403e38 <ferror@plt+0x21b8>
  403e24:	ldr	w8, [x0, #4]
  403e28:	cmp	w8, w1
  403e2c:	b.eq	403e3c <ferror@plt+0x21bc>  // b.none
  403e30:	ldr	x0, [x0, #24]
  403e34:	cbnz	x0, 403e24 <ferror@plt+0x21a4>
  403e38:	ret
  403e3c:	mov	w0, #0x1                   	// #1
  403e40:	ret
  403e44:	sub	sp, sp, #0x130
  403e48:	stp	x29, x30, [sp, #208]
  403e4c:	add	x29, sp, #0xd0
  403e50:	stp	x24, x23, [sp, #256]
  403e54:	stp	x20, x19, [sp, #288]
  403e58:	mov	x19, x1
  403e5c:	add	x24, sp, #0x30
  403e60:	movi	v0.2d, #0x0
  403e64:	add	x1, sp, #0xc
  403e68:	sub	x2, x29, #0x18
  403e6c:	add	x3, sp, #0x2c
  403e70:	add	x4, sp, #0x28
  403e74:	add	x5, sp, #0x24
  403e78:	stp	x28, x27, [sp, #224]
  403e7c:	stp	x26, x25, [sp, #240]
  403e80:	stp	x22, x21, [sp, #272]
  403e84:	mov	x20, x0
  403e88:	stp	xzr, xzr, [sp, #16]
  403e8c:	str	wzr, [sp, #12]
  403e90:	stp	q0, q0, [sp, #48]
  403e94:	stp	q0, q0, [sp, #80]
  403e98:	stp	q0, q0, [sp, #112]
  403e9c:	stp	q0, q0, [x24, #96]
  403ea0:	bl	403660 <ferror@plt+0x19e0>
  403ea4:	adrp	x27, 417000 <ferror@plt+0x15380>
  403ea8:	tbnz	w0, #31, 4041bc <ferror@plt+0x253c>
  403eac:	adrp	x23, 405000 <ferror@plt+0x3380>
  403eb0:	adrp	x28, 405000 <ferror@plt+0x3380>
  403eb4:	mov	w26, wzr
  403eb8:	mov	w22, wzr
  403ebc:	mov	w25, wzr
  403ec0:	adrp	x21, 417000 <ferror@plt+0x15380>
  403ec4:	add	x23, x23, #0xac6
  403ec8:	add	x28, x28, #0x86e
  403ecc:	cbz	w0, 40422c <ferror@plt+0x25ac>
  403ed0:	ldr	x8, [x24, #136]
  403ed4:	cbz	x8, 404250 <ferror@plt+0x25d0>
  403ed8:	bl	403c34 <ferror@plt+0x1fb4>
  403edc:	str	x0, [sp, #16]
  403ee0:	cbz	x0, 4041b0 <ferror@plt+0x2530>
  403ee4:	mov	w1, #0x5                   	// #5
  403ee8:	mov	w2, #0x8000                	// #32768
  403eec:	bl	403cdc <ferror@plt+0x205c>
  403ef0:	cbnz	w0, 4041b0 <ferror@plt+0x2530>
  403ef4:	ldr	x0, [sp, #16]
  403ef8:	mov	w1, #0x5                   	// #5
  403efc:	mov	w2, #0x4000                	// #16384
  403f00:	bl	403cdc <ferror@plt+0x205c>
  403f04:	cbnz	w0, 4041b0 <ferror@plt+0x2530>
  403f08:	ldr	x1, [sp, #16]
  403f0c:	add	x4, sp, #0xc
  403f10:	mov	w3, #0x31                  	// #49
  403f14:	mov	x0, x20
  403f18:	mov	w2, wzr
  403f1c:	mov	x5, xzr
  403f20:	bl	403a7c <ferror@plt+0x1dfc>
  403f24:	cbnz	w0, 404288 <ferror@plt+0x2608>
  403f28:	ldr	x1, [x24, #136]
  403f2c:	add	x2, sp, #0x30
  403f30:	bl	401c10 <__xstat@plt>
  403f34:	cbz	w0, 403f40 <ferror@plt+0x22c0>
  403f38:	ldr	w8, [x21, #1392]
  403f3c:	cbnz	w8, 40405c <ferror@plt+0x23dc>
  403f40:	ldr	x0, [x24, #136]
  403f44:	add	x1, sp, #0x30
  403f48:	add	x3, sp, #0x10
  403f4c:	mov	w2, wzr
  403f50:	str	wzr, [sp, #24]
  403f54:	bl	40200c <ferror@plt+0x38c>
  403f58:	cbz	w0, 403f6c <ferror@plt+0x22ec>
  403f5c:	mov	w25, #0x1                   	// #1
  403f60:	ldr	x0, [x24, #136]
  403f64:	cbnz	x0, 40401c <ferror@plt+0x239c>
  403f68:	b	404024 <ferror@plt+0x23a4>
  403f6c:	ldp	w10, w8, [sp, #40]
  403f70:	ldp	w9, w11, [sp, #72]
  403f74:	ldr	w12, [x21, #1392]
  403f78:	cmp	w8, w9
  403f7c:	mov	w9, #0xffffffff            	// #-1
  403f80:	ccmp	w8, w9, #0x4, ne  // ne = any
  403f84:	csinv	w1, w8, wzr, ne  // ne = any
  403f88:	cmp	w10, w11
  403f8c:	ccmp	w10, w9, #0x4, ne  // ne = any
  403f90:	csinv	w2, w10, wzr, ne  // ne = any
  403f94:	stp	w1, w2, [sp, #72]
  403f98:	cbnz	w12, 403fd0 <ferror@plt+0x2350>
  403f9c:	and	w8, w1, w2
  403fa0:	cmn	w8, #0x1
  403fa4:	b.eq	403fd0 <ferror@plt+0x2350>  // b.none
  403fa8:	ldr	x0, [x24, #136]
  403fac:	bl	401c20 <chown@plt>
  403fb0:	cbnz	w0, 40413c <ferror@plt+0x24bc>
  403fb4:	ldr	w8, [sp, #64]
  403fb8:	ldr	w9, [sp, #36]
  403fbc:	and	w8, w8, w9
  403fc0:	tst	w8, #0xc00
  403fc4:	b.eq	403fd0 <ferror@plt+0x2350>  // b.none
  403fc8:	mov	w22, #0x1                   	// #1
  403fcc:	b	403fe8 <ferror@plt+0x2368>
  403fd0:	cbnz	w22, 403fe8 <ferror@plt+0x2368>
  403fd4:	ldr	w8, [sp, #64]
  403fd8:	ldr	w9, [sp, #36]
  403fdc:	eor	w8, w9, w8
  403fe0:	tst	w8, #0xe00
  403fe4:	b.eq	404014 <ferror@plt+0x2394>  // b.none
  403fe8:	ldr	w8, [sp, #24]
  403fec:	cbnz	w8, 403ff8 <ferror@plt+0x2378>
  403ff0:	ldr	w8, [sp, #64]
  403ff4:	str	w8, [sp, #24]
  403ff8:	ldr	w9, [sp, #36]
  403ffc:	ldr	x0, [x24, #136]
  404000:	and	w8, w8, #0x1ff
  404004:	str	w8, [sp, #24]
  404008:	orr	w1, w9, w8
  40400c:	bl	401920 <chmod@plt>
  404010:	cbnz	w0, 4040c0 <ferror@plt+0x2440>
  404014:	ldr	x0, [x24, #136]
  404018:	cbz	x0, 404024 <ferror@plt+0x23a4>
  40401c:	bl	401b00 <free@plt>
  404020:	str	xzr, [x24, #136]
  404024:	ldr	x0, [sp, #16]
  404028:	cbz	x0, 404034 <ferror@plt+0x23b4>
  40402c:	bl	403c54 <ferror@plt+0x1fd4>
  404030:	str	xzr, [sp, #16]
  404034:	ldr	w26, [sp, #12]
  404038:	add	x1, sp, #0xc
  40403c:	sub	x2, x29, #0x18
  404040:	add	x3, sp, #0x2c
  404044:	add	x4, sp, #0x28
  404048:	add	x5, sp, #0x24
  40404c:	mov	x0, x20
  404050:	bl	403660 <ferror@plt+0x19e0>
  404054:	tbz	w0, #31, 403ecc <ferror@plt+0x224c>
  404058:	b	4041bc <ferror@plt+0x253c>
  40405c:	adrp	x8, 417000 <ferror@plt+0x15380>
  404060:	ldr	x0, [x24, #136]
  404064:	ldr	x26, [x27, #1256]
  404068:	ldr	x25, [x8, #1352]
  40406c:	mov	x1, x23
  404070:	str	w22, [sp, #8]
  404074:	mov	x22, x19
  404078:	mov	x19, x27
  40407c:	bl	404ff4 <ferror@plt+0x3374>
  404080:	cbz	x0, 404340 <ferror@plt+0x26c0>
  404084:	mov	x27, x0
  404088:	bl	401bf0 <__errno_location@plt>
  40408c:	ldr	w0, [x0]
  404090:	bl	401a40 <strerror@plt>
  404094:	mov	x4, x0
  404098:	mov	x0, x26
  40409c:	mov	x1, x28
  4040a0:	mov	x2, x25
  4040a4:	mov	x3, x27
  4040a8:	bl	401c40 <fprintf@plt>
  4040ac:	mov	x27, x19
  4040b0:	mov	x19, x22
  4040b4:	ldr	w22, [sp, #8]
  4040b8:	mov	w25, #0x1                   	// #1
  4040bc:	b	403f40 <ferror@plt+0x22c0>
  4040c0:	ldr	x25, [x27, #1256]
  4040c4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4040c8:	mov	w2, #0x5                   	// #5
  4040cc:	mov	x0, xzr
  4040d0:	add	x1, x1, #0xb45
  4040d4:	bl	401bc0 <dcgettext@plt>
  4040d8:	adrp	x8, 417000 <ferror@plt+0x15380>
  4040dc:	ldr	x26, [x8, #1352]
  4040e0:	ldr	x8, [x24, #136]
  4040e4:	mov	x27, x0
  4040e8:	mov	x1, x23
  4040ec:	mov	x0, x8
  4040f0:	bl	404ff4 <ferror@plt+0x3374>
  4040f4:	cbz	x0, 404348 <ferror@plt+0x26c8>
  4040f8:	mov	x28, x0
  4040fc:	bl	401bf0 <__errno_location@plt>
  404100:	ldr	w0, [x0]
  404104:	bl	401a40 <strerror@plt>
  404108:	mov	x4, x0
  40410c:	mov	x0, x25
  404110:	mov	x1, x27
  404114:	mov	x2, x26
  404118:	mov	x3, x28
  40411c:	bl	401c40 <fprintf@plt>
  404120:	adrp	x28, 405000 <ferror@plt+0x3380>
  404124:	mov	w25, #0x1                   	// #1
  404128:	adrp	x27, 417000 <ferror@plt+0x15380>
  40412c:	add	x28, x28, #0x86e
  404130:	ldr	x0, [x24, #136]
  404134:	cbnz	x0, 40401c <ferror@plt+0x239c>
  404138:	b	404024 <ferror@plt+0x23a4>
  40413c:	ldr	x25, [x27, #1256]
  404140:	adrp	x1, 405000 <ferror@plt+0x3380>
  404144:	mov	w2, #0x5                   	// #5
  404148:	mov	x0, xzr
  40414c:	add	x1, x1, #0xb1e
  404150:	bl	401bc0 <dcgettext@plt>
  404154:	adrp	x8, 417000 <ferror@plt+0x15380>
  404158:	ldr	x26, [x8, #1352]
  40415c:	ldr	x8, [x24, #136]
  404160:	mov	x27, x0
  404164:	mov	x1, x23
  404168:	mov	x0, x8
  40416c:	bl	404ff4 <ferror@plt+0x3374>
  404170:	cbz	x0, 404348 <ferror@plt+0x26c8>
  404174:	mov	x28, x0
  404178:	bl	401bf0 <__errno_location@plt>
  40417c:	ldr	w0, [x0]
  404180:	bl	401a40 <strerror@plt>
  404184:	mov	x4, x0
  404188:	mov	x0, x25
  40418c:	mov	x1, x27
  404190:	mov	x2, x26
  404194:	mov	x3, x28
  404198:	bl	401c40 <fprintf@plt>
  40419c:	adrp	x28, 405000 <ferror@plt+0x3380>
  4041a0:	mov	w25, #0x1                   	// #1
  4041a4:	adrp	x27, 417000 <ferror@plt+0x15380>
  4041a8:	add	x28, x28, #0x86e
  4041ac:	b	403fb4 <ferror@plt+0x2334>
  4041b0:	bl	401bf0 <__errno_location@plt>
  4041b4:	ldr	w20, [x0]
  4041b8:	b	4041c0 <ferror@plt+0x2540>
  4041bc:	neg	w20, w0
  4041c0:	adrp	x23, 417000 <ferror@plt+0x15380>
  4041c4:	ldr	x22, [x27, #1256]
  4041c8:	ldr	x21, [x23, #1352]
  4041cc:	adrp	x1, 405000 <ferror@plt+0x3380>
  4041d0:	add	x1, x1, #0xac6
  4041d4:	mov	x0, x19
  4041d8:	bl	404ff4 <ferror@plt+0x3374>
  4041dc:	cbz	x0, 40435c <ferror@plt+0x26dc>
  4041e0:	mov	x19, x0
  4041e4:	mov	w0, w20
  4041e8:	bl	401a40 <strerror@plt>
  4041ec:	adrp	x1, 405000 <ferror@plt+0x3380>
  4041f0:	mov	x4, x0
  4041f4:	add	x1, x1, #0x86e
  4041f8:	mov	x0, x22
  4041fc:	mov	x2, x21
  404200:	mov	x3, x19
  404204:	bl	401c40 <fprintf@plt>
  404208:	ldr	x0, [x24, #136]
  40420c:	cbz	x0, 404218 <ferror@plt+0x2598>
  404210:	bl	401b00 <free@plt>
  404214:	str	xzr, [x24, #136]
  404218:	ldr	x0, [sp, #16]
  40421c:	cbz	x0, 404228 <ferror@plt+0x25a8>
  404220:	bl	403c54 <ferror@plt+0x1fd4>
  404224:	str	xzr, [sp, #16]
  404228:	mov	w25, #0x1                   	// #1
  40422c:	mov	w0, w25
  404230:	ldp	x20, x19, [sp, #288]
  404234:	ldp	x22, x21, [sp, #272]
  404238:	ldp	x24, x23, [sp, #256]
  40423c:	ldp	x26, x25, [sp, #240]
  404240:	ldp	x28, x27, [sp, #224]
  404244:	ldp	x29, x30, [sp, #208]
  404248:	add	sp, sp, #0x130
  40424c:	ret
  404250:	ldr	x20, [x27, #1256]
  404254:	cbnz	x19, 4042f0 <ferror@plt+0x2670>
  404258:	adrp	x1, 405000 <ferror@plt+0x3380>
  40425c:	add	x1, x1, #0xac9
  404260:	mov	w2, #0x5                   	// #5
  404264:	mov	x0, xzr
  404268:	bl	401bc0 <dcgettext@plt>
  40426c:	adrp	x8, 417000 <ferror@plt+0x15380>
  404270:	ldr	x2, [x8, #1352]
  404274:	mov	x1, x0
  404278:	mov	x0, x20
  40427c:	mov	w3, w26
  404280:	bl	401c40 <fprintf@plt>
  404284:	b	404208 <ferror@plt+0x2588>
  404288:	ldr	x20, [x27, #1256]
  40428c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404290:	add	x1, x1, #0xb07
  404294:	mov	w2, #0x5                   	// #5
  404298:	mov	x0, xzr
  40429c:	bl	401bc0 <dcgettext@plt>
  4042a0:	adrp	x23, 417000 <ferror@plt+0x15380>
  4042a4:	ldr	x21, [x23, #1352]
  4042a8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4042ac:	mov	x22, x0
  4042b0:	add	x1, x1, #0xac6
  4042b4:	mov	x0, x19
  4042b8:	bl	404ff4 <ferror@plt+0x3374>
  4042bc:	cbz	x0, 40435c <ferror@plt+0x26dc>
  4042c0:	mov	x19, x0
  4042c4:	bl	401bf0 <__errno_location@plt>
  4042c8:	ldr	w0, [x0]
  4042cc:	bl	401a40 <strerror@plt>
  4042d0:	ldr	w5, [sp, #12]
  4042d4:	mov	x4, x0
  4042d8:	mov	x0, x20
  4042dc:	mov	x1, x22
  4042e0:	mov	x2, x21
  4042e4:	mov	x3, x19
  4042e8:	bl	401c40 <fprintf@plt>
  4042ec:	b	404208 <ferror@plt+0x2588>
  4042f0:	adrp	x1, 405000 <ferror@plt+0x3380>
  4042f4:	add	x1, x1, #0xa96
  4042f8:	mov	w2, #0x5                   	// #5
  4042fc:	mov	x0, xzr
  404300:	bl	401bc0 <dcgettext@plt>
  404304:	adrp	x23, 417000 <ferror@plt+0x15380>
  404308:	ldr	x21, [x23, #1352]
  40430c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404310:	mov	x22, x0
  404314:	add	x1, x1, #0xac6
  404318:	mov	x0, x19
  40431c:	bl	404ff4 <ferror@plt+0x3374>
  404320:	cbz	x0, 40435c <ferror@plt+0x26dc>
  404324:	mov	x3, x0
  404328:	mov	x0, x20
  40432c:	mov	x1, x22
  404330:	mov	x2, x21
  404334:	mov	w4, w26
  404338:	bl	401c40 <fprintf@plt>
  40433c:	b	404208 <ferror@plt+0x2588>
  404340:	ldr	x19, [x19, #1256]
  404344:	b	404350 <ferror@plt+0x26d0>
  404348:	adrp	x8, 417000 <ferror@plt+0x15380>
  40434c:	ldr	x19, [x8, #1256]
  404350:	adrp	x8, 417000 <ferror@plt+0x15380>
  404354:	ldr	x20, [x8, #1352]
  404358:	b	404364 <ferror@plt+0x26e4>
  40435c:	ldr	x19, [x27, #1256]
  404360:	ldr	x20, [x23, #1352]
  404364:	bl	401bf0 <__errno_location@plt>
  404368:	ldr	w0, [x0]
  40436c:	bl	401a40 <strerror@plt>
  404370:	adrp	x1, 405000 <ferror@plt+0x3380>
  404374:	mov	x3, x0
  404378:	add	x1, x1, #0x872
  40437c:	mov	x0, x19
  404380:	mov	x2, x20
  404384:	bl	401c40 <fprintf@plt>
  404388:	mov	w0, #0x1                   	// #1
  40438c:	bl	401850 <exit@plt>
  404390:	stp	x29, x30, [sp, #-32]!
  404394:	adrp	x1, 405000 <ferror@plt+0x3380>
  404398:	add	x1, x1, #0xb65
  40439c:	mov	w2, #0x5                   	// #5
  4043a0:	mov	x0, xzr
  4043a4:	str	x19, [sp, #16]
  4043a8:	mov	x29, sp
  4043ac:	bl	401bc0 <dcgettext@plt>
  4043b0:	adrp	x19, 417000 <ferror@plt+0x15380>
  4043b4:	ldr	x1, [x19, #1352]
  4043b8:	adrp	x2, 405000 <ferror@plt+0x3380>
  4043bc:	add	x2, x2, #0xb8d
  4043c0:	bl	401be0 <printf@plt>
  4043c4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4043c8:	add	x1, x1, #0xb94
  4043cc:	mov	w2, #0x5                   	// #5
  4043d0:	mov	x0, xzr
  4043d4:	bl	401bc0 <dcgettext@plt>
  4043d8:	adrp	x8, 417000 <ferror@plt+0x15380>
  4043dc:	ldr	x1, [x19, #1352]
  4043e0:	ldr	x2, [x8, #1360]
  4043e4:	bl	401be0 <printf@plt>
  4043e8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4043ec:	add	x1, x1, #0xba2
  4043f0:	mov	w2, #0x5                   	// #5
  4043f4:	mov	x0, xzr
  4043f8:	bl	401bc0 <dcgettext@plt>
  4043fc:	bl	401be0 <printf@plt>
  404400:	adrp	x19, 417000 <ferror@plt+0x15380>
  404404:	ldr	w8, [x19, #1372]
  404408:	cbnz	w8, 404424 <ferror@plt+0x27a4>
  40440c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404410:	add	x1, x1, #0xd0f
  404414:	mov	w2, #0x5                   	// #5
  404418:	mov	x0, xzr
  40441c:	bl	401bc0 <dcgettext@plt>
  404420:	bl	401be0 <printf@plt>
  404424:	adrp	x1, 405000 <ferror@plt+0x3380>
  404428:	add	x1, x1, #0xddb
  40442c:	mov	w2, #0x5                   	// #5
  404430:	mov	x0, xzr
  404434:	bl	401bc0 <dcgettext@plt>
  404438:	bl	401be0 <printf@plt>
  40443c:	ldr	w8, [x19, #1372]
  404440:	cbnz	w8, 40445c <ferror@plt+0x27dc>
  404444:	adrp	x1, 405000 <ferror@plt+0x3380>
  404448:	add	x1, x1, #0xe60
  40444c:	mov	w2, #0x5                   	// #5
  404450:	mov	x0, xzr
  404454:	bl	401bc0 <dcgettext@plt>
  404458:	bl	401be0 <printf@plt>
  40445c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404460:	add	x1, x1, #0xf98
  404464:	mov	w2, #0x5                   	// #5
  404468:	mov	x0, xzr
  40446c:	bl	401bc0 <dcgettext@plt>
  404470:	ldr	x19, [sp, #16]
  404474:	ldp	x29, x30, [sp], #32
  404478:	b	401be0 <printf@plt>
  40447c:	sub	sp, sp, #0x40
  404480:	str	x1, [sp]
  404484:	adrp	x1, 405000 <ferror@plt+0x3380>
  404488:	add	x1, x1, #0xff3
  40448c:	stp	x29, x30, [sp, #16]
  404490:	stp	x22, x21, [sp, #32]
  404494:	stp	x20, x19, [sp, #48]
  404498:	add	x29, sp, #0x10
  40449c:	mov	x19, x0
  4044a0:	bl	401ac0 <strcmp@plt>
  4044a4:	cbz	w0, 4044d0 <ferror@plt+0x2850>
  4044a8:	adrp	x8, 417000 <ferror@plt+0x15380>
  4044ac:	ldr	w1, [x8, #1192]
  4044b0:	adrp	x3, 402000 <ferror@plt+0x380>
  4044b4:	add	x3, x3, #0xc
  4044b8:	mov	x4, sp
  4044bc:	mov	x0, x19
  4044c0:	mov	w2, wzr
  4044c4:	bl	4051ec <ferror@plt+0x356c>
  4044c8:	mov	w19, w0
  4044cc:	b	404528 <ferror@plt+0x28a8>
  4044d0:	adrp	x21, 417000 <ferror@plt+0x15380>
  4044d4:	ldr	x0, [x21, #1288]
  4044d8:	bl	404ea8 <ferror@plt+0x3228>
  4044dc:	cbz	x0, 404518 <ferror@plt+0x2898>
  4044e0:	adrp	x20, 402000 <ferror@plt+0x380>
  4044e4:	adrp	x22, 417000 <ferror@plt+0x15380>
  4044e8:	add	x20, x20, #0xc
  4044ec:	ldr	w1, [x22, #1192]
  4044f0:	mov	x4, sp
  4044f4:	mov	w2, wzr
  4044f8:	mov	x3, x20
  4044fc:	bl	4051ec <ferror@plt+0x356c>
  404500:	ldr	x8, [x21, #1288]
  404504:	mov	w19, w0
  404508:	mov	x0, x8
  40450c:	bl	404ea8 <ferror@plt+0x3228>
  404510:	cbnz	x0, 4044ec <ferror@plt+0x286c>
  404514:	b	40451c <ferror@plt+0x289c>
  404518:	mov	w19, wzr
  40451c:	ldr	x0, [x21, #1288]
  404520:	bl	401a90 <feof@plt>
  404524:	cbz	w0, 404544 <ferror@plt+0x28c4>
  404528:	cmp	w19, #0x0
  40452c:	ldp	x20, x19, [sp, #48]
  404530:	ldp	x22, x21, [sp, #32]
  404534:	ldp	x29, x30, [sp, #16]
  404538:	cset	w0, ne  // ne = any
  40453c:	add	sp, sp, #0x40
  404540:	ret
  404544:	adrp	x8, 417000 <ferror@plt+0x15380>
  404548:	ldr	x19, [x8, #1256]
  40454c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404550:	add	x1, x1, #0xff5
  404554:	mov	w2, #0x5                   	// #5
  404558:	mov	x0, xzr
  40455c:	bl	401bc0 <dcgettext@plt>
  404560:	adrp	x8, 417000 <ferror@plt+0x15380>
  404564:	ldr	x20, [x8, #1352]
  404568:	mov	x21, x0
  40456c:	bl	401bf0 <__errno_location@plt>
  404570:	ldr	w0, [x0]
  404574:	bl	401a40 <strerror@plt>
  404578:	mov	x3, x0
  40457c:	mov	x0, x19
  404580:	mov	x1, x21
  404584:	mov	x2, x20
  404588:	bl	401c40 <fprintf@plt>
  40458c:	mov	w19, #0x1                   	// #1
  404590:	b	404528 <ferror@plt+0x28a8>
  404594:	sub	sp, sp, #0x80
  404598:	stp	x29, x30, [sp, #32]
  40459c:	stp	x28, x27, [sp, #48]
  4045a0:	stp	x26, x25, [sp, #64]
  4045a4:	stp	x24, x23, [sp, #80]
  4045a8:	stp	x22, x21, [sp, #96]
  4045ac:	stp	x20, x19, [sp, #112]
  4045b0:	ldr	x8, [x1]
  4045b4:	mov	w24, w0
  4045b8:	add	x29, sp, #0x20
  4045bc:	mov	x23, x1
  4045c0:	mov	x0, x8
  4045c4:	bl	4019d0 <__xpg_basename@plt>
  4045c8:	adrp	x21, 417000 <ferror@plt+0x15380>
  4045cc:	str	x0, [x21, #1352]
  4045d0:	adrp	x0, 406000 <ferror@plt+0x4380>
  4045d4:	add	x0, x0, #0xd
  4045d8:	bl	401c00 <getenv@plt>
  4045dc:	adrp	x9, 417000 <ferror@plt+0x15380>
  4045e0:	cbz	x0, 4045f0 <ferror@plt+0x2970>
  4045e4:	mov	w8, #0x1                   	// #1
  4045e8:	str	w8, [x9, #1372]
  4045ec:	b	4045f8 <ferror@plt+0x2978>
  4045f0:	ldr	w8, [x9, #1372]
  4045f4:	cbz	w8, 404b2c <ferror@plt+0x2eac>
  4045f8:	adrp	x1, 406000 <ferror@plt+0x4380>
  4045fc:	adrp	x8, 406000 <ferror@plt+0x4380>
  404600:	add	x1, x1, #0x6a
  404604:	add	x8, x8, #0x59
  404608:	adrp	x22, 417000 <ferror@plt+0x15380>
  40460c:	mov	w2, #0x5                   	// #5
  404610:	mov	x0, xzr
  404614:	str	x8, [x22, #1384]
  404618:	bl	401bc0 <dcgettext@plt>
  40461c:	adrp	x19, 405000 <ferror@plt+0x3380>
  404620:	adrp	x8, 417000 <ferror@plt+0x15380>
  404624:	add	x19, x19, #0xf97
  404628:	str	x0, [x8, #1360]
  40462c:	mov	w0, wzr
  404630:	mov	x1, x19
  404634:	bl	401c60 <setlocale@plt>
  404638:	mov	w0, #0x5                   	// #5
  40463c:	mov	x1, x19
  404640:	bl	401c60 <setlocale@plt>
  404644:	adrp	x19, 406000 <ferror@plt+0x4380>
  404648:	add	x19, x19, #0x8e
  40464c:	adrp	x1, 406000 <ferror@plt+0x4380>
  404650:	add	x1, x1, #0x92
  404654:	mov	x0, x19
  404658:	bl	401950 <bindtextdomain@plt>
  40465c:	mov	x0, x19
  404660:	bl	401aa0 <textdomain@plt>
  404664:	bl	403c34 <ferror@plt+0x1fb4>
  404668:	cbz	x0, 404be8 <ferror@plt+0x2f68>
  40466c:	ldr	x2, [x22, #1384]
  404670:	adrp	x3, 417000 <ferror@plt+0x15380>
  404674:	mov	x25, x0
  404678:	add	x3, x3, #0x248
  40467c:	mov	w0, w24
  404680:	mov	x1, x23
  404684:	mov	x4, xzr
  404688:	bl	401ab0 <getopt_long@plt>
  40468c:	cmn	w0, #0x1
  404690:	b.eq	4046a4 <ferror@plt+0x2a24>  // b.none
  404694:	mov	w26, w0
  404698:	mov	w19, wzr
  40469c:	str	wzr, [sp, #12]
  4046a0:	b	40472c <ferror@plt+0x2aac>
  4046a4:	mov	w19, wzr
  4046a8:	str	wzr, [sp, #12]
  4046ac:	adrp	x21, 417000 <ferror@plt+0x15380>
  4046b0:	ldr	w8, [x21, #1272]
  4046b4:	cmp	w8, w24
  4046b8:	b.ge	404b20 <ferror@plt+0x2ea0>  // b.tcont
  4046bc:	cbz	x25, 404b68 <ferror@plt+0x2ee8>
  4046c0:	mov	x0, x25
  4046c4:	bl	403c98 <ferror@plt+0x2018>
  4046c8:	cbnz	w0, 404b70 <ferror@plt+0x2ef0>
  4046cc:	ldrsw	x8, [x21, #1272]
  4046d0:	mov	x1, x25
  4046d4:	add	w9, w8, #0x1
  4046d8:	str	w9, [x21, #1272]
  4046dc:	ldr	x0, [x23, x8, lsl #3]
  4046e0:	bl	40447c <ferror@plt+0x27fc>
  4046e4:	ldr	w8, [x21, #1272]
  4046e8:	cmp	w8, w24
  4046ec:	b.lt	4046bc <ferror@plt+0x2a3c>  // b.tstop
  4046f0:	mov	w22, w0
  4046f4:	b	404c30 <ferror@plt+0x2fb0>
  4046f8:	mov	x0, x25
  4046fc:	mov	x1, x21
  404700:	bl	403db4 <ferror@plt+0x2134>
  404704:	ldr	x2, [x22, #1384]
  404708:	adrp	x3, 417000 <ferror@plt+0x15380>
  40470c:	mov	w0, w24
  404710:	mov	x1, x23
  404714:	add	x3, x3, #0x248
  404718:	mov	x4, xzr
  40471c:	bl	401ab0 <getopt_long@plt>
  404720:	mov	w26, w0
  404724:	cmn	w0, #0x1
  404728:	b.eq	4046ac <ferror@plt+0x2a2c>  // b.none
  40472c:	cbz	w19, 404750 <ferror@plt+0x2ad0>
  404730:	cmp	w26, #0x1
  404734:	b.eq	404750 <ferror@plt+0x2ad0>  // b.none
  404738:	mov	x0, x25
  40473c:	bl	403c54 <ferror@plt+0x1fd4>
  404740:	bl	403c34 <ferror@plt+0x1fb4>
  404744:	cbz	x0, 404bdc <ferror@plt+0x2f5c>
  404748:	mov	x25, x0
  40474c:	mov	w19, wzr
  404750:	sub	w8, w26, #0x1
  404754:	cmp	w8, #0x77
  404758:	str	x25, [sp, #16]
  40475c:	b.hi	404b74 <ferror@plt+0x2ef4>  // b.pmore
  404760:	adrp	x11, 405000 <ferror@plt+0x3380>
  404764:	add	x11, x11, #0x994
  404768:	adr	x9, 404798 <ferror@plt+0x2b18>
  40476c:	ldrb	w10, [x11, x8]
  404770:	add	x9, x9, x10, lsl #2
  404774:	mov	w20, w24
  404778:	mov	w3, wzr
  40477c:	mov	x27, xzr
  404780:	mov	x24, xzr
  404784:	mov	w25, wzr
  404788:	mov	x21, xzr
  40478c:	mov	x28, xzr
  404790:	mov	w8, #0x1                   	// #1
  404794:	br	x9
  404798:	ldr	x25, [sp, #16]
  40479c:	mov	x0, x25
  4047a0:	bl	403c98 <ferror@plt+0x2018>
  4047a4:	cbnz	w0, 404b74 <ferror@plt+0x2ef4>
  4047a8:	adrp	x8, 417000 <ferror@plt+0x15380>
  4047ac:	ldr	x0, [x8, #1264]
  4047b0:	mov	x1, x25
  4047b4:	bl	40447c <ferror@plt+0x27fc>
  4047b8:	str	w0, [sp, #12]
  4047bc:	b	404b14 <ferror@plt+0x2e94>
  4047c0:	adrp	x8, 417000 <ferror@plt+0x15380>
  4047c4:	mov	w9, #0xffffffff            	// #-1
  4047c8:	str	w9, [x8, #1380]
  4047cc:	b	4049cc <ferror@plt+0x2d4c>
  4047d0:	ldr	x21, [sp, #16]
  4047d4:	mov	w1, #0x5                   	// #5
  4047d8:	mov	w2, #0x8000                	// #32768
  4047dc:	mov	x0, x21
  4047e0:	bl	403cdc <ferror@plt+0x205c>
  4047e4:	cbnz	w0, 404be0 <ferror@plt+0x2f60>
  4047e8:	ldr	x28, [x21, #8]
  4047ec:	mov	w1, #0x5                   	// #5
  4047f0:	mov	w2, #0x4000                	// #16384
  4047f4:	mov	x0, x21
  4047f8:	bl	403cdc <ferror@plt+0x205c>
  4047fc:	cbnz	w0, 404be0 <ferror@plt+0x2f60>
  404800:	ldr	x21, [x21, #8]
  404804:	mov	w25, wzr
  404808:	mov	w8, #0x1                   	// #1
  40480c:	b	4048e0 <ferror@plt+0x2c60>
  404810:	adrp	x8, 417000 <ferror@plt+0x15380>
  404814:	mov	w9, #0x1                   	// #1
  404818:	str	w9, [x8, #1368]
  40481c:	b	4049cc <ferror@plt+0x2d4c>
  404820:	ldr	x25, [sp, #16]
  404824:	mov	w1, #0x4                   	// #4
  404828:	mov	w2, #0x8000                	// #32768
  40482c:	mov	x0, x25
  404830:	bl	403cdc <ferror@plt+0x205c>
  404834:	cbz	w0, 4049a4 <ferror@plt+0x2d24>
  404838:	b	404be0 <ferror@plt+0x2f60>
  40483c:	adrp	x9, 417000 <ferror@plt+0x15380>
  404840:	ldr	w8, [x9, #1192]
  404844:	orr	w8, w8, #0x1
  404848:	b	4048b8 <ferror@plt+0x2c38>
  40484c:	adrp	x9, 417000 <ferror@plt+0x15380>
  404850:	ldr	w8, [x9, #1192]
  404854:	and	w8, w8, #0xfffffff1
  404858:	orr	w8, w8, #0xc
  40485c:	b	4048b8 <ferror@plt+0x2c38>
  404860:	adrp	x8, 417000 <ferror@plt+0x15380>
  404864:	ldr	x21, [x8, #1264]
  404868:	adrp	x1, 405000 <ferror@plt+0x3380>
  40486c:	add	x1, x1, #0xff3
  404870:	mov	x0, x21
  404874:	bl	401ac0 <strcmp@plt>
  404878:	cbz	w0, 404ad4 <ferror@plt+0x2e54>
  40487c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404880:	mov	x0, x21
  404884:	add	x1, x1, #0x977
  404888:	bl	4018f0 <fopen@plt>
  40488c:	adrp	x25, 417000 <ferror@plt+0x15380>
  404890:	cbz	x0, 404d50 <ferror@plt+0x30d0>
  404894:	adrp	x9, 417000 <ferror@plt+0x15380>
  404898:	ldr	x8, [x25, #1288]
  40489c:	ldr	x21, [x9, #1264]
  4048a0:	mov	x24, x0
  4048a4:	b	404ae0 <ferror@plt+0x2e60>
  4048a8:	adrp	x9, 417000 <ferror@plt+0x15380>
  4048ac:	ldr	w8, [x9, #1192]
  4048b0:	and	w8, w8, #0xffffffe1
  4048b4:	orr	w8, w8, #0x2
  4048b8:	str	w8, [x9, #1192]
  4048bc:	b	4049cc <ferror@plt+0x2d4c>
  4048c0:	adrp	x8, 417000 <ferror@plt+0x15380>
  4048c4:	ldr	w8, [x8, #1372]
  4048c8:	mov	x21, xzr
  4048cc:	mov	x28, xzr
  4048d0:	mov	w25, #0x3                   	// #3
  4048d4:	cmp	w8, #0x0
  4048d8:	mov	w8, #0x2                   	// #2
  4048dc:	cinc	w8, w8, ne  // ne = any
  4048e0:	adrp	x9, 417000 <ferror@plt+0x15380>
  4048e4:	ldr	w9, [x9, #1372]
  4048e8:	adrp	x11, 417000 <ferror@plt+0x15380>
  4048ec:	adrp	x12, 417000 <ferror@plt+0x15380>
  4048f0:	ldr	w11, [x11, #1368]
  4048f4:	ldr	x26, [x12, #1264]
  4048f8:	orr	w10, w8, #0x20
  4048fc:	cmp	w9, #0x0
  404900:	csel	w8, w10, w8, eq  // eq = none
  404904:	adrp	x1, 405000 <ferror@plt+0x3380>
  404908:	orr	w9, w8, #0x40
  40490c:	cmp	w11, #0x0
  404910:	mov	x0, x26
  404914:	add	x1, x1, #0xff3
  404918:	csel	w24, w8, w9, eq  // eq = none
  40491c:	bl	401ac0 <strcmp@plt>
  404920:	cbz	w0, 404944 <ferror@plt+0x2cc4>
  404924:	adrp	x1, 405000 <ferror@plt+0x3380>
  404928:	mov	x0, x26
  40492c:	add	x1, x1, #0x977
  404930:	bl	4018f0 <fopen@plt>
  404934:	mov	x26, x0
  404938:	adrp	x27, 417000 <ferror@plt+0x15380>
  40493c:	cbnz	x0, 40494c <ferror@plt+0x2ccc>
  404940:	b	404d50 <ferror@plt+0x30d0>
  404944:	adrp	x27, 417000 <ferror@plt+0x15380>
  404948:	ldr	x26, [x27, #1288]
  40494c:	ldr	x1, [sp, #16]
  404950:	sub	x4, x29, #0x8
  404954:	mov	x0, x26
  404958:	mov	w2, w25
  40495c:	mov	w3, w24
  404960:	mov	x5, xzr
  404964:	stur	wzr, [x29, #-8]
  404968:	bl	403a7c <ferror@plt+0x1dfc>
  40496c:	ldr	x8, [x27, #1288]
  404970:	mov	w24, w0
  404974:	cmp	x26, x8
  404978:	b.eq	404984 <ferror@plt+0x2d04>  // b.none
  40497c:	mov	x0, x26
  404980:	bl	4018e0 <fclose@plt>
  404984:	ldr	x25, [sp, #16]
  404988:	cbz	w24, 404a80 <ferror@plt+0x2e00>
  40498c:	b	404cd4 <ferror@plt+0x3054>
  404990:	mov	w8, #0x1                   	// #1
  404994:	adrp	x9, 417000 <ferror@plt+0x15380>
  404998:	str	w8, [x9, #1380]
  40499c:	b	4049cc <ferror@plt+0x2d4c>
  4049a0:	ldr	x25, [sp, #16]
  4049a4:	mov	w1, #0x5                   	// #5
  4049a8:	mov	w2, #0x4000                	// #16384
  4049ac:	mov	x0, x25
  4049b0:	bl	403cdc <ferror@plt+0x205c>
  4049b4:	mov	w24, w20
  4049b8:	cbz	w0, 404704 <ferror@plt+0x2a84>
  4049bc:	b	404be0 <ferror@plt+0x2f60>
  4049c0:	mov	w8, #0x1                   	// #1
  4049c4:	adrp	x9, 417000 <ferror@plt+0x15380>
  4049c8:	str	w8, [x9, #1392]
  4049cc:	ldr	x25, [sp, #16]
  4049d0:	b	404b18 <ferror@plt+0x2e98>
  4049d4:	ldr	x21, [sp, #16]
  4049d8:	mov	w1, #0x5                   	// #5
  4049dc:	mov	w2, #0x8000                	// #32768
  4049e0:	mov	x0, x21
  4049e4:	bl	403cdc <ferror@plt+0x205c>
  4049e8:	cbnz	w0, 404be0 <ferror@plt+0x2f60>
  4049ec:	ldr	x24, [x21, #8]
  4049f0:	mov	w1, #0x5                   	// #5
  4049f4:	mov	w2, #0x4000                	// #16384
  4049f8:	mov	x0, x21
  4049fc:	bl	403cdc <ferror@plt+0x205c>
  404a00:	cbnz	w0, 404be0 <ferror@plt+0x2f60>
  404a04:	ldr	x27, [x21, #8]
  404a08:	mov	w3, wzr
  404a0c:	mov	w8, #0x1                   	// #1
  404a10:	b	404a34 <ferror@plt+0x2db4>
  404a14:	adrp	x8, 417000 <ferror@plt+0x15380>
  404a18:	ldr	w8, [x8, #1372]
  404a1c:	mov	x27, xzr
  404a20:	mov	x24, xzr
  404a24:	mov	w3, #0x3                   	// #3
  404a28:	cmp	w8, #0x0
  404a2c:	mov	w8, #0x2                   	// #2
  404a30:	cinc	w8, w8, ne  // ne = any
  404a34:	adrp	x9, 417000 <ferror@plt+0x15380>
  404a38:	ldr	w9, [x9, #1372]
  404a3c:	adrp	x11, 417000 <ferror@plt+0x15380>
  404a40:	ldr	w11, [x11, #1368]
  404a44:	adrp	x12, 417000 <ferror@plt+0x15380>
  404a48:	ldr	x25, [sp, #16]
  404a4c:	orr	w10, w8, #0x20
  404a50:	ldr	x1, [x12, #1264]
  404a54:	cmp	w9, #0x0
  404a58:	csel	w8, w10, w8, eq  // eq = none
  404a5c:	orr	w9, w8, #0x40
  404a60:	cmp	w11, #0x0
  404a64:	csel	w4, w8, w9, eq  // eq = none
  404a68:	sub	x2, x29, #0x4
  404a6c:	mov	x0, x25
  404a70:	bl	403544 <ferror@plt+0x18c4>
  404a74:	mov	x21, x27
  404a78:	mov	x28, x24
  404a7c:	cbnz	w0, 404c5c <ferror@plt+0x2fdc>
  404a80:	mov	w24, w20
  404a84:	cbz	x28, 404ab0 <ferror@plt+0x2e30>
  404a88:	ldr	x8, [x28, #24]
  404a8c:	cbz	x8, 404aa4 <ferror@plt+0x2e24>
  404a90:	ldr	w9, [x8, #4]
  404a94:	cmp	w9, #0x8, lsl #12
  404a98:	b.eq	404ab0 <ferror@plt+0x2e30>  // b.none
  404a9c:	ldr	x8, [x8, #24]
  404aa0:	cbnz	x8, 404a90 <ferror@plt+0x2e10>
  404aa4:	mov	x0, x25
  404aa8:	mov	x1, x28
  404aac:	bl	403db4 <ferror@plt+0x2134>
  404ab0:	cbz	x21, 404704 <ferror@plt+0x2a84>
  404ab4:	ldr	x8, [x21, #24]
  404ab8:	cbz	x8, 4046f8 <ferror@plt+0x2a78>
  404abc:	ldr	w9, [x8, #4]
  404ac0:	cmp	w9, #0x4, lsl #12
  404ac4:	b.eq	404704 <ferror@plt+0x2a84>  // b.none
  404ac8:	ldr	x8, [x8, #24]
  404acc:	cbnz	x8, 404abc <ferror@plt+0x2e3c>
  404ad0:	b	4046f8 <ferror@plt+0x2a78>
  404ad4:	adrp	x25, 417000 <ferror@plt+0x15380>
  404ad8:	ldr	x8, [x25, #1288]
  404adc:	mov	x24, x8
  404ae0:	cmp	x24, x8
  404ae4:	csel	x1, xzr, x21, eq  // eq = none
  404ae8:	mov	x0, x24
  404aec:	bl	403e44 <ferror@plt+0x21c4>
  404af0:	ldr	x8, [x25, #1288]
  404af4:	mov	w21, w0
  404af8:	cmp	x24, x8
  404afc:	b.eq	404b08 <ferror@plt+0x2e88>  // b.none
  404b00:	mov	x0, x24
  404b04:	bl	4018e0 <fclose@plt>
  404b08:	ldr	x25, [sp, #16]
  404b0c:	cbnz	w21, 404e5c <ferror@plt+0x31dc>
  404b10:	str	wzr, [sp, #12]
  404b14:	mov	w19, #0x1                   	// #1
  404b18:	mov	w24, w20
  404b1c:	b	404704 <ferror@plt+0x2a84>
  404b20:	str	x25, [sp, #16]
  404b24:	cbnz	w19, 404c24 <ferror@plt+0x2fa4>
  404b28:	b	404b74 <ferror@plt+0x2ef4>
  404b2c:	adrp	x1, 406000 <ferror@plt+0x4380>
  404b30:	adrp	x8, 406000 <ferror@plt+0x4380>
  404b34:	add	x1, x1, #0x31
  404b38:	add	x8, x8, #0x1d
  404b3c:	b	404608 <ferror@plt+0x2988>
  404b40:	adrp	x8, 417000 <ferror@plt+0x15380>
  404b44:	ldr	x1, [x8, #1352]
  404b48:	adrp	x0, 406000 <ferror@plt+0x4380>
  404b4c:	add	x0, x0, #0x128
  404b50:	bl	401be0 <printf@plt>
  404b54:	str	wzr, [sp, #12]
  404b58:	b	404c24 <ferror@plt+0x2fa4>
  404b5c:	bl	404390 <ferror@plt+0x2710>
  404b60:	str	wzr, [sp, #12]
  404b64:	b	404c24 <ferror@plt+0x2fa4>
  404b68:	str	xzr, [sp, #16]
  404b6c:	b	404b74 <ferror@plt+0x2ef4>
  404b70:	str	x25, [sp, #16]
  404b74:	adrp	x21, 417000 <ferror@plt+0x15380>
  404b78:	ldr	x20, [x21, #1256]
  404b7c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404b80:	add	x1, x1, #0xb94
  404b84:	mov	w2, #0x5                   	// #5
  404b88:	mov	x0, xzr
  404b8c:	bl	401bc0 <dcgettext@plt>
  404b90:	adrp	x22, 417000 <ferror@plt+0x15380>
  404b94:	adrp	x8, 417000 <ferror@plt+0x15380>
  404b98:	ldr	x2, [x22, #1352]
  404b9c:	ldr	x3, [x8, #1360]
  404ba0:	mov	x1, x0
  404ba4:	mov	x0, x20
  404ba8:	bl	401c40 <fprintf@plt>
  404bac:	ldr	x20, [x21, #1256]
  404bb0:	adrp	x1, 406000 <ferror@plt+0x4380>
  404bb4:	add	x1, x1, #0x133
  404bb8:	mov	w2, #0x5                   	// #5
  404bbc:	mov	x0, xzr
  404bc0:	bl	401bc0 <dcgettext@plt>
  404bc4:	ldr	x2, [x22, #1352]
  404bc8:	mov	x1, x0
  404bcc:	mov	x0, x20
  404bd0:	bl	401c40 <fprintf@plt>
  404bd4:	mov	w8, #0x2                   	// #2
  404bd8:	b	404c20 <ferror@plt+0x2fa0>
  404bdc:	str	xzr, [sp, #16]
  404be0:	adrp	x21, 417000 <ferror@plt+0x15380>
  404be4:	b	404bec <ferror@plt+0x2f6c>
  404be8:	str	xzr, [sp, #16]
  404bec:	adrp	x8, 417000 <ferror@plt+0x15380>
  404bf0:	ldr	x20, [x8, #1256]
  404bf4:	ldr	x21, [x21, #1352]
  404bf8:	bl	401bf0 <__errno_location@plt>
  404bfc:	ldr	w0, [x0]
  404c00:	bl	401a40 <strerror@plt>
  404c04:	adrp	x1, 405000 <ferror@plt+0x3380>
  404c08:	mov	x3, x0
  404c0c:	add	x1, x1, #0x872
  404c10:	mov	x0, x20
  404c14:	mov	x2, x21
  404c18:	bl	401c40 <fprintf@plt>
  404c1c:	mov	w8, #0x1                   	// #1
  404c20:	str	w8, [sp, #12]
  404c24:	ldr	w22, [sp, #12]
  404c28:	ldr	x25, [sp, #16]
  404c2c:	cbz	x25, 404c38 <ferror@plt+0x2fb8>
  404c30:	mov	x0, x25
  404c34:	bl	403c54 <ferror@plt+0x1fd4>
  404c38:	mov	w0, w22
  404c3c:	ldp	x20, x19, [sp, #112]
  404c40:	ldp	x22, x21, [sp, #96]
  404c44:	ldp	x24, x23, [sp, #80]
  404c48:	ldp	x26, x25, [sp, #64]
  404c4c:	ldp	x28, x27, [sp, #48]
  404c50:	ldp	x29, x30, [sp, #32]
  404c54:	add	sp, sp, #0x80
  404c58:	ret
  404c5c:	ldur	w20, [x29, #-4]
  404c60:	tbnz	w20, #31, 404dac <ferror@plt+0x312c>
  404c64:	adrp	x8, 417000 <ferror@plt+0x15380>
  404c68:	ldr	x0, [x8, #1264]
  404c6c:	bl	401840 <strlen@plt>
  404c70:	cmp	x0, x20
  404c74:	b.ls	404dac <ferror@plt+0x312c>  // b.plast
  404c78:	adrp	x8, 417000 <ferror@plt+0x15380>
  404c7c:	ldr	x20, [x8, #1256]
  404c80:	adrp	x1, 406000 <ferror@plt+0x4380>
  404c84:	add	x1, x1, #0xbf
  404c88:	mov	w2, #0x5                   	// #5
  404c8c:	mov	x0, xzr
  404c90:	bl	401bc0 <dcgettext@plt>
  404c94:	adrp	x8, 417000 <ferror@plt+0x15380>
  404c98:	ldr	x21, [x8, #1352]
  404c9c:	mov	x22, x0
  404ca0:	bl	401bf0 <__errno_location@plt>
  404ca4:	ldr	w0, [x0]
  404ca8:	bl	401a40 <strerror@plt>
  404cac:	ldur	w8, [x29, #-4]
  404cb0:	mov	x4, x0
  404cb4:	mov	x0, x20
  404cb8:	mov	x1, x22
  404cbc:	add	w5, w8, #0x1
  404cc0:	mov	x2, x21
  404cc4:	mov	w3, w26
  404cc8:	bl	401c40 <fprintf@plt>
  404ccc:	mov	w8, #0x2                   	// #2
  404cd0:	b	404c20 <ferror@plt+0x2fa0>
  404cd4:	bl	401bf0 <__errno_location@plt>
  404cd8:	ldr	w8, [x0]
  404cdc:	mov	x21, x0
  404ce0:	cbnz	w8, 404cec <ferror@plt+0x306c>
  404ce4:	mov	w8, #0x16                  	// #22
  404ce8:	str	w8, [x21]
  404cec:	adrp	x8, 417000 <ferror@plt+0x15380>
  404cf0:	ldr	x8, [x8, #1288]
  404cf4:	adrp	x27, 417000 <ferror@plt+0x15380>
  404cf8:	ldr	x20, [x27, #1256]
  404cfc:	adrp	x22, 417000 <ferror@plt+0x15380>
  404d00:	cmp	x26, x8
  404d04:	b.ne	404de8 <ferror@plt+0x3168>  // b.any
  404d08:	adrp	x1, 406000 <ferror@plt+0x4380>
  404d0c:	add	x1, x1, #0x103
  404d10:	mov	w2, #0x5                   	// #5
  404d14:	mov	x0, xzr
  404d18:	bl	401bc0 <dcgettext@plt>
  404d1c:	ldr	w8, [x21]
  404d20:	ldr	x22, [x22, #1352]
  404d24:	mov	x21, x0
  404d28:	mov	w0, w8
  404d2c:	bl	401a40 <strerror@plt>
  404d30:	ldur	w4, [x29, #-8]
  404d34:	mov	x3, x0
  404d38:	mov	x0, x20
  404d3c:	mov	x1, x21
  404d40:	mov	x2, x22
  404d44:	bl	401c40 <fprintf@plt>
  404d48:	mov	w8, #0x2                   	// #2
  404d4c:	b	404c20 <ferror@plt+0x2fa0>
  404d50:	adrp	x8, 417000 <ferror@plt+0x15380>
  404d54:	adrp	x23, 417000 <ferror@plt+0x15380>
  404d58:	adrp	x24, 417000 <ferror@plt+0x15380>
  404d5c:	ldr	x0, [x8, #1264]
  404d60:	ldr	x20, [x24, #1352]
  404d64:	ldr	x21, [x23, #1256]
  404d68:	adrp	x1, 405000 <ferror@plt+0x3380>
  404d6c:	add	x1, x1, #0xac6
  404d70:	bl	404ff4 <ferror@plt+0x3374>
  404d74:	cbz	x0, 404e64 <ferror@plt+0x31e4>
  404d78:	mov	x22, x0
  404d7c:	bl	401bf0 <__errno_location@plt>
  404d80:	ldr	w0, [x0]
  404d84:	bl	401a40 <strerror@plt>
  404d88:	adrp	x1, 405000 <ferror@plt+0x3380>
  404d8c:	mov	x4, x0
  404d90:	add	x1, x1, #0x86e
  404d94:	mov	x0, x21
  404d98:	mov	x2, x20
  404d9c:	mov	x3, x22
  404da0:	bl	401c40 <fprintf@plt>
  404da4:	mov	w8, #0x2                   	// #2
  404da8:	b	404c20 <ferror@plt+0x2fa0>
  404dac:	adrp	x8, 417000 <ferror@plt+0x15380>
  404db0:	ldr	x20, [x8, #1256]
  404db4:	adrp	x1, 406000 <ferror@plt+0x4380>
  404db8:	add	x1, x1, #0xa4
  404dbc:	mov	w2, #0x5                   	// #5
  404dc0:	mov	x0, xzr
  404dc4:	bl	401bc0 <dcgettext@plt>
  404dc8:	adrp	x8, 417000 <ferror@plt+0x15380>
  404dcc:	ldr	x2, [x8, #1352]
  404dd0:	mov	x1, x0
  404dd4:	mov	x0, x20
  404dd8:	mov	w3, w26
  404ddc:	bl	401c40 <fprintf@plt>
  404de0:	mov	w8, #0x2                   	// #2
  404de4:	b	404c20 <ferror@plt+0x2fa0>
  404de8:	adrp	x1, 406000 <ferror@plt+0x4380>
  404dec:	add	x1, x1, #0xe5
  404df0:	mov	w2, #0x5                   	// #5
  404df4:	mov	x0, xzr
  404df8:	bl	401bc0 <dcgettext@plt>
  404dfc:	ldr	w8, [x21]
  404e00:	mov	x26, x22
  404e04:	ldr	x22, [x22, #1352]
  404e08:	mov	x23, x0
  404e0c:	mov	w0, w8
  404e10:	bl	401a40 <strerror@plt>
  404e14:	adrp	x8, 417000 <ferror@plt+0x15380>
  404e18:	ldr	x8, [x8, #1264]
  404e1c:	ldur	w24, [x29, #-8]
  404e20:	adrp	x1, 405000 <ferror@plt+0x3380>
  404e24:	mov	x25, x0
  404e28:	add	x1, x1, #0xac6
  404e2c:	mov	x0, x8
  404e30:	bl	404ff4 <ferror@plt+0x3374>
  404e34:	cbz	x0, 404e78 <ferror@plt+0x31f8>
  404e38:	mov	x5, x0
  404e3c:	mov	x0, x20
  404e40:	mov	x1, x23
  404e44:	mov	x2, x22
  404e48:	mov	x3, x25
  404e4c:	mov	w4, w24
  404e50:	bl	401c40 <fprintf@plt>
  404e54:	mov	w8, #0x2                   	// #2
  404e58:	b	404c20 <ferror@plt+0x2fa0>
  404e5c:	str	w21, [sp, #12]
  404e60:	b	404c24 <ferror@plt+0x2fa4>
  404e64:	ldr	x19, [x23, #1256]
  404e68:	ldr	x20, [x24, #1352]
  404e6c:	bl	401bf0 <__errno_location@plt>
  404e70:	ldr	w0, [x0]
  404e74:	b	404e84 <ferror@plt+0x3204>
  404e78:	ldr	x19, [x27, #1256]
  404e7c:	ldr	x20, [x26, #1352]
  404e80:	ldr	w0, [x21]
  404e84:	bl	401a40 <strerror@plt>
  404e88:	adrp	x1, 405000 <ferror@plt+0x3380>
  404e8c:	mov	x3, x0
  404e90:	add	x1, x1, #0x872
  404e94:	mov	x0, x19
  404e98:	mov	x2, x20
  404e9c:	bl	401c40 <fprintf@plt>
  404ea0:	mov	w0, #0x1                   	// #1
  404ea4:	bl	401850 <exit@plt>
  404ea8:	stp	x29, x30, [sp, #-80]!
  404eac:	stp	x24, x23, [sp, #32]
  404eb0:	adrp	x24, 417000 <ferror@plt+0x15380>
  404eb4:	stp	x22, x21, [sp, #48]
  404eb8:	ldr	x22, [x24, #1304]
  404ebc:	stp	x20, x19, [sp, #64]
  404ec0:	mov	x19, x0
  404ec4:	str	x25, [sp, #16]
  404ec8:	mov	x29, sp
  404ecc:	cbz	x22, 404fa8 <ferror@plt+0x3328>
  404ed0:	adrp	x25, 417000 <ferror@plt+0x15380>
  404ed4:	ldr	w1, [x25, #1312]
  404ed8:	mov	x0, x22
  404edc:	mov	x2, x19
  404ee0:	bl	401c50 <fgets@plt>
  404ee4:	cbz	x0, 404fd4 <ferror@plt+0x3354>
  404ee8:	adrp	x20, 417000 <ferror@plt+0x15380>
  404eec:	adrp	x21, 417000 <ferror@plt+0x15380>
  404ef0:	add	x20, x20, #0x520
  404ef4:	add	x21, x21, #0x518
  404ef8:	mov	x0, x22
  404efc:	bl	401840 <strlen@plt>
  404f00:	ldr	x9, [x24, #1304]
  404f04:	add	x8, x22, x0
  404f08:	cmp	x8, x9
  404f0c:	b.ls	404f4c <ferror@plt+0x32cc>  // b.plast
  404f10:	mov	w22, wzr
  404f14:	mov	x9, x8
  404f18:	b	404f34 <ferror@plt+0x32b4>
  404f1c:	sturb	wzr, [x8, #-1]
  404f20:	ldr	x8, [x24, #1304]
  404f24:	mov	w22, #0x1                   	// #1
  404f28:	cmp	x9, x8
  404f2c:	mov	x8, x9
  404f30:	b.ls	404f50 <ferror@plt+0x32d0>  // b.plast
  404f34:	ldrb	w10, [x9, #-1]!
  404f38:	cmp	w10, #0xd
  404f3c:	b.eq	404f1c <ferror@plt+0x329c>  // b.none
  404f40:	cmp	w10, #0xa
  404f44:	b.eq	404f1c <ferror@plt+0x329c>  // b.none
  404f48:	b	404f50 <ferror@plt+0x32d0>
  404f4c:	mov	w22, wzr
  404f50:	mov	x0, x19
  404f54:	bl	401a90 <feof@plt>
  404f58:	orr	w8, w0, w22
  404f5c:	cbnz	w8, 404fd0 <ferror@plt+0x3350>
  404f60:	ldr	x8, [x20]
  404f64:	mov	x0, x21
  404f68:	mov	x1, x20
  404f6c:	lsl	x2, x8, #1
  404f70:	bl	40573c <ferror@plt+0x3abc>
  404f74:	cbnz	w0, 404fc8 <ferror@plt+0x3348>
  404f78:	ldr	x23, [x24, #1304]
  404f7c:	mov	x0, x23
  404f80:	bl	401840 <strlen@plt>
  404f84:	ldr	w8, [x25, #1312]
  404f88:	add	x22, x23, x0
  404f8c:	mov	x0, x22
  404f90:	mov	x2, x19
  404f94:	sub	w8, w8, w22
  404f98:	add	w1, w8, w23
  404f9c:	bl	401c50 <fgets@plt>
  404fa0:	cbnz	x0, 404ef8 <ferror@plt+0x3278>
  404fa4:	b	404fd4 <ferror@plt+0x3354>
  404fa8:	bl	401a10 <getpagesize@plt>
  404fac:	sxtw	x2, w0
  404fb0:	adrp	x0, 417000 <ferror@plt+0x15380>
  404fb4:	adrp	x1, 417000 <ferror@plt+0x15380>
  404fb8:	add	x0, x0, #0x518
  404fbc:	add	x1, x1, #0x520
  404fc0:	bl	40573c <ferror@plt+0x3abc>
  404fc4:	cbz	w0, 404fec <ferror@plt+0x336c>
  404fc8:	mov	x0, xzr
  404fcc:	b	404fd4 <ferror@plt+0x3354>
  404fd0:	ldr	x0, [x24, #1304]
  404fd4:	ldp	x20, x19, [sp, #64]
  404fd8:	ldp	x22, x21, [sp, #48]
  404fdc:	ldp	x24, x23, [sp, #32]
  404fe0:	ldr	x25, [sp, #16]
  404fe4:	ldp	x29, x30, [sp], #80
  404fe8:	ret
  404fec:	ldr	x22, [x24, #1304]
  404ff0:	b	404ed0 <ferror@plt+0x3250>
  404ff4:	stp	x29, x30, [sp, #-80]!
  404ff8:	stp	x20, x19, [sp, #64]
  404ffc:	mov	x19, x0
  405000:	stp	x26, x25, [sp, #16]
  405004:	stp	x24, x23, [sp, #32]
  405008:	stp	x22, x21, [sp, #48]
  40500c:	mov	x29, sp
  405010:	cbz	x0, 405120 <ferror@plt+0x34a0>
  405014:	mov	x20, x1
  405018:	mov	x21, xzr
  40501c:	mov	x22, x19
  405020:	b	40502c <ferror@plt+0x33ac>
  405024:	add	x21, x21, #0x1
  405028:	add	x22, x22, #0x1
  40502c:	ldrb	w1, [x22]
  405030:	cmp	w1, #0x5c
  405034:	b.eq	405024 <ferror@plt+0x33a4>  // b.none
  405038:	cbz	w1, 40504c <ferror@plt+0x33cc>
  40503c:	mov	x0, x20
  405040:	bl	401b40 <strchr@plt>
  405044:	cbnz	x0, 405024 <ferror@plt+0x33a4>
  405048:	b	405028 <ferror@plt+0x33a8>
  40504c:	cbz	x21, 405120 <ferror@plt+0x34a0>
  405050:	add	x8, x21, x21, lsl #1
  405054:	sub	x9, x22, x19
  405058:	add	x8, x9, x8
  40505c:	adrp	x0, 417000 <ferror@plt+0x15380>
  405060:	adrp	x1, 417000 <ferror@plt+0x15380>
  405064:	add	x2, x8, #0x1
  405068:	add	x0, x0, #0x528
  40506c:	add	x1, x1, #0x530
  405070:	bl	40573c <ferror@plt+0x3abc>
  405074:	cbz	w0, 405080 <ferror@plt+0x3400>
  405078:	mov	x19, xzr
  40507c:	b	405120 <ferror@plt+0x34a0>
  405080:	adrp	x22, 417000 <ferror@plt+0x15380>
  405084:	ldrb	w26, [x19]
  405088:	ldr	x23, [x22, #1320]
  40508c:	cbz	w26, 405118 <ferror@plt+0x3498>
  405090:	mov	w24, #0x5c5c                	// #23644
  405094:	mov	w25, #0x5c                  	// #92
  405098:	b	4050e0 <ferror@plt+0x3460>
  40509c:	strb	w25, [x23]
  4050a0:	ldrb	w8, [x19]
  4050a4:	mov	w9, #0x30                  	// #48
  4050a8:	lsr	w8, w8, #6
  4050ac:	orr	w8, w8, #0x30
  4050b0:	strb	w8, [x23, #1]
  4050b4:	ldrb	w8, [x19]
  4050b8:	bfxil	w9, w8, #3, #3
  4050bc:	strb	w9, [x23, #2]
  4050c0:	ldrb	w8, [x19]
  4050c4:	mov	w9, #0x30                  	// #48
  4050c8:	bfxil	w9, w8, #0, #3
  4050cc:	add	x8, x23, #0x4
  4050d0:	strb	w9, [x23, #3]
  4050d4:	mov	x23, x8
  4050d8:	ldrb	w26, [x19, #1]!
  4050dc:	cbz	w26, 405118 <ferror@plt+0x3498>
  4050e0:	and	w21, w26, #0xff
  4050e4:	mov	x0, x20
  4050e8:	mov	w1, w21
  4050ec:	bl	401b40 <strchr@plt>
  4050f0:	cbnz	x0, 40509c <ferror@plt+0x341c>
  4050f4:	cmp	w21, #0x5c
  4050f8:	b.ne	40510c <ferror@plt+0x348c>  // b.any
  4050fc:	strh	w24, [x23], #2
  405100:	ldrb	w26, [x19, #1]!
  405104:	cbnz	w26, 4050e0 <ferror@plt+0x3460>
  405108:	b	405118 <ferror@plt+0x3498>
  40510c:	add	x8, x23, #0x1
  405110:	strb	w26, [x23]
  405114:	b	4050d4 <ferror@plt+0x3454>
  405118:	strb	wzr, [x23]
  40511c:	ldr	x19, [x22, #1320]
  405120:	mov	x0, x19
  405124:	ldp	x20, x19, [sp, #64]
  405128:	ldp	x22, x21, [sp, #48]
  40512c:	ldp	x24, x23, [sp, #32]
  405130:	ldp	x26, x25, [sp, #16]
  405134:	ldp	x29, x30, [sp], #80
  405138:	ret
  40513c:	cbz	x0, 405160 <ferror@plt+0x34e0>
  405140:	mov	x8, x0
  405144:	ldrb	w10, [x8]
  405148:	cbz	w10, 405160 <ferror@plt+0x34e0>
  40514c:	cmp	w10, #0x5c
  405150:	b.eq	405164 <ferror@plt+0x34e4>  // b.none
  405154:	add	x8, x8, #0x1
  405158:	ldrb	w10, [x8]
  40515c:	cbnz	w10, 40514c <ferror@plt+0x34cc>
  405160:	ret
  405164:	mov	x9, x8
  405168:	and	w11, w10, #0xff
  40516c:	cmp	w11, #0x5c
  405170:	b.ne	4051d4 <ferror@plt+0x3554>  // b.any
  405174:	mov	x11, x8
  405178:	ldrb	w12, [x11, #1]!
  40517c:	and	w13, w12, #0xf8
  405180:	cmp	w13, #0x30
  405184:	b.ne	4051c4 <ferror@plt+0x3544>  // b.any
  405188:	ldrb	w13, [x8, #2]
  40518c:	and	w14, w13, #0xf8
  405190:	cmp	w14, #0x30
  405194:	b.ne	4051c4 <ferror@plt+0x3544>  // b.any
  405198:	mov	x14, x8
  40519c:	ldrb	w15, [x14, #3]!
  4051a0:	and	w16, w15, #0xf8
  4051a4:	cmp	w16, #0x30
  4051a8:	b.ne	4051c4 <ferror@plt+0x3544>  // b.any
  4051ac:	lsl	w8, w12, #6
  4051b0:	add	w8, w8, w13, lsl #3
  4051b4:	add	w8, w8, w15
  4051b8:	add	w10, w8, #0x50
  4051bc:	mov	x8, x14
  4051c0:	b	4051d4 <ferror@plt+0x3554>
  4051c4:	cmp	w12, #0x5c
  4051c8:	b.ne	4051d4 <ferror@plt+0x3554>  // b.any
  4051cc:	mov	w10, #0x5c                  	// #92
  4051d0:	mov	x8, x11
  4051d4:	strb	w10, [x9]
  4051d8:	ldrb	w10, [x8], #1
  4051dc:	cbz	w10, 405160 <ferror@plt+0x34e0>
  4051e0:	ldrb	w10, [x8]
  4051e4:	add	x9, x9, #0x1
  4051e8:	b	405168 <ferror@plt+0x34e8>
  4051ec:	stp	x29, x30, [sp, #-64]!
  4051f0:	stp	x28, x23, [sp, #16]
  4051f4:	stp	x22, x21, [sp, #32]
  4051f8:	stp	x20, x19, [sp, #48]
  4051fc:	mov	x29, sp
  405200:	sub	sp, sp, #0x1, lsl #12
  405204:	mov	x19, x4
  405208:	mov	x20, x3
  40520c:	mov	w22, w1
  405210:	mov	x21, x0
  405214:	adrp	x23, 417000 <ferror@plt+0x15380>
  405218:	str	w2, [x23, #1336]
  40521c:	cbnz	w2, 40524c <ferror@plt+0x35cc>
  405220:	mov	w8, #0x1                   	// #1
  405224:	mov	x1, sp
  405228:	mov	w0, #0x7                   	// #7
  40522c:	str	w8, [x23, #1336]
  405230:	bl	401b60 <getrlimit@plt>
  405234:	cbnz	w0, 40524c <ferror@plt+0x35cc>
  405238:	ldr	x8, [sp]
  40523c:	cmp	x8, #0x2
  405240:	b.cc	40524c <ferror@plt+0x35cc>  // b.lo, b.ul, b.last
  405244:	lsr	x8, x8, #1
  405248:	str	w8, [x23, #1336]
  40524c:	mov	x0, x21
  405250:	bl	401840 <strlen@plt>
  405254:	cmp	x0, #0x1, lsl #12
  405258:	b.cc	405280 <ferror@plt+0x3600>  // b.lo, b.ul, b.last
  40525c:	bl	401bf0 <__errno_location@plt>
  405260:	mov	w8, #0x24                  	// #36
  405264:	str	w8, [x0]
  405268:	mov	w2, #0x400                 	// #1024
  40526c:	mov	x0, x21
  405270:	mov	x1, xzr
  405274:	mov	x3, x19
  405278:	blr	x20
  40527c:	b	4052a4 <ferror@plt+0x3624>
  405280:	mov	x0, sp
  405284:	mov	x1, x21
  405288:	bl	401b50 <strcpy@plt>
  40528c:	mov	x0, sp
  405290:	mov	w1, w22
  405294:	mov	x2, x20
  405298:	mov	x3, x19
  40529c:	mov	w4, wzr
  4052a0:	bl	4052bc <ferror@plt+0x363c>
  4052a4:	add	sp, sp, #0x1, lsl #12
  4052a8:	ldp	x20, x19, [sp, #48]
  4052ac:	ldp	x22, x21, [sp, #32]
  4052b0:	ldp	x28, x23, [sp, #16]
  4052b4:	ldp	x29, x30, [sp], #64
  4052b8:	ret
  4052bc:	sub	sp, sp, #0x120
  4052c0:	stp	x26, x25, [sp, #224]
  4052c4:	stp	x24, x23, [sp, #240]
  4052c8:	stp	x22, x21, [sp, #256]
  4052cc:	stp	x20, x19, [sp, #272]
  4052d0:	mov	w25, w4
  4052d4:	mov	x20, x3
  4052d8:	mov	x19, x2
  4052dc:	mov	w23, w1
  4052e0:	mov	x21, x0
  4052e4:	stp	x29, x30, [sp, #192]
  4052e8:	stp	x28, x27, [sp, #208]
  4052ec:	add	x29, sp, #0xc0
  4052f0:	tbnz	w1, #2, 405314 <ferror@plt+0x3694>
  4052f4:	mov	w8, #0xa                   	// #10
  4052f8:	and	w8, w23, w8
  4052fc:	cmp	w8, #0x8
  405300:	cset	w8, eq  // eq = none
  405304:	cmp	w25, #0x0
  405308:	cset	w9, eq  // eq = none
  40530c:	and	w27, w8, w9
  405310:	b	405318 <ferror@plt+0x3698>
  405314:	mov	w27, #0x1                   	// #1
  405318:	orr	w8, w23, #0x100
  40531c:	cmp	w25, #0x0
  405320:	add	x2, sp, #0x8
  405324:	mov	w0, wzr
  405328:	mov	x1, x21
  40532c:	csel	w22, w8, w23, eq  // eq = none
  405330:	bl	401b80 <__lxstat@plt>
  405334:	cbz	w0, 405354 <ferror@plt+0x36d4>
  405338:	orr	w2, w22, #0x400
  40533c:	mov	x0, x21
  405340:	mov	x1, xzr
  405344:	mov	x3, x20
  405348:	blr	x19
  40534c:	mov	w24, w0
  405350:	b	4056c4 <ferror@plt+0x3a44>
  405354:	ldr	w8, [sp, #24]
  405358:	and	w8, w8, #0xf000
  40535c:	cmp	w8, #0x4, lsl #12
  405360:	b.eq	405390 <ferror@plt+0x3710>  // b.none
  405364:	cmp	w8, #0xa, lsl #12
  405368:	b.ne	4053a4 <ferror@plt+0x3724>  // b.any
  40536c:	orr	w24, w22, #0x200
  405370:	tbnz	w22, #3, 40544c <ferror@plt+0x37cc>
  405374:	mov	w8, #0x110                 	// #272
  405378:	and	w8, w22, w8
  40537c:	cmp	w8, #0x110
  405380:	b.eq	40544c <ferror@plt+0x37cc>  // b.none
  405384:	str	wzr, [sp, #4]
  405388:	mov	w22, w24
  40538c:	b	4053a8 <ferror@plt+0x3728>
  405390:	ldp	x28, x26, [sp, #8]
  405394:	mov	w8, #0x1                   	// #1
  405398:	str	w8, [sp, #4]
  40539c:	stp	x28, x26, [x29, #-40]
  4053a0:	b	4053a8 <ferror@plt+0x3728>
  4053a4:	str	wzr, [sp, #4]
  4053a8:	add	x1, sp, #0x8
  4053ac:	mov	x0, x21
  4053b0:	mov	w2, w22
  4053b4:	mov	x3, x20
  4053b8:	blr	x19
  4053bc:	mov	w24, w0
  4053c0:	tbz	w22, #0, 4056c4 <ferror@plt+0x3a44>
  4053c4:	tbnz	w22, #9, 4053dc <ferror@plt+0x375c>
  4053c8:	ldr	w8, [sp, #24]
  4053cc:	and	w8, w8, #0xf000
  4053d0:	cmp	w8, #0x4, lsl #12
  4053d4:	b.eq	4053e0 <ferror@plt+0x3760>  // b.none
  4053d8:	b	4056c4 <ferror@plt+0x3a44>
  4053dc:	cbz	w27, 4056c4 <ferror@plt+0x3a44>
  4053e0:	ldr	w8, [sp, #4]
  4053e4:	cbz	w8, 405420 <ferror@plt+0x37a0>
  4053e8:	adrp	x8, 417000 <ferror@plt+0x15380>
  4053ec:	add	x8, x8, #0x4b8
  4053f0:	ldr	x9, [x8, #8]
  4053f4:	b	4053fc <ferror@plt+0x377c>
  4053f8:	ldr	x9, [x9, #8]
  4053fc:	cmp	x9, x8
  405400:	b.eq	405420 <ferror@plt+0x37a0>  // b.none
  405404:	ldr	x10, [x9, #16]
  405408:	cmp	x10, x28
  40540c:	b.ne	4053f8 <ferror@plt+0x3778>  // b.any
  405410:	ldr	x10, [x9, #24]
  405414:	cmp	x10, x26
  405418:	b.ne	4053f8 <ferror@plt+0x3778>  // b.any
  40541c:	b	4056c4 <ferror@plt+0x3a44>
  405420:	adrp	x28, 417000 <ferror@plt+0x15380>
  405424:	ldr	w8, [x28, #1336]
  405428:	adrp	x27, 417000 <ferror@plt+0x15380>
  40542c:	cbnz	w8, 4054b4 <ferror@plt+0x3834>
  405430:	ldr	x8, [x27, #1200]
  405434:	adrp	x9, 417000 <ferror@plt+0x15380>
  405438:	add	x9, x9, #0x4b8
  40543c:	ldr	x8, [x8]
  405440:	cmp	x8, x9
  405444:	b.ne	405480 <ferror@plt+0x3800>  // b.any
  405448:	b	4054b4 <ferror@plt+0x3834>
  40544c:	add	x2, sp, #0x8
  405450:	mov	w0, wzr
  405454:	mov	x1, x21
  405458:	bl	401c10 <__xstat@plt>
  40545c:	cbz	w0, 405468 <ferror@plt+0x37e8>
  405460:	orr	w2, w22, #0x600
  405464:	b	40533c <ferror@plt+0x36bc>
  405468:	ldp	x28, x26, [sp, #8]
  40546c:	mov	w8, #0x1                   	// #1
  405470:	str	w8, [sp, #4]
  405474:	mov	w22, w24
  405478:	stp	x28, x26, [x29, #-40]
  40547c:	b	4053a8 <ferror@plt+0x3728>
  405480:	str	x8, [x27, #1200]
  405484:	ldr	x0, [x8, #32]
  405488:	bl	401b30 <telldir@plt>
  40548c:	ldr	x9, [x27, #1200]
  405490:	ldr	x8, [x9, #32]
  405494:	str	x0, [x9, #40]
  405498:	mov	x0, x8
  40549c:	bl	401a30 <closedir@plt>
  4054a0:	ldr	x8, [x27, #1200]
  4054a4:	str	xzr, [x8, #32]
  4054a8:	ldr	w8, [x28, #1336]
  4054ac:	add	w8, w8, #0x1
  4054b0:	str	w8, [x28, #1336]
  4054b4:	mov	x0, x21
  4054b8:	bl	4018c0 <opendir@plt>
  4054bc:	stur	x0, [x29, #-24]
  4054c0:	cbnz	x0, 4054f4 <ferror@plt+0x3874>
  4054c4:	bl	401bf0 <__errno_location@plt>
  4054c8:	ldr	w8, [x0]
  4054cc:	cmp	w8, #0x17
  4054d0:	b.ne	405658 <ferror@plt+0x39d8>  // b.any
  4054d4:	ldr	x8, [x27, #1200]
  4054d8:	adrp	x9, 417000 <ferror@plt+0x15380>
  4054dc:	add	x9, x9, #0x4b8
  4054e0:	ldr	x8, [x8]
  4054e4:	cmp	x8, x9
  4054e8:	b.eq	4056ac <ferror@plt+0x3a2c>  // b.none
  4054ec:	str	wzr, [x28, #1336]
  4054f0:	b	405480 <ferror@plt+0x3800>
  4054f4:	ldr	w8, [sp, #4]
  4054f8:	cbz	w8, 40568c <ferror@plt+0x3a0c>
  4054fc:	adrp	x8, 417000 <ferror@plt+0x15380>
  405500:	ldr	x8, [x8, #1216]
  405504:	adrp	x9, 417000 <ferror@plt+0x15380>
  405508:	add	x9, x9, #0x4b8
  40550c:	sub	x10, x29, #0x38
  405510:	stp	x9, x8, [x29, #-56]
  405514:	str	x10, [x9, #8]
  405518:	str	x10, [x8]
  40551c:	ldr	w8, [x28, #1336]
  405520:	ldur	x0, [x29, #-24]
  405524:	sub	w8, w8, #0x1
  405528:	str	w8, [x28, #1336]
  40552c:	bl	4019e0 <readdir@plt>
  405530:	cbz	x0, 40566c <ferror@plt+0x39ec>
  405534:	add	w8, w25, #0x1
  405538:	adrp	x26, 406000 <ferror@plt+0x4380>
  40553c:	str	w8, [sp]
  405540:	orr	w8, w22, #0x400
  405544:	add	x26, x26, #0x57
  405548:	str	w8, [sp, #4]
  40554c:	b	405588 <ferror@plt+0x3908>
  405550:	bl	401bf0 <__errno_location@plt>
  405554:	ldr	w2, [sp, #4]
  405558:	mov	w8, #0x24                  	// #36
  40555c:	str	w8, [x0]
  405560:	mov	x0, x21
  405564:	mov	x1, xzr
  405568:	mov	x3, x20
  40556c:	blr	x19
  405570:	adrp	x26, 406000 <ferror@plt+0x4380>
  405574:	add	w24, w0, w24
  405578:	add	x26, x26, #0x57
  40557c:	ldur	x0, [x29, #-24]
  405580:	bl	4019e0 <readdir@plt>
  405584:	cbz	x0, 40566c <ferror@plt+0x39ec>
  405588:	add	x25, x0, #0x13
  40558c:	mov	x0, x25
  405590:	mov	x1, x26
  405594:	bl	401ac0 <strcmp@plt>
  405598:	cbz	w0, 40557c <ferror@plt+0x38fc>
  40559c:	adrp	x1, 406000 <ferror@plt+0x4380>
  4055a0:	mov	x0, x25
  4055a4:	add	x1, x1, #0x56
  4055a8:	bl	401ac0 <strcmp@plt>
  4055ac:	cbz	w0, 40557c <ferror@plt+0x38fc>
  4055b0:	mov	x0, x21
  4055b4:	bl	401840 <strlen@plt>
  4055b8:	mov	x26, x0
  4055bc:	mov	x0, x25
  4055c0:	bl	401840 <strlen@plt>
  4055c4:	add	x8, x26, x0
  4055c8:	add	x8, x8, #0x1
  4055cc:	cmp	x8, #0x1, lsl #12
  4055d0:	b.cs	405550 <ferror@plt+0x38d0>  // b.hs, b.nlast
  4055d4:	add	x26, x21, x26
  4055d8:	mov	x0, x26
  4055dc:	mov	w8, #0x2f                  	// #47
  4055e0:	strb	w8, [x0], #1
  4055e4:	mov	x1, x25
  4055e8:	bl	401b50 <strcpy@plt>
  4055ec:	ldr	w4, [sp]
  4055f0:	mov	x0, x21
  4055f4:	mov	w1, w23
  4055f8:	mov	x2, x19
  4055fc:	mov	x3, x20
  405600:	bl	4052bc <ferror@plt+0x363c>
  405604:	strb	wzr, [x26]
  405608:	ldur	x8, [x29, #-24]
  40560c:	add	w24, w0, w24
  405610:	cbz	x8, 40561c <ferror@plt+0x399c>
  405614:	adrp	x26, 406000 <ferror@plt+0x4380>
  405618:	b	405578 <ferror@plt+0x38f8>
  40561c:	mov	x0, x21
  405620:	bl	4018c0 <opendir@plt>
  405624:	adrp	x26, 406000 <ferror@plt+0x4380>
  405628:	add	x26, x26, #0x57
  40562c:	stur	x0, [x29, #-24]
  405630:	cbz	x0, 405734 <ferror@plt+0x3ab4>
  405634:	ldur	x1, [x29, #-16]
  405638:	bl	4019c0 <seekdir@plt>
  40563c:	ldr	x8, [x27, #1200]
  405640:	ldr	w9, [x28, #1336]
  405644:	ldr	x8, [x8, #8]
  405648:	sub	w9, w9, #0x1
  40564c:	str	w9, [x28, #1336]
  405650:	str	x8, [x27, #1200]
  405654:	b	40557c <ferror@plt+0x38fc>
  405658:	cmp	w8, #0x2
  40565c:	b.eq	4056c4 <ferror@plt+0x3a44>  // b.none
  405660:	cmp	w8, #0x14
  405664:	b.ne	4056ac <ferror@plt+0x3a2c>  // b.any
  405668:	b	4056c4 <ferror@plt+0x3a44>
  40566c:	ldp	x9, x8, [x29, #-56]
  405670:	str	x8, [x9, #8]
  405674:	ldur	x8, [x29, #-48]
  405678:	str	x9, [x8]
  40567c:	ldr	w8, [x28, #1336]
  405680:	add	w8, w8, #0x1
  405684:	str	w8, [x28, #1336]
  405688:	b	4056a0 <ferror@plt+0x3a20>
  40568c:	add	x2, sp, #0x8
  405690:	mov	w0, wzr
  405694:	mov	x1, x21
  405698:	bl	401c10 <__xstat@plt>
  40569c:	cbz	w0, 4056e8 <ferror@plt+0x3a68>
  4056a0:	ldur	x0, [x29, #-24]
  4056a4:	bl	401a30 <closedir@plt>
  4056a8:	cbz	w0, 4056c4 <ferror@plt+0x3a44>
  4056ac:	orr	w2, w22, #0x400
  4056b0:	mov	x0, x21
  4056b4:	mov	x1, xzr
  4056b8:	mov	x3, x20
  4056bc:	blr	x19
  4056c0:	add	w24, w0, w24
  4056c4:	mov	w0, w24
  4056c8:	ldp	x20, x19, [sp, #272]
  4056cc:	ldp	x22, x21, [sp, #256]
  4056d0:	ldp	x24, x23, [sp, #240]
  4056d4:	ldp	x26, x25, [sp, #224]
  4056d8:	ldp	x28, x27, [sp, #208]
  4056dc:	ldp	x29, x30, [sp, #192]
  4056e0:	add	sp, sp, #0x120
  4056e4:	ret
  4056e8:	adrp	x9, 417000 <ferror@plt+0x15380>
  4056ec:	add	x9, x9, #0x4b8
  4056f0:	ldr	x8, [x9, #8]
  4056f4:	ldp	x10, x11, [sp, #8]
  4056f8:	cmp	x8, x9
  4056fc:	stp	x10, x11, [x29, #-40]
  405700:	b.eq	405504 <ferror@plt+0x3884>  // b.none
  405704:	mov	x12, x8
  405708:	b	405718 <ferror@plt+0x3a98>
  40570c:	ldr	x12, [x12, #8]
  405710:	cmp	x12, x9
  405714:	b.eq	405504 <ferror@plt+0x3884>  // b.none
  405718:	ldr	x13, [x12, #16]
  40571c:	cmp	x13, x10
  405720:	b.ne	40570c <ferror@plt+0x3a8c>  // b.any
  405724:	ldr	x13, [x12, #24]
  405728:	cmp	x13, x11
  40572c:	b.ne	40570c <ferror@plt+0x3a8c>  // b.any
  405730:	b	4056a0 <ferror@plt+0x3a20>
  405734:	ldr	w2, [sp, #4]
  405738:	b	4056b0 <ferror@plt+0x3a30>
  40573c:	stp	x29, x30, [sp, #-48]!
  405740:	stp	x20, x19, [sp, #32]
  405744:	ldr	x8, [x1]
  405748:	str	x21, [sp, #16]
  40574c:	mov	x29, sp
  405750:	cmp	x8, x2
  405754:	b.cs	40578c <ferror@plt+0x3b0c>  // b.hs, b.nlast
  405758:	mov	x20, x0
  40575c:	ldr	x0, [x0]
  405760:	add	x8, x2, #0xff
  405764:	and	x21, x8, #0xffffffffffffff00
  405768:	mov	x19, x1
  40576c:	mov	x1, x21
  405770:	bl	4019f0 <realloc@plt>
  405774:	cbz	x0, 405794 <ferror@plt+0x3b14>
  405778:	mov	x8, x0
  40577c:	mov	w0, wzr
  405780:	str	x8, [x20]
  405784:	str	x21, [x19]
  405788:	b	405798 <ferror@plt+0x3b18>
  40578c:	mov	w0, wzr
  405790:	b	405798 <ferror@plt+0x3b18>
  405794:	mov	w0, #0x1                   	// #1
  405798:	ldp	x20, x19, [sp, #32]
  40579c:	ldr	x21, [sp, #16]
  4057a0:	ldp	x29, x30, [sp], #48
  4057a4:	ret
  4057a8:	stp	x29, x30, [sp, #-64]!
  4057ac:	mov	x29, sp
  4057b0:	stp	x19, x20, [sp, #16]
  4057b4:	adrp	x20, 416000 <ferror@plt+0x14380>
  4057b8:	add	x20, x20, #0xdd0
  4057bc:	stp	x21, x22, [sp, #32]
  4057c0:	adrp	x21, 416000 <ferror@plt+0x14380>
  4057c4:	add	x21, x21, #0xdc8
  4057c8:	sub	x20, x20, x21
  4057cc:	mov	w22, w0
  4057d0:	stp	x23, x24, [sp, #48]
  4057d4:	mov	x23, x1
  4057d8:	mov	x24, x2
  4057dc:	bl	4017e8 <memcpy@plt-0x38>
  4057e0:	cmp	xzr, x20, asr #3
  4057e4:	b.eq	405810 <ferror@plt+0x3b90>  // b.none
  4057e8:	asr	x20, x20, #3
  4057ec:	mov	x19, #0x0                   	// #0
  4057f0:	ldr	x3, [x21, x19, lsl #3]
  4057f4:	mov	x2, x24
  4057f8:	add	x19, x19, #0x1
  4057fc:	mov	x1, x23
  405800:	mov	w0, w22
  405804:	blr	x3
  405808:	cmp	x20, x19
  40580c:	b.ne	4057f0 <ferror@plt+0x3b70>  // b.any
  405810:	ldp	x19, x20, [sp, #16]
  405814:	ldp	x21, x22, [sp, #32]
  405818:	ldp	x23, x24, [sp, #48]
  40581c:	ldp	x29, x30, [sp], #64
  405820:	ret
  405824:	nop
  405828:	ret

Disassembly of section .fini:

000000000040582c <.fini>:
  40582c:	stp	x29, x30, [sp, #-16]!
  405830:	mov	x29, sp
  405834:	ldp	x29, x30, [sp], #16
  405838:	ret
