read_verilog MyTopLevel.v
hierarchy -check

prep -top MyTopLevel

proc; opt; fsm; opt; memory; opt



synth -top MyTopLevel
flatten
json -o MyTopLevel.json

#synth_xilinx

