Information: Updating graph... (UID-83)
Warning: Clock port 'external_clock' is assigned input delay relative to clock 'internal_clock'. (TIM-111)
Warning: Clock port 'external_clock' is assigned input delay relative to clock 'internal_clock'. (TIM-111)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : timer0_1
Version: E-2010.12-SP5-3
Date   : Sun Apr 26 19:04:23 2015
****************************************

Operating Conditions: BEST   Library: saed90nm_min
Wire Load Model Mode: enclosed

  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           8000                  saed90nm_min
  ndff_n8            8000                  saed90nm_min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)         0.00       0.00
  clock network delay (ideal)              0.40       0.40
  u1/output_reg[0]/CLK (DFFARX1)           0.00       0.40 r
  u1/output_reg[0]/Q (DFFARX1)             0.16       0.56 r
  u1/U3/Q (AO22X1)                         0.05       0.61 r
  u1/output_reg[0]/D (DFFARX1)             0.00       0.61 r
  data arrival time                                   0.61

  clock internal_clock (rise edge)        10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.30      10.10
  u1/output_reg[0]/CLK (DFFARX1)           0.00      10.10 r
  library setup time                      -0.05      10.05
  data required time                                 10.05
  -----------------------------------------------------------
  data required time                                 10.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         9.44


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           8000                  saed90nm_min
  ndff_n8            8000                  saed90nm_min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)         0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     1.00       1.40 r
  add_bus[3] (in)                          0.00       1.40 r
  U51/QN (NOR4X0)                          0.05       1.45 f
  U48/QN (NAND4X0)                         0.05       1.50 r
  U52/QN (NOR2X0)                          0.21       1.71 f
  u1/E (ndff_n8)                           0.00       1.71 f
  u1/U2/QN (INVX0)                         0.15       1.87 r
  u1/U3/Q (AO22X1)                         0.06       1.93 r
  u1/output_reg[0]/D (DFFARX1)             0.00       1.93 r
  data arrival time                                   1.93

  clock internal_clock (rise edge)        10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.30      10.10
  u1/output_reg[0]/CLK (DFFARX1)           0.00      10.10 r
  library setup time                      -0.05      10.05
  data required time                                 10.05
  -----------------------------------------------------------
  data required time                                 10.05
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         8.12


  Startpoint: timer0_out_reg
              (rising edge-triggered flip-flop clocked by external_clock')
  Endpoint: timer0_out (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           8000                  saed90nm_min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock' (rise edge)       10.00      10.00
  clock network delay (ideal)              0.40      10.40
  timer0_out_reg/CLK (DFFARX1)             0.00      10.40 r
  timer0_out_reg/QN (DFFARX1)              0.13      10.53 r
  U45/QN (INVX4)                           7.03      17.56 f
  timer0_out (out)                         0.00      17.56 f
  data arrival time                                  17.56

  clock internal_clock (rise edge)        20.00      20.00
  clock network delay (ideal)              0.40      20.40
  clock uncertainty                       -0.30      20.10
  output external delay                   -1.00      19.10
  data required time                                 19.10
  -----------------------------------------------------------
  data required time                                 19.10
  data arrival time                                 -17.56
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock')
  Endpoint: counter_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           8000                  saed90nm_min
  timer0_1_DW01_inc_0
                     ForQA                 saed90nm_min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock' (rise edge)       10.00      10.00
  clock network delay (ideal)              0.40      10.40
  counter_reg[0]/CLK (DFFARX1)             0.00      10.40 r
  counter_reg[0]/Q (DFFARX1)               0.18      10.58 f
  add_93/A[0] (timer0_1_DW01_inc_0)        0.00      10.58 f
  add_93/U1_1_1/C1 (HADDX1)                0.31      10.89 f
  add_93/U1_1_2/C1 (HADDX1)                0.35      11.25 f
  add_93/U1_1_3/C1 (HADDX1)                0.35      11.60 f
  add_93/U1_1_4/C1 (HADDX1)                0.35      11.95 f
  add_93/U1_1_5/C1 (HADDX1)                0.35      12.31 f
  add_93/U1_1_6/C1 (HADDX1)                0.35      12.66 f
  add_93/U2/Q (XOR2X1)                     0.10      12.76 r
  add_93/SUM[7] (timer0_1_DW01_inc_0)      0.00      12.76 r
  U54/Q (AO22X1)                           0.05      12.81 r
  counter_reg[7]/D (DFFARX1)               0.00      12.81 r
  data arrival time                                  12.81

  clock external_clock (rise edge)        20.00      20.00
  clock network delay (ideal)              0.40      20.40
  clock uncertainty                       -0.30      20.10
  counter_reg[7]/CLK (DFFARX1)             0.00      20.10 r
  library setup time                      -0.05      20.05
  data required time                                 20.05
  -----------------------------------------------------------
  data required time                                 20.05
  data arrival time                                 -12.81
  -----------------------------------------------------------
  slack (MET)                                         7.24


1
