{
  "S0": "RI <- (PC), PC + 1",
  "S1": "DECODE",
  "S2": "2OP <- RF",
  "S3": "RD <- 2OP",
  "S4": "AC <- 2OP",
  "S5": "AC <- AC+2OP",
  "S6": "AC <- AC-2OP",
  "S7": "AC-2OP",
  "S8": "RD <- 2OP+1",
  "S9": "AC <- AC and 2OP",
  "S10": "AC <- AC or 20P",
  "S11": "AC <- AC â¨ 20P",
  "S12": "20P <- AC",
  "S13": "AC <- 20P + 1",
  "S14": "AC <- not(AC)",
  "S15": "20P <- (PC), PC+ PC+1",
  "S16": "H <- (PC), PC <- PC+1",
  "S17": "L <- (PC), PC <- PC+1",
  "S18": "20P <- (HL)",
  "S19": "(HL) <- 20P",
  "S20": "PC <- HL",
  "S21": "H <- D",
  "S22": "L <- E",
  "S23": "AC <- Flags",
  "S24": "Flags <- AC",
  "S25": "INTA_IN <- 1",
  "S26": "SP <- SP-1",
  "S27": "(SP) <- Flags",
  "S28": "(SP) <- PCH",
  "S29": "(SP) <- PCL",
  "S30": "PC <- Dir INT",
  "S31": "SP <- SP+1",
  "S32": "PCL <- (SP)",
  "S33": "PCH <- (SP)",
  "S34": "Flags <- (SP)",
  "S35": "EOI <- 1",
  "S36": "(SP) <- AC",
  "S37": "AC <- (SP)",
  "S38": "SP <- HL",
  "S39": "RD <- 2OP",
  "S40": "SP <- SP-1",
  "S41": "SP <- SP+1",
  "S42": "SP <- SP-1",
  "S43": "RD <- 2OP"
}
