{
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 37,
        "techmap_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 2.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 36.5,
        "techmap_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 48.3,
        "techmap_time(ms)": 10.7,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/k6_N10_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 13.5,
        "techmap_time(ms)": 10.2,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 44.6,
        "techmap_time(ms)": 10.5,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 11.2,
        "techmap_time(ms)": 10.7,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 93.6,
        "techmap_time(ms)": 57.9,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 88,
        "latch": 144,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 88,
        "Total Node": 421
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 162.7,
        "techmap_time(ms)": 159.5,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3736,
        "latch": 144,
        "generic logic size": 6,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 3736,
        "Total Node": 3881
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 97,
        "techmap_time(ms)": 64.7,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 352,
        "latch": 144,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 352,
        "Total Node": 501
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 162.9,
        "techmap_time(ms)": 162.5,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3736,
        "latch": 144,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 3736,
        "Total Node": 3881
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 61,
        "techmap_time(ms)": 26.4,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "micro/bm_base_multiply/k6_N10_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 30.4,
        "techmap_time(ms)": 27.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "micro/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 55.8,
        "techmap_time(ms)": 25.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 28.5,
        "techmap_time(ms)": 28.1,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 36.3,
        "techmap_time(ms)": 3.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 6.7,
        "techmap_time(ms)": 3.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 37.4,
        "techmap_time(ms)": 4.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 39.8,
        "techmap_time(ms)": 7.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 10.2,
        "techmap_time(ms)": 7.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 40.3,
        "techmap_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 8,
        "techmap_time(ms)": 7.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 4.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 41.9,
        "techmap_time(ms)": 5,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 7.1,
        "techmap_time(ms)": 3.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 34,
        "techmap_time(ms)": 3.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 4.8,
        "techmap_time(ms)": 4.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 45.2,
        "techmap_time(ms)": 8.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 11.5,
        "techmap_time(ms)": 8.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 39.4,
        "techmap_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 8.2,
        "techmap_time(ms)": 7.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 37.9,
        "techmap_time(ms)": 4,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 6.9,
        "techmap_time(ms)": 3.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 43.2,
        "techmap_time(ms)": 4.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 44,
        "techmap_time(ms)": 5.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 8.5,
        "techmap_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 38.6,
        "techmap_time(ms)": 5.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 7.1,
        "techmap_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 4.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38,
        "techmap_time(ms)": 3.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 6.5,
        "techmap_time(ms)": 3.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 36.9,
        "techmap_time(ms)": 3.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 4.4,
        "techmap_time(ms)": 4,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 40.2,
        "techmap_time(ms)": 5.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 8.5,
        "techmap_time(ms)": 5.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 37.8,
        "techmap_time(ms)": 5.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 6.5,
        "techmap_time(ms)": 6.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 40.7,
        "techmap_time(ms)": 4.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 7.7,
        "techmap_time(ms)": 4.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.4,
        "techmap_time(ms)": 5.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 47.2,
        "techmap_time(ms)": 10.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 13.3,
        "techmap_time(ms)": 10.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 42.9,
        "techmap_time(ms)": 9.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 10.7,
        "techmap_time(ms)": 10.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 6.2,
        "techmap_time(ms)": 5.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 42.6,
        "techmap_time(ms)": 4.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 7.4,
        "techmap_time(ms)": 4.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 35.7,
        "techmap_time(ms)": 4.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 42.9,
        "techmap_time(ms)": 6.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 16,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 8.9,
        "techmap_time(ms)": 5.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 37.9,
        "techmap_time(ms)": 5.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 48,
        "techmap_time(ms)": 11.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 37,
        "latch": 12,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 37,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 14.7,
        "techmap_time(ms)": 11.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 43.9,
        "techmap_time(ms)": 10.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 12.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 7.2,
        "techmap_time(ms)": 6.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 46.6,
        "techmap_time(ms)": 9.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 14,
        "Adder": 45,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 71
    },
    "micro/bm_dag3_lpm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 9.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.7,
        "techmap_time(ms)": 9.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 11.1,
        "techmap_time(ms)": 10.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 4.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 41.5,
        "techmap_time(ms)": 10,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 10.6,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 45.7,
        "techmap_time(ms)": 8.6,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 9.8,
        "techmap_time(ms)": 9.4,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 42,
        "techmap_time(ms)": 8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 11.2,
        "techmap_time(ms)": 8.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 41.5,
        "techmap_time(ms)": 7.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 9.2,
        "techmap_time(ms)": 8.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 48.6,
        "techmap_time(ms)": 12.6,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 71
    },
    "micro/bm_DL_16_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 17.3,
        "techmap_time(ms)": 14.2,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "generic logic size": 6,
        "Longest Path": 20,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 71
    },
    "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 45.5,
        "techmap_time(ms)": 12.4,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "generic logic size": 6,
        "Longest Path": 20,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 71
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 12,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "Longest Path": 20,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 71
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 36.4,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 34.3,
        "techmap_time(ms)": 2.1,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.2,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 36.9,
        "techmap_time(ms)": 6,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 9.2,
        "techmap_time(ms)": 5.8,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 37.2,
        "techmap_time(ms)": 5.6,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 6.7,
        "techmap_time(ms)": 6.2,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 36.4,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 35.2,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 50,
        "techmap_time(ms)": 13.6,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 17.1,
        "techmap_time(ms)": 13.9,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 46.3,
        "techmap_time(ms)": 12.5,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 12.9,
        "techmap_time(ms)": 12.5,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 35.2,
        "techmap_time(ms)": 2.6,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 6,
        "techmap_time(ms)": 2.7,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 34,
        "techmap_time(ms)": 2.1,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.5,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 40.5,
        "techmap_time(ms)": 4.7,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 8.1,
        "techmap_time(ms)": 4.9,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 36.6,
        "techmap_time(ms)": 4.6,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 5.7,
        "techmap_time(ms)": 5.3,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 36.2,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 7.6,
        "techmap_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 35.6,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 47,
        "techmap_time(ms)": 13.1,
        "Pi": 11,
        "Po": 4,
        "logic element": 87,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 87,
        "Total Node": 102
    },
    "micro/bm_DL_74381_ALU/k6_N10_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 18.2,
        "techmap_time(ms)": 15.1,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 46.1,
        "techmap_time(ms)": 14.1,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 14.5,
        "techmap_time(ms)": 14.1,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 48.5,
        "techmap_time(ms)": 12.9,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 16.2,
        "techmap_time(ms)": 12.9,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 48.1,
        "techmap_time(ms)": 14.9,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 14.1,
        "techmap_time(ms)": 13.6,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 42.8,
        "techmap_time(ms)": 11.6,
        "Pi": 9,
        "Po": 10,
        "logic element": 15,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 32
    },
    "micro/bm_DL_BCD_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 16.2,
        "techmap_time(ms)": 13,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 40.9,
        "techmap_time(ms)": 12.5,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 12.7,
        "techmap_time(ms)": 12.2,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 34.2,
        "techmap_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 6.7,
        "techmap_time(ms)": 3.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 36.3,
        "techmap_time(ms)": 2.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 3.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 35.3,
        "techmap_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 35.1,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 38.4,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_N10_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.9,
        "techmap_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 39.7,
        "techmap_time(ms)": 7.3,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 9.5,
        "techmap_time(ms)": 6.4,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 41.4,
        "techmap_time(ms)": 7.4,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 7.5,
        "techmap_time(ms)": 7.1,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 42.5,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 6.4,
        "techmap_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 35.4,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 33.6,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 6.5,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 37.3,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 4.3,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 41.5,
        "techmap_time(ms)": 4.1,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 7.1,
        "techmap_time(ms)": 3.9,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 33.2,
        "techmap_time(ms)": 4.2,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 4.2,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 39.6,
        "techmap_time(ms)": 3.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 2.6,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 37.5,
        "techmap_time(ms)": 3.2,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 4.4,
        "techmap_time(ms)": 4,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 225.8,
        "techmap_time(ms)": 193.1,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1393,
        "latch": 427,
        "Adder": 131,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1553,
        "Total Node": 1952
    },
    "micro/bm_expr_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 195.4,
        "techmap_time(ms)": 192.2,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1739,
        "Total Node": 2071
    },
    "micro/bm_expr_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 234.7,
        "techmap_time(ms)": 201.2,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1739,
        "Total Node": 2071
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 199,
        "techmap_time(ms)": 198.5,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1643,
        "Total Node": 2071
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 102,
        "techmap_time(ms)": 64.1,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 412,
        "latch": 25,
        "Adder": 47,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 3,
        "Estimated LUTs": 446,
        "Total Node": 487
    },
    "micro/bm_functional_test/k6_N10_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 64.7,
        "techmap_time(ms)": 61.8,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 885,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 916,
        "Total Node": 911
    },
    "micro/bm_functional_test/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 95.9,
        "techmap_time(ms)": 62.2,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 519,
        "latch": 25,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 550,
        "Total Node": 547
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 67.5,
        "techmap_time(ms)": 67,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 885,
        "latch": 25,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 885,
        "Total Node": 911
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 45,
        "techmap_time(ms)": 9.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_collapse/k6_N10_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 12.9,
        "techmap_time(ms)": 9.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_collapse/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.8,
        "techmap_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 11.1,
        "techmap_time(ms)": 10.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 44.7,
        "techmap_time(ms)": 10.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_common/k6_N10_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 13.1,
        "techmap_time(ms)": 9.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_common/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 42.7,
        "techmap_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 11.7,
        "techmap_time(ms)": 11.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 40.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/k6_N10_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 8.9,
        "techmap_time(ms)": 5.5,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 33.4,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 104.5,
        "techmap_time(ms)": 72,
        "Pi": 64,
        "Po": 256,
        "logic element": 737,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 807,
        "Total Node": 836
    },
    "micro/bm_lpm_all/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 80.2,
        "techmap_time(ms)": 76.8,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "generic logic size": 6,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 968,
        "Total Node": 926
    },
    "micro/bm_lpm_all/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 98.2,
        "techmap_time(ms)": 66.4,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "generic logic size": 6,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 968,
        "Total Node": 926
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 66.8,
        "techmap_time(ms)": 66.4,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 926,
        "Total Node": 926
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 42.9,
        "techmap_time(ms)": 7.2,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 10.5,
        "techmap_time(ms)": 7.3,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 41.9,
        "techmap_time(ms)": 8.3,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 6.6,
        "techmap_time(ms)": 6.1,
        "Pi": 48,
        "Po": 228,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 66.7,
        "techmap_time(ms)": 31.8,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "micro/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 55.5,
        "techmap_time(ms)": 52.2,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1866,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1866,
        "Total Node": 1939
    },
    "micro/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 65.1,
        "techmap_time(ms)": 31.3,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "micro/bm_match1_str_arch/no_arch": {
        "test_name": "micro/bm_match1_str_arch/no_arch",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 48.9,
        "techmap_time(ms)": 48.5,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1866,
        "latch": 72,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1866,
        "Total Node": 1939
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 69.8,
        "techmap_time(ms)": 33.1,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 4,
        "Total Node": 137
    },
    "micro/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 42,
        "techmap_time(ms)": 38.8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1089,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1089,
        "Total Node": 1144
    },
    "micro/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 57.4,
        "techmap_time(ms)": 28.1,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 157,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 157,
        "Total Node": 216
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 39,
        "techmap_time(ms)": 38.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1089,
        "latch": 54,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1089,
        "Total Node": 1144
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 55.3,
        "techmap_time(ms)": 22.1,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Total Node": 106
    },
    "micro/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 25.7,
        "techmap_time(ms)": 22.4,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 392
    },
    "micro/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 50.6,
        "techmap_time(ms)": 19.8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 104,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 104,
        "Total Node": 160
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 27.2,
        "techmap_time(ms)": 26.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 392
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 75.8,
        "techmap_time(ms)": 39.5,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 3,
        "Total Node": 186
    },
    "micro/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 51.3,
        "techmap_time(ms)": 47.9,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 820,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 820,
        "Total Node": 929
    },
    "micro/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 78.1,
        "techmap_time(ms)": 43.5,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 142,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 142,
        "Total Node": 254
    },
    "micro/bm_match4_str_arch/no_arch": {
        "test_name": "micro/bm_match4_str_arch/no_arch",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 42.2,
        "techmap_time(ms)": 41.7,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 820,
        "latch": 108,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 820,
        "Total Node": 929
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 62,
        "techmap_time(ms)": 26.1,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Total Node": 167
    },
    "micro/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 36.2,
        "techmap_time(ms)": 32.8,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1608,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1608,
        "Total Node": 1663
    },
    "micro/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 63.4,
        "techmap_time(ms)": 27,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 210,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 271
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 36.6,
        "techmap_time(ms)": 36.1,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1608,
        "latch": 54,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1608,
        "Total Node": 1663
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 55.2,
        "techmap_time(ms)": 22.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "latch": 36,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 4,
        "Total Node": 88
    },
    "micro/bm_match6_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 30,
        "techmap_time(ms)": 26.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 571,
        "latch": 36,
        "generic logic size": 6,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 571,
        "Total Node": 608
    },
    "micro/bm_match6_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 51.2,
        "techmap_time(ms)": 22,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 105,
        "latch": 36,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 4,
        "Estimated LUTs": 105,
        "Total Node": 144
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 26.4,
        "techmap_time(ms)": 26,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 571,
        "latch": 36,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 571,
        "Total Node": 608
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 54,
        "techmap_time(ms)": 18.6,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 24.6,
        "techmap_time(ms)": 21.3,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 45.9,
        "techmap_time(ms)": 15.7,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 16.5,
        "techmap_time(ms)": 16.1,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 36.6,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.5,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 33.9,
        "techmap_time(ms)": 2.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 36.8,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 36.7,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 55.6,
        "techmap_time(ms)": 19.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 116,
        "Total Node": 124
    },
    "micro/bm_stmt_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 22.6,
        "techmap_time(ms)": 19.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 124
    },
    "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 52.4,
        "techmap_time(ms)": 18.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 124
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 19.3,
        "techmap_time(ms)": 18.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 124
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 48.7,
        "techmap_time(ms)": 13,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_stmt_compare_padding/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 17.6,
        "techmap_time(ms)": 14.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 39.8,
        "techmap_time(ms)": 11.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 12.3,
        "techmap_time(ms)": 11.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 49.9,
        "techmap_time(ms)": 14,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 110,
        "Total Node": 113
    },
    "micro/bm_tester/k6_N10_40nm": {
        "test_name": "micro/bm_tester/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 17.8,
        "techmap_time(ms)": 14.6,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 113
    },
    "micro/bm_tester/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 40.8,
        "techmap_time(ms)": 13.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 113
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 15.2,
        "techmap_time(ms)": 14.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 113
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 38,
        "techmap_time(ms)": 1.6,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/k6_N10_40nm": {
        "test_name": "micro/case_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 1.4,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 30.8,
        "techmap_time(ms)": 1.4,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 1.9,
        "techmap_time(ms)": 1.5,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 37.5,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/ff/k6_N10_40nm": {
        "test_name": "micro/ff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/ff/k6_N10_mem32K_40nm": {
        "test_name": "micro/ff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 35.6,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 47.7,
        "techmap_time(ms)": 11.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 34,
        "latch": 16,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 34,
        "Total Node": 68
    },
    "micro/generate/k6_N10_40nm": {
        "test_name": "micro/generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 15.5,
        "techmap_time(ms)": 12.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 82
    },
    "micro/generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 43.5,
        "techmap_time(ms)": 12.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 82
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 12.8,
        "techmap_time(ms)": 12.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 82
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 38.7,
        "techmap_time(ms)": 1.7,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/k6_N10_40nm": {
        "test_name": "micro/if_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 1.4,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 34.7,
        "techmap_time(ms)": 1.5,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1.8,
        "techmap_time(ms)": 1.4,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 51.6,
        "techmap_time(ms)": 14.6,
        "Pi": 4,
        "Po": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Total Node": 5
    },
    "micro/parameter_2/k6_N10_40nm": {
        "test_name": "micro/parameter_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 17.8,
        "techmap_time(ms)": 14.5,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter_2/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 40.2,
        "techmap_time(ms)": 13.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 15.9,
        "techmap_time(ms)": 15.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 50.2,
        "techmap_time(ms)": 13.7,
        "Pi": 4,
        "Po": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Total Node": 5
    },
    "micro/parameter/k6_N10_40nm": {
        "test_name": "micro/parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 18.1,
        "techmap_time(ms)": 14.8,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 44.2,
        "techmap_time(ms)": 13.5,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 16.3,
        "techmap_time(ms)": 15.8,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 53.7,
        "techmap_time(ms)": 18.6,
        "Pi": 4,
        "Po": 24,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Total Node": 11
    },
    "micro/param_override/k6_N10_40nm": {
        "test_name": "micro/param_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 26.6,
        "techmap_time(ms)": 23.1,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/param_override/k6_N10_mem32K_40nm": {
        "test_name": "micro/param_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 43.6,
        "techmap_time(ms)": 14.3,
        "Pi": 4,
        "Po": 24,
        "logic element": 14,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 15
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 23.5,
        "techmap_time(ms)": 23,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
