{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 16:42:45 2017 " "Info: Processing started: Sat Oct 21 16:42:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CNT27B -c CNT27B " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CNT27B -c CNT27B" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CNT27B EP2C5Q208C8 " "Info: Selected device EP2C5Q208C8 for design \"CNT27B\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Info: Device EP2C8Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "Critical Warning: No exact pin location assignment(s) for 7 pins of 7 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Info: Pin out\[0\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { out[0] } } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 5 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Info: Pin out\[1\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { out[1] } } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 5 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Info: Pin out\[2\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { out[2] } } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 5 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Info: Pin out\[3\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { out[3] } } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 5 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clkin " "Info: Pin clkin not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { clkin } } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst0 " "Info: Pin rst0 not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { rst0 } } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 3 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ena0 " "Info: Pin ena0 not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { ena0 } } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 4 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ena0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clkin (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { clkin } } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 2 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst0 (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node rst0 (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { rst0 } } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 3 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Workspace/github/FPGA/CNT27B/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 1 4 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.771 ns register register " "Info: Estimated most critical path is register to register delay of 4.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sout\[0\] 1 REG LAB_X2_Y12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y12; Fanout = 3; REG Node = 'sout\[0\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[0] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.596 ns) 1.986 ns sout\[1\]~27 2 COMB LAB_X2_Y13 2 " "Info: 2: + IC(1.390 ns) + CELL(0.596 ns) = 1.986 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[1\]~27'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.986 ns" { sout[0] sout[1]~27 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.072 ns sout\[2\]~29 3 COMB LAB_X2_Y13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.072 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[2\]~29'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[1]~27 sout[2]~29 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.158 ns sout\[3\]~31 4 COMB LAB_X2_Y13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.158 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[3\]~31'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[2]~29 sout[3]~31 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.244 ns sout\[4\]~33 5 COMB LAB_X2_Y13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.244 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[4\]~33'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[3]~31 sout[4]~33 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.330 ns sout\[5\]~35 6 COMB LAB_X2_Y13 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.330 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[5\]~35'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[4]~33 sout[5]~35 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.416 ns sout\[6\]~37 7 COMB LAB_X2_Y13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.416 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[6\]~37'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[5]~35 sout[6]~37 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.502 ns sout\[7\]~39 8 COMB LAB_X2_Y13 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.502 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[7\]~39'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[6]~37 sout[7]~39 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.588 ns sout\[8\]~41 9 COMB LAB_X2_Y13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.588 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[8\]~41'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[7]~39 sout[8]~41 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.674 ns sout\[9\]~43 10 COMB LAB_X2_Y13 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.674 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[9\]~43'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[8]~41 sout[9]~43 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.760 ns sout\[10\]~45 11 COMB LAB_X2_Y13 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.760 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[10\]~45'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[9]~43 sout[10]~45 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.846 ns sout\[11\]~47 12 COMB LAB_X2_Y13 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.846 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[11\]~47'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[10]~45 sout[11]~47 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.932 ns sout\[12\]~49 13 COMB LAB_X2_Y13 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.932 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[12\]~49'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[11]~47 sout[12]~49 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.018 ns sout\[13\]~51 14 COMB LAB_X2_Y13 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.018 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'sout\[13\]~51'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[12]~49 sout[13]~51 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.211 ns sout\[14\]~53 15 COMB LAB_X2_Y12 2 " "Info: 15: + IC(0.107 ns) + CELL(0.086 ns) = 3.211 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[14\]~53'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.193 ns" { sout[13]~51 sout[14]~53 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.297 ns sout\[15\]~55 16 COMB LAB_X2_Y12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.297 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[15\]~55'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[14]~53 sout[15]~55 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.383 ns sout\[16\]~57 17 COMB LAB_X2_Y12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.383 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[16\]~57'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[15]~55 sout[16]~57 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.469 ns sout\[17\]~59 18 COMB LAB_X2_Y12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.469 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[17\]~59'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[16]~57 sout[17]~59 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.555 ns sout\[18\]~61 19 COMB LAB_X2_Y12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.555 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[18\]~61'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[17]~59 sout[18]~61 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.641 ns sout\[19\]~63 20 COMB LAB_X2_Y12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.641 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[19\]~63'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[18]~61 sout[19]~63 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.727 ns sout\[20\]~65 21 COMB LAB_X2_Y12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.727 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[20\]~65'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[19]~63 sout[20]~65 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.813 ns sout\[21\]~67 22 COMB LAB_X2_Y12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.813 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[21\]~67'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[20]~65 sout[21]~67 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.899 ns sout\[22\]~69 23 COMB LAB_X2_Y12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.899 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[22\]~69'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[21]~67 sout[22]~69 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.985 ns sout\[23\]~71 24 COMB LAB_X2_Y12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.985 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[23\]~71'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[22]~69 sout[23]~71 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.071 ns sout\[24\]~73 25 COMB LAB_X2_Y12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.071 ns; Loc. = LAB_X2_Y12; Fanout = 2; COMB Node = 'sout\[24\]~73'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[23]~71 sout[24]~73 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.157 ns sout\[25\]~75 26 COMB LAB_X2_Y12 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.157 ns; Loc. = LAB_X2_Y12; Fanout = 1; COMB Node = 'sout\[25\]~75'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { sout[24]~73 sout[25]~75 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.663 ns sout\[26\]~76 27 COMB LAB_X2_Y12 1 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 4.663 ns; Loc. = LAB_X2_Y12; Fanout = 1; COMB Node = 'sout\[26\]~76'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { sout[25]~75 sout[26]~76 } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.771 ns sout\[26\] 28 REG LAB_X2_Y12 2 " "Info: 28: + IC(0.000 ns) + CELL(0.108 ns) = 4.771 ns; Loc. = LAB_X2_Y12; Fanout = 2; REG Node = 'sout\[26\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { sout[26]~76 sout[26] } "NODE_NAME" } } { "CNT27B.v" "" { Text "G:/Workspace/github/FPGA/CNT27B/CNT27B.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.274 ns ( 68.62 % ) " "Info: Total cell delay = 3.274 ns ( 68.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 31.38 % ) " "Info: Total interconnect delay = 1.497 ns ( 31.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.771 ns" { sout[0] sout[1]~27 sout[2]~29 sout[3]~31 sout[4]~33 sout[5]~35 sout[6]~37 sout[7]~39 sout[8]~41 sout[9]~43 sout[10]~45 sout[11]~47 sout[12]~49 sout[13]~51 sout[14]~53 sout[15]~55 sout[16]~57 sout[17]~59 sout[18]~61 sout[19]~63 sout[20]~65 sout[21]~67 sout[22]~69 sout[23]~71 sout[24]~73 sout[25]~75 sout[26]~76 sout[26] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[0\] 0 " "Info: Pin \"out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[1\] 0 " "Info: Pin \"out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[2\] 0 " "Info: Pin \"out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[3\] 0 " "Info: Pin \"out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Workspace/github/FPGA/CNT27B/CNT27B.fit.smsg " "Info: Generated suppressed messages file G:/Workspace/github/FPGA/CNT27B/CNT27B.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 16:42:48 2017 " "Info: Processing ended: Sat Oct 21 16:42:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
