#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov  1 11:47:49 2022
# Process ID: 24512
# Current directory: C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.runs/synth_1
# Command line: vivado.exe -log lab10_ds.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab10_ds.tcl
# Log file: C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.runs/synth_1/lab10_ds.vds
# Journal file: C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab10_ds.tcl -notrace
Command: synth_design -top lab10_ds -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 357.219 ; gain = 90.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab10_ds' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd:44]
	Parameter size bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'clock' declared at 'C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/clock.vhd:5' bound to instance 'reloj_1' of component 'clock' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd:97]
INFO: [Synth 8-638] synthesizing module 'clock' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/clock.vhd:11]
	Parameter size bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock' (1#1) [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/clock.vhd:11]
INFO: [Synth 8-3491] module 'flip_flop_D' declared at 'C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/flip_flop_D.vhd:4' bound to instance 'D_q2' of component 'flip_flop_D' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd:99]
INFO: [Synth 8-638] synthesizing module 'flip_flop_D' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/flip_flop_D.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'flip_flop_D' (2#1) [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/flip_flop_D.vhd:11]
INFO: [Synth 8-3491] module 'flip_flop_D' declared at 'C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/flip_flop_D.vhd:4' bound to instance 'D_q1' of component 'flip_flop_D' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd:100]
INFO: [Synth 8-3491] module 'flip_flop_D' declared at 'C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/flip_flop_D.vhd:4' bound to instance 'D_q0' of component 'flip_flop_D' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd:101]
INFO: [Synth 8-3491] module 'multi_q2' declared at 'C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_q2.vhd:34' bound to instance 'mul_q2' of component 'multi_q2' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd:102]
INFO: [Synth 8-638] synthesizing module 'multi_q2' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_q2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'multi_q2' (3#1) [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_q2.vhd:42]
INFO: [Synth 8-3491] module 'muti_q1' declared at 'C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/muti_q1.vhd:34' bound to instance 'mul_q1' of component 'muti_q1' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd:103]
INFO: [Synth 8-638] synthesizing module 'muti_q1' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/muti_q1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'muti_q1' (4#1) [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/muti_q1.vhd:42]
INFO: [Synth 8-3491] module 'multi_q0' declared at 'C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_q0.vhd:34' bound to instance 'mul_q0' of component 'multi_q0' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd:104]
INFO: [Synth 8-638] synthesizing module 'multi_q0' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_q0.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'multi_q0' (5#1) [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_q0.vhd:42]
INFO: [Synth 8-3491] module 'multi_Z' declared at 'C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_Z.vhd:34' bound to instance 'mul_qZ' of component 'multi_Z' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd:105]
INFO: [Synth 8-638] synthesizing module 'multi_Z' [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_Z.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'multi_Z' (6#1) [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_Z.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'lab10_ds' (7#1) [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd:44]
WARNING: [Synth 8-3331] design multi_Z has unconnected port b
WARNING: [Synth 8-3331] design multi_Z has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.504 ; gain = 146.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.504 ; gain = 146.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.504 ; gain = 146.281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/constrs_1/new/lab10_cons.xdc]
Finished Parsing XDC File [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/constrs_1/new/lab10_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/constrs_1/new/lab10_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab10_ds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab10_ds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.094 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.094 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 743.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 743.094 ; gain = 476.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 743.094 ; gain = 476.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 743.094 ; gain = 476.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 743.094 ; gain = 476.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module flip_flop_D 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 743.094 ; gain = 476.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 758.652 ; gain = 492.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 758.652 ; gain = 492.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 768.227 ; gain = 502.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 768.227 ; gain = 502.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 768.227 ; gain = 502.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 768.227 ; gain = 502.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 768.227 ; gain = 502.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 768.227 ; gain = 502.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 768.227 ; gain = 502.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT4 |     3|
|4     |FDCE |     3|
|5     |IBUF |     3|
|6     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    15|
|2     |  D_q0   |flip_flop_D   |     4|
|3     |  D_q1   |flip_flop_D_0 |     2|
|4     |  D_q2   |flip_flop_D_1 |     1|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 768.227 ; gain = 502.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 768.227 ; gain = 171.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 768.227 ; gain = 502.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 782.266 ; gain = 516.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.266 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray/project_lab10_Contador_Gray.runs/synth_1/lab10_ds.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab10_ds_utilization_synth.rpt -pb lab10_ds_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 11:48:10 2022...
