$date
	Mon Jan 10 09:59:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Kmap8 $end
$scope module U0 $end
$scope module cd_sel $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_Kmap8 $end
$scope module U0 $end
$scope module cd_sel $end
$var wire 1 " d $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_Kmap8 $end
$scope module U0 $end
$scope module cd_sel $end
$var wire 4 # mux_in [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 #
0"
0!
$end
#5
b1 #
1"
#10
b101 #
1!
0"
#15
b1001 #
1"
#20
b100 #
0!
0"
#25
b1 #
1"
#30
b101 #
1!
0"
#35
b1001 #
1"
#40
b100 #
0!
0"
#45
b1 #
1"
#50
b101 #
1!
0"
#55
b1001 #
1"
#60
b100 #
0!
0"
#65
b1 #
1"
#70
b101 #
1!
0"
#75
b1001 #
1"
#85
