<h1 align="center">Application Acceleration with High-Level Synthesis</h1>

<h3 align="center">National Taiwan University, 2021 Fall</h3>



## Table of Content

- [About This Repository](#about-this-repository)
- [Lab #A - UG871](#lab-\#a---ug871)
- [Lab #B - Vitis Tutorials](#lab-\#b---vitis-tutorials)
- [Lab #C - Vitis Libraries](#lab-\#c---vitis-libraries)
- [Final Projects](#final-projects)
- [References](#references)



## About This Repository

This repository is a collection of students' labs and final projects from the course ***"Application Acceleration with High-Level Synthesis"*** taught in the Graduate Institute of Electronics Engineering, National Taiwan University.

Files in this repository are snapshots of their original repositories at the end of the semester, in case the original links are failed. 

See the tables below for the links to their original repositories.

**Note:** Platforms used by these projects include **TUL PYNQ-Z2** and **Xilinx Alveo U50**.



## Lab #A - UG871

For Lab #A, students practiced the labs in UG871 [[1]](#[1]) and tried to analyze the designs or improve them.

|              Topics               |                       Students (Links)                       |
| :-------------------------------: | :----------------------------------------------------------: |
| High-Level Synthesis Introduction | [You-Sheng Lin](https://github.com/LinYouShengtw/High-Level-Synthesis-Introduction) |
|           C Validation            |   [Tsung-Hsien Ke](https://github.com/samke0301/vitis_hls)   |
|        Interface Synthesis        | [Hsin-Yu Chen](https://github.com/sloth0520/HLS_LAB-A), [Yi-Yao Huang](https://github.com/darrenyaoyao/HLSLabA) |
|     Arbitrary Precision Types     | [Hao-Ren Wang](https://github.com/haorenW1025/hls_labA), [Yu-Shan Huang](https://github.com/HJoey/Arbitrary_Precision) |
|          Design Analysis          | [Ke-Han Li](https://github.com/jimmyli-421/HLS-Design-Analysis), [Yi-Lin Tsai](https://github.com/richardyilin/HLS_LabA) |
|        Design Optimization        | [He-Teng Chang](https://github.com/superpi15/hls_lab_a), [Hua-Yang Weng](https://github.com/Yuoto/ug871_design_optimization) |
| Using HLS IP in a Zynq SoC Design | [Tsung-Hsien Yang](https://github.com/yth98/Xilinx-HLS/tree/master/Using_IP_with_Zynq/), [Yen-Fu Liu](https://github.com/Waxpple/Using-HLS-IP-in-a-Zynq-Soc-Design) |



## Lab #B - Vitis Tutorials

For Lab #B, students practiced the labs in Vitis-Tutorials [[2]](#[2]) and tried to analyze the designs or improve them.

|   Topics (Links to folders in Xilinx official repository)    |                       Students (Links)                       |
| :----------------------------------------------------------: | :----------------------------------------------------------: |
| [Getting_Started/Vitis](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Getting_Started/Vitis) | [Yi-Yao Huang](https://github.com/darrenyaoyao/GetStartWithVitis) |
| [Getting_Started/Vitis_HLS](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Getting_Started/Vitis_HLS) |  [Ke-Han Li](https://github.com/jimmyli-421/LabB-Vitis_HLS)  |
| [Introduction to Vitis Hardware Acceleration](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Hardware_Acceleration/Introduction) | (Team) [Tsung-Hsien Ke, You-Sheng Lin](https://github.com/LinYouShengtw/Introduction-to-Vitis-Hardware-Acceleration) |
| [Convolution Filtering](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Hardware_Acceleration/Design_Tutorials/01-convolution-tutorial) |      [Hsin-Yu Chen](https://github.com/sloth0520/Lab_B)      |
| [Bloom Filter](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Hardware_Acceleration/Design_Tutorials/02-bloom) | [Yen-Fu Liu](https://github.com/Waxpple/HLS_2021_FALL_LABB/tree/master/02-bloom) |
| [RTL System Integration](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Hardware_Acceleration/Design_Tutorials/03-rtl_stream_kernel_integration) |   [He-Teng Chang](https://github.com/superpi15/hls_lab_b)    |
| [Traveling Salesperson Problem](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Hardware_Acceleration/Design_Tutorials/04-traveling-salesperson) | [Tsung-Hsien Yang](https://github.com/yth98/Xilinx-HLS/tree/master/traveling-salesperson/) |
| [Bottom RTL Kernel Design Flow Example](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Hardware_Acceleration/Design_Tutorials/05-bottom_up_rtl_kernel) |   [Hao-Ren Wang](https://github.com/haorenW1025/hls_LabB)    |
| [Cholesky Algorithm](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Hardware_Acceleration/Design_Tutorials/06-cholesky-accel) | [Hua-Yang Weng](https://github.com/Yuoto/LabB_cholesky_vitis) |
| [Host Side Optimization](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Hardware_Acceleration/Design_Tutorials/07-host-code-opt) | [Yu-Shan Huang](https://github.com/HJoey/Host_Code_Optimization) |
| [Dataflow Debug and Optimization](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization) |   [Yi-Lin Tsai](https://github.com/richardyilin/HLS_Lab_B)   |



## Lab #C - Vitis Libraries

For Lab #C, students tried out the Vitis Libraries [[3]](#[3]) and used them to build an end-to-end application acceleration.

|                        Topics (Links)                        |                   Students                   |                          Slides                           |
| :----------------------------------------------------------: | :------------------------------------------: | :-------------------------------------------------------: |
| [Corner Tracking with Optical Flow](https://github.com/Waxpple/HLS_2021_FALL_LABC) |   Yen-Fu Liu, Tsung-Hsien Ke, Yi-Yao Huang   | [slides](./Lab_C_Vitis_Libraries/Slides/team1_lab_c.pptx) |
| [Vitis BLAS Library](https://github.com/yth98/Xilinx-HLS/tree/master/blas) | Tsung-Hsien Yang, Yi-Lin Tsai, You-Sheng Lin | [slides](./Lab_C_Vitis_Libraries/Slides/team2_lab_c.pptx) |
| [Vitis Vision Library (blobfromimage)](https://github.com/superpi15/hls_lab_c) |  He-Teng Chang, Hao-Ren Wang, Yu-Shan Huang  | [slides](./Lab_C_Vitis_Libraries/Slides/team3_lab_c.pptx) |
| [Vitis Vision Library - Homography Warping](https://github.com/Yuoto/labC) |    Hua-Yang Weng, Hsin-Yu Chen, Ke-Han Li    | [slides](./Lab_C_Vitis_Libraries/Slides/team4_lab_c.pptx) |



## Final Projects

|                        Topics (Links)                        |                   Students                   |                           Slides                           |
| :----------------------------------------------------------: | :------------------------------------------: | :--------------------------------------------------------: |
| [Hand-written Numbers Classifier](https://github.com/samke0301/HLS_final) |   Yen-Fu Liu, Tsung-Hsien Ke, Yi-Yao Huang   | [slides](./Final_Projects/Slides/team1_final_project.pptx) |
| [Lightweight CNN Image Classifier with On-chip Preprocessing](https://github.com/yth98/Xilinx-HLS/tree/master/Preprocess_CNN_Pipeline) | Tsung-Hsien Yang, Yi-Lin Tsai, You-Sheng Lin | [slides](./Final_Projects/Slides/team2_final_project.pptx) |
| [Real Time Image AI System](https://github.com/superpi15/hls_nn_final) |  He-Teng Chang, Hao-Ren Wang, Yu-Shan Huang  | [slides](./Final_Projects/Slides/team3_final_project.pptx) |
| [Dense Pose Refinement Pose Engine Hardware](https://github.com/Yuoto/HLS-Final-DPR) |    Hua-Yang Weng, Hsin-Yu Chen, Ke-Han Li    | [slides](./Final_Projects/Slides/team4_final_project.pdf)  |



## References

<a id="[1]">[1]</a> Xilinx UG871 - Vivado Design Suite Tutorial: High-Level Synthesis

<a id="[2]">[2]</a> Xilinx Vitis-Tutorials (https://github.com/Xilinx/Vitis-Tutorials)

<a id="[3]">[3]</a> Xilinx Vitis Libraries (https://github.com/Xilinx/Vitis_Libraries)
