/*++
  This file contains an 'Intel Peripheral Driver' and is
  licensed for Intel CPUs and chipsets under the terms of your
  license agreement with Intel or your vendor.  This file may
  be modified by the user, subject to additional terms of the
  license agreement
--*/
/** @file
  Code for Data Collection phase.

  Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>
  This software and associated documentation (if any) is furnished
  under a license and may only be used or copied in accordance
  with the terms of the license. Except as permitted by such
  license, no part of this software or documentation may be
  reproduced, stored in a retrieval system, or transmitted in any
  form or by any means without the express written consent of
  Intel Corporation.

  Module Name:  DataCollection.c

**/

#include "Cpu.h"
#include "Feature.h"
#include "ProgramBeforeReset.h"
#include "Microcode.h"
#include <Register/Cpuid.h>

//
// PURLEY_OVERRIDE_BEGIN
//
#include <Guid/LastBootErrorLogHob.h>

extern EFI_CPU_CSR_ACCESS_PROTOCOL         *mCpuCsrAccess;
extern EFI_IIO_UDS_PROTOCOL                *mIioUds;

//
// PURLEY_OVERRIDE_END
//
BOOLEAN    HtCapable  = FALSE;
BOOLEAN    CmpCapable = FALSE;

//
// PURLEY_OVERRIDE_BEGIN
//
/**
  Collects processor core mcbank error data for building a HOB.

  This HOB is used to create ACPI BERT table information to pass to the OS.

**/
VOID
CollectCoreMcBankInfo (	)
{
  EFI_HOB_GUID_TYPE                     *GuidHob;
  PREV_BOOT_ERR_SRC_HOB                 *prevBootErrSrcHob;
  MCBANK_ERR_INFO                       *mcBankErrInfo;
  UINT16  noOfCoreMcBanks = 4;
  UINT8   mcIndex;
  UINT16  ProcessorNumber;

  union {
    UINT64		  data64;
    UINT64_STRUCT dataHiLow;
  } tempData;
  //
  // Get the HOB Pointer to update the possible new error source
  //
  GuidHob = GetFirstGuidHob (&gPrevBootErrSrcHobGuid);

  if (GuidHob != NULL) {
    prevBootErrSrcHob = (PREV_BOOT_ERR_SRC_HOB	*)GET_GUID_HOB_DATA (GuidHob);
    //
	  // Move to next available entry
	  //
	  mcBankErrInfo	= (MCBANK_ERR_INFO *)( (UINTN)prevBootErrSrcHob + (prevBootErrSrcHob -> Length));
      for (ProcessorNumber = 0; ProcessorNumber < mCpuConfigContextBuffer.NumberOfProcessors; ProcessorNumber++) {
        for (mcIndex = 0; mcIndex < noOfCoreMcBanks; mcIndex++) {
          //
          // Skip if there is no fatal error / log not valid / not enabled
          //
          if ((MachineCheckAttribute[ProcessorNumber].McReg[mcIndex].mcStatus.hi & (MSR_LOG_VALID | MSR_LOG_UC | MSR_LOG_EN)) != (MSR_LOG_VALID | MSR_LOG_UC | MSR_LOG_EN)) continue;
          // OVERIDE_HSD_5330628_begin
          //
          // Check availability of Hob space before updating Hob with record
          //
          if ((sizeof(PREV_BOOT_ERR_SRC_HOB) - prevBootErrSrcHob->Length) < sizeof(MCBANK_ERR_INFO)) {
            DEBUG((EFI_D_ERROR, "Prev Boot Err HOB out of space!!\n"));
            return;
          }
          // OVERIDE_HSD_5330628_end
          //
          // Capture log information
          //
          mcBankErrInfo->Type	        = McBankType;
          mcBankErrInfo->Socket       = MachineCheckAttribute[ProcessorNumber].McReg[mcIndex].socketId;
          mcBankErrInfo->ApicId       = (UINT16)mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber].CpuMiscData.ApicID;
          mcBankErrInfo->McBankNum    = MachineCheckAttribute[ProcessorNumber].McReg[mcIndex].mcBankNum;
          tempData.dataHiLow          = MachineCheckAttribute[ProcessorNumber].McReg[mcIndex].mcStatus;
          mcBankErrInfo->McBankStatus = tempData.data64;
          tempData.dataHiLow          = MachineCheckAttribute[ProcessorNumber].McReg[mcIndex].mcAddress;
          mcBankErrInfo->McbankAddr   = tempData.data64;
          tempData.dataHiLow          = MachineCheckAttribute[ProcessorNumber].McReg[mcIndex].mcMisc;
          mcBankErrInfo->McBankMisc   = tempData.data64;

          DEBUG ((EFI_D_ERROR, "PrevBootErrLog - ApicId: %d, MCBANK: %d, Status = %08x%08x, Addr = %08x%08x, Misc = %08x%08x\n",
            mcBankErrInfo->ApicId, mcBankErrInfo->McBankNum,
            *(UINT32*)((UINTN)&mcBankErrInfo->McBankStatus + 4), *(UINT32*)((UINTN)&mcBankErrInfo->McBankStatus),
            *(UINT32*)((UINTN)&mcBankErrInfo->McbankAddr + 4), *(UINT32*)((UINTN)&mcBankErrInfo->McbankAddr),
            *(UINT32*)((UINTN)&mcBankErrInfo->McBankMisc + 4), *(UINT32*)((UINTN)&mcBankErrInfo->McBankMisc)
          ));


	      mcBankErrInfo++;;	               // Move to next entry
        prevBootErrSrcHob -> Length += sizeof (MCBANK_ERR_INFO); // Add to length of Hob
      } // mcbank loop
    } // processor loop
  }	// prevlog data Hob

}
//
// PURLEY_OVERRIDE_END
//

/**
  Collects Local APIC data of the processor.

  This function collects Local APIC base, verion, and APIC ID of the processor.

  @param  ProcessorNumber    Handle number of specified logical processor

**/
VOID
CollectApicData (
  UINTN    ProcessorNumber
  )
{
  CPU_MISC_DATA          *CpuMiscData;
  UINT32                 LocalApicBaseAddress;

  CpuMiscData = &mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber].CpuMiscData;

  LocalApicBaseAddress = (UINT32) GetLocalApicBaseAddress();
  CpuMiscData->ApicBase    = LocalApicBaseAddress;
  //
  // Read bits 0..7 of Local APIC Version Register for Local APIC version.
  //
  CpuMiscData->ApicVersion = GetApicVersion () & 0xff;
  //
  // Read bits 24..31 of Local APIC ID Register for Local APIC ID
  //
  CpuMiscData->ApicID        = GetApicId ();
  CpuMiscData->InitialApicID = GetInitialApicId ();
}

/**
  Collects all CPUID leafs the processor.

  This function collects all CPUID leafs the processor.

  @param  ProcessorNumber    Handle number of specified logical processor

**/
VOID
CollectCpuidLeafs (
  UINTN    ProcessorNumber
  )
{
  CPU_COLLECTED_DATA   *CpuCollectedData;
  EFI_CPUID_REGISTER   *CpuidRegisters;
  UINT32               Index;

  CpuCollectedData = &mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber];
  //
  // Collect basic CPUID information.
  //
  CpuidRegisters = CpuCollectedData->CpuidData.CpuIdLeaf;
  for (Index = 0; Index < GetNumberOfCpuidLeafs (ProcessorNumber, BasicCpuidLeaf); Index++) {
    AsmCpuid (
      Index,
      &CpuidRegisters->RegEax,
      &CpuidRegisters->RegEbx,
      &CpuidRegisters->RegEcx,
      &CpuidRegisters->RegEdx
      );
    CpuidRegisters++;
  }

  //
  // Collect extended function CPUID information.
  //
  for (Index = 0; Index < GetNumberOfCpuidLeafs (ProcessorNumber, ExtendedCpuidLeaf); Index++) {
    AsmCpuid (
      Index + 0x80000000,
      &CpuidRegisters->RegEax,
      &CpuidRegisters->RegEbx,
      &CpuidRegisters->RegEcx,
      &CpuidRegisters->RegEdx
      );
    CpuidRegisters++;
  }

  //
  // Collect additional Cache & TLB information, if exists.
  //
  for (Index = 1; Index < GetNumberOfCpuidLeafs (ProcessorNumber, CacheAndTlbCpuidLeafs); Index++) {
    AsmCpuid (
      2,
      &CpuidRegisters->RegEax,
      &CpuidRegisters->RegEbx,
      &CpuidRegisters->RegEcx,
      &CpuidRegisters->RegEdx
      );
    CpuidRegisters++;
  }

  //
  // Collect Deterministic Cache Parameters Leaf.
  //
  for (Index = 0; Index < GetNumberOfCpuidLeafs (ProcessorNumber, DeterministicCacheParametersCpuidLeafs); Index++) {
    AsmCpuidEx (
      4,
      Index,
      &CpuidRegisters->RegEax,
      &CpuidRegisters->RegEbx,
      &CpuidRegisters->RegEcx,
      &CpuidRegisters->RegEdx
      );
    CpuidRegisters++;
  }

  //
  // Collect Extended Topology Enumeration Leaf.
  //
  for (Index = 0; Index < GetNumberOfCpuidLeafs (ProcessorNumber, ExtendedTopologyEnumerationCpuidLeafs); Index++) {
    AsmCpuidEx (
      EFI_CPUID_CORE_TOPOLOGY,
      Index,
      &CpuidRegisters->RegEax,
      &CpuidRegisters->RegEbx,
      &CpuidRegisters->RegEcx,
      &CpuidRegisters->RegEdx
      );
    CpuidRegisters++;
  }


}

/**
  Collects physical location of the processor.

  This function gets Package ID/Core ID/Thread ID of the processor.

  The algorithm below assumes the target system has symmetry across physical package boundaries
  with respect to the number of logical processors per package, number of cores per package.

  @param  InitialApicId  Initial APIC ID for determing processor topology.
  @param  Location       Pointer to EFI_CPU_PHYSICAL_LOCATION structure.
  @param  ThreadIdBits   Number of bits occupied by Thread ID portion.
  @param  CoreIdBits     Number of bits occupied by Core ID portion.

**/
VOID
ExtractProcessorLocation (
  IN  UINT32                    InitialApicId,
  OUT EFI_CPU_PHYSICAL_LOCATION *Location,
  OUT UINTN                     *ThreadIdBits,
  OUT UINTN                     *CoreIdBits
  )
{
  BOOLEAN  TopologyLeafSupported;
  UINTN    ThreadBits;
  UINTN    CoreBits;
  UINT32   RegEax;
  UINT32   RegEbx;
  UINT32   RegEcx;
  UINT32   RegEdx;
  UINT32   MaxCpuIdIndex;
  UINT32   SubIndex;
  UINTN    LevelType;
  UINT32   MaxLogicProcessorsPerPackage;
  UINT32   MaxCoresPerPackage;

  //
  // Check if the processor is capable of supporting more than one logical processor.
  //
  AsmCpuid (EFI_CPUID_VERSION_INFO, NULL, NULL, NULL, &RegEdx);
  if ((RegEdx & BIT28) == 0) {
    Location->Thread  = 0;
    Location->Core    = 0;
    Location->Package = 0;
    *ThreadIdBits     = 0;
    *CoreIdBits       = 0;
    return;
  }

  ThreadBits = 0;
  CoreBits = 0;

  //
  // Assume three-level mapping of APIC ID: Package:Core:SMT.
  //

  TopologyLeafSupported = FALSE;
  //
  // Get the max index of basic CPUID
  //
  AsmCpuid (EFI_CPUID_SIGNATURE, &MaxCpuIdIndex, NULL, NULL, NULL);

  //
  // If the extended topology enumeration leaf is available, it
  // is the preferred mechanism for enumerating topology.
  //


  if (MaxCpuIdIndex >= EFI_CPUID_EXTENDED_TOPOLOGY) {
    AsmCpuidEx (EFI_CPUID_EXTENDED_TOPOLOGY, 0, &RegEax, &RegEbx, &RegEcx, NULL);
    //
    // If CPUID.(EAX=0BH, ECX=0H):EBX returns zero and maximum input value for
    // basic CPUID information is greater than 0BH, then CPUID.0BH leaf is not
    // supported on that processor.
    //
    if (RegEbx != 0) {
      TopologyLeafSupported = TRUE;

      //
      // Sub-leaf index 0 (ECX= 0 as input) provides enumeration parameters to extract
      // the SMT sub-field of x2APIC ID.
      //
      LevelType = (RegEcx >> 8) & 0xff;
      ASSERT (LevelType == EFI_CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_SMT);

//
// PURLEY_OVERRIDE_BEGIN
//
      //
      //HSD: 5330351  for SKX PO, core location should right shift one on Purley whatever HT enable or not.
      //
      ThreadBits = RegEax & 0x1f;
//
// PURLEY_OVERRIDE_END
//
      //
      // Software must not assume any "level type" encoding
      // value to be related to any sub-leaf index, except sub-leaf 0.
      //
      SubIndex = 1;
      do {
        AsmCpuidEx (EFI_CPUID_EXTENDED_TOPOLOGY, SubIndex, &RegEax, NULL, &RegEcx, NULL);
        LevelType = (RegEcx >> 8) & 0xff;
        if (LevelType == EFI_CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_CORE) {
          CoreBits = (RegEax & 0x1f) - ThreadBits;
          break;
        }
        SubIndex++;
      } while (LevelType != EFI_CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_INVALID);
    }
  }

  if (!TopologyLeafSupported) {
    AsmCpuid (EFI_CPUID_VERSION_INFO, NULL, &RegEbx, NULL, NULL);
    MaxLogicProcessorsPerPackage = (RegEbx >> 16) & 0xff;
    if (MaxCpuIdIndex >= EFI_CPUID_CACHE_PARAMS) {
      AsmCpuidEx (EFI_CPUID_CACHE_PARAMS, 0, &RegEax, NULL, NULL, NULL);
      MaxCoresPerPackage = (RegEax >> 26) + 1;
    } else {
      //
      // Must be a single-core processor.
      //
      MaxCoresPerPackage = 1;
    }

    ThreadBits = (UINTN) (HighBitSet32 (MaxLogicProcessorsPerPackage / MaxCoresPerPackage - 1) + 1);
    CoreBits = (UINTN) (HighBitSet32 (MaxCoresPerPackage - 1) + 1);
  }

  Location->Thread  = InitialApicId & ~((-1) << ThreadBits);
  Location->Core    = (InitialApicId >> ThreadBits) & ~((-1) << CoreBits);
  Location->Package = (InitialApicId >> (ThreadBits+ CoreBits));
  *ThreadIdBits     = ThreadBits;
  *CoreIdBits       = CoreBits;
}

/**
  Collects physical location of the processor.

  This function collects physical location of the processor.

  @param  ProcessorNumber    Handle number of specified logical processor

**/
VOID
CollectProcessorLocation (
  UINTN    ProcessorNumber
  )
{
  CPU_COLLECTED_DATA  *CpuCollectedData;
  UINT32              InitialApicID;
  UINTN               ThreadIdBits;
  UINTN               CoreIdBits;

  CpuCollectedData = &mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber];
  InitialApicID    = CpuCollectedData->CpuMiscData.InitialApicID;

  ExtractProcessorLocation (
    InitialApicID,
    &CpuCollectedData->ProcessorLocation,
    &ThreadIdBits,
    &CoreIdBits
    );

  CpuCollectedData->PackageIdBitOffset = (UINT8)(ThreadIdBits+ CoreIdBits);

  //
  // Check CMP and HT capabilities
  //
  if (ProcessorNumber == mCpuConfigContextBuffer.BspNumber) {
    if (CoreIdBits > 0) {
      CmpCapable = TRUE;
    }
    if (ThreadIdBits > 0) {
      HtCapable = TRUE;
    }
  }
}

/**
  Collects intended FSB frequency and core to bus ratio.

  This function collects intended FSB frequency and core to bus ratio.

  @param  ProcessorNumber    Handle number of specified logical processor

**/
VOID
CollectFrequencyData (
  UINTN    ProcessorNumber
  )
{
  CPU_MISC_DATA          *CpuMiscData;
  UINT64                 QWord;
  UINT8                  FsbFrequencyEncoding;
  UINT32                 FamilyId;
  UINT32                 ModelId;
  UINT32                 SteppingId;
  BOOLEAN                OldInterruptState;
  UINT64                 BeginValue;
  UINT64                 EndValue;
  UINT64                 ActualFrequency;
  UINT64                 ActualFsb;
  UINT64                 Tmp64;
  BOOLEAN                XeCapableProcessor;
  UINT32                 LevelSelect;
  UINT32                 ProcessorPowerUnit;

  CpuMiscData = &mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber].CpuMiscData;
  CpuMiscData->FrequencyLocked = FALSE;

  GetProcessorVersionInfo (ProcessorNumber, &FamilyId, &ModelId, &SteppingId, NULL);

  FsbFrequencyEncoding = 0xff;
  LevelSelect = 0;

  switch (FamilyId) {
  case 0x0F:
    switch (ModelId) {
    case 0x03:
    case 0x04:
    case 0x06:
      //
      // Support for Pentium 4 processor family
      //
      if (FeaturePcdGet (PcdCpuCedarMillFamilyFlag) || FeaturePcdGet (PcdCpuPrescottFamilyFlag)) {
        QWord = AsmReadMsr64 (EFI_MSR_EBC_FREQUENCY_ID);
        //
        // Collect intended FSB frequency
        //
        FsbFrequencyEncoding = (UINT8) BitFieldRead64 (QWord, N_MSR_SCALABLE_BUS_SPEED_START, N_MSR_SCALABLE_BUS_SPEED_STOP);

        //
        // Check whether frequency is locked
        //
        if (BitFieldRead64 (QWord, 20, 20) != 0) {
          CpuMiscData->FrequencyLocked = TRUE;
        }

        //
        // Collect core to bus ratio
        //
        CpuMiscData->MaxCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, 0, 7);
        Tmp64 = BitFieldRead64 (QWord, 0, 7);
        CpuMiscData->MinCoreToBusRatio = (UINTN) (Tmp64 - BitFieldRead64 (QWord, 8, 15));

        //
        // Collect VID
        //
        QWord = AsmReadMsr64 (EFI_MSR_IA32_PERF_STS);
        CpuMiscData->MaxVid = (UINTN) BitFieldRead64 (QWord, 32, 39);
        QWord = AsmReadMsr64 (EFI_MSR_GV_THERM);
        CpuMiscData->MinVid = (UINTN) BitFieldRead64 (QWord, 0, 7);
      }
      break;

    default:
      break;
    }
    break;

  case 0x06:
    switch (ModelId) {
    case 0x0F:
    case 0x16:
      //
      // Support for Conroe family
      //
      if (FeaturePcdGet (PcdCpuConroeFamilyFlag)) {
        QWord = AsmReadMsr64 (EFI_MSR_PSB_CLOCK_STATUS);
        FsbFrequencyEncoding = (UINT8) BitFieldRead64 (QWord, 0, 2);

        //
        // Collect core to bus ratio and VID
        //
        QWord = AsmReadMsr64 (EFI_MSR_GV_THERM);
        CpuMiscData->MinCoreToBusRatio =  (UINTN) BitFieldRead64 (QWord, 8, 12);
        CpuMiscData->MinVid            = (UINTN) BitFieldRead64 (QWord, 0, 5);
        QWord = AsmReadMsr64 (EFI_MSR_IA32_PERF_STS);
        CpuMiscData->MaxCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, 56, 60);
        CpuMiscData->MaxVid            = (UINTN) BitFieldRead64 (QWord, 48, 53);
        QWord = AsmReadMsr64 (EFI_MSR_IA32_PLATFORM_ID);
        if (BitFieldRead64 (QWord, 15, 15) != 0 ) {
          CpuMiscData->FrequencyLocked = TRUE;
        }
        break;
      }
      break;

    case BLOOMFIELD_MODEL_ID:
    case LYNNFIELD_MODEL_ID:
    case CLARKDALE_MODEL_ID:
      if (FeaturePcdGet (PcdCpuNehalemFamilyFlag)) {
        //
        // Force 133MHz BCLK value.
        //
        FsbFrequencyEncoding = 1;

        //
        // Get the minimum and maximum (non-turbo) core ratios.
        //
        QWord = AsmReadMsr64 (MSR_PLATFORM_INFO);
        CpuMiscData->MinCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, N_MSR_MAX_EFFICIENCY_RATIO_START, N_MSR_MAX_EFFICIENCY_RATIO_STOP);
        CpuMiscData->MaxCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, N_MSR_MAX_NON_TURBO_RATIO_START, N_MSR_MAX_NON_TURBO_RATIO_STOP);
        XeCapableProcessor = (BOOLEAN) ((QWord & B_MSR_PROGRAMMABLE_TDP_LIMIT_TURBO_MODE) == B_MSR_PROGRAMMABLE_TDP_LIMIT_TURBO_MODE);

        //
        // Get power scaling information.  Just set some default values that assume
        // a high power part.  Some early Bloomfield processors did not allow
        // access to this register if they were not XE processors.
        //
        CpuMiscData->PackageTdp = 130;
        CpuMiscData->CoreTdp = 95;
        if (XeCapableProcessor || !(ModelId == BLOOMFIELD_MODEL_ID && SteppingId < 2)) {
          QWord = AsmReadMsr64 (MSR_TURBO_POWER_CURRENT_LIMIT);
          CpuMiscData->PackageTdp = (UINTN) RShiftU64 (BitFieldRead64 (QWord, N_MSR_TDP_LIMIT_START, N_MSR_TDP_LIMIT_STOP), 3);
          CpuMiscData->CoreTdp = (UINTN) RShiftU64 (BitFieldRead64 (QWord, N_MSR_TDC_LIMIT_START, N_MSR_TDC_LIMIT_STOP), 3);
        }

        //
        // Check to see if this is a locked processor.
        //
        if ((QWord & B_MSR_PROGRAMMABLE_RATIO_LIMIT_TURBO_MODE) == 0) {
          CpuMiscData->FrequencyLocked = TRUE;
        }
      }
      break;

    case TUNNELCREEK_MODEL_ID:
      //
      // Support for TunnelCreek family
      //
      if (FeaturePcdGet (PcdCpuTunnelCreekFamilyFlag)) {
        QWord = AsmReadMsr64 (EFI_MSR_PSB_CLOCK_STATUS);
        FsbFrequencyEncoding = (UINT8) BitFieldRead64 (QWord, 0, 2);

        //
        // Collect core to bus ratio and VID
        //
        QWord = AsmReadMsr64 (EFI_MSR_GV_THERM);
        CpuMiscData->MinCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, 8, 12);
        CpuMiscData->MinVid            = (UINTN) BitFieldRead64 (QWord, 0, 5);
        QWord = AsmReadMsr64 (EFI_MSR_IA32_PLATFORM_ID);
        CpuMiscData->MaxCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, 8, 12);
        CpuMiscData->MaxVid            = (UINTN) BitFieldRead64 (QWord, 0, 5);
        if (BitFieldRead64 (QWord, 15, 15) != 0 ) {
          CpuMiscData->FrequencyLocked = TRUE;
        }
      }
      break;

    case SANDYBRIDGE_CLIENT_MODEL_ID:
    case SANDYBRIDGE_SERVER_MODEL_ID:
    case VALLEYVIEW_MODEL_ID:
    case AVOTON_MODEL_ID:
    case BROXTON_MODEL_ID:
    case DENVERTON_MODEL_ID:
    case IVYBRIDGE_CLIENT_MODEL_ID:
    case IVYBRIDGE_SERVER_MODEL_ID:
    case HASWELL_CLIENT_MODEL_ID:
    case HASWELL_SERVER_MODEL_ID:
    case BROADWELL_ULT_CLIENT_MODEL_ID:
    case CRYSTALWELL_CLIENT_MODEL_ID:
    case BRYSTALWELL_CLIENT_MODEL_ID:
    case BROADWELL_SERVER_MODEL_ID:
    case BROADWELL_SERVER_DE_MODEL_ID:
    case SKYLAKE_CLIENT_MODEL_ID:
    case SKYLAKE_SERVER_MODEL_ID:
    case KNIGHTS_LANDING_MODEL_ID:

      if (FeaturePcdGet (PcdCpuSandyBridgeFamilyFlag) || FeaturePcdGet (PcdCpuIvyBridgeFamilyFlag) ||
          FeaturePcdGet (PcdCpuGoldmontFamilyFlag) || FeaturePcdGet (PcdCpuSilvermontFamilyFlag) ||
          FeaturePcdGet (PcdCpuHaswellFamilyFlag) || FeaturePcdGet (PcdCpuBroadwellFamilyFlag) ||
          FeaturePcdGet (PcdCpuSkylakeFamilyFlag) || FeaturePcdGet (PcdCpuKnightsLandingFamilyFlag)
          ) {
        if (IS_SILVERMONT_PROC (FamilyId, ModelId)) {
          //
          // Get the BCLK/FSB/IDI speed from the PSB_CLOCK_STS[2:0] register (only need bits [1:0])
          //  and translate it to an index used later.
          //
          switch ((UINT32) (AsmReadMsr64(EFI_MSR_PSB_CLOCK_STATUS) & (BIT1 | BIT0))) {
          case 0:
            //
            // 83.3 MHz
            //
            FsbFrequencyEncoding = 6;
            break;
          case 1:
            //
            // 100 MHz
            //
            FsbFrequencyEncoding = 5;
            break;
          case 2:
            //
            // 133.3 MHz
            //
            FsbFrequencyEncoding = 1;
            break;
          case 3:
            //
            // 116.7 MHz
            //
            FsbFrequencyEncoding = 7;
            break;
          default:
            ASSERT (FALSE);
            break;
          }
        } else {
          //
          // Force 100MHz BCLK value.
          //
          FsbFrequencyEncoding = 5;
        }

        //
        // Get the minimum and maximum non-turbo core ratios and maximum turbo ratio.
        //
        if (FeaturePcdGet (PcdCpuSilvermontFamilyFlag) && IS_SILVERMONT_PROC (FamilyId, ModelId)) {
          QWord = AsmReadMsr64 (MSR_IACORE_RATIOS);
          CpuMiscData->MinCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, N_MSR_LFM_RATIO_START, N_MSR_LFM_RATIO_STOP);
          CpuMiscData->MaxCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, N_MSR_GUAR_RATIO_START, N_MSR_GUAR_RATIO_STOP);
          CpuMiscData->MaxTurboRatio     = (UINTN) (AsmReadMsr64 (MSR_IACORE_TURBO_RATIOS) & M_MSR_MAX_RATIO_1C_MASK);
          //
          // Collect VID
          //
          QWord = AsmReadMsr64 (MSR_IACORE_VIDS);
          CpuMiscData->MinVid = (UINTN) BitFieldRead64 (QWord, N_MSR_LFM_VID_START, N_MSR_LFM_VID_STOP);
          CpuMiscData->MaxVid = (UINTN) BitFieldRead64 (QWord, N_MSR_GUAR_VID_START, N_MSR_GUAR_VID_STOP);
        } else if ((FeaturePcdGet (PcdCpuKnightsLandingFamilyFlag) && IS_KNIGHTSLANDING_PROC (FamilyId, ModelId))) {
          QWord = AsmReadMsr64 (MSR_PLATFORM_INFO);
          CpuMiscData->MinCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, N_MSR_MAX_EFFICIENCY_RATIO_START, N_MSR_MAX_EFFICIENCY_RATIO_STOP);
          CpuMiscData->MaxCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, N_MSR_MAX_NON_TURBO_RATIO_START, N_MSR_MAX_NON_TURBO_RATIO_STOP);
          QWord = AsmReadMsr64 (MSR_TURBO_RATIO_LIMIT);
          CpuMiscData->MaxTurboRatio     = (UINTN) BitFieldRead64 (QWord, 8, 15);
        } else {
          QWord = AsmReadMsr64 (MSR_PLATFORM_INFO);
          CpuMiscData->MinCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, N_MSR_MAX_EFFICIENCY_RATIO_START, N_MSR_MAX_EFFICIENCY_RATIO_STOP);
          CpuMiscData->MaxCoreToBusRatio = (UINTN) BitFieldRead64 (QWord, N_MSR_MAX_NON_TURBO_RATIO_START, N_MSR_MAX_NON_TURBO_RATIO_STOP);
          QWord = AsmReadMsr64 (MSR_TURBO_RATIO_LIMIT);
          CpuMiscData->MaxTurboRatio     = (UINTN) BitFieldRead64 (QWord, N_MSR_MAX_RATIO_LIMIT_1C_START, N_MSR_MAX_RATIO_LIMIT_1C_STOP);
        }

//ESS Override Start
// 4168379: Odin: PL1 cannot be changed greater than 200W and lock bit set.
        if (mTurboOverride) {
          CpuMiscData->MaxTurboRatio = (UINTN) mTurboOverride & 0xFF;
        }
//ESS Override End

        //
        // Get power scaling information.
        //
        QWord = AsmReadMsr64 (MSR_PACKAGE_POWER_LIMIT);
        //
        // Convert to milliWatt
        //
        CpuMiscData->PackageTdp = (UINTN) BitFieldRead64 (QWord, N_MSR_POWER_LIMIT_1_START, N_MSR_POWER_LIMIT_1_STOP) * 1000;
        QWord = AsmReadMsr64 (MSR_PACKAGE_POWER_SKU_UNIT);
        ProcessorPowerUnit = (UINT32) BitFieldRead64 (QWord, N_MSR_POWER_UNIT_START, N_MSR_POWER_UNIT_STOP);
        CpuMiscData->PackageTdp >>= ProcessorPowerUnit;

        //
        // Support for overclockable ratios exists on only on SNB CPU stepping 206A3 and higher and IVB CPU.
        //
        if (!(ModelId == SANDYBRIDGE_CLIENT_MODEL_ID && SteppingId < 3)) {
          //
          // Check to see if this is a locked processor.
          //
          if ((QWord & B_MSR_PROGRAMMABLE_RATIO_LIMIT_TURBO_MODE) == 0) {
            CpuMiscData->FrequencyLocked = TRUE;
          }
        }

        if ((FeaturePcdGet (PcdCpuHaswellFamilyFlag) && IS_HASWELL_PROC (FamilyId, ModelId)) ||
            (FeaturePcdGet (PcdCpuBroadwellFamilyFlag) && IS_BROADWELL_PROC (FamilyId, ModelId)) ||
            (FeaturePcdGet (PcdCpuSkylakeFamilyFlag) && IS_SKYLAKE_PROC (FamilyId, ModelId)) ||
            (FeaturePcdGet (PcdCpuKnightsLandingFamilyFlag) && IS_KNIGHTSLANDING_PROC (FamilyId, ModelId))
            ) {
          QWord = AsmReadMsr64 (MSR_PLATFORM_INFO);

          if (ProcessorNumber == 0) {
            DEBUG ((EFI_D_ERROR, "(IioUds) IssConfigTdpTdpInfo[0][0] = 0x%x\n", mIioUds->IioUdsPtr->SystemStatus.IssConfigTdpTdpInfo[0][0]));
            DEBUG ((EFI_D_ERROR, "(IioUds) IssConfigTdpCoreCount[0][0] %d\n", mIioUds->IioUdsPtr->SystemStatus.IssConfigTdpCoreCount[0][0]));
          }

          LevelSelect = (UINT32) ((QWord & B_MSR_NO_OF_CONFIG_TDP_LEVELS) >> 33);
          if (ProcessorNumber == 0) {
            DEBUG ((EFI_D_ERROR, "Config TDP Level %d...\n", LevelSelect));
          }

          if (LevelSelect > 2) {

             LevelSelect = (UINT32) ((mIioUds->IioUdsPtr->SystemStatus.IssConfigTdpLevelInfo >> 16) & 0xFF);

             if (LevelSelect > 2) {
                CpuMiscData->PackageTdp = (UINTN) ((mIioUds->IioUdsPtr->SystemStatus.IssConfigTdpTdpInfo[0][LevelSelect] & B_CONFIG_TDP_LVL_PKG_TDP) * 1000);
                CpuMiscData->MaxCoreToBusRatio = (UINTN) ((mIioUds->IioUdsPtr->SystemStatus.IssConfigTdpTdpInfo[0][LevelSelect] >> N_CONFIG_TDP_LVL_RATIO) & B_CONFIG_TDP_LVL_RATIO);

                if (ProcessorNumber == 0) {
                  DEBUG ((EFI_D_ERROR, "Intel Speed Select Config TDP Level %d...\n", LevelSelect));
                  DEBUG ((EFI_D_ERROR, "   CpuMiscData->PackageTdp, 0x%x\n", CpuMiscData->PackageTdp));
                  DEBUG ((EFI_D_ERROR, "   CpuMiscData->MaxCoreToBusRatio, %d\n", CpuMiscData->MaxCoreToBusRatio));
                }

              }
          }

          if ((QWord & B_MSR_NO_OF_CONFIG_TDP_LEVELS) > 0) {
            //
            // Check Config TDP
            //
            if ((AsmReadMsr64 (MSR_CONFIG_TDP_CONTROL) & B_CONFIG_TDP_CONTROL_LVL) == 1) {

                if (ProcessorNumber == 0) {
                  DEBUG ((EFI_D_ERROR, "Config TDP feature Level 1 is supported.\n"));
                }

                QWord = AsmReadMsr64 (MSR_CONFIG_TDP_LVL1);
                CpuMiscData->PkgTDPLvl1 = (UINTN) (QWord & B_CONFIG_TDP_LVL_PKG_TDP);
                CpuMiscData->PkgTDPLvl1 >>= ProcessorPowerUnit;

                CpuMiscData->ConfigTDPLvl1Ratio = (UINTN) (RShiftU64 (QWord, N_CONFIG_TDP_LVL_RATIO) & B_CONFIG_TDP_LVL_RATIO);
                CpuMiscData->PkgMaxPwrLvl1 = (UINTN) (RShiftU64 (QWord, N_CONFIG_TDP_PKG_MAX_PWR) & B_CONFIG_TDP_PKG_MAX_PWR);
                CpuMiscData->PkgMinPwrLvl1 = (UINTN) (RShiftU64 (QWord, N_CONFIG_TDP_PKG_MIN_PWR) & B_CONFIG_TDP_PKG_MIN_PWR);

                CpuMiscData->PackageTdp = (UINTN) (CpuMiscData->PkgTDPLvl1 * 1000);
                CpuMiscData->MaxCoreToBusRatio = CpuMiscData->ConfigTDPLvl1Ratio ;

                if (ProcessorNumber == 0) {
                  DEBUG ((EFI_D_ERROR, "Config TDP Level 1\n"));
                  DEBUG ((EFI_D_ERROR, "   CpuMiscData->PackageTdp, 0x%x\n", CpuMiscData->PackageTdp));
                  DEBUG ((EFI_D_ERROR, "   CpuMiscData->MaxCoreToBusRatio, %d\n", CpuMiscData->MaxCoreToBusRatio));
                }

            } else if (((QWord & B_MSR_NO_OF_CONFIG_TDP_LEVELS) > 1) &&
                       ((AsmReadMsr64 (MSR_CONFIG_TDP_CONTROL) & B_CONFIG_TDP_CONTROL_LVL) == 2)) {

                if (ProcessorNumber == 0) {
                  DEBUG ((EFI_D_ERROR, "Config TDP feature Level 2 is supported.\n"));
                }

                QWord = AsmReadMsr64 (MSR_CONFIG_TDP_LVL2);
                CpuMiscData->PkgTDPLvl2 = (UINTN) (QWord & B_CONFIG_TDP_LVL_PKG_TDP);
                CpuMiscData->PkgTDPLvl2 >>= ProcessorPowerUnit;

                CpuMiscData->ConfigTDPLvl2Ratio = (UINTN) (RShiftU64 (QWord, N_CONFIG_TDP_LVL_RATIO) & B_CONFIG_TDP_LVL_RATIO);
                CpuMiscData->PkgMaxPwrLvl2 = (UINTN) (RShiftU64 (QWord, N_CONFIG_TDP_PKG_MAX_PWR) & B_CONFIG_TDP_PKG_MAX_PWR);
                CpuMiscData->PkgMinPwrLvl2 = (UINTN) (RShiftU64 (QWord, N_CONFIG_TDP_PKG_MIN_PWR) & B_CONFIG_TDP_PKG_MIN_PWR);

                CpuMiscData->PackageTdp = (UINTN) (CpuMiscData->PkgTDPLvl2 * 1000);
                CpuMiscData->MaxCoreToBusRatio = (UINTN) CpuMiscData->ConfigTDPLvl2Ratio ;

                if (ProcessorNumber == 0) {
                  DEBUG ((EFI_D_ERROR, "Config TDP Level 2\n"));
                  DEBUG ((EFI_D_ERROR, "   CpuMiscData->PackageTdp, 0x%x\n", CpuMiscData->PackageTdp));
                  DEBUG ((EFI_D_ERROR, "   CpuMiscData->MaxCoreToBusRatio, %d\n", CpuMiscData->MaxCoreToBusRatio));
                }

            }
          }
        }

        //
        // PURLEY_OVERRIDE_BEGIN_5371439
        //
        if ((FeaturePcdGet (PcdCpuSandyBridgeFamilyFlag) && IS_SANDYBRIDGE_PROC (FamilyId, ModelId)) ||
        (FeaturePcdGet (PcdCpuIvyBridgeFamilyFlag) && IS_IVYBRIDGE_PROC (FamilyId, ModelId)) ||
        (FeaturePcdGet (PcdCpuHaswellFamilyFlag) && IS_HASWELL_PROC (FamilyId, ModelId)) ||
        (FeaturePcdGet (PcdCpuBroadwellFamilyFlag) && IS_BROADWELL_PROC (FamilyId, ModelId)) ||
        (FeaturePcdGet (PcdCpuSkylakeFamilyFlag) && IS_SKYLAKE_PROC (FamilyId, ModelId)) ||
        (FeaturePcdGet (PcdCpuKnightsLandingFamilyFlag) && IS_KNIGHTSLANDING_PROC (FamilyId, ModelId))
        ) {
          //
          // Collect enabled core and thread count MSR for this processor
          //
          CpuMiscData->EnabledThreadCountMsr = AsmReadMsr64 (MSR_CORE_THREAD_COUNT);
        }
        //
        // PURLEY_OVERRIDE_END_5371439
        //
      }
      break;

    default:
      break;
    }
    break;

  default:
    break;
  }

  //
  // Collect intended FSB frequency
  //
  switch (FsbFrequencyEncoding) {
  case 0:
    CpuMiscData->IntendedFsbFrequency = 267;
    break;
  case 1:
    CpuMiscData->IntendedFsbFrequency = 133;
    break;
  case 2:
    CpuMiscData->IntendedFsbFrequency = 200;
    break;
  case 3:
    CpuMiscData->IntendedFsbFrequency = 166;
    break;
  case 4:
    CpuMiscData->IntendedFsbFrequency = 333;
    break;
  case 5:
    CpuMiscData->IntendedFsbFrequency = 100;
    break;
  case 6:
    CpuMiscData->IntendedFsbFrequency = 83;
    break;
  case 7:
    CpuMiscData->IntendedFsbFrequency = 117;
    break;
  default:
    CpuMiscData->IntendedFsbFrequency = 0;
    break;
  }

  //
  // Calculate actual FSB frequency
  // First calculate actual frequency by sampling some time and counts TSC
  // Use spinlock mechanism because timer library cannot handle concurrent requests.
  //
  AcquireSpinLock (&mMPSystemData.APSerializeLock);
  OldInterruptState = SaveAndDisableInterrupts ();
  BeginValue  = AsmReadTsc ();
  MicroSecondDelay (1000);
  EndValue    = AsmReadTsc ();
  SetInterruptState (OldInterruptState);
  ReleaseSpinLock (&mMPSystemData.APSerializeLock);

//
// PURLEY_OVERRIDE_BEGIN
//
  //
  // MaxCoreToBusRatio is used to calculate FSB frequency and with value zero, BIOS asserts. Hence as a workaround
  // if MaxCoreToBusRatio is zero, updating MaxCoreToBusRatio, MinCoreToBusRatio and
  // MaxTurboRatio with the values read from actual hardware.
  //
  if (CpuMiscData->MaxCoreToBusRatio == 0) {
    CpuMiscData->MinCoreToBusRatio = 0xc;
    CpuMiscData->MaxCoreToBusRatio = 0x17;
    CpuMiscData->MaxTurboRatio = 0x19;
  }
//
// PURLEY_OVERRIDE_END
//
  //
  // Calculate raw actual FSB frequency
  //
  ActualFrequency = DivU64x32 (EndValue - BeginValue, 1000);
  ActualFsb = DivU64x32 (ActualFrequency, (UINT32) CpuMiscData->MaxCoreToBusRatio);
  //
  // Round the raw actual FSB frequency to standardized value
  //
  ActualFsb = ActualFsb + RShiftU64 (ActualFsb, 5);
  ActualFsb = DivU64x32 (MultU64x32 (ActualFsb, 3), 100);
  ActualFsb = DivU64x32 (MultU64x32 (ActualFsb, 100), 3);

  CpuMiscData->ActualFsbFrequency = (UINTN) ActualFsb;

  //
  // Default number of P-states is 1
  //
  CpuMiscData->NumberOfPStates = 1;
}

/**
  Collects processor microcode revision of the processor installed in the system.

  This function collects processor microcode revision of the processor installed in the system.

  @param  ProcessorNumber    Handle number of specified logical processor

**/
VOID
CollectMicrocodeRevision (
  UINTN    ProcessorNumber
  )
{
  CPU_MISC_DATA          *CpuMiscData;

  CpuMiscData = &mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber].CpuMiscData;

  AsmWriteMsr64 (EFI_MSR_IA32_BIOS_SIGN_ID, 0);
  AsmCpuid (EFI_CPUID_VERSION_INFO, NULL, NULL, NULL, NULL);

  CpuMiscData->MicrocodeRevision = (UINT32) RShiftU64 (AsmReadMsr64 (EFI_MSR_IA32_BIOS_SIGN_ID), 32);
}

/**
  Collects capabilities of various features of the processor.

  This function collects capabilities of various features of the processor.

  @param  ProcessorNumber    Handle number of specified logical processor

**/
VOID
CollectFeatureCapability (
  UINTN    ProcessorNumber
  )
{
  UINT32    FamilyId;
  UINT32    ModelId;

  //
  // Collect capability for Thermal Management
  //
  if (FeaturePcdGet (PcdCpuThermalManagementFlag)) {
    ThermalManagementDetect (ProcessorNumber);
  }
  //
  // Collect capability for Max CPUID Value Limit
  //
  if (FeaturePcdGet (PcdCpuMaxCpuIDValueLimitFlag)) {
    MaxCpuidLimitDetect (ProcessorNumber);
  }
  //
  // Collect capability for MONITOR/MWAIT instructions
  //
  if (FeaturePcdGet (PcdCpuMonitorMwaitFlag)) {
    MonitorMwaitDetect (ProcessorNumber);
  }
  //
  // Collect capability for C1E
  //
  if (FeaturePcdGet (PcdCpuEnhancedCStateFlag)) {
    C1eDetect (ProcessorNumber);
  }
  //
  // Collect capability for machine check
  //
  if (FeaturePcdGet (PcdCpuMachineCheckFlag)) {
    MachineCheckDetect (ProcessorNumber);
  }
  //
  // Collect capability for Enhanced Intel Speedstep Technology
  //
  if (FeaturePcdGet (PcdCpuEistFlag)) {
    EistDetect (ProcessorNumber);
  }
  //
  // Collect capability for execute disable bit
  //
  if (FeaturePcdGet (PcdCpuExecuteDisableBitFlag)) {
    XdDetect (ProcessorNumber);
  }
  //
  // Collect capability for VT and LT
  //
 if (FeaturePcdGet (PcdCpuVtLtFlag)) {
    VtLtDetect (ProcessorNumber);
  }
  //
  // Collect capability for fast string
  //
  if (FeaturePcdGet (PcdCpuFastStringFlag)) {
    FastStringDetect (ProcessorNumber);
  }

  GetProcessorVersionInfo (ProcessorNumber, &FamilyId, &ModelId, NULL, NULL);
  if (FeaturePcdGet (PcdCpuKnightsLandingFamilyFlag) && IS_KNIGHTSLANDING_PROC (FamilyId, ModelId)) {
    //
    // Collect capability for L2 prefetcher
    //
    if (FeaturePcdGet (PcdCpuL2PrefetcherFlag)) {
      L2PrefetcherDetect (ProcessorNumber);
    }
    //
    // Collect capability for L1 Data prefetcher
    //
    if (FeaturePcdGet (PcdCpuL1DataPrefetcherFlag)) {
      L1DataPrefetcherDetect (ProcessorNumber);
    }
  } else {
    //
    // Collect capability for hardware prefetcher
    //
    if (FeaturePcdGet (PcdCpuHardwarePrefetcherFlag)) {
      HardwarePrefetcherDetect (ProcessorNumber);
    }
    //
    // Collect capability for adjacent cache line prefetch
    //
    if (FeaturePcdGet (PcdCpuAdjacentCacheLinePrefetchFlag)) {
      AdjacentCacheLinePrefetchDetect (ProcessorNumber);
    }
    //
    // Collect capability for DCU prefetcher
    //
    if (FeaturePcdGet (PcdCpuDcuPrefetcherFlag)) {
      DcuPrefetcherDetect (ProcessorNumber);
    }
    //
    // Collect capability for IP prefetcher
    //
    if (FeaturePcdGet (PcdCpuIpPrefetcherFlag)) {
      IpPrefetcherDetect (ProcessorNumber);
    }
    //
    // Collect capability for MLC Streamer prefetcher
    //
    if (FeaturePcdGet (PcdCpuMlcStreamerPrefetcherFlag)) {
      MlcStreamerPrefetcherDetect (ProcessorNumber);
    }
    //
    // Collect capability for MLC Spatial prefetcher
    //
    if (FeaturePcdGet (PcdCpuMlcSpatialPrefetcherFlag)) {
      MlcSpatialPrefetcherDetect (ProcessorNumber);
    }
  }

  //
  // Collect capability for Signal Break on FERR#
  //
  if (FeaturePcdGet (PcdCpuFerrSignalBreakFlag)) {
    FerrSignalBreakDetect (ProcessorNumber);
  }
  //
  // Collect capability for Platform Environment Control Interface
  //
  if (FeaturePcdGet (PcdCpuPeciFlag)) {
    PeciDetect (ProcessorNumber);
  }
  //
  // Collect capability for Gate A20M processor register programming.
  //
  if (FeaturePcdGet (PcdCpuGateA20MDisableFlag)) {
    DetectA20mFeature (ProcessorNumber);
  }
  //
  // Collect capability for Three Strike Counter feature.
  //
  if (FeaturePcdGet (PcdCpuThreeStrikeCounterFlag)) {
    ThreeStrikeCounterDetect (ProcessorNumber);
  }
  //
  // Collect capability for Engergy Performance Bias feature.
  //
  if (FeaturePcdGet (PcdCpuEnergyPerformanceBiasFlag)) {
    EnergyPerformanceBiasDetect (ProcessorNumber);
  }
  //
  // Collect capability for T-State feature.
  //
  if (FeaturePcdGet (PcdCpuTStateFlag)) {
    TStateDetect (ProcessorNumber);
  }
  //
  // Collect capability for AES feature.
  //
  if (FeaturePcdGet (PcdCpuAesFlag)) {
    AesDetect (ProcessorNumber);
  }
  //
  // Collect capability for DCA feature.
  //
  if (FeaturePcdGet (PcdCpuDcaFlag)) {
    DcaDetect (ProcessorNumber);
  }
  //
  // Collect capability for C-State feature.
  //
  if (FeaturePcdGet (PcdCpuCStateFlag)) {
    CStateDetect (ProcessorNumber);
  }
  //
  // Collect capability for APIC TPR Update Message feature.
  //
  if (FeaturePcdGet (PcdCpuApicTprUpdateMessageFlag)) {
    ApicTprUpdateMessageDetect (ProcessorNumber);
  }
  //
  // Collect capability for IA Untrusted Mode feature.
  //
  if (FeaturePcdGet (PcdCpuEnableIaUntrustedModeFlag)) {
    IaUntrustedModeDetect (ProcessorNumber);
  }
//
// PURLEY_OVERRIDE_BEGIN
//
  //
  // Collect capability for PECI Downstream feature.
  //
  if (FeaturePcdGet (PcdCpuPCIeDownStreamPECIFlag)) {
    PCIeDownstreamDetect (ProcessorNumber);
  }
//
// PURLEY_OVERRIDE_END
//
  //
  // Collect capability for DBP-F feature.
  //
  if (FeaturePcdGet (PcdCpuDbpFlag)) {
    CpuDbpDetect (ProcessorNumber);
  }

  //
  // Collect capability for PpinCtl feature.
  //
  if (FeaturePcdGet (PcdCpuPpinCtlFlag)) {
    PpinCtlDetect (ProcessorNumber);
  }
}

/**
  Collects basic processor data for calling processor.

  This function collects basic processor data for calling processor.

  @param  ProcessorNumber    Handle number of specified logical processor.

**/
VOID
CollectBasicProcessorData (
  IN UINTN  ProcessorNumber
  )
{
  CPU_MISC_DATA        *CpuMiscData;

  CpuMiscData = &mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber].CpuMiscData;

  if (ProcessorNumber == mCpuConfigContextBuffer.BspNumber) {
    //
    // BIST for the BSP will be updated in CollectBistDataFromHob().
    //
    CpuMiscData->HealthData = 0;
  } else {
    CpuMiscData->HealthData = mExchangeInfo->BistBuffer[ProcessorNumber].Bist;
  }

  //
  // A loop to check APIC ID and processor number
  //
  CollectApicData (ProcessorNumber);

  //
  // Get package number, core number and thread number.
  //
  CollectProcessorLocation (ProcessorNumber);
}

/**
  Collects processor data for calling processor.

  This function collects processor data for calling processor.

  @param  ProcessorNumber    Handle number of specified logical processor.

**/
VOID
CollectProcessorData (
  IN UINTN  ProcessorNumber
  )
{
  CPU_MISC_DATA        *CpuMiscData;

  CpuMiscData = &mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber].CpuMiscData;

  //
  // Collect all leafs for CPUID after second time microcode load.
  //
  CollectCpuidLeafs (ProcessorNumber);

  //
  // Get intended FSB frequency and core to bus ratio
  //
  CollectFrequencyData (ProcessorNumber);

  //
  // Check Platform Requirement Bits
  //
  PlatformRequirementDetect (ProcessorNumber);

  //
  // Collect capabilities for various features.
  //
  CollectFeatureCapability (ProcessorNumber);
}

/**
  Checks the number of CPUID leafs need by a processor.

  This function check the number of CPUID leafs need by a processor.

  @param  ProcessorNumber    Handle number of specified logical processor.

**/
VOID
CountNumberOfCpuidLeafs (
  IN UINTN  ProcessorNumber
  )
{
  UINT32               MaxCpuidIndex;
  UINT32               MaxExtendedCpuidIndex;
  UINT32               NumberOfCacheAndTlbRecords;
  UINT32               NumberOfDeterministicCacheParametersLeafs;
  UINT32               NumberOfExtendedTopologyEnumerationLeafs;
  UINT32               RegValue;
  CPU_COLLECTED_DATA   *CpuCollectedData;

  CpuCollectedData = &mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber];

  //
  // Second time microcode load.
  // Microcode patch must be applied before collecting capability
  // of processor features.
  //
  if (FeaturePcdGet (PcdCpuMicrocodeUpdateFlag)) {
    MicrocodeDetect (ProcessorNumber, FALSE);
  }

  //
  // Get the max index of basic CPUID
  //
  AsmCpuid (0, &MaxCpuidIndex, NULL, NULL, NULL);
  //
  // Get the max index of extended CPUID
  //
  AsmCpuid (0x80000000, &MaxExtendedCpuidIndex, NULL, NULL, NULL);
  //
  // Get the number of cache and TLB CPUID leafs
  //
  AsmCpuid (2, &NumberOfCacheAndTlbRecords, NULL, NULL, NULL);
  NumberOfCacheAndTlbRecords = NumberOfCacheAndTlbRecords & 0xff;

  //
  // Get the number of deterministic cache parameter CPUID leafs
  //
  NumberOfDeterministicCacheParametersLeafs = 0;
  do {
    AsmCpuidEx (4, NumberOfDeterministicCacheParametersLeafs++, &RegValue, NULL, NULL, NULL);
  } while ((RegValue & 0x0f) != 0);

  //
  // Get the number of Extended Topology Enumeration CPUID leafs
  //
  NumberOfExtendedTopologyEnumerationLeafs = 0;
  if (MaxCpuidIndex >= EFI_CPUID_CORE_TOPOLOGY) {
    do {
      AsmCpuidEx (EFI_CPUID_CORE_TOPOLOGY, NumberOfExtendedTopologyEnumerationLeafs++, NULL, &RegValue, NULL, NULL);
    } while ((RegValue & 0x0FFFF) != 0);
  }

  //
  // Save collected data in Processor Configuration Context Buffer
  //
  CpuCollectedData->CpuidData.NumberOfBasicCpuidLeafs                        = MaxCpuidIndex + 1;
  CpuCollectedData->CpuidData.NumberOfExtendedCpuidLeafs                     = (MaxExtendedCpuidIndex - 0x80000000) + 1;
  CpuCollectedData->CpuidData.NumberOfCacheAndTlbCpuidLeafs                  = NumberOfCacheAndTlbRecords;
  CpuCollectedData->CpuidData.NumberOfDeterministicCacheParametersCpuidLeafs = NumberOfDeterministicCacheParametersLeafs;
  CpuCollectedData->CpuidData.NumberOfExtendedTopologyEnumerationLeafs       = NumberOfExtendedTopologyEnumerationLeafs;
}

/**
  Checks the number of CPUID leafs of all logical processors, and allocate memory for them.

  This function checks the number of CPUID leafs of all logical processors, and allocates memory for them.

**/
VOID
AllocateMemoryForCpuidLeafs (
  VOID
  )
{
  CPU_COLLECTED_DATA   *CpuCollectedData;
  UINTN                ProcessorNumber;
  UINTN                NumberOfLeafs;

  //
  // Wakeup all APs for CPUID checking.
  //
  DispatchAPAndWait (
    TRUE,
    0,
    CountNumberOfCpuidLeafs
    );
  //
  // Check number of CPUID leafs for BSP.
  // Try to accomplish in first wakeup, and MTRR.
  //
  CountNumberOfCpuidLeafs (mCpuConfigContextBuffer.BspNumber);

  //
  // Allocate memory for CPUID leafs of all processors
  //
  for (ProcessorNumber = 0; ProcessorNumber < mCpuConfigContextBuffer.NumberOfProcessors; ProcessorNumber++) {

    if (FeaturePcdGet (PcdCpuMicrocodeUpdateFlag)) {
      MicrocodeReg (ProcessorNumber, FALSE);
    }

    CpuCollectedData = &mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber];

    //
    // Get the number of basic CPUID leafs.
    //
    NumberOfLeafs = CpuCollectedData->CpuidData.NumberOfBasicCpuidLeafs;
    //
    // Get the number of extended CPUID leafs.
    //
    NumberOfLeafs += CpuCollectedData->CpuidData.NumberOfExtendedCpuidLeafs;
    //
    // Get the number of cache and TLB CPUID leafs.
    //
    NumberOfLeafs += CpuCollectedData->CpuidData.NumberOfCacheAndTlbCpuidLeafs - 1;
    //
    // Get the number of deterministic cache parameters CPUID leafs.
    //
    NumberOfLeafs += CpuCollectedData->CpuidData.NumberOfDeterministicCacheParametersCpuidLeafs;
    //
    // Get the number of Extended Topology Enumeration CPUID leafs
    //
    NumberOfLeafs += CpuCollectedData->CpuidData.NumberOfExtendedTopologyEnumerationLeafs;
    CpuCollectedData->CpuidData.CpuIdLeaf = AllocateZeroPool (sizeof (EFI_CPUID_REGISTER) * NumberOfLeafs);
  }
}

/**
  Collects BIST data from HOB.

  This function collects BIST data from HOB built by SEC_PLATFORM_PPI.

**/
VOID
CollectBistDataFromHob (
  VOID
  )
{
  EFI_HOB_GUID_TYPE                     *GuidHob;
  EFI_SEC_PLATFORM_INFORMATION_RECORD2  *SecPlatformInformation2;
  EFI_SEC_PLATFORM_INFORMATION_RECORD   *SecPlatformInformation;
  UINTN                                 NumberOfData;
  EFI_SEC_PLATFORM_INFORMATION_CPU      *CpuInstance;
  EFI_SEC_PLATFORM_INFORMATION_CPU      BspCpuInstance;
  UINTN                                 ProcessorNumber;
  UINT32                                InitialLocalApicId;
  CPU_MISC_DATA                         *CpuMiscData;

  SecPlatformInformation2 = NULL;
  SecPlatformInformation  = NULL;

  GuidHob = GetFirstGuidHob (&gEfiSecPlatformInformation2PpiGuid);
  if (GuidHob != NULL) {
    SecPlatformInformation2 = GET_GUID_HOB_DATA (GuidHob);
    NumberOfData = SecPlatformInformation2->NumberOfCpus;
    CpuInstance  = SecPlatformInformation2->CpuInstance;
  } else {
    GuidHob = GetFirstGuidHob (&gEfiSecPlatformInformationPpiGuid);
    if (GuidHob != NULL) {
      SecPlatformInformation = GET_GUID_HOB_DATA (GuidHob);
      NumberOfData   = 1;
      BspCpuInstance.CpuLocation = GetInitialLocalApicId (0);
      BspCpuInstance.InfoRecord.IA32HealthFlags.Uint32  = SecPlatformInformation->IA32HealthFlags.Uint32;
      CpuInstance = &BspCpuInstance;
    } else {
      DEBUG ((EFI_D_INFO, "Does not find any HOB stored BIST information\n"));
      //
      // Does not find any HOB stored BIST information
      //
      return;
    }
  }
  while ((NumberOfData--) > 0) {
    for (ProcessorNumber = 0; ProcessorNumber < mCpuConfigContextBuffer.NumberOfProcessors; ProcessorNumber++) {
      InitialLocalApicId = GetInitialLocalApicId (ProcessorNumber);
      if (InitialLocalApicId == CpuInstance[NumberOfData].CpuLocation) {
        CpuMiscData = &mCpuConfigContextBuffer.CollectedDataBuffer[ProcessorNumber].CpuMiscData;
        CpuMiscData->HealthData = CpuInstance[NumberOfData].InfoRecord.IA32HealthFlags.Uint32;
        //
        // Initialize CPU health status for MP Services Protocol according to BIST data.
        //
        mMPSystemData.CpuHealthy[ProcessorNumber] = (BOOLEAN) (CpuMiscData->HealthData == 0);
        if (!mMPSystemData.CpuHealthy[ProcessorNumber]) {
          //
          // Report Status Code that self test is failed
          //
          REPORT_STATUS_CODE (
            EFI_ERROR_CODE | EFI_ERROR_MAJOR,
            (EFI_COMPUTING_UNIT_HOST_PROCESSOR | EFI_CU_HP_EC_SELF_TEST)
            );
        }
      }
    }
  }
}

/**
  Collects data from all logical processors.

  This function collects data from all logical processors.

**/
VOID
DataCollectionPhase (
  VOID
  )
{
  UINT8                     CallbackSignalValue;
  EFI_STATUS                Status;

  //
  // Set PcdCpuCallbackSignal to trigger callback function, and reads the value back.
  //
  CallbackSignalValue = SetAndReadCpuCallbackSignal (CPU_DATA_COLLECTION_SIGNAL);
  //
  // Check whether the callback function requests to bypass Setting phase.
  //
  if (CallbackSignalValue == CPU_BYPASS_SIGNAL) {
    return;
  }

  //
  // Check the number of CPUID leafs of all logical processors, and allocate memory for them.
  //
  AllocateMemoryForCpuidLeafs ();

  //
  // Wakeup all APs for data collection.
  //
  DispatchAPAndWait (
    TRUE,
    0,
    CollectProcessorData
    );

  //
  // Collect data for BSP.
  //
  CollectProcessorData (mCpuConfigContextBuffer.BspNumber);
//
// PURLEY_OVERRIDE_BEGIN
//
  CollectCoreMcBankInfo();
//
// PURLEY_OVERRIDE_END
//
  CollectBistDataFromHob ();

  //
  // Set PCD data for HT and CMP information
  //
  if (CmpCapable) {
    Status = PcdSet32S (PcdCpuProcessorFeatureCapability, PcdGet32 (PcdCpuProcessorFeatureCapability) | PCD_CPU_CMP_BIT);
    ASSERT_EFI_ERROR (Status);
    if ((PcdGet32 (PcdCpuProcessorFeatureUserConfiguration) & PCD_CPU_CMP_BIT) != 0) {
      Status = PcdSet32S (PcdCpuProcessorFeatureSetting, PcdGet32 (PcdCpuProcessorFeatureSetting) | PCD_CPU_CMP_BIT);
      ASSERT_EFI_ERROR (Status);
    }
  }
  if (HtCapable) {
    Status = PcdSet32S (PcdCpuProcessorFeatureCapability, PcdGet32 (PcdCpuProcessorFeatureCapability) | PCD_CPU_HT_BIT);
    ASSERT_EFI_ERROR (Status);
    if ((PcdGet32 (PcdCpuProcessorFeatureUserConfiguration) & PCD_CPU_HT_BIT) != 0) {
      Status = PcdSet32S (PcdCpuProcessorFeatureSetting, PcdGet32 (PcdCpuProcessorFeatureSetting) | PCD_CPU_HT_BIT);
      ASSERT_EFI_ERROR (Status);
    }
  }
}
