// Seed: 138066648
module module_0 (
    output wand id_0,
    output uwire id_1,
    input uwire id_2,
    output supply1 id_3
);
  assign id_3 = 1;
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5
  );
  assign modCall_1.type_6 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(id_5),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(id_3),
      .id_4(id_4),
      .id_5(1'b0),
      .id_6(~id_1),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(id_1 == id_1),
      .id_11(""),
      .id_12(1),
      .id_13(1),
      .id_14(1),
      .id_15(1),
      .id_16(1),
      .id_17(id_5),
      .id_18(id_1),
      .id_19(1),
      .id_20(1),
      .id_21(1 == 1),
      .id_22(1)
  );
  assign module_0.type_7 = 0;
  wire id_7;
  assign id_1 = id_4 < 1'b0;
endmodule
