<html><head><title>Icestorm: LDP (post-index, D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDP (post-index, D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldp d0, d1, [x6], #0x10</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 3.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>2005</td><td>1813</td><td>3057</td><td>1027</td><td>2030</td><td>1026</td><td>2000</td><td>3516</td><td>25047</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1573</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24678</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1516</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24687</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1582</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>26973</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1527</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24777</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1515</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24687</td><td>3000</td><td>2000</td><td>2056</td><td>1027</td><td>2000</td></tr><tr><td>2004</td><td>1554</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24714</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1542</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24642</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1515</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24552</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1524</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24615</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp d0, d1, [x6], #0x10
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0084</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60214</td><td>102425</td><td>80232</td><td>50112</td><td>10100</td><td>20020</td><td>40385</td><td>10089</td><td>20006</td><td>2661044</td><td>1568794</td><td>789475</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100140</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20024</td><td>2664505</td><td>1570982</td><td>790539</td><td>70173</td><td>30239</td><td>20028</td><td>10013</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100074</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660577</td><td>1568480</td><td>789326</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100083</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660423</td><td>1568382</td><td>789282</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100086</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660369</td><td>1568346</td><td>789262</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100084</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660342</td><td>1568326</td><td>789255</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100098</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2662367</td><td>1569678</td><td>789888</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100083</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660288</td><td>1568292</td><td>789237</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100078</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660207</td><td>1568238</td><td>789210</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100086</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660288</td><td>1568292</td><td>789238</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0066</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60034</td><td>102274</td><td>80138</td><td>50021</td><td>10097</td><td>20020</td><td>40294</td><td>10083</td><td>20024</td><td>2663665</td><td>1571920</td><td>791021</td><td>70082</td><td>30059</td><td>20026</td><td>10013</td><td>60038</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100066</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40014</td><td>10003</td><td>20000</td><td>2660059</td><td>1569684</td><td>789897</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100066</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660059</td><td>1569684</td><td>789897</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100066</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660059</td><td>1569684</td><td>789897</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100066</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660059</td><td>1569684</td><td>789897</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100066</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660059</td><td>1569684</td><td>789897</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60025</td><td>100142</td><td>80029</td><td>50019</td><td>10008</td><td>20002</td><td>40046</td><td>10013</td><td>20000</td><td>2660059</td><td>1569684</td><td>789897</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100066</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660059</td><td>1569684</td><td>789897</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100066</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660059</td><td>1569684</td><td>789897</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100066</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660059</td><td>1569684</td><td>789897</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp d0, d1, [x6], #0x10
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0089</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60214</td><td>102400</td><td>80228</td><td>50112</td><td>10096</td><td>20020</td><td>40385</td><td>10089</td><td>20006</td><td>2660590</td><td>1568428</td><td>789315</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60278</td><td>20028</td><td>10013</td><td>50009</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100085</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660477</td><td>1568410</td><td>789300</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100084</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660774</td><td>1568584</td><td>789398</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100083</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660720</td><td>1568548</td><td>789380</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100083</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660369</td><td>1568338</td><td>789264</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100094</td><td>80105</td><td>50101</td><td>10004</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660720</td><td>1568548</td><td>789381</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100083</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20023</td><td>2662512</td><td>1560104</td><td>794197</td><td>70171</td><td>30238</td><td>20026</td><td>10013</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100084</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660612</td><td>1568500</td><td>789343</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100202</td><td>80122</td><td>50112</td><td>10006</td><td>20004</td><td>40139</td><td>10012</td><td>20006</td><td>2660396</td><td>1568356</td><td>789273</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100080</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660450</td><td>1568392</td><td>789290</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0073</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60034</td><td>102421</td><td>80140</td><td>50021</td><td>10099</td><td>20020</td><td>40294</td><td>10084</td><td>20006</td><td>2660663</td><td>1570058</td><td>790079</td><td>70022</td><td>30029</td><td>20006</td><td>10003</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100080</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660194</td><td>1569780</td><td>789938</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100071</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660194</td><td>1569780</td><td>789938</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60025</td><td>100144</td><td>80028</td><td>50019</td><td>10007</td><td>20002</td><td>40046</td><td>10013</td><td>20000</td><td>2660248</td><td>1569816</td><td>789954</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100074</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660275</td><td>1569830</td><td>789964</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100092</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660599</td><td>1570050</td><td>790065</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100085</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660518</td><td>1569996</td><td>790040</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60025</td><td>100158</td><td>80028</td><td>50019</td><td>10007</td><td>20002</td><td>40046</td><td>10013</td><td>20000</td><td>2660869</td><td>1570228</td><td>790156</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100119</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660518</td><td>1569996</td><td>790037</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100071</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20024</td><td>2661841</td><td>1570810</td><td>790478</td><td>70083</td><td>30059</td><td>20028</td><td>10013</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldp d0, d1, [x6], #0x10
  ldp d0, d1, [x7], #0x10
  ldp d0, d1, [x8], #0x10
  ldp d0, d1, [x9], #0x10
  ldp d0, d1, [x10], #0x10
  ldp d0, d1, [x11], #0x10
  ldp d0, d1, [x12], #0x10
  ldp d0, d1, [x13], #0x10</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0794</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160214</td><td>88639</td><td>240667</td><td>80367</td><td>160300</td><td>80368</td><td>160009</td><td>240318</td><td>1393767</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86363</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393511</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86352</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393511</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86352</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393511</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86352</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393511</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86352</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393511</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86352</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393511</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86356</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>240318</td><td>1393606</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86351</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>240318</td><td>1393498</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160205</td><td>86417</td><td>240161</td><td>80131</td><td>160030</td><td>80132</td><td>160008</td><td>240318</td><td>1393736</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0794</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160034</td><td>88299</td><td>240585</td><td>80285</td><td>160300</td><td>80286</td><td>160011</td><td>240051</td><td>1392853</td><td>0</td><td>240028</td><td>20</td><td>160014</td><td>0</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86349</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393421</td><td>0</td><td>240010</td><td>20</td><td>160000</td><td>0</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86348</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393421</td><td>0</td><td>240010</td><td>20</td><td>160000</td><td>0</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86348</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393421</td><td>0</td><td>240010</td><td>20</td><td>160000</td><td>0</td><td>20</td><td>160068</td><td>80031</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86348</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393421</td><td>0</td><td>240010</td><td>20</td><td>160000</td><td>0</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86348</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393421</td><td>0</td><td>240010</td><td>20</td><td>160000</td><td>0</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86348</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393594</td><td>0</td><td>240010</td><td>20</td><td>160000</td><td>0</td><td>20</td><td>160068</td><td>80031</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86346</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393511</td><td>0</td><td>240010</td><td>20</td><td>160000</td><td>0</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86348</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393561</td><td>0</td><td>240010</td><td>20</td><td>160000</td><td>0</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86353</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393421</td><td>0</td><td>240010</td><td>20</td><td>160000</td><td>0</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>