#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a48285a5d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a48285fc70 .scope module, "tb_spi_host" "tb_spi_host" 3 3;
 .timescale 0 0;
P_000001a48285a760 .param/l "BIT_DUR" 0 3 6, +C4<00000000000000000000000000000010>;
P_000001a48285a798 .param/l "BYTE_STORE" 0 3 7, +C4<00000000000000000000000011111010>;
P_000001a48285a7d0 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
v000001a4828d6870_0 .var "clk", 0 0;
v000001a4828d5970_0 .net "clk_out", 0 0, v000001a4828605b0_0;  1 drivers
v000001a4828d6230_0 .net "data_out", 7 0, L_000001a4828d55b0;  1 drivers
v000001a4828d6eb0_0 .var "en", 0 0;
v000001a4828d6af0_0 .var "load_id", 7 0;
v000001a4828d6ff0_0 .var "load_iv", 0 0;
v000001a4828d5470_0 .var "nrst", 0 0;
v000001a4828d5dd0_0 .net "sel_out", 0 0, v000001a482860970_0;  1 drivers
S_000001a482869f70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 58, 3 58 0, S_000001a48285fc70;
 .timescale 0 0;
v000001a482861230_0 .var/2s "i", 31 0;
S_000001a48286a100 .scope module, "u_spi_host" "spi_host" 3 25, 4 6 0, S_000001a48285fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "load_iv";
    .port_info 3 /INPUT 8 "load_id";
    .port_info 4 /OUTPUT 1 "clk_out";
    .port_info 5 /OUTPUT 1 "sel_out";
    .port_info 6 /OUTPUT 8 "data_out";
P_000001a4828d5070 .param/l "BIT_DUR" 0 4 8, +C4<00000000000000000000000000000010>;
P_000001a4828d50a8 .param/l "BYTE_STORE" 0 4 9, +C4<00000000000000000000000000010100>;
P_000001a4828d50e0 .param/l "CNT_WIDTH" 1 4 29, +C4<00000000000000000000000000000101>;
P_000001a4828d5118 .param/l "DATA_WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
P_000001a4828d5150 .param/l "IDLE" 1 4 24, +C4<00000000000000000000000000000000>;
P_000001a4828d5188 .param/l "LOAD" 1 4 26, +C4<00000000000000000000000000000010>;
P_000001a4828d51c0 .param/l "SEND" 1 4 27, +C4<00000000000000000000000000000011>;
P_000001a4828d51f8 .param/l "START" 1 4 25, +C4<00000000000000000000000000000001>;
L_000001a48286f690 .functor NOT 1, v000001a4828d6ff0_0, C4<0>, C4<0>, C4<0>;
L_000001a48286fa10 .functor AND 1, L_000001a4828d5a10, L_000001a48286f690, C4<1>, C4<1>;
L_000001a48286ef20 .functor AND 1, L_000001a4828d58d0, L_000001a4828d5330, C4<1>, C4<1>;
v000001a482860b50_0 .net *"_ivl_0", 31 0, L_000001a4828d5b50;  1 drivers
v000001a482860650_0 .net *"_ivl_12", 0 0, L_000001a4828d58d0;  1 drivers
L_000001a482c60118 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001a482860510_0 .net/2u *"_ivl_14", 1 0, L_000001a482c60118;  1 drivers
v000001a482860470_0 .net *"_ivl_16", 0 0, L_000001a4828d5330;  1 drivers
L_000001a482c60088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4828612d0_0 .net *"_ivl_3", 29 0, L_000001a482c60088;  1 drivers
L_000001a482c600d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001a482860c90_0 .net/2u *"_ivl_4", 31 0, L_000001a482c600d0;  1 drivers
v000001a482860a10_0 .net *"_ivl_6", 0 0, L_000001a4828d5a10;  1 drivers
v000001a482860dd0_0 .net *"_ivl_8", 0 0, L_000001a48286f690;  1 drivers
v000001a482861370_0 .net "clk", 0 0, v000001a4828d6870_0;  1 drivers
v000001a482861050_0 .var "clk_cnt", 1 0;
v000001a4828605b0_0 .var "clk_out", 0 0;
v000001a4828606f0_0 .var "data_buf", 159 0;
v000001a482860bf0_0 .net "data_out", 7 0, L_000001a4828d55b0;  alias, 1 drivers
v000001a482860790_0 .net "finish_load", 0 0, L_000001a48286fa10;  1 drivers
v000001a4828608d0_0 .net "finish_send", 0 0, L_000001a48286ef20;  1 drivers
v000001a4828610f0_0 .var "load_cnt", 4 0;
v000001a482860d30_0 .net "load_id", 7 0, v000001a4828d6af0_0;  1 drivers
v000001a482860830_0 .net "load_iv", 0 0, v000001a4828d6ff0_0;  1 drivers
v000001a482861190_0 .net "nrst", 0 0, v000001a4828d5470_0;  1 drivers
v000001a482860970_0 .var "sel_out", 0 0;
v000001a482860e70_0 .var "send_cnt", 4 0;
v000001a482860f10_0 .var "state", 1 0;
E_000001a482863450/0 .event negedge, v000001a482861190_0;
E_000001a482863450/1 .event posedge, v000001a482861370_0;
E_000001a482863450 .event/or E_000001a482863450/0, E_000001a482863450/1;
L_000001a4828d5b50 .concat [ 2 30 0 0], v000001a482860f10_0, L_000001a482c60088;
L_000001a4828d5a10 .cmp/eq 32, L_000001a4828d5b50, L_000001a482c600d0;
L_000001a4828d58d0 .cmp/eq 5, v000001a482860e70_0, v000001a4828610f0_0;
L_000001a4828d5330 .cmp/eq 2, v000001a482861050_0, L_000001a482c60118;
L_000001a4828d55b0 .part v000001a4828606f0_0, 0, 8;
    .scope S_000001a48286a100;
T_0 ;
    %wait E_000001a482863450;
    %load/vec4 v000001a482861190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a482860f10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v000001a482860830_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a482860f10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001a482860790_0;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001a482860f10_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001a4828608d0_0;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a482860f10_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000001a482860f10_0;
    %assign/vec4 v000001a482860f10_0, 0;
T_0.9 ;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a48286a100;
T_1 ;
    %wait E_000001a482863450;
    %load/vec4 v000001a482861190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a4828610f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v000001a482860830_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001a4828610f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001a4828610f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a4828610f0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001a4828610f0_0;
    %assign/vec4 v000001a4828610f0_0, 0;
T_1.6 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a48286a100;
T_2 ;
    %wait E_000001a482863450;
    %load/vec4 v000001a482861190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482860970_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v000001a482860790_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a482860970_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %load/vec4 v000001a4828608d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 1;
    %assign/vec4 v000001a482860970_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482860970_0, 0;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a48286a100;
T_3 ;
    %wait E_000001a482863450;
    %load/vec4 v000001a482861190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a482861050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4828605b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v000001a482860790_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a482861050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4828605b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %load/vec4 v000001a482861050_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001a482861050_0, 0;
    %load/vec4 v000001a4828608d0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v000001a482861050_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/1 T_3.10, 4;
    %load/vec4 v000001a482861050_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.10;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %load/vec4 v000001a4828605b0_0;
    %inv;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %load/vec4 v000001a4828605b0_0;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %assign/vec4 v000001a4828605b0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a482861050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4828605b0_0, 0;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a48286a100;
T_4 ;
    %wait E_000001a482863450;
    %load/vec4 v000001a482861190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a482860e70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v000001a482860e70_0;
    %load/vec4 v000001a4828610f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001a482861050_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.5, 8;
    %load/vec4 v000001a482860e70_0;
    %addi 1, 0, 5;
    %jmp/1 T_4.6, 8;
T_4.5 ; End of true expr.
    %load/vec4 v000001a482860e70_0;
    %jmp/0 T_4.6, 8;
 ; End of false expr.
    %blend;
T_4.6;
    %assign/vec4 v000001a482860e70_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v000001a482860e70_0;
    %load/vec4 v000001a4828610f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v000001a482861050_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v000001a482860e70_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %assign/vec4 v000001a482860e70_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a482860e70_0, 0;
T_4.8 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a48286a100;
T_5 ;
    %wait E_000001a482863450;
    %load/vec4 v000001a482861190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v000001a4828606f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001a482860830_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %load/vec4 v000001a4828606f0_0;
    %load/vec4 v000001a482860d30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v000001a4828606f0_0;
    %pad/u 168;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %pad/u 160;
    %assign/vec4 v000001a4828606f0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001a482860f10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v000001a482861050_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.8, 8;
    %load/vec4 v000001a4828606f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %load/vec4 v000001a4828606f0_0;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v000001a4828606f0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v000001a4828606f0_0, 0;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a48285fc70;
T_6 ;
    %delay 5, 0;
    %load/vec4 v000001a4828d6870_0;
    %inv;
    %store/vec4 v000001a4828d6870_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a48285fc70;
T_7 ;
    %vpi_call/w 3 42 "$display", "Starting Sim" {0 0 0};
    %vpi_call/w 3 43 "$dumpfile", "sim/vcd/spi_host.vcd" {0 0 0};
    %vpi_call/w 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a48285fc70 {0 0 0};
    %vpi_call/w 3 45 "$display", "Testing assorted values" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4828d6870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4828d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4828d6eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4828d6ff0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a4828d6af0_0, 0, 8;
    %delay 1, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4828d5470_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4828d6eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4828d6eb0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4828d6ff0_0, 0, 1;
    %fork t_1, S_000001a482869f70;
    %jmp t_0;
    .scope S_000001a482869f70;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001a482861230_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001a482861230_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_7.1, 5;
    %delay 10, 0;
    %load/vec4 v000001a482861230_0;
    %pad/s 8;
    %store/vec4 v000001a4828d6af0_0, 0, 8;
    %load/vec4 v000001a482861230_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001a482861230_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_000001a48285fc70;
t_0 %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4828d6ff0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call/w 3 65 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\tb_spi_host.sv";
    ".\src\spi_host.sv";
