INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nm' on host 'nm' (Linux_x86_64 version 5.13.0-28-generic) on Wed Feb 09 15:00:53 CET 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/home/nm/finn-example-ip/hls'
Sourcing Tcl script '/home/nm/finn-example-ip/hls/stream_to_finn/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project stream_to_finn 
INFO: [HLS 200-10] Opening project '/home/nm/finn-example-ip/hls/stream_to_finn'.
INFO: [HLS 200-1510] Running: set_top streamToFinn 
INFO: [HLS 200-1510] Running: add_files cpu2finn.h 
INFO: [HLS 200-10] Adding design file 'cpu2finn.h' to the project
INFO: [HLS 200-1510] Running: add_files cpu2finn.cpp 
INFO: [HLS 200-10] Adding design file 'cpu2finn.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/nm/finn-example-ip/hls/stream_to_finn/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -display_name=FinnImageStreamer
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/nm/finn-example-ip/ip/streamToFinn.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vendor=DIII
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FinnImageStreamer -format ip_catalog -output /home/nm/finn-example-ip/ip/streamToFinn.zip -rtl verilog -vendor DIII 
INFO: [HLS 200-1510] Running: set_directive_top -name streamToFinn streamToFinn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 74.542 MB.
INFO: [HLS 200-10] Analyzing design file 'cpu2finn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.3 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.27 seconds; current allocated memory: 74.822 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'store_FINN(hls::stream<unsigned char, 0>&, unsigned char*)' (cpu2finn.cpp:26:15)
INFO: [HLS 214-178] Inlining function 'load_CPU(unsigned char*, unsigned char*)' into 'streamToFinn(unsigned char*, hls::stream<unsigned char, 0>&)' (cpu2finn.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'store_FINN(hls::stream<unsigned char, 0>&, unsigned char*)' into 'streamToFinn(unsigned char*, hls::stream<unsigned char, 0>&)' (cpu2finn.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.85 seconds; current allocated memory: 77.391 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 77.393 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 78.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 77.929 MB.
INFO: [XFORM 203-510] Pipelining loop 'image_in_loop' (cpu2finn.cpp:18) in function 'streamToFinn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_FINN_loop' (cpu2finn.cpp:24) in function 'streamToFinn' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 98.404 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'image_buffer' (cpu2finn.cpp:19:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 90.798 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'streamToFinn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamToFinn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'image_in_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'image_in_loop'
INFO: [SCHED 204-61] Pipelining loop 'stream_FINN_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'stream_FINN_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 91.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 91.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamToFinn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'streamToFinn/image_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'streamToFinn/stream_finn_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'streamToFinn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_in' and 'return' to AXI-Lite port AXI_CPU.
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamToFinn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 92.029 MB.
INFO: [RTMG 210-278] Implementing memory 'streamToFinn_image_buffer_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 100.122 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for streamToFinn.
INFO: [VLOG 209-307] Generating Verilog RTL for streamToFinn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 369.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.41 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.06 seconds; current allocated memory: 100.338 MB.
INFO: [HLS 200-112] Total CPU user time: 5.66 seconds. Total CPU system time: 0.79 seconds. Total elapsed time: 5.19 seconds; peak allocated memory: 100.122 MB.
