wb_dma_ch_pri_enc/wire_pri27_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -1.138424 3.220437 0.126559 1.557401 -0.622834 0.826392 3.561991 0.626145 1.244859 1.662592 4.601036 2.111801 -1.712363 0.765784 1.197939 -0.496378 -0.574264 1.792769 -0.246882 0.682552
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/always_5/stmt_1/expr_1 -1.505301 1.212927 -1.706526 -1.458819 -3.793936 0.188092 1.217071 1.240823 1.266749 2.303537 0.720807 0.755349 -3.364504 -1.430528 1.287369 -0.528368 0.641055 -1.767358 0.035917 -1.084767
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -3.413176 -3.580635 0.079038 0.151137 1.263051 0.036591 0.590591 -2.967409 -0.576341 -1.113092 -2.985193 -0.932054 -0.634726 0.381280 -0.374731 -0.970126 -2.583284 -1.242581 1.568974 -0.957576
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.364399 -2.572634 0.378534 1.240325 -2.749300 0.557052 1.267701 0.661392 -2.554356 0.720641 0.452088 2.490280 -0.072224 -3.018706 -0.484578 0.270461 -0.393820 3.734901 1.448217 -2.978304
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_rf/assign_1_ch_adr0 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_ch_rf/reg_ch_busy -3.573565 -2.330336 -0.089997 -0.730078 1.403014 0.189233 0.435936 -3.676405 0.699093 -0.029422 -3.840492 0.400619 -1.484189 1.620198 1.107056 -0.634554 -2.557431 -3.580356 0.982684 -0.494824
wb_dma_wb_slv/always_5 -2.991252 1.545274 0.845879 0.739960 2.527738 0.235052 0.049847 0.632456 0.468052 2.062395 0.463310 -4.910488 -2.541122 0.993088 -2.199016 2.785972 1.256858 -0.580414 2.708848 -0.020182
wb_dma_wb_slv/always_4 -1.090834 4.235662 -0.849546 2.132848 3.280380 -3.456505 0.944885 2.711226 -2.116959 1.946738 2.280989 -5.752478 -3.013343 1.513104 -4.306439 0.269108 -0.472590 2.157923 0.730564 2.362690
wb_dma_wb_slv/always_3 -1.391191 1.218530 -1.165314 -0.111390 -2.824989 -0.768440 1.120944 3.745940 -0.597930 -3.383238 0.432170 -2.610816 -0.078737 -2.046781 -2.551671 -2.163442 3.269830 2.030926 0.011393 -2.720734
wb_dma_wb_slv/always_1 -2.905051 1.628976 -1.600888 -1.991284 0.936376 -1.076428 -1.264793 2.907184 -4.474554 0.525279 -0.465266 -5.795791 -4.629514 -0.606101 -4.554446 -3.751836 -0.398305 1.419045 2.011027 3.108344
wb_dma_ch_sel/always_44/case_1/cond -2.356822 -2.173538 0.530479 3.145139 -0.130108 -2.705814 -0.304651 0.878427 -0.262331 -0.020360 2.246409 -2.760312 1.062348 -0.887570 -3.017360 -0.370641 -3.073198 1.016374 2.105632 -2.272809
wb_dma_rf/wire_ch0_csr -0.400387 1.289604 -4.840566 -5.696665 3.333927 -1.053169 -0.022945 -0.163567 1.234100 -0.068960 -2.298758 -2.507833 -2.185427 -1.123149 1.914293 -1.280645 2.986301 -3.517919 -0.490058 2.385916
wb_dma_de/wire_done 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_ch_pri_enc/wire_pri11_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.626871 -0.544562 -1.028151 -2.881652 0.288489 2.130848 0.999426 -1.755917 1.204128 1.436551 -3.277531 4.118780 -0.213781 -0.838581 2.578478 1.543432 3.827035 -0.670526 1.397507 1.265370
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.338342 -2.487272 -0.265229 0.445105 0.134374 0.981089 2.098746 -0.889890 1.092450 1.217129 0.291976 3.773702 2.076266 -2.122293 1.172515 1.562434 1.574476 2.303675 2.297839 -2.166142
wb_dma_de/always_13/stmt_1 -0.664931 0.885020 -1.529679 -1.851751 -1.762333 -0.119749 1.939785 1.142232 1.185822 0.924264 1.450427 1.053956 -3.486819 -1.976912 1.501397 -1.516230 -0.199376 -1.798083 -1.750756 -2.256234
wb_dma_de/always_4/if_1 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_ch_arb/input_req 2.391595 -1.640092 0.706016 -0.529729 1.876271 -2.150019 2.541158 0.160649 -0.941450 -1.346992 0.358214 1.273021 0.013923 -4.606461 -2.390653 3.113067 2.319723 2.349802 -1.152642 -3.782881
wb_dma_ch_pri_enc/wire_pri20_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_ch_rf/always_26/if_1/if_1 -0.921447 2.818649 0.028706 -1.837286 -1.438612 2.457197 0.581084 3.238570 0.403426 -0.993976 2.432458 0.482441 -3.794519 -1.101650 1.061675 -1.207451 1.033107 -2.218376 -0.730145 -3.612674
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.678712 -0.857340 0.341209 1.447598 2.182457 0.952543 -0.660840 -1.423566 -0.270947 2.709662 0.476675 -0.794442 0.535144 1.700364 1.037572 -1.301750 -3.338074 1.703974 1.070786 2.072050
wb_dma_ch_sel/assign_145_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_sel/wire_ch_sel -0.422392 -1.989006 -1.185174 -2.361996 -1.377738 -3.353561 0.533916 0.356822 -0.643277 -0.845505 -1.761194 0.298376 -3.173390 -3.345114 -1.938393 0.588079 0.320792 -4.072900 -0.559856 -3.824224
wb_dma_rf/inst_u19 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u18 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u17 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u16 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u15 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u14 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u13 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u12 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u11 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u10 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.282877 -1.145652 -0.592730 -1.165181 0.773590 -0.565141 -2.794263 2.285129 -0.274854 6.123806 -5.762905 -0.633834 1.084109 1.560909 0.579712 -0.902309 3.737708 0.119133 0.383955 -2.292477
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.241731 -0.036469 -1.185395 4.879702 2.926409 -3.081977 4.165839 0.346541 1.083551 2.882554 1.694863 -3.000611 -0.937302 1.785999 1.351019 0.081744 -2.069479 2.668590 -3.078326 -2.613103
wb_dma/input_wb1_ack_i -0.428148 -1.335766 1.685626 -0.873354 1.283347 2.151344 0.184967 -0.449851 -1.574166 -0.410805 -1.139495 -1.298111 -2.164598 -1.591090 -0.087744 0.623262 1.814995 1.568730 -0.599146 0.505916
wb_dma/wire_slv0_we -0.614829 2.685221 -0.349434 -0.714501 -3.064029 -0.770393 -0.079167 4.053563 -0.320839 -2.124681 -1.229357 -0.360403 -0.507669 -1.458416 -2.220953 -0.060149 4.870440 -0.169708 0.170524 -3.554475
wb_dma_ch_rf/reg_ch_sz_inf -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
wb_dma_ch_rf 0.274663 1.155270 -1.302101 0.265380 -3.269826 -3.013400 -1.494783 3.001461 -0.515916 0.357437 -0.699540 -0.942452 -0.737961 0.096997 -1.725782 0.243667 1.631682 -2.855953 0.082106 -2.097361
wb_dma_ch_sel/wire_gnt_p1_d -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.224921 2.492604 0.110672 0.341530 -0.072881 -0.859209 2.895243 -0.142540 2.273849 2.368271 1.163707 6.203246 -0.497183 0.682945 1.278923 1.381623 1.916388 -1.037313 0.720424 -0.484683
wb_dma_ch_sel/input_ch1_txsz -1.245589 1.067068 -1.166406 -0.991334 -0.016577 2.587219 2.167762 -0.084932 -1.177919 0.932314 2.017006 0.360855 -1.919678 -0.657914 1.439813 -2.937802 -0.951583 3.742137 -0.201911 3.134040
wb_dma/wire_ch3_txsz -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_sel/assign_7_pri2 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_pri_enc/inst_u30 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/assign_3_dma_nd -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_rf/assign_6_pointer 1.810130 -1.201551 -1.303680 1.869850 4.902849 -3.342788 1.531964 1.043978 -2.189764 2.839462 0.360370 4.337843 0.571610 0.602449 -0.658462 -2.217496 -2.130058 1.881269 2.039494 -0.692836
wb_dma_ch_rf/wire_ch_adr0_dewe -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_pri_enc/always_2/if_1/cond -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_ch_sel/input_ch0_txsz -0.212221 3.592162 -0.085593 -0.486331 1.227234 0.356988 2.474283 -0.218342 2.857316 3.113671 1.533846 3.349025 -2.053940 1.207181 2.329401 0.900844 1.327852 -1.215241 -0.720464 0.632421
wb_dma_ch_sel/always_2 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_sel/always_3 1.821900 -0.161152 -0.720991 -0.295538 0.854261 -0.628935 3.063605 0.162101 2.575407 2.238354 1.901514 3.141141 1.094422 -2.855865 0.683553 2.594792 3.443838 2.058649 0.563494 -1.585572
wb_dma_rf/input_de_txsz_we -0.561708 2.922677 0.105426 -1.540483 4.253236 1.026535 2.240469 -1.402333 2.147808 2.869914 0.819916 1.386622 -2.122577 0.747522 1.486729 1.394605 1.355559 0.047166 -0.162643 2.371445
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_sel/assign_145_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_de/always_3/if_1/if_1/cond -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_rf/always_1/case_1 -1.605574 -1.756721 1.028758 0.386031 1.308050 0.727455 -4.036077 0.661514 -0.048366 1.436123 -3.637332 0.318991 1.079244 1.027482 0.276474 -0.991100 -1.142151 -1.016119 4.862996 1.075467
wb_dma_rf/always_2/if_1/if_1/stmt_1 -4.301949 -0.178675 1.039186 0.832901 2.243709 1.058355 -0.136727 -0.474567 -0.459775 0.948103 -2.052739 -1.990877 -1.797094 1.657069 -0.217733 -1.603074 -1.700073 -0.026062 1.161325 -1.297905
wb_dma_ch_sel/assign_99_valid/expr_1 0.033592 0.458605 -0.288553 1.850273 -2.727852 -3.436539 -0.347006 2.429698 1.161852 1.382154 0.662786 -1.799603 -0.275244 -0.336612 -2.643745 3.757273 2.299471 -2.826234 1.847358 -3.657295
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_wb_slv/reg_slv_adr -2.905051 1.628976 -1.600888 -1.991284 0.936376 -1.076428 -1.264793 2.907184 -4.474554 0.525279 -0.465266 -5.795791 -4.629514 -0.606101 -4.554446 -3.751836 -0.398305 1.419045 2.011027 3.108344
wb_dma_ch_sel/assign_8_pri2 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
wb_dma_wb_mast/wire_wb_cyc_o -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/always_8/stmt_1/expr_1 -3.573565 -2.330336 -0.089997 -0.730078 1.403014 0.189233 0.435936 -3.676405 0.699093 -0.029422 -3.840492 0.400619 -1.484189 1.620198 1.107056 -0.634554 -2.557431 -3.580356 0.982684 -0.494824
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma/wire_ch1_adr1 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma_ch_rf/always_6/if_1/if_1/block_1 2.470618 -1.911754 -1.669369 -1.559415 -1.503584 -3.685197 2.214261 -0.240239 0.720958 -1.294850 -0.901106 0.526928 -0.611879 -3.536768 -1.866377 2.467609 2.869755 -1.716769 -0.663326 -1.569481
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.038795 -2.179054 0.136737 2.272026 -1.593739 -0.781744 2.317125 0.800322 -0.056823 1.414457 2.498095 2.614764 1.537052 -2.684586 -0.521420 1.058378 0.140124 3.387100 1.614089 -3.724971
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.634126 -0.233741 0.926998 1.262541 1.566051 -1.459087 1.300216 1.321536 -0.412731 0.492295 1.819450 -0.182323 0.404688 -2.527218 -2.692785 5.012168 3.219605 1.740091 1.697090 -3.127868
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_sel/always_39/case_1/stmt_4 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_pri_enc/wire_pri14_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_rf/wire_ch6_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -2.222893 0.472321 -0.206506 -1.338860 3.333430 0.571274 0.006732 -0.397114 0.440866 3.749603 -1.802795 -3.120307 -2.477080 -0.480459 -0.939594 1.834826 2.172759 0.837573 2.459038 1.706540
wb_dma_wb_if/input_wb_we_i -0.256732 0.519340 -0.871911 -1.355346 0.366871 3.219677 -0.102989 1.327243 -0.047350 3.075608 -0.798532 -8.582207 -2.598198 0.890614 0.827115 -0.340789 2.071820 1.986587 -1.863331 0.787950
wb_dma_ch_sel/assign_141_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.753758 -3.142270 -1.796416 -2.591685 2.477608 -1.159372 0.384661 -1.866874 2.766880 0.321360 0.074458 -4.127155 0.010966 -4.123396 -1.241472 2.302084 1.442771 -0.731477 1.380597 0.333209
wb_dma_ch_sel_checker -1.908746 0.602093 0.146538 1.746152 0.575228 0.111956 1.573189 0.947535 -0.889929 1.649867 2.688573 -0.934068 -1.247446 0.180872 -0.435085 -2.001795 -2.140202 2.873734 0.224256 -0.230706
wb_dma_ch_rf/reg_ch_dis -0.402681 2.327955 -0.641397 -1.911187 -0.638503 -0.259704 2.007460 2.097931 0.750949 0.486502 1.435122 0.615821 -4.804084 -1.735711 0.458786 0.241149 1.225642 -2.865932 -1.676929 -3.552140
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_rf/wire_pointer_we -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_sel/always_46/case_1/stmt_1 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_wb_slv/always_3/stmt_1 -1.391191 1.218530 -1.165314 -0.111390 -2.824989 -0.768440 1.120944 3.745940 -0.597930 -3.383238 0.432170 -2.610816 -0.078737 -2.046781 -2.551671 -2.163442 3.269830 2.030926 0.011393 -2.720734
wb_dma_ch_rf/always_2/if_1/if_1 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_pri_enc_sub/assign_1_pri_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/input_ch0_adr0 -2.313520 -0.606226 -1.840257 1.358543 1.025565 -1.275531 -0.239009 1.367992 1.157962 0.413123 2.954279 -3.406582 -0.462633 0.131045 -1.035379 -1.845879 -2.359061 -1.067065 2.763553 -0.069491
wb_dma_ch_sel/input_ch0_adr1 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_wb_slv/assign_4 -2.996330 -2.583576 1.142304 2.146914 1.435700 0.755152 1.882871 -3.342062 0.028460 -2.040258 -0.371779 -2.316831 1.498577 1.612953 -1.014487 1.429274 0.789371 1.460604 3.270584 3.740801
wb_dma_wb_mast/input_wb_data_i -0.153428 0.277093 -0.295866 -0.725877 4.899061 -1.591670 2.962042 0.244592 2.306453 -0.094718 3.487383 -2.304596 0.137543 -2.156383 -0.866085 -3.233631 -1.074369 2.880004 -3.101794 -0.515851
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.038795 -2.179054 0.136737 2.272026 -1.593739 -0.781744 2.317125 0.800322 -0.056823 1.414457 2.498095 2.614764 1.537052 -2.684586 -0.521420 1.058378 0.140124 3.387100 1.614089 -3.724971
wb_dma_de/wire_adr1_cnt_next1 0.167162 -1.588034 -3.206131 -1.299689 -1.623713 2.573811 0.236089 -0.149283 1.647805 -0.167323 0.850072 0.302175 2.759788 -1.001068 1.345253 0.636665 3.168025 0.672924 4.697084 2.268175
wb_dma_ch_sel/inst_u2 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/inst_u1 1.865223 -1.785092 -1.479996 -0.974424 0.931547 -1.900562 1.790122 1.386715 2.370453 -1.708781 3.765798 0.249757 2.465734 -4.325806 -1.796770 1.858335 2.843144 0.137203 1.133566 -3.558281
wb_dma_ch_sel/inst_u0 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/wire_adr0 -2.356822 -2.173538 0.530479 3.145139 -0.130108 -2.705814 -0.304651 0.878427 -0.262331 -0.020360 2.246409 -2.760312 1.062348 -0.887570 -3.017360 -0.370641 -3.073198 1.016374 2.105632 -2.272809
wb_dma/wire_adr1 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.288982 -0.176164 1.767648 0.625061 2.129533 -2.060811 0.032392 0.523165 -0.137724 0.983721 -0.144829 1.129085 -0.315356 -1.635238 -2.317049 5.915875 2.724992 -1.369643 1.301902 -4.248230
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_rf/assign_18_pointer_we -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_sel/wire_req_p0 2.036194 -1.614189 0.626849 -0.298915 3.061646 -2.620549 2.773365 -0.500261 1.725488 -1.575546 1.873981 1.246823 1.692794 -3.884053 -2.076953 3.472947 2.280685 0.841130 -0.695951 -3.841692
wb_dma_ch_sel/wire_req_p1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma/wire_ndnr 1.821900 -0.161152 -0.720991 -0.295538 0.854261 -0.628935 3.063605 0.162101 2.575407 2.238354 1.901514 3.141141 1.094422 -2.855865 0.683553 2.594792 3.443838 2.058649 0.563494 -1.585572
wb_dma_de/reg_mast0_drdy_r -0.925960 1.520207 0.001014 0.392248 0.980451 -0.520082 3.710192 -0.011378 2.653348 1.354650 5.865553 -1.690255 -1.270282 -2.269861 -0.405290 0.917444 -0.467876 2.317216 -1.383617 -0.004032
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_ch_sel/assign_137_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_rf/wire_pointer2 -1.908746 0.602093 0.146538 1.746152 0.575228 0.111956 1.573189 0.947535 -0.889929 1.649867 2.688573 -0.934068 -1.247446 0.180872 -0.435085 -2.001795 -2.140202 2.873734 0.224256 -0.230706
wb_dma_rf/wire_pointer3 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_rf/wire_pointer0 1.699648 -0.508546 0.210671 2.128679 3.425016 -3.178077 0.564551 0.488326 -2.703558 4.411648 -0.033908 4.841935 0.261453 0.156629 -1.045513 0.099379 -1.833334 2.399648 1.851433 0.165272
wb_dma_rf/wire_pointer1 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_rf/wire_sw_pointer0 -3.247899 -1.084463 0.653579 0.656066 -1.165289 3.388504 -0.730289 0.307955 -0.348595 -0.849920 0.492113 -0.463235 0.159663 0.754162 0.480240 -1.587056 -1.349753 0.393915 3.413347 -0.928496
wb_dma_de/always_21/stmt_1 -0.925960 1.520207 0.001014 0.392248 0.980451 -0.520082 3.710192 -0.011378 2.653348 1.354650 5.865553 -1.690255 -1.270282 -2.269861 -0.405290 0.917444 -0.467876 2.317216 -1.383617 -0.004032
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.690332 2.874671 -0.404748 1.187552 -1.035538 -1.294444 5.011335 1.284694 2.325906 1.960943 4.169138 4.741561 -0.501516 -1.502173 -0.128691 1.386609 3.434142 2.465864 0.874854 0.011697
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -1.855205 2.780435 -0.349168 -0.750806 3.627827 0.040432 0.762122 0.543194 -0.003435 4.746516 -0.281558 -1.323097 -3.716951 1.435789 0.145285 -0.269398 0.375258 0.349022 0.412639 1.526769
wb_dma_ch_arb/input_advance -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_de/always_7/stmt_1 0.456893 0.801736 -0.456582 -2.087216 2.320919 0.941386 1.499290 -1.982266 3.828491 2.419677 -0.371872 2.213080 -0.276291 -0.434255 2.525045 2.572579 2.501905 -1.537523 0.003662 0.768760
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_de/always_3/if_1/cond -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.753758 -3.142270 -1.796416 -2.591685 2.477608 -1.159372 0.384661 -1.866874 2.766880 0.321360 0.074458 -4.127155 0.010966 -4.123396 -1.241472 2.302084 1.442771 -0.731477 1.380597 0.333209
wb_dma_ch_sel/assign_101_valid 0.033592 0.458605 -0.288553 1.850273 -2.727852 -3.436539 -0.347006 2.429698 1.161852 1.382154 0.662786 -1.799603 -0.275244 -0.336612 -2.643745 3.757273 2.299471 -2.826234 1.847358 -3.657295
wb_dma_ch_sel/assign_98_valid 0.033592 0.458605 -0.288553 1.850273 -2.727852 -3.436539 -0.347006 2.429698 1.161852 1.382154 0.662786 -1.799603 -0.275244 -0.336612 -2.643745 3.757273 2.299471 -2.826234 1.847358 -3.657295
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_rf/wire_ch7_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_ch_sel/reg_csr 2.599273 -1.518755 -3.450279 -4.633154 3.829026 -2.260816 -1.940865 0.135248 1.083876 4.703690 -0.531493 -2.551633 -1.149000 -3.005662 1.264330 -1.102926 0.477466 -0.934314 -2.677243 1.299116
wb_dma_de/reg_next_state 1.970832 1.574478 -1.925201 -3.552956 0.333722 -2.843164 2.401673 0.623814 0.712090 0.188164 -4.093960 1.463293 -4.214574 -2.105182 -0.271951 1.044454 4.030894 -3.168686 -2.535257 -1.440795
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 2.386692 -2.463267 -2.977132 0.028217 4.506222 -5.047763 -0.252283 2.540464 1.074564 6.476879 -2.574223 0.130315 2.420847 -0.782272 -0.411310 -4.030612 2.185043 2.696093 -0.050358 -1.550396
wb_dma_de/always_11/stmt_1/expr_1 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_rf/input_ptr_set -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_sel/assign_12_pri3 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_de/assign_65_done/expr_1/expr_1 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.753758 -3.142270 -1.796416 -2.591685 2.477608 -1.159372 0.384661 -1.866874 2.766880 0.321360 0.074458 -4.127155 0.010966 -4.123396 -1.241472 2.302084 1.442771 -0.731477 1.380597 0.333209
assert_wb_dma_ch_sel/input_valid -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma/input_wb0_stb_i -2.991252 1.545274 0.845879 0.739960 2.527738 0.235052 0.049847 0.632456 0.468052 2.062395 0.463310 -4.910488 -2.541122 0.993088 -2.199016 2.785972 1.256858 -0.580414 2.708848 -0.020182
wb_dma/wire_ch1_csr 1.610655 2.950739 -2.135875 -1.904329 -0.520834 -2.115972 0.413030 1.582591 2.374243 3.713066 1.856769 -1.672141 -3.533147 -0.363642 1.342200 0.669137 1.099325 -3.198114 -3.180555 0.091940
wb_dma_rf/assign_5_pause_req -1.872151 -2.327664 0.249460 -1.762855 2.503413 -0.767977 0.879124 -1.028302 -1.660184 -0.945771 -3.048120 -0.021411 -3.783886 -1.695535 -0.405071 -1.516522 -1.903027 -2.051797 -1.240905 -3.508055
wb_dma_de/always_12/stmt_1 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_wb_if/wire_wb_ack_o -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
wb_dma_ch_rf/always_5/if_1/block_1 -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_arb/assign_1_gnt 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_rf/input_dma_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma/wire_wb0_addr_o -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_de/assign_73_dma_busy/expr_1 -3.471415 -1.887569 1.013051 0.689014 0.504533 -1.634978 2.195047 -3.866380 0.333374 0.012240 -3.458175 4.021410 -1.560540 1.314353 0.555879 -0.412882 -3.015514 -2.845752 0.243782 -1.751976
wb_dma/input_dma_nd_i -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -3.610929 0.633681 0.442178 0.828248 0.883560 -0.271793 -0.071116 -1.048757 2.901882 2.724796 1.405894 -2.246319 -1.884900 2.184717 1.081337 0.177933 -3.141480 -3.786846 0.072141 -1.305133
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -3.610929 0.633681 0.442178 0.828248 0.883560 -0.271793 -0.071116 -1.048757 2.901882 2.724796 1.405894 -2.246319 -1.884900 2.184717 1.081337 0.177933 -3.141480 -3.786846 0.072141 -1.305133
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_3_pri0 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_de/always_23/block_1/stmt_8 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_arb/always_2/block_1/stmt_1 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_de/always_23/block_1/stmt_1 1.970832 1.574478 -1.925201 -3.552956 0.333722 -2.843164 2.401673 0.623814 0.712090 0.188164 -4.093960 1.463293 -4.214574 -2.105182 -0.271951 1.044454 4.030894 -3.168686 -2.535257 -1.440795
wb_dma_de/always_23/block_1/stmt_2 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma_de/always_23/block_1/stmt_4 -1.044668 1.493605 -0.159910 -0.189028 1.992200 -1.822652 2.671648 0.119817 2.843202 1.172049 2.688461 0.980234 -2.162190 -0.224393 0.654890 -0.767661 -1.017985 -2.221289 -1.951672 -2.278121
wb_dma_de/always_23/block_1/stmt_5 2.142848 0.129711 -0.416681 -0.884291 5.821358 -2.002191 0.174995 1.119355 0.956058 5.458527 -1.106278 -1.371439 0.508604 -1.866741 -0.382461 0.011485 2.696544 4.182282 -1.458290 0.016614
wb_dma_de/always_23/block_1/stmt_6 -2.222893 0.472321 -0.206506 -1.338860 3.333430 0.571274 0.006732 -0.397114 0.440866 3.749603 -1.802795 -3.120307 -2.477080 -0.480459 -0.939594 1.834826 2.172759 0.837573 2.459038 1.706540
wb_dma_rf/inst_u25 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_wb_mast/input_mast_go -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -1.812578 0.858041 0.084078 -1.090059 2.130272 1.185670 -0.630335 -1.261915 1.177241 2.691930 -1.609690 -0.828173 -1.553586 1.487496 1.026737 1.028480 0.393763 -1.568269 1.278441 1.612754
wb_dma_ch_sel/assign_125_de_start/expr_1 -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -3.413176 -3.580635 0.079038 0.151137 1.263051 0.036591 0.590591 -2.967409 -0.576341 -1.113092 -2.985193 -0.932054 -0.634726 0.381280 -0.374731 -0.970126 -2.583284 -1.242581 1.568974 -0.957576
wb_dma_ch_sel/assign_151_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 0.005023 0.684971 -0.684281 -1.128484 -0.091440 -0.073558 3.471407 1.288142 0.399361 1.699378 2.753065 -0.170652 -3.188267 -4.157143 -0.474694 1.309212 1.983346 2.453919 -0.662812 -1.859088
wb_dma_wb_mast/reg_mast_dout -0.153428 0.277093 -0.295866 -0.725877 4.899061 -1.591670 2.962042 0.244592 2.306453 -0.094718 3.487383 -2.304596 0.137543 -2.156383 -0.866085 -3.233631 -1.074369 2.880004 -3.101794 -0.515851
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/assign_100_valid 0.033592 0.458605 -0.288553 1.850273 -2.727852 -3.436539 -0.347006 2.429698 1.161852 1.382154 0.662786 -1.799603 -0.275244 -0.336612 -2.643745 3.757273 2.299471 -2.826234 1.847358 -3.657295
wb_dma_ch_sel/assign_131_req_p0 1.288982 -0.176164 1.767648 0.625061 2.129533 -2.060811 0.032392 0.523165 -0.137724 0.983721 -0.144829 1.129085 -0.315356 -1.635238 -2.317049 5.915875 2.724992 -1.369643 1.301902 -4.248230
wb_dma_ch_sel/assign_135_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_ch_rf/input_dma_done_all 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.307050 -0.281947 -2.108463 -2.036940 4.838953 -1.818244 2.765617 -0.144922 3.473830 2.829742 1.605846 -0.043592 0.882691 -2.904759 1.201194 -0.907793 2.232112 2.790235 -2.439422 0.379746
wb_dma_pri_enc_sub/wire_pri_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/input_wb_rf_din 0.119816 4.885908 -0.961198 1.744102 -0.286628 -2.838251 -0.329526 2.706533 -1.949461 5.235851 1.849446 -1.652690 -1.770043 2.277882 -2.923409 1.583234 0.395685 1.843900 2.092650 3.643398
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_ch_sel/assign_157_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/assign_139_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/always_38/case_1 -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.478708 -3.089241 -1.324048 1.111916 -3.759751 -3.777642 3.186521 -0.319440 -0.699300 -2.813202 2.027949 -0.211291 -0.525927 -3.489136 -2.485449 1.948503 -0.403750 -0.365190 -0.115600 -2.091601
wb_dma/constraint_wb0_cyc_o -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma/input_wb0_addr_i -2.900023 0.288669 0.328718 -1.946326 1.273908 -0.373801 -0.934256 1.644660 -5.309131 -1.087391 -0.623237 -5.655392 -5.523252 -0.653443 -4.650239 -3.047075 0.249916 0.993421 0.992605 4.121117
wb_dma_de/input_mast1_drdy -0.706355 -1.134466 -0.526617 -1.352047 -0.749821 1.504112 -0.800087 0.577444 -1.722005 0.957710 -1.815778 -1.583176 -1.770526 -1.794065 -0.056240 -0.374514 0.851530 1.442592 0.824479 0.111143
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
wb_dma_wb_if/input_wb_ack_i 1.754930 1.424552 0.699660 0.770985 2.428062 -1.773587 5.710033 -0.328224 0.728239 -0.396995 2.816975 -0.880877 -2.955294 -1.964683 -0.046809 -0.589529 0.959146 3.878862 -5.544402 0.847110
wb_dma_ch_sel/wire_pri_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/assign_3_ch_am0 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_rf/input_ch_sel -2.992507 -1.819610 -1.582668 -1.382291 3.396280 -3.312255 3.942670 -4.014425 2.021592 -1.170126 0.450689 0.821621 -2.290856 -0.675884 0.468323 -2.393641 -4.800691 -2.906363 -2.237693 -0.528234
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -2.938341 -2.679505 1.755678 1.902715 -1.817636 -2.063647 -0.892383 -1.279261 2.957044 2.569790 -1.700207 -2.448774 0.851094 0.236937 0.320928 -0.507474 -2.773170 -1.394357 -1.520901 -3.195198
wb_dma_de/always_23/block_1/case_1 1.970832 1.574478 -1.925201 -3.552956 0.333722 -2.843164 2.401673 0.623814 0.712090 0.188164 -4.093960 1.463293 -4.214574 -2.105182 -0.271951 1.044454 4.030894 -3.168686 -2.535257 -1.440795
wb_dma/wire_pause_req -1.872151 -2.327664 0.249460 -1.762855 2.503413 -0.767977 0.879124 -1.028302 -1.660184 -0.945771 -3.048120 -0.021411 -3.783886 -1.695535 -0.405071 -1.516522 -1.903027 -2.051797 -1.240905 -3.508055
wb_dma_wb_if/input_mast_go -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/input_de_csr 0.180301 -0.547560 -0.793279 0.326409 1.498541 -0.469536 3.211453 -0.596174 2.079203 1.033828 3.472940 1.970983 0.328308 -1.431669 1.734776 -1.548705 -1.501252 1.770877 -1.674864 -1.201586
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/input_mast0_din 0.141303 0.159736 -2.284152 -0.831343 3.499923 -2.163405 3.462848 0.312080 1.928746 1.017631 4.475544 -2.991841 -0.530442 -2.488607 -0.589079 -2.390429 -0.800609 3.227893 -2.156216 1.106309
wb_dma_pri_enc_sub/always_3 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_pri_enc_sub/always_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/reg_adr0 -2.356822 -2.173538 0.530479 3.145139 -0.130108 -2.705814 -0.304651 0.878427 -0.262331 -0.020360 2.246409 -2.760312 1.062348 -0.887570 -3.017360 -0.370641 -3.073198 1.016374 2.105632 -2.272809
wb_dma_ch_sel/reg_adr1 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_sel/assign_1_pri0 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_pri_enc/wire_pri26_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -0.190540 0.699391 -4.431087 -2.069563 2.620218 -1.099922 1.101258 1.181722 -0.314411 2.596237 1.414136 -3.291540 -0.461145 1.387036 -1.410343 -1.252163 0.170721 -0.627844 1.564827 0.418854
wb_dma/wire_ptr_set -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -1.599039 -1.522012 -0.616665 -1.452023 1.859386 0.667429 0.046985 -0.720538 1.790730 3.519936 -2.187581 -2.037278 -0.962224 -1.883201 -0.220072 3.384747 3.285249 -0.066830 3.240109 -0.652381
wb_dma_de/reg_ptr_set -3.457014 2.192548 -1.783505 0.677306 -4.357100 -0.211417 3.195208 0.121237 2.889089 1.282265 4.713095 1.047407 -2.663897 0.909400 1.512657 -1.205457 -2.505793 -2.986118 0.612119 -0.265939
wb_dma/wire_dma_nd -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_rf/assign_4_dma_abort -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_123_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.391158 -2.913652 -2.027494 -2.883126 1.784478 -0.097323 -0.365545 -1.870850 2.391068 1.687120 -1.458250 -2.351806 0.975061 -3.527673 -0.087920 2.916427 2.997862 0.174097 2.063997 1.435463
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
wb_dma_rf/wire_ch4_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_ch_rf/always_1/stmt_1/expr_1 -3.610929 0.633681 0.442178 0.828248 0.883560 -0.271793 -0.071116 -1.048757 2.901882 2.724796 1.405894 -2.246319 -1.884900 2.184717 1.081337 0.177933 -3.141480 -3.786846 0.072141 -1.305133
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_ch_pri_enc/wire_pri0_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/assign_10_ch_enable 1.478708 -3.089241 -1.324048 1.111916 -3.759751 -3.777642 3.186521 -0.319440 -0.699300 -2.813202 2.027949 -0.211291 -0.525927 -3.489136 -2.485449 1.948503 -0.403750 -0.365190 -0.115600 -2.091601
wb_dma_wb_slv/reg_slv_we -1.391191 1.218530 -1.165314 -0.111390 -2.824989 -0.768440 1.120944 3.745940 -0.597930 -3.383238 0.432170 -2.610816 -0.078737 -2.046781 -2.551671 -2.163442 3.269830 2.030926 0.011393 -2.720734
wb_dma_de/input_txsz 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_wb_if/wire_mast_dout -0.153428 0.277093 -0.295866 -0.725877 4.899061 -1.591670 2.962042 0.244592 2.306453 -0.094718 3.487383 -2.304596 0.137543 -2.156383 -0.866085 -3.233631 -1.074369 2.880004 -3.101794 -0.515851
wb_dma_ch_rf/wire_ch_enable 1.478708 -3.089241 -1.324048 1.111916 -3.759751 -3.777642 3.186521 -0.319440 -0.699300 -2.813202 2.027949 -0.211291 -0.525927 -3.489136 -2.485449 1.948503 -0.403750 -0.365190 -0.115600 -2.091601
wb_dma_rf/wire_csr_we -1.397980 -0.120241 0.728818 -0.776126 3.439198 -0.760577 -0.605828 1.954248 -1.146044 1.548118 -1.578201 -0.674632 -2.961514 -1.019555 -0.305703 -2.479796 -1.253429 -0.500357 -1.705367 -4.650636
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel_checker/input_dma_busy -1.908746 0.602093 0.146538 1.746152 0.575228 0.111956 1.573189 0.947535 -0.889929 1.649867 2.688573 -0.934068 -1.247446 0.180872 -0.435085 -2.001795 -2.140202 2.873734 0.224256 -0.230706
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/assign_9_ch_txsz -0.100332 3.085938 0.374016 -0.220906 -1.607166 0.332975 1.792509 1.460715 -2.670940 2.832557 -2.387787 4.712302 -3.137634 0.029775 -0.038918 -0.435549 2.573439 2.865394 0.194547 0.851103
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_de/assign_65_done 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -0.361323 2.101963 -1.482711 -0.470720 -0.437513 1.652602 3.851110 3.071693 0.361061 -1.876030 4.880231 -1.712754 -3.158375 -1.973553 -0.058644 -0.949643 1.637834 0.900753 -0.182960 -2.388856
wb_dma_de/always_2/if_1/if_1 -1.745133 -3.369298 -2.750926 0.488718 -4.559323 0.591846 -0.161244 -0.377453 2.686019 1.185738 1.881469 -2.991846 3.013955 -0.877738 0.943016 -1.285049 -0.558990 0.549000 2.211045 0.050804
wb_dma_ch_sel/assign_154_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/assign_156_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/always_9/stmt_1/expr_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_112_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_de/always_23/block_1/case_1/block_8 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_de/always_23/block_1/case_1/block_9 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_rf/assign_28_this_ptr_set -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_ch_rf/always_22 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_de/always_23/block_1/case_1/block_1 2.635719 1.679605 -2.255035 -3.440764 0.054305 -2.703366 1.446527 1.855655 2.426418 1.875715 -2.474728 0.365073 -1.987480 -2.864542 -0.296676 1.457404 5.606391 -1.655136 -1.696303 -1.026451
wb_dma_de/always_23/block_1/case_1/block_2 -3.413176 -3.580635 0.079038 0.151137 1.263051 0.036591 0.590591 -2.967409 -0.576341 -1.113092 -2.985193 -0.932054 -0.634726 0.381280 -0.374731 -0.970126 -2.583284 -1.242581 1.568974 -0.957576
wb_dma_de/always_23/block_1/case_1/block_3 2.214409 -1.106036 -3.351745 -3.895996 -1.597360 -0.919655 -1.259791 1.563031 0.103099 3.069907 -4.103983 1.489413 0.940761 -2.782036 -0.061017 0.074626 5.645111 0.532918 1.902545 1.174448
wb_dma_de/always_23/block_1/case_1/block_4 1.260924 -1.537651 -3.556122 -3.670005 -3.129812 -1.757899 -0.652741 0.561462 0.928490 3.995723 -4.017252 1.267608 0.488395 -3.350930 0.375238 -1.063069 3.815998 1.120731 0.707305 2.037058
wb_dma_ch_rf/always_27 -0.402681 2.327955 -0.641397 -1.911187 -0.638503 -0.259704 2.007460 2.097931 0.750949 0.486502 1.435122 0.615821 -4.804084 -1.735711 0.458786 0.241149 1.225642 -2.865932 -1.676929 -3.552140
wb_dma_de/always_23/block_1/case_1/block_7 -0.334899 2.646975 -1.034494 3.138070 -0.376255 -1.886862 5.450102 0.458909 1.868529 1.065911 5.089817 -0.533685 -2.155827 1.080400 0.814323 -0.826153 -1.792238 1.805692 -2.341498 0.071470
wb_dma/assign_4_dma_rest -1.244255 -3.106210 -1.848213 0.373134 1.425245 0.136833 1.933513 -1.429076 1.192567 -0.365165 1.806644 -0.202289 1.203856 -0.551571 1.682898 -3.369622 -3.099585 1.201461 0.094010 -0.438675
wb_dma_ch_rf/always_23/if_1 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_sel/reg_ndr_r -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_de/assign_66_dma_done/expr_1 -0.664931 0.885020 -1.529679 -1.851751 -1.762333 -0.119749 1.939785 1.142232 1.185822 0.924264 1.450427 1.053956 -3.486819 -1.976912 1.501397 -1.516230 -0.199376 -1.798083 -1.750756 -2.256234
wb_dma_ch_sel/reg_req_r -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_ch_rf/reg_pointer_r -2.220572 -1.638190 0.273737 3.367873 0.512545 0.720993 -0.771101 -1.053689 -0.549934 2.188831 0.955091 -0.241473 3.057387 1.837803 1.041869 -1.694870 -3.169098 3.309821 1.427906 1.128585
wb_dma_ch_sel/assign_105_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_pri_enc/wire_pri5_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/always_39/case_1 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_sel/always_6 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_sel/always_7 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_sel/always_4 -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_ch_sel/always_5 -1.505301 1.212927 -1.706526 -1.458819 -3.793936 0.188092 1.217071 1.240823 1.266749 2.303537 0.720807 0.755349 -3.364504 -1.430528 1.287369 -0.528368 0.641055 -1.767358 0.035917 -1.084767
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.422392 -1.989006 -1.185174 -2.361996 -1.377738 -3.353561 0.533916 0.356822 -0.643277 -0.845505 -1.761194 0.298376 -3.173390 -3.345114 -1.938393 0.588079 0.320792 -4.072900 -0.559856 -3.824224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_sel/always_1 -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_ch_arb/always_2/block_1/case_1/cond -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_sel/always_8 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_ch_sel/always_9 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/assign_67_dma_done_all 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma_ch_rf/wire_ch_txsz -0.100332 3.085938 0.374016 -0.220906 -1.607166 0.332975 1.792509 1.460715 -2.670940 2.832557 -2.387787 4.712302 -3.137634 0.029775 -0.038918 -0.435549 2.573439 2.865394 0.194547 0.851103
wb_dma_ch_sel/assign_99_valid 0.033592 0.458605 -0.288553 1.850273 -2.727852 -3.436539 -0.347006 2.429698 1.161852 1.382154 0.662786 -1.799603 -0.275244 -0.336612 -2.643745 3.757273 2.299471 -2.826234 1.847358 -3.657295
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 1.611463 0.242897 -2.156129 -1.719193 -1.286596 -3.669654 0.885736 1.755044 0.744313 -1.350955 -0.392961 -2.166582 0.320766 -3.712881 -2.986847 2.312874 4.641289 -0.106977 0.527463 -0.524762
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -0.920315 1.725432 -0.575833 -0.764133 0.973260 2.925332 -0.229895 0.869224 -3.182602 2.190875 1.352821 -3.822140 -4.757735 1.141164 0.355236 2.240257 -1.149053 -0.602866 0.839471 -0.104263
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.038795 -2.179054 0.136737 2.272026 -1.593739 -0.781744 2.317125 0.800322 -0.056823 1.414457 2.498095 2.614764 1.537052 -2.684586 -0.521420 1.058378 0.140124 3.387100 1.614089 -3.724971
wb_dma/wire_ch2_txsz 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.260924 -1.537651 -3.556122 -3.670005 -3.129812 -1.757899 -0.652741 0.561462 0.928490 3.995723 -4.017252 1.267608 0.488395 -3.350930 0.375238 -1.063069 3.815998 1.120731 0.707305 2.037058
wb_dma_de/always_23/block_1 1.970832 1.574478 -1.925201 -3.552956 0.333722 -2.843164 2.401673 0.623814 0.712090 0.188164 -4.093960 1.463293 -4.214574 -2.105182 -0.271951 1.044454 4.030894 -3.168686 -2.535257 -1.440795
wb_dma_ch_rf/always_22/if_1 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_de/wire_mast1_dout -0.016780 1.340186 -1.804402 -1.139817 1.910816 0.579504 2.239586 -0.774731 2.510403 1.959017 1.277209 -0.218075 0.895674 0.067957 1.180966 -1.312633 1.786626 2.744262 0.172564 4.184445
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_de/always_8/stmt_1 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_rf/wire_ch_done_we -0.084844 0.484640 -0.794070 -2.310644 0.972319 -0.468243 2.411827 0.543612 0.937317 2.687829 0.092499 0.903818 -3.815521 -3.271679 0.464969 1.418185 2.028651 -0.283527 -0.904447 -2.392599
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_wb_slv/wire_wb_ack_o -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.038795 -2.179054 0.136737 2.272026 -1.593739 -0.781744 2.317125 0.800322 -0.056823 1.414457 2.498095 2.614764 1.537052 -2.684586 -0.521420 1.058378 0.140124 3.387100 1.614089 -3.724971
wb_dma_de/reg_ld_desc_sel -0.885443 -2.552366 0.511932 -0.329084 1.027772 -3.686948 -0.684032 -1.058779 4.211277 3.637744 -6.199839 1.294724 1.574159 -0.029331 0.270758 1.024490 2.004911 -3.667075 0.003920 -4.061074
wb_dma_wb_mast/assign_2_mast_pt_out -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
wb_dma_de/assign_83_wr_ack 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma/wire_dma_done_all 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
assert_wb_dma_rf/input_ch0_am1 -3.247899 -1.084463 0.653579 0.656066 -1.165289 3.388504 -0.730289 0.307955 -0.348595 -0.849920 0.492113 -0.463235 0.159663 0.754162 0.480240 -1.587056 -1.349753 0.393915 3.413347 -0.928496
wb_dma_ch_arb/reg_state 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_ch_sel/input_ch0_csr 1.499557 0.799742 -3.113233 -5.619614 2.176406 -0.166386 -2.075304 1.822202 2.135651 2.736517 0.746314 -1.651845 -2.219595 -2.257065 1.529808 -0.863307 2.050323 -4.138835 -1.255257 -0.305407
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 2.214409 -1.106036 -3.351745 -3.895996 -1.597360 -0.919655 -1.259791 1.563031 0.103099 3.069907 -4.103983 1.489413 0.940761 -2.782036 -0.061017 0.074626 5.645111 0.532918 1.902545 1.174448
wb_dma_ch_sel/assign_153_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_wb_mast 2.303983 1.750191 -0.061376 0.291956 3.154927 -0.233454 4.851752 0.974653 0.251685 -1.373831 3.759645 -2.632672 -2.465791 -1.684352 -0.613860 0.685039 2.825671 3.030218 -3.602964 0.349951
wb_dma_ch_sel/assign_124_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_de/always_18/stmt_1 0.635799 2.082954 0.947074 4.289306 0.426045 0.078750 2.254336 -0.395284 2.426571 2.054945 3.006143 -1.230716 1.650562 2.758600 0.428066 4.397920 1.160128 1.839956 1.174789 0.790036
wb_dma_ch_rf/wire_ch_csr_dewe 2.307050 -0.281947 -2.108463 -2.036940 4.838953 -1.818244 2.765617 -0.144922 3.473830 2.829742 1.605846 -0.043592 0.882691 -2.904759 1.201194 -0.907793 2.232112 2.790235 -2.439422 0.379746
wb_dma_ch_pri_enc/input_pri2 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_pri_enc/input_pri3 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_pri_enc/input_pri0 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_pri_enc/input_pri1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_wb_if/input_slv_pt_in -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma/wire_de_adr1_we -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_sel/assign_6_pri1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.718671 0.060915 -1.046611 -2.545062 3.147624 0.771307 -0.369214 -0.579319 1.435948 2.851404 -1.365673 -0.648323 -0.528551 -1.925801 0.469205 5.247476 4.644706 -0.475196 1.897458 0.326898
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -2.045519 2.696443 0.036068 0.801566 -2.293152 0.818890 3.374286 1.000282 -0.946642 0.637212 4.373760 -0.911668 -4.336751 -0.884340 -0.330885 -0.638287 -1.484800 2.091444 -0.893552 0.726580
wb_dma_ch_sel/always_37/if_1 -0.544583 -3.412159 -2.174523 -2.045579 -2.762629 -3.888736 1.393238 -0.669455 -0.886570 -1.289810 -1.327945 1.250841 -2.471525 -4.083393 -1.501861 -1.085862 -1.367678 -2.801553 -0.798876 -2.569627
wb_dma_de/always_6/if_1/cond -1.276542 4.771962 0.014147 -0.363217 2.809952 0.490462 2.808195 0.078897 1.437241 3.483624 2.151778 1.384131 -3.717662 1.929248 1.217251 0.196249 0.589532 -0.060561 -0.437226 2.319794
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 2.214409 -1.106036 -3.351745 -3.895996 -1.597360 -0.919655 -1.259791 1.563031 0.103099 3.069907 -4.103983 1.489413 0.940761 -2.782036 -0.061017 0.074626 5.645111 0.532918 1.902545 1.174448
wb_dma_ch_rf/always_8/stmt_1 -3.573565 -2.330336 -0.089997 -0.730078 1.403014 0.189233 0.435936 -3.676405 0.699093 -0.029422 -3.840492 0.400619 -1.484189 1.620198 1.107056 -0.634554 -2.557431 -3.580356 0.982684 -0.494824
wb_dma_ch_sel/assign_108_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_pri_enc/wire_pri9_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_sel/wire_pri2 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_sel/wire_pri3 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_sel/wire_pri0 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_sel/wire_pri1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -1.242003 0.455039 -0.220245 -0.935395 2.344840 -0.106482 1.857876 -0.309378 1.934554 4.683702 -0.633143 1.858287 -2.700482 -0.921334 1.454168 1.748461 1.327787 -0.841795 0.644413 -2.325049
wb_dma_rf/input_ptr_set -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_rf/always_2/if_1/if_1 -1.397980 -0.120241 0.728818 -0.776126 3.439198 -0.760577 -0.605828 1.954248 -1.146044 1.548118 -1.578201 -0.674632 -2.961514 -1.019555 -0.305703 -2.479796 -1.253429 -0.500357 -1.705367 -4.650636
wb_dma_de/assign_77_read_hold -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_pri_enc_sub/input_valid -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.618592 -2.727242 -2.483011 -2.952049 2.028675 -0.617381 0.526690 -1.399386 2.501908 2.272335 0.083035 -1.909250 0.756409 -4.700569 0.189247 3.380076 3.203795 1.045102 1.017820 0.633293
wb_dma_ch_rf/always_27/stmt_1 -0.402681 2.327955 -0.641397 -1.911187 -0.638503 -0.259704 2.007460 2.097931 0.750949 0.486502 1.435122 0.615821 -4.804084 -1.735711 0.458786 0.241149 1.225642 -2.865932 -1.676929 -3.552140
wb_dma_wb_slv/assign_2_pt_sel/expr_1 0.650808 -0.209305 -1.671750 -3.465622 1.018568 2.689680 1.609714 -3.340197 -0.578930 -1.818903 -0.346707 -1.330762 -1.020815 -2.257066 0.816600 1.762219 1.637316 2.924753 1.059660 7.515137
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_sel/wire_valid 1.478708 -3.089241 -1.324048 1.111916 -3.759751 -3.777642 3.186521 -0.319440 -0.699300 -2.813202 2.027949 -0.211291 -0.525927 -3.489136 -2.485449 1.948503 -0.403750 -0.365190 -0.115600 -2.091601
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_de/wire_chunk_cnt_is_0_d -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_sel/assign_109_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -4.287731 0.077146 1.412951 0.676078 3.456300 0.466332 -0.197198 0.279432 -0.676054 -0.362117 -1.314312 -5.306064 -3.048947 1.067504 -2.809383 1.536413 0.041873 -1.733512 2.502276 -2.410947
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_de/assign_75_mast1_dout -0.016780 1.340186 -1.804402 -1.139817 1.910816 0.579504 2.239586 -0.774731 2.510403 1.959017 1.277209 -0.218075 0.895674 0.067957 1.180966 -1.312633 1.786626 2.744262 0.172564 4.184445
wb_dma/constraint_csr -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
wb_dma_ch_rf/always_5/if_1 -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_pri_enc/wire_pri21_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/assign_157_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_wb_mast/assign_1/expr_1 1.376703 1.208232 -3.393864 -1.915892 1.148836 4.086157 2.289383 1.699849 -1.037276 0.082338 3.086002 -3.445447 -0.403871 -0.746656 0.612581 0.002911 4.728167 4.118932 1.999720 3.851942
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_de/reg_mast1_adr -2.784624 -2.520317 -2.283826 -2.260094 -0.744761 1.899063 1.843336 -1.537430 4.049114 -4.152164 2.146640 -4.620336 0.721784 -3.014475 -0.113255 -0.064673 0.609789 -1.615152 2.109928 0.026484
wb_dma_ch_pri_enc/wire_pri17_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/assign_141_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/input_ch2_csr 1.610655 2.950739 -2.135875 -1.904329 -0.520834 -2.115972 0.413030 1.582591 2.374243 3.713066 1.856769 -1.672141 -3.533147 -0.363642 1.342200 0.669137 1.099325 -3.198114 -3.180555 0.091940
wb_dma_ch_rf/assign_13_ch_txsz_we 0.224921 2.492604 0.110672 0.341530 -0.072881 -0.859209 2.895243 -0.142540 2.273849 2.368271 1.163707 6.203246 -0.497183 0.682945 1.278923 1.381623 1.916388 -1.037313 0.720424 -0.484683
wb_dma_ch_sel/assign_130_req_p0 1.718671 0.060915 -1.046611 -2.545062 3.147624 0.771307 -0.369214 -0.579319 1.435948 2.851404 -1.365673 -0.648323 -0.528551 -1.925801 0.469205 5.247476 4.644706 -0.475196 1.897458 0.326898
wb_dma_ch_arb/always_1/if_1/stmt_2 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_ch_sel/assign_106_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_pri_enc/wire_pri28_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_rf/always_11/if_1/if_1 -0.837091 -2.094328 -0.551852 -2.580474 0.554060 2.383520 0.599935 -0.680593 -0.405878 1.663762 -2.827249 -0.379035 -2.041742 -3.478842 0.279202 2.821798 3.484123 1.193194 2.610595 -1.004142
wb_dma_wb_if/wire_slv_adr -2.905051 1.628976 -1.600888 -1.991284 0.936376 -1.076428 -1.264793 2.907184 -4.474554 0.525279 -0.465266 -5.795791 -4.629514 -0.606101 -4.554446 -3.751836 -0.398305 1.419045 2.011027 3.108344
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_sel/input_ch1_csr 1.610655 2.950739 -2.135875 -1.904329 -0.520834 -2.115972 0.413030 1.582591 2.374243 3.713066 1.856769 -1.672141 -3.533147 -0.363642 1.342200 0.669137 1.099325 -3.198114 -3.180555 0.091940
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma/wire_pt1_sel_i 0.498932 0.286499 -3.006140 -1.721835 2.095847 0.310636 2.467998 -0.514636 2.967693 0.518325 2.876813 -1.563447 1.962833 -1.458735 0.217583 -0.447050 3.086970 2.592442 1.355733 4.197048
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.732394 -0.972171 -2.180772 -0.311316 -2.976386 2.062396 0.554558 -0.023895 2.447251 0.302385 1.915754 -0.730185 0.885291 -0.356000 1.709680 -0.194189 0.347704 -0.946501 2.868143 0.108834
wb_dma/wire_pt1_sel_o -0.066879 -0.845327 -0.473337 -1.647537 -0.835423 3.833209 -0.980292 -1.376054 -1.263953 1.536908 -1.327869 0.933545 -0.170723 -1.291000 2.252789 -0.542586 -1.617758 3.209344 0.879595 1.902257
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_pri_enc/inst_u16 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_sel/always_48/case_1 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_ch_sel/input_ch7_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
assert_wb_dma_rf/input_ch0_txsz -2.763848 1.972555 1.735621 1.851419 -0.281020 2.561611 0.288792 0.716582 -0.816173 1.598854 -0.261303 -0.303745 -0.487638 2.060738 -0.644080 0.073324 1.052251 3.063322 2.533379 0.870505
assert_wb_dma_rf -3.570395 1.328730 1.324271 1.342723 -1.211373 3.515237 -0.642678 1.423678 -0.785097 0.393053 0.494655 -0.766932 -0.913626 1.998521 -0.306698 -1.052701 -0.202219 1.209776 3.744765 -0.117319
wb_dma_ch_rf/reg_ch_am0_r -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_rf/always_4/if_1 -2.220572 -1.638190 0.273737 3.367873 0.512545 0.720993 -0.771101 -1.053689 -0.549934 2.188831 0.955091 -0.241473 3.057387 1.837803 1.041869 -1.694870 -3.169098 3.309821 1.427906 1.128585
wb_dma_de/always_4/if_1/if_1/stmt_1 -1.242003 0.455039 -0.220245 -0.935395 2.344840 -0.106482 1.857876 -0.309378 1.934554 4.683702 -0.633143 1.858287 -2.700482 -0.921334 1.454168 1.748461 1.327787 -0.841795 0.644413 -2.325049
wb_dma_de/always_14/stmt_1/expr_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/wire_use_ed 1.483975 -2.362408 -3.043675 -0.898077 4.377391 -5.271973 -0.228338 1.442540 2.204457 6.533531 -2.710963 -1.707117 1.682500 -1.737724 -0.289747 -4.198030 1.363127 2.844673 -1.503369 -0.264571
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -3.413176 -3.580635 0.079038 0.151137 1.263051 0.036591 0.590591 -2.967409 -0.576341 -1.113092 -2.985193 -0.932054 -0.634726 0.381280 -0.374731 -0.970126 -2.583284 -1.242581 1.568974 -0.957576
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_sel/input_nd_i -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
assert_wb_dma_ch_sel/input_req_i -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_rf/reg_ch_rl -3.610929 0.633681 0.442178 0.828248 0.883560 -0.271793 -0.071116 -1.048757 2.901882 2.724796 1.405894 -2.246319 -1.884900 2.184717 1.081337 0.177933 -3.141480 -3.786846 0.072141 -1.305133
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_wb_if/wire_mast_drdy 2.634332 1.088429 0.837020 2.748929 -1.224328 -1.607887 2.709420 0.048994 -0.186769 4.615061 0.293793 -1.959547 -2.655586 -1.893129 1.019577 3.520032 0.429204 4.967327 -4.783475 -0.416131
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -2.619840 -1.776921 0.361361 1.450133 0.863404 -0.911938 2.324616 -0.518102 2.623569 1.214731 2.615066 -1.728396 -0.605106 -1.597135 -0.464923 1.387924 -1.119295 -0.448017 0.913857 -3.954542
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_sel/assign_100_valid/expr_1 0.033592 0.458605 -0.288553 1.850273 -2.727852 -3.436539 -0.347006 2.429698 1.161852 1.382154 0.662786 -1.799603 -0.275244 -0.336612 -2.643745 3.757273 2.299471 -2.826234 1.847358 -3.657295
wb_dma_wb_if/inst_u1 0.625168 0.046029 -1.081105 0.161799 -3.221164 -1.306012 1.152271 1.869078 -3.614310 -2.963880 0.233706 -0.310239 -1.055103 -2.212269 -3.185074 0.183531 1.823900 2.431063 1.214835 0.707940
wb_dma_wb_if/inst_u0 2.303983 1.750191 -0.061376 0.291956 3.154927 -0.233454 4.851752 0.974653 0.251685 -1.373831 3.759645 -2.632672 -2.465791 -1.684352 -0.613860 0.685039 2.825671 3.030218 -3.602964 0.349951
wb_dma_ch_sel 1.647268 -0.860282 -1.591980 -1.956955 -0.509193 -3.533848 0.266458 0.340824 0.771311 0.448959 -1.345392 0.195884 -1.868407 -2.016059 -0.436646 0.893217 0.832542 -3.748066 -2.115154 -2.468900
wb_dma_rf/input_de_csr_we 2.307050 -0.281947 -2.108463 -2.036940 4.838953 -1.818244 2.765617 -0.144922 3.473830 2.829742 1.605846 -0.043592 0.882691 -2.904759 1.201194 -0.907793 2.232112 2.790235 -2.439422 0.379746
wb_dma_rf/wire_ch0_adr0 -2.947168 -1.506312 -1.967442 0.904954 -0.019501 -2.740219 -1.143424 0.229631 2.528935 4.344903 -0.013615 -5.997887 -0.016808 0.958165 -0.924983 -1.511428 -1.531382 -1.187032 1.296574 0.544181
wb_dma_rf/wire_ch0_adr1 -1.695989 2.554698 1.973893 2.155500 0.202450 2.778642 -0.445582 1.582251 -0.699200 1.515489 0.615194 -0.466985 -0.087939 2.425307 -1.017119 2.242450 2.165606 1.748298 3.442427 -0.196627
wb_dma_de/always_9/stmt_1/expr_1 -0.559757 1.537091 -0.590914 -2.446847 1.912969 1.676124 0.834405 -2.381634 4.167211 2.144444 -0.699313 1.166254 -0.587029 0.637605 2.601004 2.389207 2.367329 -2.472050 0.692379 2.548834
wb_dma_ch_sel/always_42/case_1/cond -0.790922 -1.468460 -0.380203 -1.512910 0.955688 -0.353448 1.315631 -0.756450 1.044392 1.097940 1.264086 0.711560 -2.152145 -2.183470 1.869512 -2.022842 -3.189330 -1.101438 -3.174162 -3.188779
wb_dma_wb_slv/input_wb_cyc_i -0.026190 2.424121 -0.307791 -3.488193 2.385071 1.869931 0.547947 -1.768827 1.478350 -2.903908 3.452985 -4.508032 -0.909383 -3.029808 -1.840242 4.256410 1.162912 1.426742 1.172918 4.867128
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_de/reg_tsz_cnt 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_ch_sel/reg_ndr -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_de/assign_83_wr_ack/expr_1 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_de/reg_de_txsz_we -0.561708 2.922677 0.105426 -1.540483 4.253236 1.026535 2.240469 -1.402333 2.147808 2.869914 0.819916 1.386622 -2.122577 0.747522 1.486729 1.394605 1.355559 0.047166 -0.162643 2.371445
wb_dma_ch_rf/reg_pointer_sr -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_rf/input_de_adr1_we -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.260924 -1.537651 -3.556122 -3.670005 -3.129812 -1.757899 -0.652741 0.561462 0.928490 3.995723 -4.017252 1.267608 0.488395 -3.350930 0.375238 -1.063069 3.815998 1.120731 0.707305 2.037058
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/always_43/case_1/cond 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_ch_rf/reg_ch_adr0_r -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_ch_pri_enc/input_valid -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_pri_enc/reg_pri_out1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 0.364615 0.919334 0.226493 4.215250 -0.007594 -1.179860 3.143197 -1.307987 2.637004 2.380219 2.580730 -1.399052 1.479047 1.966048 0.613689 2.450163 -0.273960 2.906649 -0.153680 1.773548
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.244255 -3.106210 -1.848213 0.373134 1.425245 0.136833 1.933513 -1.429076 1.192567 -0.365165 1.806644 -0.202289 1.203856 -0.551571 1.682898 -3.369622 -3.099585 1.201461 0.094010 -0.438675
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.364399 -2.572634 0.378534 1.240325 -2.749300 0.557052 1.267701 0.661392 -2.554356 0.720641 0.452088 2.490280 -0.072224 -3.018706 -0.484578 0.270461 -0.393820 3.734901 1.448217 -2.978304
wb_dma_ch_sel/input_req_i -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_rf/assign_4_dma_abort/expr_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/always_1/case_1/stmt_8 -1.395830 -2.097241 -0.377519 0.850590 0.209098 -0.823400 -1.854160 0.276003 1.247272 2.312422 -2.110071 0.533591 1.141834 0.458101 0.921454 -1.806914 -1.366843 -0.862795 2.385950 -0.619918
wb_dma_ch_rf/wire_ptr_inv 0.338342 -2.487272 -0.265229 0.445105 0.134374 0.981089 2.098746 -0.889890 1.092450 1.217129 0.291976 3.773702 2.076266 -2.122293 1.172515 1.562434 1.574476 2.303675 2.297839 -2.166142
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.049610 0.435487 -0.907867 -1.263973 0.629272 1.235749 0.197146 0.842682 -2.207311 2.177895 -0.910694 -2.447786 -3.128734 -1.104727 -0.564234 -0.459226 0.782414 2.363146 0.954190 1.660111
wb_dma_ch_sel/assign_138_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_rf/always_1/case_1/stmt_6 -4.419569 -1.382595 -0.002006 0.267516 1.274322 0.847874 -0.732044 -2.454177 0.101411 -0.962352 -4.175718 -4.274999 0.631613 0.633855 -0.878935 1.121884 -0.185533 0.964246 3.716194 1.899868
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_sel/always_43/case_1 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_ch_sel/assign_9_pri2 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_pri_enc_sub/always_1/case_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_rf/always_2/if_1 -1.397980 -0.120241 0.728818 -0.776126 3.439198 -0.760577 -0.605828 1.954248 -1.146044 1.548118 -1.578201 -0.674632 -2.961514 -1.019555 -0.305703 -2.479796 -1.253429 -0.500357 -1.705367 -4.650636
wb_dma/wire_dma_abort -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_wb_if/input_wb_stb_i -2.991252 1.545274 0.845879 0.739960 2.527738 0.235052 0.049847 0.632456 0.468052 2.062395 0.463310 -4.910488 -2.541122 0.993088 -2.199016 2.785972 1.256858 -0.580414 2.708848 -0.020182
wb_dma_rf/input_de_txsz 0.456893 0.801736 -0.456582 -2.087216 2.320919 0.941386 1.499290 -1.982266 3.828491 2.419677 -0.371872 2.213080 -0.276291 -0.434255 2.525045 2.572579 2.501905 -1.537523 0.003662 0.768760
wb_dma_ch_pri_enc/wire_pri3_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/wire_gnt_p1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/wire_gnt_p0 1.865223 -1.785092 -1.479996 -0.974424 0.931547 -1.900562 1.790122 1.386715 2.370453 -1.708781 3.765798 0.249757 2.465734 -4.325806 -1.796770 1.858335 2.843144 0.137203 1.133566 -3.558281
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma/input_wb0_err_i -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.984573 -4.697015 -0.007365 1.255111 -0.643763 -0.170591 0.354791 -1.574551 1.302186 -0.852500 0.719493 -1.784259 2.943623 -2.043778 -0.555781 -0.280080 -1.918085 1.559429 1.593277 -2.129049
wb_dma_ch_sel/always_44/case_1/stmt_1 -2.313520 -0.606226 -1.840257 1.358543 1.025565 -1.275531 -0.239009 1.367992 1.157962 0.413123 2.954279 -3.406582 -0.462633 0.131045 -1.035379 -1.845879 -2.359061 -1.067065 2.763553 -0.069491
wb_dma_wb_mast/wire_wb_data_o -0.016780 1.340186 -1.804402 -1.139817 1.910816 0.579504 2.239586 -0.774731 2.510403 1.959017 1.277209 -0.218075 0.895674 0.067957 1.180966 -1.312633 1.786626 2.744262 0.172564 4.184445
wb_dma_de/always_6/if_1/if_1/stmt_1 0.626871 -0.544562 -1.028151 -2.881652 0.288489 2.130848 0.999426 -1.755917 1.204128 1.436551 -3.277531 4.118780 -0.213781 -0.838581 2.578478 1.543432 3.827035 -0.670526 1.397507 1.265370
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_sel/always_38/case_1/cond -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -1.138424 3.220437 0.126559 1.557401 -0.622834 0.826392 3.561991 0.626145 1.244859 1.662592 4.601036 2.111801 -1.712363 0.765784 1.197939 -0.496378 -0.574264 1.792769 -0.246882 0.682552
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.456893 0.801736 -0.456582 -2.087216 2.320919 0.941386 1.499290 -1.982266 3.828491 2.419677 -0.371872 2.213080 -0.276291 -0.434255 2.525045 2.572579 2.501905 -1.537523 0.003662 0.768760
wb_dma_de/assign_4_use_ed 1.483975 -2.362408 -3.043675 -0.898077 4.377391 -5.271973 -0.228338 1.442540 2.204457 6.533531 -2.710963 -1.707117 1.682500 -1.737724 -0.289747 -4.198030 1.363127 2.844673 -1.503369 -0.264571
assert_wb_dma_wb_if/assert_a_wb_stb 0.120215 -1.539932 -0.213081 -0.359429 0.022386 2.918412 -0.708599 -1.984395 0.339734 1.286286 0.177606 0.371404 1.931939 -0.811795 1.712126 0.421884 -1.933416 3.152000 1.706857 1.936707
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -1.110947 -0.314963 -0.289157 -1.726508 2.196605 0.671855 0.902647 -1.349179 2.496346 3.715729 -1.952311 1.203765 -1.685064 -0.819095 1.594740 2.811523 2.251838 -1.733088 1.474640 -1.243020
wb_dma_ch_sel/assign_132_req_p0 1.288982 -0.176164 1.767648 0.625061 2.129533 -2.060811 0.032392 0.523165 -0.137724 0.983721 -0.144829 1.129085 -0.315356 -1.635238 -2.317049 5.915875 2.724992 -1.369643 1.301902 -4.248230
wb_dma_ch_rf/always_25/if_1 -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma_de/wire_rd_ack 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma/wire_slv0_adr -2.730263 2.239434 -2.363485 -2.542651 1.382917 -1.168017 -1.664544 2.392081 -4.555191 1.389435 -1.123976 -3.683863 -4.179174 0.536001 -3.853227 -3.553766 -0.956870 0.157185 2.601516 3.317362
wb_dma_wb_slv/input_wb_stb_i -2.991252 1.545274 0.845879 0.739960 2.527738 0.235052 0.049847 0.632456 0.468052 2.062395 0.463310 -4.910488 -2.541122 0.993088 -2.199016 2.785972 1.256858 -0.580414 2.708848 -0.020182
wb_dma_ch_sel/assign_96_valid/expr_1 2.111880 0.093045 -3.186570 2.055595 0.624784 -0.906640 0.908351 4.061291 -0.430543 2.174477 -1.110367 -5.155308 -3.958290 1.498002 1.351386 0.383915 1.631261 -2.526157 -0.184678 -4.969341
wb_dma_ch_sel/always_4/stmt_1 -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_rf/wire_pointer2_s -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_de/reg_chunk_dec -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_de/reg_chunk_cnt_is_0_r -1.242003 0.455039 -0.220245 -0.935395 2.344840 -0.106482 1.857876 -0.309378 1.934554 4.683702 -0.633143 1.858287 -2.700482 -0.921334 1.454168 1.748461 1.327787 -0.841795 0.644413 -2.325049
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma/wire_wb0_cyc_o -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 2.147068 -3.011012 -2.344451 -0.194888 -2.048659 -3.930366 3.791712 -0.168673 -0.149603 -2.524987 1.640998 -0.774155 -0.325310 -3.852248 -2.451574 0.443351 0.778907 0.489015 -0.872460 -1.011142
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.540134 -2.535328 -0.940654 -1.495425 1.794012 -4.796713 0.973580 -0.499041 -0.907433 1.205793 1.165467 2.499519 -0.835071 -5.498466 -2.033152 2.245864 -0.554001 0.113517 -1.816472 -2.916553
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_rf/reg_ch_adr1_r -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma/input_wb0_cyc_i -1.779492 1.236565 -0.882419 -1.951856 4.575318 -0.149222 3.367206 -0.975314 1.840972 -3.193733 2.549160 -4.140495 -0.687262 -1.048675 -1.863898 1.056247 4.383624 0.656535 1.333117 4.649961
wb_dma_ch_sel/always_8/stmt_1 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.180301 -0.547560 -0.793279 0.326409 1.498541 -0.469536 3.211453 -0.596174 2.079203 1.033828 3.472940 1.970983 0.328308 -1.431669 1.734776 -1.548705 -1.501252 1.770877 -1.674864 -1.201586
wb_dma_wb_slv 0.625168 0.046029 -1.081105 0.161799 -3.221164 -1.306012 1.152271 1.869078 -3.614310 -2.963880 0.233706 -0.310239 -1.055103 -2.212269 -3.185074 0.183531 1.823900 2.431063 1.214835 0.707940
wb_dma_de/inst_u0 -1.745133 -3.369298 -2.750926 0.488718 -4.559323 0.591846 -0.161244 -0.377453 2.686019 1.185738 1.881469 -2.991846 3.013955 -0.877738 0.943016 -1.285049 -0.558990 0.549000 2.211045 0.050804
wb_dma_de/inst_u1 0.167162 -1.588034 -3.206131 -1.299689 -1.623713 2.573811 0.236089 -0.149283 1.647805 -0.167323 0.850072 0.302175 2.759788 -1.001068 1.345253 0.636665 3.168025 0.672924 4.697084 2.268175
wb_dma_pri_enc_sub/input_pri_in -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.561708 2.922677 0.105426 -1.540483 4.253236 1.026535 2.240469 -1.402333 2.147808 2.869914 0.819916 1.386622 -2.122577 0.747522 1.486729 1.394605 1.355559 0.047166 -0.162643 2.371445
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_sel/assign_146_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/assign_101_valid/expr_1 0.033592 0.458605 -0.288553 1.850273 -2.727852 -3.436539 -0.347006 2.429698 1.161852 1.382154 0.662786 -1.799603 -0.275244 -0.336612 -2.643745 3.757273 2.299471 -2.826234 1.847358 -3.657295
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_de/reg_de_adr1_we -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.361323 2.101963 -1.482711 -0.470720 -0.437513 1.652602 3.851110 3.071693 0.361061 -1.876030 4.880231 -1.712754 -3.158375 -1.973553 -0.058644 -0.949643 1.637834 0.900753 -0.182960 -2.388856
wb_dma_ch_sel/always_46/case_1 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_rf/assign_11_ch_csr_we 1.611463 0.242897 -2.156129 -1.719193 -1.286596 -3.669654 0.885736 1.755044 0.744313 -1.350955 -0.392961 -2.166582 0.320766 -3.712881 -2.986847 2.312874 4.641289 -0.106977 0.527463 -0.524762
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -0.415110 0.768235 -0.188931 -1.148432 1.866896 1.663445 2.175079 -2.497996 3.198005 2.673542 0.358258 4.388104 -0.237982 0.645892 3.928665 0.141651 -0.250850 -0.628851 -0.675222 0.772786
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma/wire_de_adr0_we -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_wb_slv/wire_rf_sel -2.160869 -0.949549 3.312602 0.407834 5.615536 1.218192 1.061851 -2.380289 -0.833640 -2.258444 -0.373527 -3.598800 -3.245455 0.555665 -2.362062 3.953827 -0.452548 -1.870415 0.830541 -1.193447
assert_wb_dma_wb_if 0.120215 -1.539932 -0.213081 -0.359429 0.022386 2.918412 -0.708599 -1.984395 0.339734 1.286286 0.177606 0.371404 1.931939 -0.811795 1.712126 0.421884 -1.933416 3.152000 1.706857 1.936707
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_sel/assign_120_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma/wire_wb1s_data_o -0.016780 1.340186 -1.804402 -1.139817 1.910816 0.579504 2.239586 -0.774731 2.510403 1.959017 1.277209 -0.218075 0.895674 0.067957 1.180966 -1.312633 1.786626 2.744262 0.172564 4.184445
wb_dma_de/wire_adr0_cnt_next1 -1.745133 -3.369298 -2.750926 0.488718 -4.559323 0.591846 -0.161244 -0.377453 2.686019 1.185738 1.881469 -2.991846 3.013955 -0.877738 0.943016 -1.285049 -0.558990 0.549000 2.211045 0.050804
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma/wire_pt0_sel_o 0.498932 0.286499 -3.006140 -1.721835 2.095847 0.310636 2.467998 -0.514636 2.967693 0.518325 2.876813 -1.563447 1.962833 -1.458735 0.217583 -0.447050 3.086970 2.592442 1.355733 4.197048
wb_dma/wire_pt0_sel_i -0.066879 -0.845327 -0.473337 -1.647537 -0.835423 3.833209 -0.980292 -1.376054 -1.263953 1.536908 -1.327869 0.933545 -0.170723 -1.291000 2.252789 -0.542586 -1.617758 3.209344 0.879595 1.902257
wb_dma_ch_rf/always_11 -0.837091 -2.094328 -0.551852 -2.580474 0.554060 2.383520 0.599935 -0.680593 -0.405878 1.663762 -2.827249 -0.379035 -2.041742 -3.478842 0.279202 2.821798 3.484123 1.193194 2.610595 -1.004142
wb_dma_ch_rf/always_10 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_rf/always_17 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_ch_rf/always_19 -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
wb_dma_ch_rf/input_de_csr_we 2.307050 -0.281947 -2.108463 -2.036940 4.838953 -1.818244 2.765617 -0.144922 3.473830 2.829742 1.605846 -0.043592 0.882691 -2.904759 1.201194 -0.907793 2.232112 2.790235 -2.439422 0.379746
wb_dma_ch_sel/assign_147_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -1.731586 -0.294844 -0.006438 -0.805455 2.145301 0.723006 -0.128267 -0.615093 0.547778 2.310604 -1.335468 -1.874708 -1.211419 -0.343232 -0.419131 1.530145 1.405441 0.278290 2.125365 0.730452
wb_dma_wb_if/wire_slv_dout -1.090834 4.235662 -0.849546 2.132848 3.280380 -3.456505 0.944885 2.711226 -2.116959 1.946738 2.280989 -5.752478 -3.013343 1.513104 -4.306439 0.269108 -0.472590 2.157923 0.730564 2.362690
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -1.158315 2.585145 -0.247714 -1.330572 -0.165490 0.000050 2.112540 0.706156 0.252512 2.698498 0.306090 1.059754 -4.976467 -0.753792 0.855646 0.063241 0.531752 -0.882668 -1.322078 -0.620164
wb_dma/wire_pointer 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_de/assign_75_mast1_dout/expr_1 -0.016780 1.340186 -1.804402 -1.139817 1.910816 0.579504 2.239586 -0.774731 2.510403 1.959017 1.277209 -0.218075 0.895674 0.067957 1.180966 -1.312633 1.786626 2.744262 0.172564 4.184445
wb_dma/wire_ch3_csr 1.610655 2.950739 -2.135875 -1.904329 -0.520834 -2.115972 0.413030 1.582591 2.374243 3.713066 1.856769 -1.672141 -3.533147 -0.363642 1.342200 0.669137 1.099325 -3.198114 -3.180555 0.091940
wb_dma_ch_rf/assign_27_ptr_inv 0.338342 -2.487272 -0.265229 0.445105 0.134374 0.981089 2.098746 -0.889890 1.092450 1.217129 0.291976 3.773702 2.076266 -2.122293 1.172515 1.562434 1.574476 2.303675 2.297839 -2.166142
wb_dma_de/reg_adr1_inc -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_sel/input_ch6_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_de/input_mast0_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/assign_68_de_txsz/expr_1 -0.920362 2.965315 -0.180828 -1.165270 0.289223 1.113727 1.849991 -1.746636 3.980103 2.360392 -0.066424 3.139014 -1.679057 1.824110 2.992837 1.759349 1.689771 -3.155745 0.087261 1.698740
wb_dma/wire_ch2_csr 1.610655 2.950739 -2.135875 -1.904329 -0.520834 -2.115972 0.413030 1.582591 2.374243 3.713066 1.856769 -1.672141 -3.533147 -0.363642 1.342200 0.669137 1.099325 -3.198114 -3.180555 0.091940
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_rf/input_ndnr 1.821900 -0.161152 -0.720991 -0.295538 0.854261 -0.628935 3.063605 0.162101 2.575407 2.238354 1.901514 3.141141 1.094422 -2.855865 0.683553 2.594792 3.443838 2.058649 0.563494 -1.585572
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_de/always_19/stmt_1 -2.784624 -2.520317 -2.283826 -2.260094 -0.744761 1.899063 1.843336 -1.537430 4.049114 -4.152164 2.146640 -4.620336 0.721784 -3.014475 -0.113255 -0.064673 0.609789 -1.615152 2.109928 0.026484
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -1.651313 2.006032 -0.374142 -0.233034 2.345667 -0.097619 0.385588 0.489227 0.155855 4.276377 -0.178142 -0.879215 -2.764416 1.480800 0.572549 -0.768584 -0.514598 0.062511 0.035812 0.723935
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.746854 0.598981 -5.469502 -1.005763 -0.476227 -0.129840 0.368718 2.488500 -1.532951 3.828465 -0.867624 -0.055100 0.424594 1.377411 0.717270 -2.214401 0.782327 0.948475 2.949947 0.464083
wb_dma_ch_sel/assign_139_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_de/assign_78_mast0_go/expr_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma/assign_6_pt1_sel_i 0.498932 0.286499 -3.006140 -1.721835 2.095847 0.310636 2.467998 -0.514636 2.967693 0.518325 2.876813 -1.563447 1.962833 -1.458735 0.217583 -0.447050 3.086970 2.592442 1.355733 4.197048
wb_dma/wire_mast1_adr -2.784624 -2.520317 -2.283826 -2.260094 -0.744761 1.899063 1.843336 -1.537430 4.049114 -4.152164 2.146640 -4.620336 0.721784 -3.014475 -0.113255 -0.064673 0.609789 -1.615152 2.109928 0.026484
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/input_dma_busy -3.573565 -2.330336 -0.089997 -0.730078 1.403014 0.189233 0.435936 -3.676405 0.699093 -0.029422 -3.840492 0.400619 -1.484189 1.620198 1.107056 -0.634554 -2.557431 -3.580356 0.982684 -0.494824
wb_dma_de/reg_adr1_cnt 0.123619 -0.141515 -1.884043 0.150671 -1.707302 2.919370 0.567557 0.437705 1.103904 -0.874131 1.655249 -0.023580 2.390760 0.269709 0.501569 2.545849 3.576853 0.406722 5.180151 1.435508
wb_dma_ch_sel/always_42/case_1/stmt_4 0.180301 -0.547560 -0.793279 0.326409 1.498541 -0.469536 3.211453 -0.596174 2.079203 1.033828 3.472940 1.970983 0.328308 -1.431669 1.734776 -1.548705 -1.501252 1.770877 -1.674864 -1.201586
wb_dma_ch_sel/always_42/case_1/stmt_2 -0.270256 0.788589 -0.115295 -0.975587 0.370637 2.527889 2.876229 -0.442038 -0.534657 1.459065 1.384349 3.125478 -2.102727 -1.615457 2.107850 -0.872366 0.049398 3.201491 -0.610428 0.557558
wb_dma_ch_sel/always_42/case_1/stmt_3 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_sel/always_42/case_1/stmt_1 1.883471 -0.898257 -2.933021 -4.441590 2.290938 -3.581517 -2.675300 -0.473083 3.384584 7.010992 0.405763 -1.398597 -0.036130 -3.019749 0.905955 0.992882 0.844105 -2.414234 -1.646757 1.884447
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -2.220572 -1.638190 0.273737 3.367873 0.512545 0.720993 -0.771101 -1.053689 -0.549934 2.188831 0.955091 -0.241473 3.057387 1.837803 1.041869 -1.694870 -3.169098 3.309821 1.427906 1.128585
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -0.852762 0.364754 -2.652409 -1.062272 3.311245 -1.004433 -0.084666 -0.037236 1.155337 0.516099 2.640212 -0.700004 0.891061 1.390393 -1.778437 1.297014 -0.117174 -3.468541 3.955100 0.124164
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.105979 0.153557 -6.505904 -1.610301 -0.143791 -0.224623 0.563365 1.511131 -2.553989 2.992622 -0.231625 -0.149294 0.013233 0.889230 0.236267 -1.142524 0.250617 0.562926 3.483704 1.346659
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.821900 -0.161152 -0.720991 -0.295538 0.854261 -0.628935 3.063605 0.162101 2.575407 2.238354 1.901514 3.141141 1.094422 -2.855865 0.683553 2.594792 3.443838 2.058649 0.563494 -1.585572
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.391158 -2.913652 -2.027494 -2.883126 1.784478 -0.097323 -0.365545 -1.870850 2.391068 1.687120 -1.458250 -2.351806 0.975061 -3.527673 -0.087920 2.916427 2.997862 0.174097 2.063997 1.435463
wb_dma/wire_txsz 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_de/always_14/stmt_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_wb_slv/reg_rf_ack -2.991252 1.545274 0.845879 0.739960 2.527738 0.235052 0.049847 0.632456 0.468052 2.062395 0.463310 -4.910488 -2.541122 0.993088 -2.199016 2.785972 1.256858 -0.580414 2.708848 -0.020182
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma/wire_de_csr_we 2.307050 -0.281947 -2.108463 -2.036940 4.838953 -1.818244 2.765617 -0.144922 3.473830 2.829742 1.605846 -0.043592 0.882691 -2.904759 1.201194 -0.907793 2.232112 2.790235 -2.439422 0.379746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -2.160869 -0.949549 3.312602 0.407834 5.615536 1.218192 1.061851 -2.380289 -0.833640 -2.258444 -0.373527 -3.598800 -3.245455 0.555665 -2.362062 3.953827 -0.452548 -1.870415 0.830541 -1.193447
wb_dma/wire_ch1_txsz -1.245589 1.067068 -1.166406 -0.991334 -0.016577 2.587219 2.167762 -0.084932 -1.177919 0.932314 2.017006 0.360855 -1.919678 -0.657914 1.439813 -2.937802 -0.951583 3.742137 -0.201911 3.134040
wb_dma_rf/inst_u9 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u8 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u7 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_rf/inst_u6 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_rf/inst_u5 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_rf/inst_u4 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_rf/inst_u3 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_rf/inst_u1 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_rf/inst_u0 1.173273 0.729302 -1.692045 -1.552134 -0.981115 -3.481573 -1.357874 1.849597 -0.401062 1.078062 -1.715203 -1.125613 -2.407522 -0.401531 -1.583033 0.522093 0.911793 -4.041429 -0.226953 -0.819007
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 2.214409 -1.106036 -3.351745 -3.895996 -1.597360 -0.919655 -1.259791 1.563031 0.103099 3.069907 -4.103983 1.489413 0.940761 -2.782036 -0.061017 0.074626 5.645111 0.532918 1.902545 1.174448
wb_dma_inc30r/assign_2_out -0.102855 -2.818819 -3.161223 -1.212170 -1.597189 2.351826 -1.389692 -0.944085 1.674798 0.821348 -1.847001 0.763914 2.820473 0.645864 2.178614 0.522625 2.836499 -1.756410 5.644436 2.557121
wb_dma/wire_mast1_din -0.016780 1.340186 -1.804402 -1.139817 1.910816 0.579504 2.239586 -0.774731 2.510403 1.959017 1.277209 -0.218075 0.895674 0.067957 1.180966 -1.312633 1.786626 2.744262 0.172564 4.184445
wb_dma_ch_sel/assign_2_pri0 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_rf/input_de_adr0_we -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.153428 0.277093 -0.295866 -0.725877 4.899061 -1.591670 2.962042 0.244592 2.306453 -0.094718 3.487383 -2.304596 0.137543 -2.156383 -0.866085 -3.233631 -1.074369 2.880004 -3.101794 -0.515851
wb_dma_ch_sel/always_48/case_1/cond -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_rf/input_wb_rf_we -0.614829 2.685221 -0.349434 -0.714501 -3.064029 -0.770393 -0.079167 4.053563 -0.320839 -2.124681 -1.229357 -0.360403 -0.507669 -1.458416 -2.220953 -0.060149 4.870440 -0.169708 0.170524 -3.554475
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/assign_7_pt0_sel_i -0.066879 -0.845327 -0.473337 -1.647537 -0.835423 3.833209 -0.980292 -1.376054 -1.263953 1.536908 -1.327869 0.933545 -0.170723 -1.291000 2.252789 -0.542586 -1.617758 3.209344 0.879595 1.902257
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.338342 -2.487272 -0.265229 0.445105 0.134374 0.981089 2.098746 -0.889890 1.092450 1.217129 0.291976 3.773702 2.076266 -2.122293 1.172515 1.562434 1.574476 2.303675 2.297839 -2.166142
wb_dma_wb_mast/wire_mast_pt_out -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
assert_wb_dma_ch_arb/input_state -1.599039 -1.522012 -0.616665 -1.452023 1.859386 0.667429 0.046985 -0.720538 1.790730 3.519936 -2.187581 -2.037278 -0.962224 -1.883201 -0.220072 3.384747 3.285249 -0.066830 3.240109 -0.652381
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_de/always_8/stmt_1/expr_1 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma/wire_ch0_csr 0.484397 0.875902 -4.453995 -5.686766 0.060051 0.680395 0.805092 0.017304 1.585824 0.824966 0.838965 -1.818949 -2.702186 -1.178607 1.442369 -1.663131 2.984571 -3.545573 -1.696045 1.134158
wb_dma_de/assign_69_de_adr0/expr_1 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_wb_slv/wire_pt_sel 0.650808 -0.209305 -1.671750 -3.465622 1.018568 2.689680 1.609714 -3.340197 -0.578930 -1.818903 -0.346707 -1.330762 -1.020815 -2.257066 0.816600 1.762219 1.637316 2.924753 1.059660 7.515137
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.625225 -2.179108 -0.605573 -1.266178 1.750294 -1.253768 0.628067 0.639843 0.032894 1.755980 -1.079680 -0.174794 -2.580308 -2.395320 0.491587 -1.260108 -1.055204 -1.339199 -1.464201 -4.912902
wb_dma_ch_sel/wire_de_start -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_wb_mast/assign_3_mast_drdy 2.634332 1.088429 0.837020 2.748929 -1.224328 -1.607887 2.709420 0.048994 -0.186769 4.615061 0.293793 -1.959547 -2.655586 -1.893129 1.019577 3.520032 0.429204 4.967327 -4.783475 -0.416131
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_de/always_5/stmt_1 -1.242003 0.455039 -0.220245 -0.935395 2.344840 -0.106482 1.857876 -0.309378 1.934554 4.683702 -0.633143 1.858287 -2.700482 -0.921334 1.454168 1.748461 1.327787 -0.841795 0.644413 -2.325049
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_de/input_mast1_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/reg_mast0_adr 0.635799 2.082954 0.947074 4.289306 0.426045 0.078750 2.254336 -0.395284 2.426571 2.054945 3.006143 -1.230716 1.650562 2.758600 0.428066 4.397920 1.160128 1.839956 1.174789 0.790036
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.925960 1.520207 0.001014 0.392248 0.980451 -0.520082 3.710192 -0.011378 2.653348 1.354650 5.865553 -1.690255 -1.270282 -2.269861 -0.405290 0.917444 -0.467876 2.317216 -1.383617 -0.004032
wb_dma_ch_rf/assign_15_ch_am0_we -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_rf/inst_u2 2.735008 0.543881 -1.770773 0.549738 -2.689935 -2.928409 0.392381 2.572596 0.782982 2.114707 1.784478 1.455892 1.256971 -1.872963 0.165371 0.808375 2.327735 0.408583 -1.865210 -2.457929
wb_dma_ch_rf/wire_ch_adr1_dewe -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_rf/always_17/if_1 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_de/assign_71_de_csr 0.180301 -0.547560 -0.793279 0.326409 1.498541 -0.469536 3.211453 -0.596174 2.079203 1.033828 3.472940 1.970983 0.328308 -1.431669 1.734776 -1.548705 -1.501252 1.770877 -1.674864 -1.201586
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/always_42/case_1 2.599273 -1.518755 -3.450279 -4.633154 3.829026 -2.260816 -1.940865 0.135248 1.083876 4.703690 -0.531493 -2.551633 -1.149000 -3.005662 1.264330 -1.102926 0.477466 -0.934314 -2.677243 1.299116
wb_dma_ch_sel/always_1/stmt_1/expr_1 -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_ch_sel/always_6/stmt_1 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_rf/reg_ch_chk_sz_r -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_ch_sel/always_3/stmt_1 1.821900 -0.161152 -0.720991 -0.295538 0.854261 -0.628935 3.063605 0.162101 2.575407 2.238354 1.901514 3.141141 1.094422 -2.855865 0.683553 2.594792 3.443838 2.058649 0.563494 -1.585572
wb_dma/wire_pointer2_s -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.641107 -3.477817 1.282167 0.678253 2.879113 1.227145 2.082217 -3.940487 -0.324437 -1.485001 -0.432703 0.173392 0.103273 0.272225 0.282033 0.983075 -0.934700 0.547801 1.354458 1.751544
wb_dma_ch_rf/input_de_txsz 0.456893 0.801736 -0.456582 -2.087216 2.320919 0.941386 1.499290 -1.982266 3.828491 2.419677 -0.371872 2.213080 -0.276291 -0.434255 2.525045 2.572579 2.501905 -1.537523 0.003662 0.768760
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_wb_if/input_pt_sel_i 1.876786 0.915480 -2.960253 -3.596326 -0.391900 3.293130 0.055410 -0.321061 0.839027 1.083709 1.234021 -2.316566 0.639832 -3.459724 0.859297 0.577149 1.634252 4.745985 0.865063 4.512256
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 2.329823 1.779335 0.272895 3.633355 0.163467 -1.690402 3.615711 -0.282278 1.815199 4.319530 3.152659 0.451326 0.490607 0.119891 1.333663 2.659820 0.148287 4.797474 -2.580448 0.707077
wb_dma/wire_mast0_go -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/always_1/stmt_1 -3.610929 0.633681 0.442178 0.828248 0.883560 -0.271793 -0.071116 -1.048757 2.901882 2.724796 1.405894 -2.246319 -1.884900 2.184717 1.081337 0.177933 -3.141480 -3.786846 0.072141 -1.305133
wb_dma_ch_rf/always_10/if_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_165_req_p1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.369672 0.330639 -0.307396 -0.630662 1.436774 1.729507 2.907076 -1.762003 3.148218 1.703714 2.185546 3.035455 0.752829 -0.978816 2.770256 1.163726 1.101791 1.517836 -0.109140 0.706747
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_sel/always_2/stmt_1 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_sel/assign_115_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.301328 -1.390205 -1.411238 -2.737220 -2.358438 -1.287223 -0.003227 0.442685 2.479036 3.431064 -4.852993 2.611115 0.601393 -2.495350 2.060392 -3.700897 1.643887 1.072114 -1.977419 -0.655282
wb_dma/wire_de_txsz -0.920362 2.965315 -0.180828 -1.165270 0.289223 1.113727 1.849991 -1.746636 3.980103 2.360392 -0.066424 3.139014 -1.679057 1.824110 2.992837 1.759349 1.689771 -3.155745 0.087261 1.698740
wb_dma_wb_slv/input_slv_pt_in -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
assert_wb_dma_ch_sel/input_ch0_csr -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.830235 3.041536 -0.354558 3.283185 -2.116208 -0.881123 4.438914 0.047840 1.440095 2.885884 4.103424 1.477103 -1.054973 1.171174 1.289028 1.406566 -0.193717 3.155766 -1.150971 1.895303
wb_dma_ch_sel/assign_149_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_de/wire_adr0_cnt_next -1.745133 -3.369298 -2.750926 0.488718 -4.559323 0.591846 -0.161244 -0.377453 2.686019 1.185738 1.881469 -2.991846 3.013955 -0.877738 0.943016 -1.285049 -0.558990 0.549000 2.211045 0.050804
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 2.635719 1.679605 -2.255035 -3.440764 0.054305 -2.703366 1.446527 1.855655 2.426418 1.875715 -2.474728 0.365073 -1.987480 -2.864542 -0.296676 1.457404 5.606391 -1.655136 -1.696303 -1.026451
wb_dma_ch_rf/always_23/if_1/block_1 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_rf/wire_ch0_txsz -2.734020 5.776594 1.962949 -0.195548 1.660868 0.317211 0.857122 1.539955 2.551525 3.735263 -0.953162 4.063605 -1.928765 2.713978 0.608952 -1.558875 2.641729 -0.197948 -0.137871 0.050580
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.288982 -0.176164 1.767648 0.625061 2.129533 -2.060811 0.032392 0.523165 -0.137724 0.983721 -0.144829 1.129085 -0.315356 -1.635238 -2.317049 5.915875 2.724992 -1.369643 1.301902 -4.248230
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -2.611399 0.997731 -0.133438 2.649755 0.623010 -0.790613 2.739169 1.659271 0.482513 0.799511 3.986788 -1.336950 -2.757843 1.326619 0.289886 -3.085886 -3.501376 -0.364681 -0.896043 -3.174128
wb_dma_de/always_6/if_1/if_1 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_ch_sel/assign_128_req_p0 1.718671 0.060915 -1.046611 -2.545062 3.147624 0.771307 -0.369214 -0.579319 1.435948 2.851404 -1.365673 -0.648323 -0.528551 -1.925801 0.469205 5.247476 4.644706 -0.475196 1.897458 0.326898
wb_dma_de/assign_77_read_hold/expr_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_de/wire_de_adr0 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_de/wire_de_adr1 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma_wb_mast/always_4 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_wb_mast/always_1 -0.153428 0.277093 -0.295866 -0.725877 4.899061 -1.591670 2.962042 0.244592 2.306453 -0.094718 3.487383 -2.304596 0.137543 -2.156383 -0.866085 -3.233631 -1.074369 2.880004 -3.101794 -0.515851
wb_dma_rf/wire_ch3_csr 1.610655 2.950739 -2.135875 -1.904329 -0.520834 -2.115972 0.413030 1.582591 2.374243 3.713066 1.856769 -1.672141 -3.533147 -0.363642 1.342200 0.669137 1.099325 -3.198114 -3.180555 0.091940
wb_dma_ch_rf/reg_ptr_valid 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_sel/always_9/stmt_1 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_rf/assign_6_csr_we/expr_1 -1.397980 -0.120241 0.728818 -0.776126 3.439198 -0.760577 -0.605828 1.954248 -1.146044 1.548118 -1.578201 -0.674632 -2.961514 -1.019555 -0.305703 -2.479796 -1.253429 -0.500357 -1.705367 -4.650636
wb_dma_ch_sel/assign_154_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.561708 2.922677 0.105426 -1.540483 4.253236 1.026535 2.240469 -1.402333 2.147808 2.869914 0.819916 1.386622 -2.122577 0.747522 1.486729 1.394605 1.355559 0.047166 -0.162643 2.371445
wb_dma/wire_ch5_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_ch_pri_enc/wire_pri10_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/assign_20_ch_done_we -0.084844 0.484640 -0.794070 -2.310644 0.972319 -0.468243 2.411827 0.543612 0.937317 2.687829 0.092499 0.903818 -3.815521 -3.271679 0.464969 1.418185 2.028651 -0.283527 -0.904447 -2.392599
wb_dma_wb_mast/input_wb_ack_i 1.754930 1.424552 0.699660 0.770985 2.428062 -1.773587 5.710033 -0.328224 0.728239 -0.396995 2.816975 -0.880877 -2.955294 -1.964683 -0.046809 -0.589529 0.959146 3.878862 -5.544402 0.847110
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_rf/input_dma_rest -1.244255 -3.106210 -1.848213 0.373134 1.425245 0.136833 1.933513 -1.429076 1.192567 -0.365165 1.806644 -0.202289 1.203856 -0.551571 1.682898 -3.369622 -3.099585 1.201461 0.094010 -0.438675
wb_dma_ch_sel/always_5/stmt_1 -1.505301 1.212927 -1.706526 -1.458819 -3.793936 0.188092 1.217071 1.240823 1.266749 2.303537 0.720807 0.755349 -3.364504 -1.430528 1.287369 -0.528368 0.641055 -1.767358 0.035917 -1.084767
wb_dma_ch_sel/always_40/case_1 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma/wire_de_csr 0.180301 -0.547560 -0.793279 0.326409 1.498541 -0.469536 3.211453 -0.596174 2.079203 1.033828 3.472940 1.970983 0.328308 -1.431669 1.734776 -1.548705 -1.501252 1.770877 -1.674864 -1.201586
wb_dma_de/always_23/block_1/case_1/block_1/if_1 2.635719 1.679605 -2.255035 -3.440764 0.054305 -2.703366 1.446527 1.855655 2.426418 1.875715 -2.474728 0.365073 -1.987480 -2.864542 -0.296676 1.457404 5.606391 -1.655136 -1.696303 -1.026451
wb_dma_ch_sel/always_37/if_1/if_1 -0.544583 -3.412159 -2.174523 -2.045579 -2.762629 -3.888736 1.393238 -0.669455 -0.886570 -1.289810 -1.327945 1.250841 -2.471525 -4.083393 -1.501861 -1.085862 -1.367678 -2.801553 -0.798876 -2.569627
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_rf/always_10/if_1/if_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/input_ch3_adr0 -1.984573 -4.697015 -0.007365 1.255111 -0.643763 -0.170591 0.354791 -1.574551 1.302186 -0.852500 0.719493 -1.784259 2.943623 -2.043778 -0.555781 -0.280080 -1.918085 1.559429 1.593277 -2.129049
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_de/wire_de_txsz -0.920362 2.965315 -0.180828 -1.165270 0.289223 1.113727 1.849991 -1.746636 3.980103 2.360392 -0.066424 3.139014 -1.679057 1.824110 2.992837 1.759349 1.689771 -3.155745 0.087261 1.698740
wb_dma_rf/input_de_adr1 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma_rf/input_de_adr0 -2.938341 -2.679505 1.755678 1.902715 -1.817636 -2.063647 -0.892383 -1.279261 2.957044 2.569790 -1.700207 -2.448774 0.851094 0.236937 0.320928 -0.507474 -2.773170 -1.394357 -1.520901 -3.195198
wb_dma_de/always_2/if_1 -2.915900 -2.882729 -1.523250 1.467323 -3.495445 -1.951994 -0.978680 0.756418 2.037842 1.682330 1.049086 -3.393836 1.281103 -0.549873 -0.728460 -1.583367 -2.159704 -1.387944 1.804131 -2.343486
wb_dma_ch_sel/assign_102_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.053745 -0.545608 -2.807951 -0.932022 -1.905039 -3.477514 1.983656 1.373473 0.017990 -1.793988 1.365462 -3.073494 0.192922 -3.806303 -2.811589 0.632940 2.693098 1.640439 0.499557 0.914377
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_wb_mast/assign_4_mast_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.925960 1.520207 0.001014 0.392248 0.980451 -0.520082 3.710192 -0.011378 2.653348 1.354650 5.865553 -1.690255 -1.270282 -2.269861 -0.405290 0.917444 -0.467876 2.317216 -1.383617 -0.004032
wb_dma_ch_rf/always_2/if_1 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma/input_wb1_err_i -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.288982 -0.176164 1.767648 0.625061 2.129533 -2.060811 0.032392 0.523165 -0.137724 0.983721 -0.144829 1.129085 -0.315356 -1.635238 -2.317049 5.915875 2.724992 -1.369643 1.301902 -4.248230
wb_dma_ch_sel/assign_136_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_ch_sel/assign_121_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_sel/assign_4_pri1 -1.195069 -1.979479 -0.009860 -1.654200 0.324853 3.244310 1.305841 -1.652843 -0.623253 1.378923 -1.906198 2.681716 -1.485156 -2.035652 2.227715 0.348600 0.525196 1.716384 1.329784 -0.737628
wb_dma_de/always_2/if_1/cond -3.398637 -0.858091 -2.137412 -0.174864 -2.489043 1.503349 1.124571 0.716118 2.930583 -0.601442 3.157314 -3.334871 -0.633906 -0.768195 0.540940 -0.710362 -0.450586 -2.174518 2.796764 -1.579867
wb_dma_ch_rf/reg_ch_csr_r 2.147068 -3.011012 -2.344451 -0.194888 -2.048659 -3.930366 3.791712 -0.168673 -0.149603 -2.524987 1.640998 -0.774155 -0.325310 -3.852248 -2.451574 0.443351 0.778907 0.489015 -0.872460 -1.011142
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_wb_if/wire_slv_we -1.391191 1.218530 -1.165314 -0.111390 -2.824989 -0.768440 1.120944 3.745940 -0.597930 -3.383238 0.432170 -2.610816 -0.078737 -2.046781 -2.551671 -2.163442 3.269830 2.030926 0.011393 -2.720734
wb_dma_de/assign_70_de_adr1 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma_ch_sel/always_38/case_1/stmt_4 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_sel/reg_ch_sel_r -0.544583 -3.412159 -2.174523 -2.045579 -2.762629 -3.888736 1.393238 -0.669455 -0.886570 -1.289810 -1.327945 1.250841 -2.471525 -4.083393 -1.501861 -1.085862 -1.367678 -2.801553 -0.798876 -2.569627
wb_dma_ch_sel/always_38/case_1/stmt_1 -1.548408 2.538075 -0.597161 -0.280565 -1.485417 0.246514 1.718095 1.684616 3.226399 0.806339 3.047868 0.564551 -1.774632 -0.002249 0.554139 1.274767 1.729480 -3.208648 1.136723 -2.516913
wb_dma_ch_sel/always_38/case_1/stmt_3 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_sel/always_38/case_1/stmt_2 -0.270256 0.788589 -0.115295 -0.975587 0.370637 2.527889 2.876229 -0.442038 -0.534657 1.459065 1.384349 3.125478 -2.102727 -1.615457 2.107850 -0.872366 0.049398 3.201491 -0.610428 0.557558
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_pri_enc/wire_pri30_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/reg_ch_sel_d 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_ch_rf/assign_14_ch_adr0_we -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_rf/wire_ch1_csr 1.610655 2.950739 -2.135875 -1.904329 -0.520834 -2.115972 0.413030 1.582591 2.374243 3.713066 1.856769 -1.672141 -3.533147 -0.363642 1.342200 0.669137 1.099325 -3.198114 -3.180555 0.091940
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.248768 -0.591753 -4.417803 2.178949 -3.529732 -0.172836 0.329232 2.168269 -0.733560 2.986874 2.975953 0.831853 1.595626 1.401892 0.029310 -1.357397 0.082734 1.095370 6.407395 2.501515
wb_dma_rf/wire_pause_req -1.872151 -2.327664 0.249460 -1.762855 2.503413 -0.767977 0.879124 -1.028302 -1.660184 -0.945771 -3.048120 -0.021411 -3.783886 -1.695535 -0.405071 -1.516522 -1.903027 -2.051797 -1.240905 -3.508055
wb_dma_ch_sel/assign_95_valid -0.148954 2.857267 -1.206237 -0.303038 -3.214660 -2.277466 -0.026934 1.982102 1.123411 3.926554 -0.780923 -1.955408 -4.941804 0.444696 -0.115391 3.159500 2.118306 -4.535712 -0.433925 -1.330654
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.338342 -2.487272 -0.265229 0.445105 0.134374 0.981089 2.098746 -0.889890 1.092450 1.217129 0.291976 3.773702 2.076266 -2.122293 1.172515 1.562434 1.574476 2.303675 2.297839 -2.166142
wb_dma_ch_rf/reg_ch_stop -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_146_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_de/input_dma_abort -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/input_adr1 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_de/input_adr0 -2.356822 -2.173538 0.530479 3.145139 -0.130108 -2.705814 -0.304651 0.878427 -0.262331 -0.020360 2.246409 -2.760312 1.062348 -0.887570 -3.017360 -0.370641 -3.073198 1.016374 2.105632 -2.272809
wb_dma_ch_arb/reg_next_state 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_wb_mast/input_wb_err_i -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_wb_if/wire_wbs_data_o -0.016780 1.340186 -1.804402 -1.139817 1.910816 0.579504 2.239586 -0.774731 2.510403 1.959017 1.277209 -0.218075 0.895674 0.067957 1.180966 -1.312633 1.786626 2.744262 0.172564 4.184445
wb_dma_de/assign_73_dma_busy -3.471415 -1.887569 1.013051 0.689014 0.504533 -1.634978 2.195047 -3.866380 0.333374 0.012240 -3.458175 4.021410 -1.560540 1.314353 0.555879 -0.412882 -3.015514 -2.845752 0.243782 -1.751976
wb_dma_de/always_22/if_1 1.970832 1.574478 -1.925201 -3.552956 0.333722 -2.843164 2.401673 0.623814 0.712090 0.188164 -4.093960 1.463293 -4.214574 -2.105182 -0.271951 1.044454 4.030894 -3.168686 -2.535257 -1.440795
wb_dma_rf/wire_ch2_csr 1.610655 2.950739 -2.135875 -1.904329 -0.520834 -2.115972 0.413030 1.582591 2.374243 3.713066 1.856769 -1.672141 -3.533147 -0.363642 1.342200 0.669137 1.099325 -3.198114 -3.180555 0.091940
wb_dma_de/input_de_start -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_pri_enc_sub/always_3/if_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -1.812578 0.858041 0.084078 -1.090059 2.130272 1.185670 -0.630335 -1.261915 1.177241 2.691930 -1.609690 -0.828173 -1.553586 1.487496 1.026737 1.028480 0.393763 -1.568269 1.278441 1.612754
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.288982 -0.176164 1.767648 0.625061 2.129533 -2.060811 0.032392 0.523165 -0.137724 0.983721 -0.144829 1.129085 -0.315356 -1.635238 -2.317049 5.915875 2.724992 -1.369643 1.301902 -4.248230
wb_dma_ch_rf/always_25/if_1/if_1 -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma_ch_sel/assign_98_valid/expr_1 0.033592 0.458605 -0.288553 1.850273 -2.727852 -3.436539 -0.347006 2.429698 1.161852 1.382154 0.662786 -1.799603 -0.275244 -0.336612 -2.643745 3.757273 2.299471 -2.826234 1.847358 -3.657295
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 2.470618 -1.911754 -1.669369 -1.559415 -1.503584 -3.685197 2.214261 -0.240239 0.720958 -1.294850 -0.901106 0.526928 -0.611879 -3.536768 -1.866377 2.467609 2.869755 -1.716769 -0.663326 -1.569481
wb_dma_ch_sel/reg_pointer 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_wb_if/input_wb_err_i -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/input_de_csr 0.180301 -0.547560 -0.793279 0.326409 1.498541 -0.469536 3.211453 -0.596174 2.079203 1.033828 3.472940 1.970983 0.328308 -1.431669 1.734776 -1.548705 -1.501252 1.770877 -1.674864 -1.201586
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/input_de_adr0_we -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_sel/assign_161_req_p1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 2.147068 -3.011012 -2.344451 -0.194888 -2.048659 -3.930366 3.791712 -0.168673 -0.149603 -2.524987 1.640998 -0.774155 -0.325310 -3.852248 -2.451574 0.443351 0.778907 0.489015 -0.872460 -1.011142
wb_dma_ch_sel/assign_129_req_p0 1.718671 0.060915 -1.046611 -2.545062 3.147624 0.771307 -0.369214 -0.579319 1.435948 2.851404 -1.365673 -0.648323 -0.528551 -1.925801 0.469205 5.247476 4.644706 -0.475196 1.897458 0.326898
wb_dma_de/wire_de_ack -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_ch_arb 2.508120 -1.558747 -0.957135 -1.774972 0.581489 -2.031865 0.796182 1.806573 -0.050828 -0.692146 0.827499 0.781056 -0.236778 -4.879312 -1.923383 3.180751 3.234590 -0.624750 0.228441 -4.919502
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_pri_enc_sub/always_3/if_1/cond -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.338342 -2.487272 -0.265229 0.445105 0.134374 0.981089 2.098746 -0.889890 1.092450 1.217129 0.291976 3.773702 2.076266 -2.122293 1.172515 1.562434 1.574476 2.303675 2.297839 -2.166142
wb_dma/wire_de_txsz_we -0.561708 2.922677 0.105426 -1.540483 4.253236 1.026535 2.240469 -1.402333 2.147808 2.869914 0.819916 1.386622 -2.122577 0.747522 1.486729 1.394605 1.355559 0.047166 -0.162643 2.371445
wb_dma_ch_pri_enc/wire_pri16_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.837091 -2.094328 -0.551852 -2.580474 0.554060 2.383520 0.599935 -0.680593 -0.405878 1.663762 -2.827249 -0.379035 -2.041742 -3.478842 0.279202 2.821798 3.484123 1.193194 2.610595 -1.004142
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_pri_enc/wire_pri7_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/always_6/stmt_1/expr_1 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_wb_if/wire_mast_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.224921 2.492604 0.110672 0.341530 -0.072881 -0.859209 2.895243 -0.142540 2.273849 2.368271 1.163707 6.203246 -0.497183 0.682945 1.278923 1.381623 1.916388 -1.037313 0.720424 -0.484683
wb_dma_wb_if/input_wb_cyc_i -0.026190 2.424121 -0.307791 -3.488193 2.385071 1.869931 0.547947 -1.768827 1.478350 -2.903908 3.452985 -4.508032 -0.909383 -3.029808 -1.840242 4.256410 1.162912 1.426742 1.172918 4.867128
wb_dma_ch_sel/assign_97_valid -0.566266 2.260869 -1.290467 1.084252 -1.442091 -2.706636 -0.486331 2.332298 2.175505 4.233871 -0.725516 -4.156139 -3.309973 1.689121 -0.552217 3.242595 2.205851 -4.592979 0.669380 -2.195362
wb_dma/wire_mast0_drdy 0.828374 0.551124 0.836198 1.884704 -1.911823 -1.079541 2.094334 -2.138963 0.211524 3.538914 -0.761459 -1.483884 -2.633329 -0.532618 2.045302 2.908860 -2.562908 2.205766 -5.257403 -0.384559
wb_dma_ch_pri_enc/wire_pri8_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_wb_if/wire_pt_sel_o 1.876786 0.915480 -2.960253 -3.596326 -0.391900 3.293130 0.055410 -0.321061 0.839027 1.083709 1.234021 -2.316566 0.639832 -3.459724 0.859297 0.577149 1.634252 4.745985 0.865063 4.512256
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_pri_enc/wire_pri22_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_ch_sel/assign_143_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/assign_135_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/wire_gnt_p0_d 1.865223 -1.785092 -1.479996 -0.974424 0.931547 -1.900562 1.790122 1.386715 2.370453 -1.708781 3.765798 0.249757 2.465734 -4.325806 -1.796770 1.858335 2.843144 0.137203 1.133566 -3.558281
wb_dma_de/assign_20_adr0_cnt_next -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.120215 -1.539932 -0.213081 -0.359429 0.022386 2.918412 -0.708599 -1.984395 0.339734 1.286286 0.177606 0.371404 1.931939 -0.811795 1.712126 0.421884 -1.933416 3.152000 1.706857 1.936707
wb_dma_ch_sel/assign_153_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_de/assign_82_rd_ack/expr_1 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -0.084844 0.484640 -0.794070 -2.310644 0.972319 -0.468243 2.411827 0.543612 0.937317 2.687829 0.092499 0.903818 -3.815521 -3.271679 0.464969 1.418185 2.028651 -0.283527 -0.904447 -2.392599
wb_dma_de/reg_de_csr_we 2.307050 -0.281947 -2.108463 -2.036940 4.838953 -1.818244 2.765617 -0.144922 3.473830 2.829742 1.605846 -0.043592 0.882691 -2.904759 1.201194 -0.907793 2.232112 2.790235 -2.439422 0.379746
wb_dma/wire_wb0_ack_o -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
wb_dma_ch_sel/always_9/stmt_1/expr_1 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_pri_enc/wire_pri23_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/assign_103_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -3.610929 0.633681 0.442178 0.828248 0.883560 -0.271793 -0.071116 -1.048757 2.901882 2.724796 1.405894 -2.246319 -1.884900 2.184717 1.081337 0.177933 -3.141480 -3.786846 0.072141 -1.305133
wb_dma_rf/wire_ch1_txsz -1.245589 1.067068 -1.166406 -0.991334 -0.016577 2.587219 2.167762 -0.084932 -1.177919 0.932314 2.017006 0.360855 -1.919678 -0.657914 1.439813 -2.937802 -0.951583 3.742137 -0.201911 3.134040
wb_dma_de/always_23/block_1/stmt_13 -3.800026 2.562608 -2.585562 -0.377006 -2.930365 0.208294 3.398962 -0.346316 2.502699 0.158793 4.130809 -1.004655 -3.262264 1.250442 0.856435 -1.705006 -2.100585 -2.918932 1.048143 2.076669
wb_dma_de/always_23/block_1/stmt_14 -0.113041 -3.128121 -0.239226 -0.573034 -0.330210 -3.468758 -1.168819 -1.747796 3.387768 4.889431 -6.282523 2.883789 2.387455 -0.461329 1.373913 0.119408 1.063999 -1.745009 -0.441116 -2.118655
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.115970 -0.187425 -0.518382 -1.975032 -0.142724 0.867119 1.495403 -0.161719 -0.321143 1.815957 -1.583435 4.011483 -1.521148 -2.323952 1.319070 1.452711 2.536170 0.732161 0.299258 -1.076999
wb_dma_ch_rf/assign_25_ch_adr0_dewe -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -1.242003 0.455039 -0.220245 -0.935395 2.344840 -0.106482 1.857876 -0.309378 1.934554 4.683702 -0.633143 1.858287 -2.700482 -0.921334 1.454168 1.748461 1.327787 -0.841795 0.644413 -2.325049
wb_dma_ch_rf/input_ch_sel -2.992507 -1.819610 -1.582668 -1.382291 3.396280 -3.312255 3.942670 -4.014425 2.021592 -1.170126 0.450689 0.821621 -2.290856 -0.675884 0.468323 -2.393641 -4.800691 -2.906363 -2.237693 -0.528234
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma_ch_pri_enc/wire_pri4_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/wire_ch_txsz_we 0.224921 2.492604 0.110672 0.341530 -0.072881 -0.859209 2.895243 -0.142540 2.273849 2.368271 1.163707 6.203246 -0.497183 0.682945 1.278923 1.381623 1.916388 -1.037313 0.720424 -0.484683
wb_dma_de/assign_70_de_adr1/expr_1 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma_ch_sel/assign_116_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -3.183997 2.249175 0.730899 2.899240 -1.336988 -0.607234 2.608205 1.518969 -0.011682 1.593715 3.896196 -0.769670 -3.351627 1.108305 -0.612643 -0.864678 -2.455655 0.224378 0.122950 -1.928886
wb_dma_ch_rf/always_22/if_1/if_1/cond -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_wb_mast/wire_wb_addr_o -0.278402 -0.670337 -0.281391 0.679231 1.185875 1.518422 -0.489619 -0.528130 1.484767 0.240999 1.276066 -2.933968 2.358743 0.204738 -0.793711 3.683315 2.310750 0.739616 3.757186 1.143300
wb_dma_ch_rf/reg_ch_csr_r2 -0.837091 -2.094328 -0.551852 -2.580474 0.554060 2.383520 0.599935 -0.680593 -0.405878 1.663762 -2.827249 -0.379035 -2.041742 -3.478842 0.279202 2.821798 3.484123 1.193194 2.610595 -1.004142
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma_ch_sel/assign_11_pri3 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_de 1.290530 -0.209661 -0.865144 -1.705423 -0.158718 -3.707556 1.373264 0.834001 0.241083 -0.412398 -1.960071 -0.136455 -2.669268 -2.488829 -1.892954 1.273439 2.097584 -2.705386 -1.914917 -2.970036
wb_dma_wb_slv/wire_wb_data_o -3.251257 -2.611794 -0.878025 1.103273 -0.653989 0.845795 0.104594 -3.086502 -0.469155 -0.807744 -2.609047 -2.746755 2.004708 0.814292 -0.812958 1.166649 -0.544933 1.917276 4.988671 3.691137
wb_dma_inc30r/always_1/stmt_1 0.097949 -1.670899 -3.810242 0.897233 -3.371014 0.692672 -1.350769 0.436861 -0.241605 1.997891 1.897332 1.084430 1.581095 0.694310 0.488645 0.430943 0.482295 -0.914504 6.889612 3.633831
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/assign_127_req_p0 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/assign_94_valid -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_ch_pri_enc/wire_pri12_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/always_20/if_1/block_1 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.794564 -1.006504 -0.607190 -1.551709 0.597841 1.148959 2.415037 0.661420 -0.693910 2.701071 -0.555863 1.169965 -3.208796 -3.793668 0.273715 1.393494 2.333479 2.174226 1.310642 -2.731270
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_wb_if/input_slv_din -3.251257 -2.611794 -0.878025 1.103273 -0.653989 0.845795 0.104594 -3.086502 -0.469155 -0.807744 -2.609047 -2.746755 2.004708 0.814292 -0.812958 1.166649 -0.544933 1.917276 4.988671 3.691137
wb_dma_ch_sel/assign_94_valid/expr_1 -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -1.855205 2.780435 -0.349168 -0.750806 3.627827 0.040432 0.762122 0.543194 -0.003435 4.746516 -0.281558 -1.323097 -3.716951 1.435789 0.145285 -0.269398 0.375258 0.349022 0.412639 1.526769
wb_dma_de/always_21 -0.925960 1.520207 0.001014 0.392248 0.980451 -0.520082 3.710192 -0.011378 2.653348 1.354650 5.865553 -1.690255 -1.270282 -2.269861 -0.405290 0.917444 -0.467876 2.317216 -1.383617 -0.004032
wb_dma_de/always_22 1.970832 1.574478 -1.925201 -3.552956 0.333722 -2.843164 2.401673 0.623814 0.712090 0.188164 -4.093960 1.463293 -4.214574 -2.105182 -0.271951 1.044454 4.030894 -3.168686 -2.535257 -1.440795
wb_dma_de/always_23 1.970832 1.574478 -1.925201 -3.552956 0.333722 -2.843164 2.401673 0.623814 0.712090 0.188164 -4.093960 1.463293 -4.214574 -2.105182 -0.271951 1.044454 4.030894 -3.168686 -2.535257 -1.440795
wb_dma_ch_pri_enc/wire_pri1_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_de/assign_78_mast0_go -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_de/wire_dma_done -0.664931 0.885020 -1.529679 -1.851751 -1.762333 -0.119749 1.939785 1.142232 1.185822 0.924264 1.450427 1.053956 -3.486819 -1.976912 1.501397 -1.516230 -0.199376 -1.798083 -1.750756 -2.256234
wb_dma_ch_sel/assign_150_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_rf/input_wb_rf_adr -2.730263 2.239434 -2.363485 -2.542651 1.382917 -1.168017 -1.664544 2.392081 -4.555191 1.389435 -1.123976 -3.683863 -4.179174 0.536001 -3.853227 -3.553766 -0.956870 0.157185 2.601516 3.317362
wb_dma_wb_if 0.647872 0.336244 0.406703 0.291040 -1.106166 -1.300674 1.281156 1.969986 -2.257597 -3.360558 0.049912 -0.653883 -0.349815 -2.177685 -3.472454 -0.534923 1.768361 2.493861 -0.107413 -0.974071
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.307050 -0.281947 -2.108463 -2.036940 4.838953 -1.818244 2.765617 -0.144922 3.473830 2.829742 1.605846 -0.043592 0.882691 -2.904759 1.201194 -0.907793 2.232112 2.790235 -2.439422 0.379746
wb_dma_ch_pri_enc/wire_pri25_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_wb_mast/reg_mast_cyc -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/input_wb_rf_we 0.879973 1.298163 -1.034242 0.020505 -4.027858 -2.042510 1.221179 3.126536 -0.336027 -1.945255 0.094410 0.778108 0.803033 -1.990803 -2.883076 0.985999 5.217233 0.542186 1.178182 -1.778114
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_de/always_6/if_1 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_wb_slv/always_4/stmt_1 -1.090834 4.235662 -0.849546 2.132848 3.280380 -3.456505 0.944885 2.711226 -2.116959 1.946738 2.280989 -5.752478 -3.013343 1.513104 -4.306439 0.269108 -0.472590 2.157923 0.730564 2.362690
wb_dma_de/assign_3_ptr_valid 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_wb_mast/input_pt_sel 0.526666 -0.270874 -4.021028 -2.894475 0.915263 2.093362 2.185606 0.169878 0.010067 0.375469 1.606157 -2.494839 -0.120885 -2.085415 0.498804 -1.399872 3.747245 3.616385 1.570331 5.055627
wb_dma_ch_pri_enc/wire_pri15_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_wb_slv/input_wb_we_i -0.256732 0.519340 -0.871911 -1.355346 0.366871 3.219677 -0.102989 1.327243 -0.047350 3.075608 -0.798532 -8.582207 -2.598198 0.890614 0.827115 -0.340789 2.071820 1.986587 -1.863331 0.787950
wb_dma_de/reg_tsz_cnt_is_0_r 0.456893 0.801736 -0.456582 -2.087216 2.320919 0.941386 1.499290 -1.982266 3.828491 2.419677 -0.371872 2.213080 -0.276291 -0.434255 2.525045 2.572579 2.501905 -1.537523 0.003662 0.768760
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.250822 -0.322451 -2.713801 -3.262583 -2.929274 -0.243309 -1.125280 0.929391 0.910125 5.139530 -5.698216 2.278412 -0.635737 -1.145468 2.406472 -3.116038 2.628762 0.565370 -0.048994 1.456669
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/wire_mast1_drdy -0.706355 -1.134466 -0.526617 -1.352047 -0.749821 1.504112 -0.800087 0.577444 -1.722005 0.957710 -1.815778 -1.583176 -1.770526 -1.794065 -0.056240 -0.374514 0.851530 1.442592 0.824479 0.111143
wb_dma_ch_rf/wire_ch_csr_we 1.611463 0.242897 -2.156129 -1.719193 -1.286596 -3.669654 0.885736 1.755044 0.744313 -1.350955 -0.392961 -2.166582 0.320766 -3.712881 -2.986847 2.312874 4.641289 -0.106977 0.527463 -0.524762
wb_dma_ch_pri_enc/inst_u9 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/assign_8_ch_csr 1.547306 -1.139162 -2.065582 -1.914865 -0.657285 -4.249192 -0.072962 0.127779 0.980187 -0.236624 -1.994478 -1.889295 -0.875930 -2.076332 -1.651273 2.033523 2.199803 -3.583570 -0.843667 -1.022034
wb_dma_ch_rf/wire_this_ptr_set -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_ch_pri_enc/inst_u5 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u4 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u7 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u6 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u0 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u3 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u2 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/wire_de_start -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.718671 0.060915 -1.046611 -2.545062 3.147624 0.771307 -0.369214 -0.579319 1.435948 2.851404 -1.365673 -0.648323 -0.528551 -1.925801 0.469205 5.247476 4.644706 -0.475196 1.897458 0.326898
wb_dma_rf/wire_ch_stop -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma/wire_mast0_dout -0.153428 0.277093 -0.295866 -0.725877 4.899061 -1.591670 2.962042 0.244592 2.306453 -0.094718 3.487383 -2.304596 0.137543 -2.156383 -0.866085 -3.233631 -1.074369 2.880004 -3.101794 -0.515851
wb_dma_ch_rf/input_de_adr0 -2.938341 -2.679505 1.755678 1.902715 -1.817636 -2.063647 -0.892383 -1.279261 2.957044 2.569790 -1.700207 -2.448774 0.851094 0.236937 0.320928 -0.507474 -2.773170 -1.394357 -1.520901 -3.195198
wb_dma_ch_rf/input_de_adr1 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_wb_if/input_wbs_data_i -0.153428 0.277093 -0.295866 -0.725877 4.899061 -1.591670 2.962042 0.244592 2.306453 -0.094718 3.487383 -2.304596 0.137543 -2.156383 -0.866085 -3.233631 -1.074369 2.880004 -3.101794 -0.515851
wb_dma_de/reg_tsz_dec -0.559757 1.537091 -0.590914 -2.446847 1.912969 1.676124 0.834405 -2.381634 4.167211 2.144444 -0.699313 1.166254 -0.587029 0.637605 2.601004 2.389207 2.367329 -2.472050 0.692379 2.548834
wb_dma_ch_sel/input_ch0_am0 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_sel/input_ch0_am1 -1.732394 -0.972171 -2.180772 -0.311316 -2.976386 2.062396 0.554558 -0.023895 2.447251 0.302385 1.915754 -0.730185 0.885291 -0.356000 1.709680 -0.194189 0.347704 -0.946501 2.868143 0.108834
wb_dma_ch_sel/assign_162_req_p1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.369672 0.330639 -0.307396 -0.630662 1.436774 1.729507 2.907076 -1.762003 3.148218 1.703714 2.185546 3.035455 0.752829 -0.978816 2.770256 1.163726 1.101791 1.517836 -0.109140 0.706747
wb_dma_rf/wire_ch5_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_ch_rf/wire_ch_am1_we -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_inc30r/wire_out 0.386149 -4.067616 -2.636652 0.327030 -3.529973 0.338159 -0.387789 -0.769764 1.843247 0.583079 1.385708 -2.125904 4.497709 -1.728723 0.055772 1.013405 1.256777 1.647185 3.209972 0.849756
wb_dma_ch_pri_enc/reg_pri_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/input_wb0_we_i -0.256732 0.519340 -0.871911 -1.355346 0.366871 3.219677 -0.102989 1.327243 -0.047350 3.075608 -0.798532 -8.582207 -2.598198 0.890614 0.827115 -0.340789 2.071820 1.986587 -1.863331 0.787950
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.745133 -3.369298 -2.750926 0.488718 -4.559323 0.591846 -0.161244 -0.377453 2.686019 1.185738 1.881469 -2.991846 3.013955 -0.877738 0.943016 -1.285049 -0.558990 0.549000 2.211045 0.050804
wb_dma_ch_rf/wire_ch_txsz_dewe -0.561708 2.922677 0.105426 -1.540483 4.253236 1.026535 2.240469 -1.402333 2.147808 2.869914 0.819916 1.386622 -2.122577 0.747522 1.486729 1.394605 1.355559 0.047166 -0.162643 2.371445
wb_dma_de/always_22/if_1/stmt_2 1.970832 1.574478 -1.925201 -3.552956 0.333722 -2.843164 2.401673 0.623814 0.712090 0.188164 -4.093960 1.463293 -4.214574 -2.105182 -0.271951 1.044454 4.030894 -3.168686 -2.535257 -1.440795
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -2.222893 0.472321 -0.206506 -1.338860 3.333430 0.571274 0.006732 -0.397114 0.440866 3.749603 -1.802795 -3.120307 -2.477080 -0.480459 -0.939594 1.834826 2.172759 0.837573 2.459038 1.706540
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma_ch_sel/assign_149_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma/wire_de_ack -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_wb_mast/always_1/if_1 -0.153428 0.277093 -0.295866 -0.725877 4.899061 -1.591670 2.962042 0.244592 2.306453 -0.094718 3.487383 -2.304596 0.137543 -2.156383 -0.866085 -3.233631 -1.074369 2.880004 -3.101794 -0.515851
wb_dma_wb_if/wire_wb_cyc_o -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/assign_143_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_wb_mast/wire_mast_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma/wire_slv0_dout -0.960653 5.045158 -1.478551 1.904941 2.509325 -3.451633 0.758992 2.118849 -2.343352 3.151698 1.773887 -3.448174 -3.030056 2.893679 -3.586441 0.966904 -0.862558 0.795881 1.491431 3.076849
wb_dma_ch_sel/reg_am1 -1.732394 -0.972171 -2.180772 -0.311316 -2.976386 2.062396 0.554558 -0.023895 2.447251 0.302385 1.915754 -0.730185 0.885291 -0.356000 1.709680 -0.194189 0.347704 -0.946501 2.868143 0.108834
wb_dma_ch_sel/input_next_ch -0.664931 0.885020 -1.529679 -1.851751 -1.762333 -0.119749 1.939785 1.142232 1.185822 0.924264 1.450427 1.053956 -3.486819 -1.976912 1.501397 -1.516230 -0.199376 -1.798083 -1.750756 -2.256234
wb_dma_de/always_9 -0.559757 1.537091 -0.590914 -2.446847 1.912969 1.676124 0.834405 -2.381634 4.167211 2.144444 -0.699313 1.166254 -0.587029 0.637605 2.601004 2.389207 2.367329 -2.472050 0.692379 2.548834
wb_dma_de/always_8 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_wb_mast/always_1/if_1/cond -0.153428 0.277093 -0.295866 -0.725877 4.899061 -1.591670 2.962042 0.244592 2.306453 -0.094718 3.487383 -2.304596 0.137543 -2.156383 -0.866085 -3.233631 -1.074369 2.880004 -3.101794 -0.515851
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_rf/always_1/case_1/stmt_12 -1.678712 -0.857340 0.341209 1.447598 2.182457 0.952543 -0.660840 -1.423566 -0.270947 2.709662 0.476675 -0.794442 0.535144 1.700364 1.037572 -1.301750 -3.338074 1.703974 1.070786 2.072050
wb_dma_rf/always_1/case_1/stmt_13 -3.247899 -1.084463 0.653579 0.656066 -1.165289 3.388504 -0.730289 0.307955 -0.348595 -0.849920 0.492113 -0.463235 0.159663 0.754162 0.480240 -1.587056 -1.349753 0.393915 3.413347 -0.928496
wb_dma_de/always_3 0.123619 -0.141515 -1.884043 0.150671 -1.707302 2.919370 0.567557 0.437705 1.103904 -0.874131 1.655249 -0.023580 2.390760 0.269709 0.501569 2.545849 3.576853 0.406722 5.180151 1.435508
wb_dma_de/always_2 -2.915900 -2.882729 -1.523250 1.467323 -3.495445 -1.951994 -0.978680 0.756418 2.037842 1.682330 1.049086 -3.393836 1.281103 -0.549873 -0.728460 -1.583367 -2.159704 -1.387944 1.804131 -2.343486
wb_dma_de/always_5 -1.242003 0.455039 -0.220245 -0.935395 2.344840 -0.106482 1.857876 -0.309378 1.934554 4.683702 -0.633143 1.858287 -2.700482 -0.921334 1.454168 1.748461 1.327787 -0.841795 0.644413 -2.325049
wb_dma_de/always_4 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_de/always_7 0.456893 0.801736 -0.456582 -2.087216 2.320919 0.941386 1.499290 -1.982266 3.828491 2.419677 -0.371872 2.213080 -0.276291 -0.434255 2.525045 2.572579 2.501905 -1.537523 0.003662 0.768760
wb_dma_de/always_6 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_ch_sel/input_ch3_txsz -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/always_11/if_1 -0.837091 -2.094328 -0.551852 -2.580474 0.554060 2.383520 0.599935 -0.680593 -0.405878 1.663762 -2.827249 -0.379035 -2.041742 -3.478842 0.279202 2.821798 3.484123 1.193194 2.610595 -1.004142
wb_dma_ch_sel/assign_147_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/always_45/case_1/cond -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_de/assign_68_de_txsz -0.920362 2.965315 -0.180828 -1.165270 0.289223 1.113727 1.849991 -1.746636 3.980103 2.360392 -0.066424 3.139014 -1.679057 1.824110 2.992837 1.759349 1.689771 -3.155745 0.087261 1.698740
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_rf/always_20/if_1 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma/input_wb0s_data_i -0.153428 0.277093 -0.295866 -0.725877 4.899061 -1.591670 2.962042 0.244592 2.306453 -0.094718 3.487383 -2.304596 0.137543 -2.156383 -0.866085 -3.233631 -1.074369 2.880004 -3.101794 -0.515851
wb_dma_de/reg_dma_done_d 0.020615 1.589294 -0.133286 -1.479393 1.026666 -0.402647 2.556094 0.619422 0.011519 1.262457 0.815382 1.849843 -4.167710 -1.631292 0.960375 -0.741975 -0.101278 -0.444515 -2.670526 -1.925169
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_wb_slv/assign_1_rf_sel -2.160869 -0.949549 3.312602 0.407834 5.615536 1.218192 1.061851 -2.380289 -0.833640 -2.258444 -0.373527 -3.598800 -3.245455 0.555665 -2.362062 3.953827 -0.452548 -1.870415 0.830541 -1.193447
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.307050 -0.281947 -2.108463 -2.036940 4.838953 -1.818244 2.765617 -0.144922 3.473830 2.829742 1.605846 -0.043592 0.882691 -2.904759 1.201194 -0.907793 2.232112 2.790235 -2.439422 0.379746
wb_dma_de/always_4/if_1/if_1/cond -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_ch_sel/assign_376_gnt_p1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_de/wire_wr_ack 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.369672 0.330639 -0.307396 -0.630662 1.436774 1.729507 2.907076 -1.762003 3.148218 1.703714 2.185546 3.035455 0.752829 -0.978816 2.770256 1.163726 1.101791 1.517836 -0.109140 0.706747
wb_dma_ch_arb/always_1 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_ch_arb/always_2 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma/wire_ch0_txsz -0.212221 3.592162 -0.085593 -0.486331 1.227234 0.356988 2.474283 -0.218342 2.857316 3.113671 1.533846 3.349025 -2.053940 1.207181 2.329401 0.900844 1.327852 -1.215241 -0.720464 0.632421
wb_dma_de/always_19 -2.784624 -2.520317 -2.283826 -2.260094 -0.744761 1.899063 1.843336 -1.537430 4.049114 -4.152164 2.146640 -4.620336 0.721784 -3.014475 -0.113255 -0.064673 0.609789 -1.615152 2.109928 0.026484
wb_dma_de/always_18 0.635799 2.082954 0.947074 4.289306 0.426045 0.078750 2.254336 -0.395284 2.426571 2.054945 3.006143 -1.230716 1.650562 2.758600 0.428066 4.397920 1.160128 1.839956 1.174789 0.790036
wb_dma_de/always_15 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma_de/always_14 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/always_11 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_de/always_13 -0.664931 0.885020 -1.529679 -1.851751 -1.762333 -0.119749 1.939785 1.142232 1.185822 0.924264 1.450427 1.053956 -3.486819 -1.976912 1.501397 -1.516230 -0.199376 -1.798083 -1.750756 -2.256234
wb_dma_de/always_12 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -4.107376 1.149087 -0.466732 -1.584126 1.565689 1.131994 0.072621 0.269218 -1.440644 2.287371 -1.337632 -4.872308 -6.028507 0.483817 -0.278273 -1.437523 -1.700542 -1.152597 -0.283993 0.059089
wb_dma_ch_sel/assign_155_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_pri_enc/wire_pri13_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/reg_read_r 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 0.462153 0.540740 -0.715317 -1.705438 0.913939 1.219937 3.619233 0.667691 0.311311 2.103383 1.730399 1.797018 -2.829652 -3.885953 0.898865 1.021834 2.501555 3.077108 -0.414967 -1.339840
wb_dma/assign_9_slv0_pt_in -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_rf/always_17/if_1/block_1 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.478708 -3.089241 -1.324048 1.111916 -3.759751 -3.777642 3.186521 -0.319440 -0.699300 -2.813202 2.027949 -0.211291 -0.525927 -3.489136 -2.485449 1.948503 -0.403750 -0.365190 -0.115600 -2.091601
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -1.242003 0.455039 -0.220245 -0.935395 2.344840 -0.106482 1.857876 -0.309378 1.934554 4.683702 -0.633143 1.858287 -2.700482 -0.921334 1.454168 1.748461 1.327787 -0.841795 0.644413 -2.325049
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_pri_enc/wire_pri2_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/always_11/stmt_1 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_rf/wire_ch_adr1_we -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_sel_checker/input_ch_sel -1.908746 0.602093 0.146538 1.746152 0.575228 0.111956 1.573189 0.947535 -0.889929 1.649867 2.688573 -0.934068 -1.247446 0.180872 -0.435085 -2.001795 -2.140202 2.873734 0.224256 -0.230706
wb_dma_ch_sel/input_ch1_adr1 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma/wire_slv0_pt_in -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
wb_dma_rf/always_2/if_1/if_1/cond -1.397980 -0.120241 0.728818 -0.776126 3.439198 -0.760577 -0.605828 1.954248 -1.146044 1.548118 -1.578201 -0.674632 -2.961514 -1.019555 -0.305703 -2.479796 -1.253429 -0.500357 -1.705367 -4.650636
wb_dma_pri_enc_sub/reg_pri_out_d -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/always_4/case_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/wire_pri29_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_de/wire_read_hold -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_rf/wire_sw_pointer -0.921447 2.818649 0.028706 -1.837286 -1.438612 2.457197 0.581084 3.238570 0.403426 -0.993976 2.432458 0.482441 -3.794519 -1.101650 1.061675 -1.207451 1.033107 -2.218376 -0.730145 -3.612674
wb_dma/wire_slv0_din -1.658094 -2.329992 0.420947 1.208517 3.168200 -1.288014 -3.121038 -1.024601 0.666314 0.828039 -3.612701 -0.362988 2.523081 0.196504 0.493819 0.601979 -1.646239 -0.645032 3.728492 0.791706
wb_dma_ch_rf/input_dma_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_158_req_p1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/assign_17_ch_am1_we -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma_ch_rf/assign_7_pointer_s -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_wb_slv/always_5/stmt_1 -2.991252 1.545274 0.845879 0.739960 2.527738 0.235052 0.049847 0.632456 0.468052 2.062395 0.463310 -4.910488 -2.541122 0.993088 -2.199016 2.785972 1.256858 -0.580414 2.708848 -0.020182
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_wb_mast/assign_1 1.376703 1.208232 -3.393864 -1.915892 1.148836 4.086157 2.289383 1.699849 -1.037276 0.082338 3.086002 -3.445447 -0.403871 -0.746656 0.612581 0.002911 4.728167 4.118932 1.999720 3.851942
wb_dma_ch_sel/input_de_ack -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_sel/reg_valid_sel -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_de/assign_63_chunk_cnt_is_0_d -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.115970 -0.187425 -0.518382 -1.975032 -0.142724 0.867119 1.495403 -0.161719 -0.321143 1.815957 -1.583435 4.011483 -1.521148 -2.323952 1.319070 1.452711 2.536170 0.732161 0.299258 -1.076999
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_wb_mast/always_4/stmt_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/assign_375_gnt_p0 1.865223 -1.785092 -1.479996 -0.974424 0.931547 -1.900562 1.790122 1.386715 2.370453 -1.708781 3.765798 0.249757 2.465734 -4.325806 -1.796770 1.858335 2.843144 0.137203 1.133566 -3.558281
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma/inst_u2 1.290530 -0.209661 -0.865144 -1.705423 -0.158718 -3.707556 1.373264 0.834001 0.241083 -0.412398 -1.960071 -0.136455 -2.669268 -2.488829 -1.892954 1.273439 2.097584 -2.705386 -1.914917 -2.970036
wb_dma/inst_u1 1.647268 -0.860282 -1.591980 -1.956955 -0.509193 -3.533848 0.266458 0.340824 0.771311 0.448959 -1.345392 0.195884 -1.868407 -2.016059 -0.436646 0.893217 0.832542 -3.748066 -2.115154 -2.468900
wb_dma/inst_u0 0.274663 1.155270 -1.302101 0.265380 -3.269826 -3.013400 -1.494783 3.001461 -0.515916 0.357437 -0.699540 -0.942452 -0.737961 0.096997 -1.725782 0.243667 1.631682 -2.855953 0.082106 -2.097361
wb_dma/inst_u4 2.732120 0.676283 0.225842 -3.144948 1.501059 1.968756 0.070659 -0.463856 -0.705133 -0.292258 1.942685 -3.332033 -2.259258 -4.544565 -0.908676 4.064249 1.452767 3.002979 -1.621108 1.747786
wb_dma_ch_rf/assign_2_ch_adr1 -0.252548 1.344491 1.366709 2.449485 -0.334862 1.758907 0.211833 1.757538 -2.214529 1.422780 -0.382171 2.162014 0.524893 1.941413 -1.731995 2.439909 2.630369 2.498580 5.125632 -0.140970
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_rf/wire_pointer_s -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_sel/always_40/case_1/stmt_1 0.334057 -1.536696 -0.440325 1.293683 0.229344 0.039878 3.058091 0.480511 0.349323 1.860873 1.569100 3.987415 1.208956 -2.103904 0.550703 0.468492 1.135705 3.328200 1.872049 -2.857246
wb_dma_ch_sel/always_40/case_1/stmt_2 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_sel/always_40/case_1/stmt_3 -1.908746 0.602093 0.146538 1.746152 0.575228 0.111956 1.573189 0.947535 -0.889929 1.649867 2.688573 -0.934068 -1.247446 0.180872 -0.435085 -2.001795 -2.140202 2.873734 0.224256 -0.230706
wb_dma_ch_sel/always_40/case_1/stmt_4 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_pri_enc_sub -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/reg_ch_am1_r -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma_de/assign_72_dma_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/reg_ptr_adr_low 0.364615 0.919334 0.226493 4.215250 -0.007594 -1.179860 3.143197 -1.307987 2.637004 2.380219 2.580730 -1.399052 1.479047 1.966048 0.613689 2.450163 -0.273960 2.906649 -0.153680 1.773548
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_de/reg_state 1.970832 1.574478 -1.925201 -3.552956 0.333722 -2.843164 2.401673 0.623814 0.712090 0.188164 -4.093960 1.463293 -4.214574 -2.105182 -0.271951 1.044454 4.030894 -3.168686 -2.535257 -1.440795
wb_dma_ch_rf/always_26/if_1 -0.921447 2.818649 0.028706 -1.837286 -1.438612 2.457197 0.581084 3.238570 0.403426 -0.993976 2.432458 0.482441 -3.794519 -1.101650 1.061675 -1.207451 1.033107 -2.218376 -0.730145 -3.612674
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.301328 -1.390205 -1.411238 -2.737220 -2.358438 -1.287223 -0.003227 0.442685 2.479036 3.431064 -4.852993 2.611115 0.601393 -2.495350 2.060392 -3.700897 1.643887 1.072114 -1.977419 -0.655282
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_sel/assign_113_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_inc30r/always_1 0.097949 -1.670899 -3.810242 0.897233 -3.371014 0.692672 -1.350769 0.436861 -0.241605 1.997891 1.897332 1.084430 1.581095 0.694310 0.488645 0.430943 0.482295 -0.914504 6.889612 3.633831
wb_dma_de/always_23/block_1/case_1/cond 1.970832 1.574478 -1.925201 -3.552956 0.333722 -2.843164 2.401673 0.623814 0.712090 0.188164 -4.093960 1.463293 -4.214574 -2.105182 -0.271951 1.044454 4.030894 -3.168686 -2.535257 -1.440795
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.718671 0.060915 -1.046611 -2.545062 3.147624 0.771307 -0.369214 -0.579319 1.435948 2.851404 -1.365673 -0.648323 -0.528551 -1.925801 0.469205 5.247476 4.644706 -0.475196 1.897458 0.326898
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -1.242003 0.455039 -0.220245 -0.935395 2.344840 -0.106482 1.857876 -0.309378 1.934554 4.683702 -0.633143 1.858287 -2.700482 -0.921334 1.454168 1.748461 1.327787 -0.841795 0.644413 -2.325049
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.422648 -0.420964 -0.667553 -1.586184 0.086120 1.907273 1.243414 -2.831771 4.843967 0.895828 -0.277136 2.488483 1.363236 0.047161 3.584623 1.557621 1.338463 -2.224064 0.357209 0.645424
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.634126 -0.233741 0.926998 1.262541 1.566051 -1.459087 1.300216 1.321536 -0.412731 0.492295 1.819450 -0.182323 0.404688 -2.527218 -2.692785 5.012168 3.219605 1.740091 1.697090 -3.127868
wb_dma_ch_sel/assign_148_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma/wire_ndr -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_pri_enc_sub/always_3/if_1/if_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/always_8/stmt_1/expr_1 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.038795 -2.179054 0.136737 2.272026 -1.593739 -0.781744 2.317125 0.800322 -0.056823 1.414457 2.498095 2.614764 1.537052 -2.684586 -0.521420 1.058378 0.140124 3.387100 1.614089 -3.724971
wb_dma_rf/input_dma_done_all 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_de/assign_66_dma_done -0.664931 0.885020 -1.529679 -1.851751 -1.762333 -0.119749 1.939785 1.142232 1.185822 0.924264 1.450427 1.053956 -3.486819 -1.976912 1.501397 -1.516230 -0.199376 -1.798083 -1.750756 -2.256234
wb_dma/wire_ch4_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/input_ch3_csr 1.610655 2.950739 -2.135875 -1.904329 -0.520834 -2.115972 0.413030 1.582591 2.374243 3.713066 1.856769 -1.672141 -3.533147 -0.363642 1.342200 0.669137 1.099325 -3.198114 -3.180555 0.091940
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_de/wire_adr1_cnt_next 0.167162 -1.588034 -3.206131 -1.299689 -1.623713 2.573811 0.236089 -0.149283 1.647805 -0.167323 0.850072 0.302175 2.759788 -1.001068 1.345253 0.636665 3.168025 0.672924 4.697084 2.268175
wb_dma/wire_de_adr0 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/reg_adr0_cnt -2.915900 -2.882729 -1.523250 1.467323 -3.495445 -1.951994 -0.978680 0.756418 2.037842 1.682330 1.049086 -3.393836 1.281103 -0.549873 -0.728460 -1.583367 -2.159704 -1.387944 1.804131 -2.343486
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/wire_am0 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma/wire_am1 -1.732394 -0.972171 -2.180772 -0.311316 -2.976386 2.062396 0.554558 -0.023895 2.447251 0.302385 1.915754 -0.730185 0.885291 -0.356000 1.709680 -0.194189 0.347704 -0.946501 2.868143 0.108834
wb_dma_ch_sel/assign_137_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/assign_140_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_rf/always_22/if_1/if_1 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_de/assign_69_de_adr0 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_de/wire_mast0_go -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_wb_slv/input_slv_din -3.251257 -2.611794 -0.878025 1.103273 -0.653989 0.845795 0.104594 -3.086502 -0.469155 -0.807744 -2.609047 -2.746755 2.004708 0.814292 -0.812958 1.166649 -0.544933 1.917276 4.988671 3.691137
wb_dma_de/always_3/if_1/if_1 0.123619 -0.141515 -1.884043 0.150671 -1.707302 2.919370 0.567557 0.437705 1.103904 -0.874131 1.655249 -0.023580 2.390760 0.269709 0.501569 2.545849 3.576853 0.406722 5.180151 1.435508
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_sel/always_47/case_1 -1.732394 -0.972171 -2.180772 -0.311316 -2.976386 2.062396 0.554558 -0.023895 2.447251 0.302385 1.915754 -0.730185 0.885291 -0.356000 1.709680 -0.194189 0.347704 -0.946501 2.868143 0.108834
wb_dma_ch_sel/assign_152_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_de/reg_de_adr0_we -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_sel/assign_114_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_rf/assign_4_ch_am1 -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma_de/wire_dma_done_all 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_wb_slv/input_wb_data_i -1.090834 4.235662 -0.849546 2.132848 3.280380 -3.456505 0.944885 2.711226 -2.116959 1.946738 2.280989 -5.752478 -3.013343 1.513104 -4.306439 0.269108 -0.472590 2.157923 0.730564 2.362690
wb_dma_de/input_nd -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_sel/assign_126_ch_sel -0.422392 -1.989006 -1.185174 -2.361996 -1.377738 -3.353561 0.533916 0.356822 -0.643277 -0.845505 -1.761194 0.298376 -3.173390 -3.345114 -1.938393 0.588079 0.320792 -4.072900 -0.559856 -3.824224
wb_dma/wire_mast1_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/wire_ptr_valid 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma/wire_ch_sel -2.992507 -1.819610 -1.582668 -1.382291 3.396280 -3.312255 3.942670 -4.014425 2.021592 -1.170126 0.450689 0.821621 -2.290856 -0.675884 0.468323 -2.393641 -4.800691 -2.906363 -2.237693 -0.528234
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.038795 -2.179054 0.136737 2.272026 -1.593739 -0.781744 2.317125 0.800322 -0.056823 1.414457 2.498095 2.614764 1.537052 -2.684586 -0.521420 1.058378 0.140124 3.387100 1.614089 -3.724971
wb_dma_de/always_12/stmt_1/expr_1 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma/wire_dma_req -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_ch_sel/assign_136_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_rf/assign_5_sw_pointer -0.921447 2.818649 0.028706 -1.837286 -1.438612 2.457197 0.581084 3.238570 0.403426 -0.993976 2.432458 0.482441 -3.794519 -1.101650 1.061675 -1.207451 1.033107 -2.218376 -0.730145 -3.612674
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_rf/always_25/if_1/if_1/cond -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma_ch_sel/assign_97_valid/expr_1 -0.566266 2.260869 -1.290467 1.084252 -1.442091 -2.706636 -0.486331 2.332298 2.175505 4.233871 -0.725516 -4.156139 -3.309973 1.689121 -0.552217 3.242595 2.205851 -4.592979 0.669380 -2.195362
wb_dma_de/always_9/stmt_1 -0.559757 1.537091 -0.590914 -2.446847 1.912969 1.676124 0.834405 -2.381634 4.167211 2.144444 -0.699313 1.166254 -0.587029 0.637605 2.601004 2.389207 2.367329 -2.472050 0.692379 2.548834
wb_dma_de/input_pause_req -1.872151 -2.327664 0.249460 -1.762855 2.503413 -0.767977 0.879124 -1.028302 -1.660184 -0.945771 -3.048120 -0.021411 -3.783886 -1.695535 -0.405071 -1.516522 -1.903027 -2.051797 -1.240905 -3.508055
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.180301 -0.547560 -0.793279 0.326409 1.498541 -0.469536 3.211453 -0.596174 2.079203 1.033828 3.472940 1.970983 0.328308 -1.431669 1.734776 -1.548705 -1.501252 1.770877 -1.674864 -1.201586
wb_dma_de/wire_dma_busy -3.471415 -1.887569 1.013051 0.689014 0.504533 -1.634978 2.195047 -3.866380 0.333374 0.012240 -3.458175 4.021410 -1.560540 1.314353 0.555879 -0.412882 -3.015514 -2.845752 0.243782 -1.751976
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_pri_enc/always_2/if_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/always_6/if_1/stmt_1 -0.406524 2.282255 0.069707 -0.406341 -0.079500 -0.107100 2.046458 -1.863270 2.894640 1.981473 -1.357764 6.451543 -0.123934 2.134277 1.954565 1.807811 2.381107 -2.733538 1.675376 1.609748
wb_dma_ch_rf/input_de_txsz_we -0.561708 2.922677 0.105426 -1.540483 4.253236 1.026535 2.240469 -1.402333 2.147808 2.869914 0.819916 1.386622 -2.122577 0.747522 1.486729 1.394605 1.355559 0.047166 -0.162643 2.371445
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_wb_if/input_wb_addr_i -2.900023 0.288669 0.328718 -1.946326 1.273908 -0.373801 -0.934256 1.644660 -5.309131 -1.087391 -0.623237 -5.655392 -5.523252 -0.653443 -4.650239 -3.047075 0.249916 0.993421 0.992605 4.121117
wb_dma_ch_sel/always_7/stmt_1 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 1.478708 -3.089241 -1.324048 1.111916 -3.759751 -3.777642 3.186521 -0.319440 -0.699300 -2.813202 2.027949 -0.211291 -0.525927 -3.489136 -2.485449 1.948503 -0.403750 -0.365190 -0.115600 -2.091601
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.112185 -0.355569 -1.848572 -2.967586 3.465347 -0.142794 2.089104 0.401200 0.675371 2.128983 0.533550 -0.542504 -1.084353 -3.803224 1.021883 -1.656831 1.959127 3.886735 -2.727981 0.773963
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_rf/always_4/if_1/block_1 -2.220572 -1.638190 0.273737 3.367873 0.512545 0.720993 -0.771101 -1.053689 -0.549934 2.188831 0.955091 -0.241473 3.057387 1.837803 1.041869 -1.694870 -3.169098 3.309821 1.427906 1.128585
wb_dma_de/reg_dma_abort_r -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/input_ch2_txsz 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/input_ch5_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_ch_sel/assign_150_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_sel/assign_155_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/always_43/case_1/stmt_4 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_sel/always_43/case_1/stmt_3 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_sel/always_43/case_1/stmt_2 -1.245589 1.067068 -1.166406 -0.991334 -0.016577 2.587219 2.167762 -0.084932 -1.177919 0.932314 2.017006 0.360855 -1.919678 -0.657914 1.439813 -2.937802 -0.951583 3.742137 -0.201911 3.134040
wb_dma_ch_sel/always_43/case_1/stmt_1 -0.212221 3.592162 -0.085593 -0.486331 1.227234 0.356988 2.474283 -0.218342 2.857316 3.113671 1.533846 3.349025 -2.053940 1.207181 2.329401 0.900844 1.327852 -1.215241 -0.720464 0.632421
wb_dma_de/always_19/stmt_1/expr_1 -2.784624 -2.520317 -2.283826 -2.260094 -0.744761 1.899063 1.843336 -1.537430 4.049114 -4.152164 2.146640 -4.620336 0.721784 -3.014475 -0.113255 -0.064673 0.609789 -1.615152 2.109928 0.026484
wb_dma_ch_rf/wire_ch_err_we -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -3.413176 -3.580635 0.079038 0.151137 1.263051 0.036591 0.590591 -2.967409 -0.576341 -1.113092 -2.985193 -0.932054 -0.634726 0.381280 -0.374731 -0.970126 -2.583284 -1.242581 1.568974 -0.957576
wb_dma_rf/wire_ch1_adr1 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 3.492662 -0.818017 -1.408925 1.613480 2.592309 -2.570408 0.240357 3.339992 -0.863668 5.523410 -5.071717 -1.547630 -0.729603 1.620939 1.164584 -1.014995 2.945731 1.376616 -2.230938 -4.768256
assert_wb_dma_wb_if/input_pt_sel_i 0.120215 -1.539932 -0.213081 -0.359429 0.022386 2.918412 -0.708599 -1.984395 0.339734 1.286286 0.177606 0.371404 1.931939 -0.811795 1.712126 0.421884 -1.933416 3.152000 1.706857 1.936707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.753758 -3.142270 -1.796416 -2.591685 2.477608 -1.159372 0.384661 -1.866874 2.766880 0.321360 0.074458 -4.127155 0.010966 -4.123396 -1.241472 2.302084 1.442771 -0.731477 1.380597 0.333209
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma/wire_mast0_adr 0.635799 2.082954 0.947074 4.289306 0.426045 0.078750 2.254336 -0.395284 2.426571 2.054945 3.006143 -1.230716 1.650562 2.758600 0.428066 4.397920 1.160128 1.839956 1.174789 0.790036
wb_dma_ch_pri_enc/inst_u8 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/assign_148_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -1.812578 0.858041 0.084078 -1.090059 2.130272 1.185670 -0.630335 -1.261915 1.177241 2.691930 -1.609690 -0.828173 -1.553586 1.487496 1.026737 1.028480 0.393763 -1.568269 1.278441 1.612754
wb_dma_ch_arb/always_2/block_1 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma_ch_sel/always_40/case_1/cond 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_ch_rf/assign_22_ch_err_we -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_rf/wire_pointer 1.810130 -1.201551 -1.303680 1.869850 4.902849 -3.342788 1.531964 1.043978 -2.189764 2.839462 0.360370 4.337843 0.571610 0.602449 -0.658462 -2.217496 -2.130058 1.881269 2.039494 -0.692836
wb_dma_ch_pri_enc/always_2/if_1/if_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/wire_pri19_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/assign_5_pri1 -1.195069 -1.979479 -0.009860 -1.654200 0.324853 3.244310 1.305841 -1.652843 -0.623253 1.378923 -1.906198 2.681716 -1.485156 -2.035652 2.227715 0.348600 0.525196 1.716384 1.329784 -0.737628
wb_dma_rf/inst_u26 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u27 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/always_23/block_1/case_1/block_10 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_de/always_23/block_1/case_1/block_11 -0.925960 1.520207 0.001014 0.392248 0.980451 -0.520082 3.710192 -0.011378 2.653348 1.354650 5.865553 -1.690255 -1.270282 -2.269861 -0.405290 0.917444 -0.467876 2.317216 -1.383617 -0.004032
wb_dma_rf/inst_u22 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u23 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u20 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/assign_86_de_ack -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_rf/inst_u28 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/inst_u29 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/always_1/stmt_1 -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.062966 1.672138 -0.655163 -1.485089 1.610070 2.032193 1.539404 -2.274305 3.118648 2.132921 0.058954 2.480516 -0.268823 1.485509 3.157625 -0.062594 0.340995 -0.780418 0.307571 2.824359
wb_dma_ch_sel/assign_142_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_rf/inst_check_wb_dma_rf -3.570395 1.328730 1.324271 1.342723 -1.211373 3.515237 -0.642678 1.423678 -0.785097 0.393053 0.494655 -0.766932 -0.913626 1.998521 -0.306698 -1.052701 -0.202219 1.209776 3.744765 -0.117319
wb_dma_rf/reg_wb_rf_dout -1.605574 -1.756721 1.028758 0.386031 1.308050 0.727455 -4.036077 0.661514 -0.048366 1.436123 -3.637332 0.318991 1.079244 1.027482 0.276474 -0.991100 -1.142151 -1.016119 4.862996 1.075467
wb_dma/input_dma_req_i -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_de/input_am1 -1.732394 -0.972171 -2.180772 -0.311316 -2.976386 2.062396 0.554558 -0.023895 2.447251 0.302385 1.915754 -0.730185 0.885291 -0.356000 1.709680 -0.194189 0.347704 -0.946501 2.868143 0.108834
wb_dma_de/input_am0 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_sel/reg_next_start -1.505301 1.212927 -1.706526 -1.458819 -3.793936 0.188092 1.217071 1.240823 1.266749 2.303537 0.720807 0.755349 -3.364504 -1.430528 1.287369 -0.528368 0.641055 -1.767358 0.035917 -1.084767
wb_dma_ch_sel/input_ch4_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_sel/assign_107_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma/wire_next_ch -0.664931 0.885020 -1.529679 -1.851751 -1.762333 -0.119749 1.939785 1.142232 1.185822 0.924264 1.450427 1.053956 -3.486819 -1.976912 1.501397 -1.516230 -0.199376 -1.798083 -1.750756 -2.256234
wb_dma_rf/wire_ch2_txsz 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_ch_rf/wire_ch_am0 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_rf/wire_ch_am1 -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma/wire_ch6_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/input_csr 1.158576 -1.141639 -3.598326 -3.221901 2.351240 -2.806834 0.946907 1.235374 0.740139 3.254137 -0.734966 -4.271949 -1.407130 -3.541849 -1.052350 -3.556222 1.881182 2.994592 -1.865479 2.447823
wb_dma_de/reg_read 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma/input_wb1_cyc_i 0.120215 -1.539932 -0.213081 -0.359429 0.022386 2.918412 -0.708599 -1.984395 0.339734 1.286286 0.177606 0.371404 1.931939 -0.811795 1.712126 0.421884 -1.933416 3.152000 1.706857 1.936707
wb_dma_ch_rf/wire_ch_adr0_we -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_ch_sel/assign_140_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_rf/wire_ch3_txsz -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_rf/input_wb_rf_din -0.960653 5.045158 -1.478551 1.904941 2.509325 -3.451633 0.758992 2.118849 -2.343352 3.151698 1.773887 -3.448174 -3.030056 2.893679 -3.586441 0.966904 -0.862558 0.795881 1.491431 3.076849
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_pri_enc_sub/reg_pri_out_d1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_rf/always_19/if_1/block_1 -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
wb_dma_ch_rf/always_2 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_ch_rf/always_1 -3.610929 0.633681 0.442178 0.828248 0.883560 -0.271793 -0.071116 -1.048757 2.901882 2.724796 1.405894 -2.246319 -1.884900 2.184717 1.081337 0.177933 -3.141480 -3.786846 0.072141 -1.305133
wb_dma_de/input_mast0_drdy 0.828374 0.551124 0.836198 1.884704 -1.911823 -1.079541 2.094334 -2.138963 0.211524 3.538914 -0.761459 -1.483884 -2.633329 -0.532618 2.045302 2.908860 -2.562908 2.205766 -5.257403 -0.384559
wb_dma_ch_rf/always_6 2.147068 -3.011012 -2.344451 -0.194888 -2.048659 -3.930366 3.791712 -0.168673 -0.149603 -2.524987 1.640998 -0.774155 -0.325310 -3.852248 -2.451574 0.443351 0.778907 0.489015 -0.872460 -1.011142
wb_dma_ch_rf/always_5 -1.857084 -0.424903 0.880023 2.662627 -0.259564 2.174842 0.384445 -0.250368 0.282621 0.805948 1.638229 0.425307 2.683749 1.099554 1.074098 -0.989851 -0.908606 3.621064 1.203915 -0.144555
wb_dma_ch_rf/always_4 -2.220572 -1.638190 0.273737 3.367873 0.512545 0.720993 -0.771101 -1.053689 -0.549934 2.188831 0.955091 -0.241473 3.057387 1.837803 1.041869 -1.694870 -3.169098 3.309821 1.427906 1.128585
wb_dma_ch_rf/always_9 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_rf/always_8 -3.573565 -2.330336 -0.089997 -0.730078 1.403014 0.189233 0.435936 -3.676405 0.699093 -0.029422 -3.840492 0.400619 -1.484189 1.620198 1.107056 -0.634554 -2.557431 -3.580356 0.982684 -0.494824
assert_wb_dma_rf/input_wb_rf_dout -3.570395 1.328730 1.324271 1.342723 -1.211373 3.515237 -0.642678 1.423678 -0.785097 0.393053 0.494655 -0.766932 -0.913626 1.998521 -0.306698 -1.052701 -0.202219 1.209776 3.744765 -0.117319
wb_dma/wire_wb1_addr_o -0.061562 -2.519204 -1.627257 -0.840352 1.427337 0.749689 -0.219259 -1.694502 1.719546 0.318127 0.568444 -2.669356 2.535260 -1.611108 -0.271042 2.023558 1.548231 1.292401 2.897300 2.279038
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_wb_slv/always_5/stmt_1/expr_1 -2.991252 1.545274 0.845879 0.739960 2.527738 0.235052 0.049847 0.632456 0.468052 2.062395 0.463310 -4.910488 -2.541122 0.993088 -2.199016 2.785972 1.256858 -0.580414 2.708848 -0.020182
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -1.391191 1.218530 -1.165314 -0.111390 -2.824989 -0.768440 1.120944 3.745940 -0.597930 -3.383238 0.432170 -2.610816 -0.078737 -2.046781 -2.551671 -2.163442 3.269830 2.030926 0.011393 -2.720734
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -2.593045 0.588762 0.321125 -0.777186 0.103597 2.840460 -0.136419 0.807060 -2.705910 0.465692 -0.411943 -5.350724 -4.501072 -0.701687 -1.797748 2.424165 1.222092 0.739530 2.644020 0.505024
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_wb_slv/reg_slv_dout -1.090834 4.235662 -0.849546 2.132848 3.280380 -3.456505 0.944885 2.711226 -2.116959 1.946738 2.280989 -5.752478 -3.013343 1.513104 -4.306439 0.269108 -0.472590 2.157923 0.730564 2.362690
wb_dma_ch_pri_enc/always_2 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/always_4 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/inst_u3 0.647872 0.336244 0.406703 0.291040 -1.106166 -1.300674 1.281156 1.969986 -2.257597 -3.360558 0.049912 -0.653883 -0.349815 -2.177685 -3.472454 -0.534923 1.768361 2.493861 -0.107413 -0.974071
wb_dma_wb_slv/always_1/stmt_1 -2.905051 1.628976 -1.600888 -1.991284 0.936376 -1.076428 -1.264793 2.907184 -4.474554 0.525279 -0.465266 -5.795791 -4.629514 -0.606101 -4.554446 -3.751836 -0.398305 1.419045 2.011027 3.108344
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_rf/wire_ch0_am0 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_rf/wire_ch0_am1 -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma_wb_mast/wire_mast_drdy 2.634332 1.088429 0.837020 2.748929 -1.224328 -1.607887 2.709420 0.048994 -0.186769 4.615061 0.293793 -1.959547 -2.655586 -1.893129 1.019577 3.520032 0.429204 4.967327 -4.783475 -0.416131
wb_dma_wb_if/wire_mast_pt_out -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
wb_dma_ch_sel/assign_95_valid/expr_1 -0.148954 2.857267 -1.206237 -0.303038 -3.214660 -2.277466 -0.026934 1.982102 1.123411 3.926554 -0.780923 -1.955408 -4.941804 0.444696 -0.115391 3.159500 2.118306 -4.535712 -0.433925 -1.330654
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.634126 -0.233741 0.926998 1.262541 1.566051 -1.459087 1.300216 1.321536 -0.412731 0.492295 1.819450 -0.182323 0.404688 -2.527218 -2.692785 5.012168 3.219605 1.740091 1.697090 -3.127868
wb_dma/constraint_slv0_din -4.301949 -0.178675 1.039186 0.832901 2.243709 1.058355 -0.136727 -0.474567 -0.459775 0.948103 -2.052739 -1.990877 -1.797094 1.657069 -0.217733 -1.603074 -1.700073 -0.026062 1.161325 -1.297905
wb_dma_de/always_4/if_1/if_1 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_rf/always_2 -1.397980 -0.120241 0.728818 -0.776126 3.439198 -0.760577 -0.605828 1.954248 -1.146044 1.548118 -1.578201 -0.674632 -2.961514 -1.019555 -0.305703 -2.479796 -1.253429 -0.500357 -1.705367 -4.650636
wb_dma_rf/inst_u24 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/always_1 -1.605574 -1.756721 1.028758 0.386031 1.308050 0.727455 -4.036077 0.661514 -0.048366 1.436123 -3.637332 0.318991 1.079244 1.027482 0.276474 -0.991100 -1.142151 -1.016119 4.862996 1.075467
wb_dma_ch_sel/always_38 -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_ch_sel/always_39 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_sel/always_37 -0.544583 -3.412159 -2.174523 -2.045579 -2.762629 -3.888736 1.393238 -0.669455 -0.886570 -1.289810 -1.327945 1.250841 -2.471525 -4.083393 -1.501861 -1.085862 -1.367678 -2.801553 -0.798876 -2.569627
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.260924 -1.537651 -3.556122 -3.670005 -3.129812 -1.757899 -0.652741 0.561462 0.928490 3.995723 -4.017252 1.267608 0.488395 -3.350930 0.375238 -1.063069 3.815998 1.120731 0.707305 2.037058
wb_dma_ch_sel/assign_10_pri3 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_rf/inst_u21 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_rf/wire_ch3_adr0 -1.984573 -4.697015 -0.007365 1.255111 -0.643763 -0.170591 0.354791 -1.574551 1.302186 -0.852500 0.719493 -1.784259 2.943623 -2.043778 -0.555781 -0.280080 -1.918085 1.559429 1.593277 -2.129049
wb_dma_ch_rf/input_dma_busy -3.573565 -2.330336 -0.089997 -0.730078 1.403014 0.189233 0.435936 -3.676405 0.699093 -0.029422 -3.840492 0.400619 -1.484189 1.620198 1.107056 -0.634554 -2.557431 -3.580356 0.982684 -0.494824
wb_dma_ch_sel/assign_134_req_p0 1.288982 -0.176164 1.767648 0.625061 2.129533 -2.060811 0.032392 0.523165 -0.137724 0.983721 -0.144829 1.129085 -0.315356 -1.635238 -2.317049 5.915875 2.724992 -1.369643 1.301902 -4.248230
wb_dma/wire_wb0m_data_o -3.251257 -2.611794 -0.878025 1.103273 -0.653989 0.845795 0.104594 -3.086502 -0.469155 -0.807744 -2.609047 -2.746755 2.004708 0.814292 -0.812958 1.166649 -0.544933 1.917276 4.988671 3.691137
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_ch_rf/always_6/if_1 2.147068 -3.011012 -2.344451 -0.194888 -2.048659 -3.930366 3.791712 -0.168673 -0.149603 -2.524987 1.640998 -0.774155 -0.325310 -3.852248 -2.451574 0.443351 0.778907 0.489015 -0.872460 -1.011142
wb_dma 1.944674 1.219617 -0.329051 -0.828856 -0.800202 -1.658470 -0.718067 0.904006 -0.009450 -1.231016 -0.447664 0.161460 -0.192205 0.054458 -0.587075 0.190773 0.959231 -1.965384 -1.793763 0.010018
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.115970 -0.187425 -0.518382 -1.975032 -0.142724 0.867119 1.495403 -0.161719 -0.321143 1.815957 -1.583435 4.011483 -1.521148 -2.323952 1.319070 1.452711 2.536170 0.732161 0.299258 -1.076999
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
assert_wb_dma_rf/input_wb_rf_adr -3.570395 1.328730 1.324271 1.342723 -1.211373 3.515237 -0.642678 1.423678 -0.785097 0.393053 0.494655 -0.766932 -0.913626 1.998521 -0.306698 -1.052701 -0.202219 1.209776 3.744765 -0.117319
wb_dma_ch_rf/always_6/if_1/if_1 2.147068 -3.011012 -2.344451 -0.194888 -2.048659 -3.930366 3.791712 -0.168673 -0.149603 -2.524987 1.640998 -0.774155 -0.325310 -3.852248 -2.451574 0.443351 0.778907 0.489015 -0.872460 -1.011142
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_arb/wire_gnt 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_rf/always_1/case_1/cond -1.605574 -1.756721 1.028758 0.386031 1.308050 0.727455 -4.036077 0.661514 -0.048366 1.436123 -3.637332 0.318991 1.079244 1.027482 0.276474 -0.991100 -1.142151 -1.016119 4.862996 1.075467
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_wb_slv/assign_4/expr_1 -2.996330 -2.583576 1.142304 2.146914 1.435700 0.755152 1.882871 -3.342062 0.028460 -2.040258 -0.371779 -2.316831 1.498577 1.612953 -1.014487 1.429274 0.789371 1.460604 3.270584 3.740801
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.035975 1.310251 -0.047019 0.341518 1.167643 0.787236 3.379007 -0.290763 1.802052 2.267922 3.426749 2.482049 -0.603558 -1.059521 1.677383 0.253919 0.197291 2.570231 -0.718807 -0.067063
wb_dma_de/always_3/if_1/stmt_1 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_sel/assign_104_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_rf/always_9/stmt_1 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_wb_if/input_mast_adr -0.278402 -0.670337 -0.281391 0.679231 1.185875 1.518422 -0.489619 -0.528130 1.484767 0.240999 1.276066 -2.933968 2.358743 0.204738 -0.793711 3.683315 2.310750 0.739616 3.757186 1.143300
assert_wb_dma_ch_arb/input_req -1.599039 -1.522012 -0.616665 -1.452023 1.859386 0.667429 0.046985 -0.720538 1.790730 3.519936 -2.187581 -2.037278 -0.962224 -1.883201 -0.220072 3.384747 3.285249 -0.066830 3.240109 -0.652381
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_wb_if/input_wbm_data_i -1.090834 4.235662 -0.849546 2.132848 3.280380 -3.456505 0.944885 2.711226 -2.116959 1.946738 2.280989 -5.752478 -3.013343 1.513104 -4.306439 0.269108 -0.472590 2.157923 0.730564 2.362690
wb_dma_de/wire_tsz_cnt_is_0_d 1.115970 -0.187425 -0.518382 -1.975032 -0.142724 0.867119 1.495403 -0.161719 -0.321143 1.815957 -1.583435 4.011483 -1.521148 -2.323952 1.319070 1.452711 2.536170 0.732161 0.299258 -1.076999
wb_dma/wire_dma_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel_checker/input_ch_sel_r -1.908746 0.602093 0.146538 1.746152 0.575228 0.111956 1.573189 0.947535 -0.889929 1.649867 2.688573 -0.934068 -1.247446 0.180872 -0.435085 -2.001795 -2.140202 2.873734 0.224256 -0.230706
wb_dma_ch_sel/assign_119_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_inc30r/input_in -0.850389 -3.429469 -1.665983 3.105767 -4.635014 -0.905259 0.900114 1.047773 0.021366 0.031297 3.856881 -0.450288 2.900437 -1.502023 -1.307287 -0.004054 -1.646638 2.067056 4.176790 -1.742939
wb_dma_ch_pri_enc/inst_u15 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u14 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u17 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/wire_dma_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_pri_enc/inst_u11 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u10 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u13 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u12 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u19 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u18 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/assign_110_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_rf/inst_u30 -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -3.183997 2.249175 0.730899 2.899240 -1.336988 -0.607234 2.608205 1.518969 -0.011682 1.593715 3.896196 -0.769670 -3.351627 1.108305 -0.612643 -0.864678 -2.455655 0.224378 0.122950 -1.928886
wb_dma/wire_pointer3 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_ch_pri_enc/wire_pri6_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_rf/assign_6_csr_we -1.397980 -0.120241 0.728818 -0.776126 3.439198 -0.760577 -0.605828 1.954248 -1.146044 1.548118 -1.578201 -0.674632 -2.961514 -1.019555 -0.305703 -2.479796 -1.253429 -0.500357 -1.705367 -4.650636
wb_dma_de/assign_82_rd_ack 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_ch_sel/assign_96_valid 2.111880 0.093045 -3.186570 2.055595 0.624784 -0.906640 0.908351 4.061291 -0.430543 2.174477 -1.110367 -5.155308 -3.958290 1.498002 1.351386 0.383915 1.631261 -2.526157 -0.184678 -4.969341
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/reg_next_ch -0.664931 0.885020 -1.529679 -1.851751 -1.762333 -0.119749 1.939785 1.142232 1.185822 0.924264 1.450427 1.053956 -3.486819 -1.976912 1.501397 -1.516230 -0.199376 -1.798083 -1.750756 -2.256234
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.561708 2.922677 0.105426 -1.540483 4.253236 1.026535 2.240469 -1.402333 2.147808 2.869914 0.819916 1.386622 -2.122577 0.747522 1.486729 1.394605 1.355559 0.047166 -0.162643 2.371445
assert_wb_dma_ch_arb -1.599039 -1.522012 -0.616665 -1.452023 1.859386 0.667429 0.046985 -0.720538 1.790730 3.519936 -2.187581 -2.037278 -0.962224 -1.883201 -0.220072 3.384747 3.285249 -0.066830 3.240109 -0.652381
wb_dma/wire_csr 2.599273 -1.518755 -3.450279 -4.633154 3.829026 -2.260816 -1.940865 0.135248 1.083876 4.703690 -0.531493 -2.551633 -1.149000 -3.005662 1.264330 -1.102926 0.477466 -0.934314 -2.677243 1.299116
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_wb_if/input_mast_din -0.016780 1.340186 -1.804402 -1.139817 1.910816 0.579504 2.239586 -0.774731 2.510403 1.959017 1.277209 -0.218075 0.895674 0.067957 1.180966 -1.312633 1.786626 2.744262 0.172564 4.184445
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_rf/reg_sw_pointer_r -0.921447 2.818649 0.028706 -1.837286 -1.438612 2.457197 0.581084 3.238570 0.403426 -0.993976 2.432458 0.482441 -3.794519 -1.101650 1.061675 -1.207451 1.033107 -2.218376 -0.730145 -3.612674
wb_dma_ch_sel/assign_142_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_rf 0.274663 1.155270 -1.302101 0.265380 -3.269826 -3.013400 -1.494783 3.001461 -0.515916 0.357437 -0.699540 -0.942452 -0.737961 0.096997 -1.725782 0.243667 1.631682 -2.855953 0.082106 -2.097361
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.697758 -3.445492 -0.827706 -0.233521 -1.375939 1.149718 -2.133079 -1.382326 1.796565 2.248364 -2.534682 0.400855 2.036460 0.454383 2.286454 -1.504279 -0.997053 -1.153498 2.363316 0.062159
wb_dma_de/reg_chunk_cnt -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.260924 -1.537651 -3.556122 -3.670005 -3.129812 -1.757899 -0.652741 0.561462 0.928490 3.995723 -4.017252 1.267608 0.488395 -3.350930 0.375238 -1.063069 3.815998 1.120731 0.707305 2.037058
wb_dma_de/always_23/block_1/case_1/block_3/if_1 2.214409 -1.106036 -3.351745 -3.895996 -1.597360 -0.919655 -1.259791 1.563031 0.103099 3.069907 -4.103983 1.489413 0.940761 -2.782036 -0.061017 0.074626 5.645111 0.532918 1.902545 1.174448
wb_dma/input_wb0m_data_i -1.090834 4.235662 -0.849546 2.132848 3.280380 -3.456505 0.944885 2.711226 -2.116959 1.946738 2.280989 -5.752478 -3.013343 1.513104 -4.306439 0.269108 -0.472590 2.157923 0.730564 2.362690
wb_dma_de/always_15/stmt_1 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma/wire_ch7_csr 2.780153 0.944522 -1.666804 -1.178952 -1.198874 -2.456647 0.432998 1.910927 1.538381 1.748955 1.522736 0.224188 -0.592163 -2.077026 0.047098 1.452992 2.231024 -1.297630 -1.734538 -1.535428
wb_dma/input_wb0_ack_i 2.004169 1.942538 -0.806031 0.751710 0.708410 -1.320068 5.216531 0.680161 1.566204 0.830477 3.065768 -0.549205 -1.967030 -1.628563 0.789852 -1.840060 -0.234854 3.959433 -4.456129 0.144046
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722337 0.030170 0.127020 0.086586 1.553286 0.059837 -0.052066 0.383799 1.116224 0.547071 0.316080 -3.637729 -0.177521 -0.834183 -2.096917 4.409273 3.217856 -0.442863 3.068189 -0.610138
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -2.222893 0.472321 -0.206506 -1.338860 3.333430 0.571274 0.006732 -0.397114 0.440866 3.749603 -1.802795 -3.120307 -2.477080 -0.480459 -0.939594 1.834826 2.172759 0.837573 2.459038 1.706540
wb_dma_ch_sel/assign_125_de_start -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma_ch_sel/input_dma_busy -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_inc30r 0.386149 -4.067616 -2.636652 0.327030 -3.529973 0.338159 -0.387789 -0.769764 1.843247 0.583079 1.385708 -2.125904 4.497709 -1.728723 0.055772 1.013405 1.256777 1.647185 3.209972 0.849756
wb_dma_ch_sel/always_45/case_1 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_sel/assign_117_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -2.271843 3.271988 0.220942 1.339639 -0.730967 0.051731 3.652217 0.912604 1.559818 1.050257 5.714409 -0.471899 -2.846729 0.016345 -0.150341 -0.375696 -1.216257 0.916018 -0.573824 0.130018
wb_dma/wire_ch3_adr0 -1.984573 -4.697015 -0.007365 1.255111 -0.643763 -0.170591 0.354791 -1.574551 1.302186 -0.852500 0.719493 -1.784259 2.943623 -2.043778 -0.555781 -0.280080 -1.918085 1.559429 1.593277 -2.129049
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_de/always_6/if_1/if_1/cond -0.559757 1.537091 -0.590914 -2.446847 1.912969 1.676124 0.834405 -2.381634 4.167211 2.144444 -0.699313 1.166254 -0.587029 0.637605 2.601004 2.389207 2.367329 -2.472050 0.692379 2.548834
wb_dma/wire_mast1_pt_out -1.958075 -0.449076 1.689900 0.682629 2.680292 2.809119 1.530341 -2.331922 -0.589063 -0.382902 0.363854 0.413761 -0.730540 1.109967 0.867348 0.395694 -0.671656 1.810359 1.025467 1.959847
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_sel/always_48 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_ch_sel/always_43 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_ch_sel/always_42 2.599273 -1.518755 -3.450279 -4.633154 3.829026 -2.260816 -1.940865 0.135248 1.083876 4.703690 -0.531493 -2.551633 -1.149000 -3.005662 1.264330 -1.102926 0.477466 -0.934314 -2.677243 1.299116
wb_dma_ch_sel/always_40 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_ch_sel/always_47 -1.732394 -0.972171 -2.180772 -0.311316 -2.976386 2.062396 0.554558 -0.023895 2.447251 0.302385 1.915754 -0.730185 0.885291 -0.356000 1.709680 -0.194189 0.347704 -0.946501 2.868143 0.108834
wb_dma_ch_sel/always_46 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_sel/always_45 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_ch_sel/always_44 -2.356822 -2.173538 0.530479 3.145139 -0.130108 -2.705814 -0.304651 0.878427 -0.262331 -0.020360 2.246409 -2.760312 1.062348 -0.887570 -3.017360 -0.370641 -3.073198 1.016374 2.105632 -2.272809
wb_dma_ch_sel/assign_152_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_rf/input_ndnr 1.821900 -0.161152 -0.720991 -0.295538 0.854261 -0.628935 3.063605 0.162101 2.575407 2.238354 1.901514 3.141141 1.094422 -2.855865 0.683553 2.594792 3.443838 2.058649 0.563494 -1.585572
wb_dma_de/always_4/if_1/stmt_1 -1.242003 0.455039 -0.220245 -0.935395 2.344840 -0.106482 1.857876 -0.309378 1.934554 4.683702 -0.633143 1.858287 -2.700482 -0.921334 1.454168 1.748461 1.327787 -0.841795 0.644413 -2.325049
wb_dma_wb_if/wire_wb_addr_o -0.278402 -0.670337 -0.281391 0.679231 1.185875 1.518422 -0.489619 -0.528130 1.484767 0.240999 1.276066 -2.933968 2.358743 0.204738 -0.793711 3.683315 2.310750 0.739616 3.757186 1.143300
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_sel/assign_111_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_wb_slv/assign_2_pt_sel 0.650808 -0.209305 -1.671750 -3.465622 1.018568 2.689680 1.609714 -3.340197 -0.578930 -1.818903 -0.346707 -1.330762 -1.020815 -2.257066 0.816600 1.762219 1.637316 2.924753 1.059660 7.515137
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -1.548408 2.538075 -0.597161 -0.280565 -1.485417 0.246514 1.718095 1.684616 3.226399 0.806339 3.047868 0.564551 -1.774632 -0.002249 0.554139 1.274767 1.729480 -3.208648 1.136723 -2.516913
wb_dma_ch_sel/assign_144_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_de/input_pointer 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.925960 1.520207 0.001014 0.392248 0.980451 -0.520082 3.710192 -0.011378 2.653348 1.354650 5.865553 -1.690255 -1.270282 -2.269861 -0.405290 0.917444 -0.467876 2.317216 -1.383617 -0.004032
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -2.611399 0.997731 -0.133438 2.649755 0.623010 -0.790613 2.739169 1.659271 0.482513 0.799511 3.986788 -1.336950 -2.757843 1.326619 0.289886 -3.085886 -3.501376 -0.364681 -0.896043 -3.174128
wb_dma_ch_rf/input_wb_rf_adr -0.126709 -0.700697 -1.800300 -2.748214 -1.482022 2.562564 1.534551 -2.272584 -2.959038 2.967611 2.259303 -2.277622 -0.915481 3.919491 -4.778336 -0.685161 2.213219 -0.301095 -1.364114 -0.213873
wb_dma_ch_sel/input_pointer0 0.334057 -1.536696 -0.440325 1.293683 0.229344 0.039878 3.058091 0.480511 0.349323 1.860873 1.569100 3.987415 1.208956 -2.103904 0.550703 0.468492 1.135705 3.328200 1.872049 -2.857246
wb_dma_ch_sel/input_pointer1 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma_ch_sel/input_pointer2 -1.908746 0.602093 0.146538 1.746152 0.575228 0.111956 1.573189 0.947535 -0.889929 1.649867 2.688573 -0.934068 -1.247446 0.180872 -0.435085 -2.001795 -2.140202 2.873734 0.224256 -0.230706
wb_dma_ch_sel/input_pointer3 -1.068168 -1.842288 -0.046457 1.068367 2.311125 -0.573335 2.412942 -0.262490 0.758498 0.929343 2.121458 1.084366 -0.142366 -1.146099 1.059181 -2.707053 -2.886461 1.681373 -1.303136 -3.157382
wb_dma_de/reg_chunk_0 -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_sel/assign_151_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/assign_138_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_sel/reg_am0 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma/assign_2_dma_req -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.364399 -2.572634 0.378534 1.240325 -2.749300 0.557052 1.267701 0.661392 -2.554356 0.720641 0.452088 2.490280 -0.072224 -3.018706 -0.484578 0.270461 -0.393820 3.734901 1.448217 -2.978304
wb_dma_ch_rf/wire_ch_csr 1.547306 -1.139162 -2.065582 -1.914865 -0.657285 -4.249192 -0.072962 0.127779 0.980187 -0.236624 -1.994478 -1.889295 -0.875930 -2.076332 -1.651273 2.033523 2.199803 -3.583570 -0.843667 -1.022034
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.794285 -0.992444 -2.531122 2.064525 -0.459896 0.286926 -0.262884 1.122848 1.101441 1.072241 4.402406 -4.025740 1.967227 0.721171 -0.791099 -1.238489 -1.285229 1.345842 4.118185 1.745182
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_sel/assign_118_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_ch_rf/input_de_adr1_we -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_wb_mast/input_mast_din -0.016780 1.340186 -1.804402 -1.139817 1.910816 0.579504 2.239586 -0.774731 2.510403 1.959017 1.277209 -0.218075 0.895674 0.067957 1.180966 -1.312633 1.786626 2.744262 0.172564 4.184445
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -2.784438 1.946254 -1.419065 1.068717 -1.480174 -3.127503 2.292595 3.034351 2.343630 -3.878885 1.645060 -2.375716 1.521838 -0.468980 -3.510228 -1.936357 3.300013 0.172395 0.928394 -2.718673
wb_dma_de/always_2/if_1/stmt_1 -2.356822 -2.173538 0.530479 3.145139 -0.130108 -2.705814 -0.304651 0.878427 -0.262331 -0.020360 2.246409 -2.760312 1.062348 -0.887570 -3.017360 -0.370641 -3.073198 1.016374 2.105632 -2.272809
wb_dma_de/assign_65_done/expr_1 0.003861 0.740035 -0.514941 -2.352798 1.242882 1.302880 2.193383 -0.240178 0.265643 2.486294 -0.613955 2.724038 -3.264657 -2.063400 1.853155 0.510710 1.551187 0.545557 -0.678238 -0.851796
wb_dma_ch_sel/reg_de_start_r -1.203196 2.391904 -0.746374 -1.193622 -2.491994 0.235339 1.191368 2.096374 0.847956 1.648493 0.687267 0.290851 -4.151044 -0.920354 0.380127 1.140292 1.889080 -2.642498 0.252272 -2.472818
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/input_dma_rest -1.244255 -3.106210 -1.848213 0.373134 1.425245 0.136833 1.933513 -1.429076 1.192567 -0.365165 1.806644 -0.202289 1.203856 -0.551571 1.682898 -3.369622 -3.099585 1.201461 0.094010 -0.438675
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.680919 -2.831168 -0.748265 0.826975 3.134452 -0.488858 2.751406 -0.045901 0.447355 0.656017 0.288072 3.949442 1.819810 -1.362333 1.228711 -2.142446 -0.380310 2.304004 0.495326 -3.708692
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_de/wire_de_csr 0.180301 -0.547560 -0.793279 0.326409 1.498541 -0.469536 3.211453 -0.596174 2.079203 1.033828 3.472940 1.970983 0.328308 -1.431669 1.734776 -1.548705 -1.501252 1.770877 -1.674864 -1.201586
wb_dma_ch_sel/reg_ndnr 1.821900 -0.161152 -0.720991 -0.295538 0.854261 -0.628935 3.063605 0.162101 2.575407 2.238354 1.901514 3.141141 1.094422 -2.855865 0.683553 2.594792 3.443838 2.058649 0.563494 -1.585572
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_sel/reg_txsz 0.753760 2.156552 0.040523 -0.679828 -1.272968 0.834021 2.210668 0.333805 -1.288814 1.961457 -0.761557 4.888215 -2.764602 -0.528315 1.247283 0.872875 1.885244 1.143001 -0.153463 0.393297
wb_dma_rf/always_1/case_1/stmt_10 -2.763848 1.972555 1.735621 1.851419 -0.281020 2.561611 0.288792 0.716582 -0.816173 1.598854 -0.261303 -0.303745 -0.487638 2.060738 -0.644080 0.073324 1.052251 3.063322 2.533379 0.870505
wb_dma_ch_pri_enc/inst_u28 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u29 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/wire_de_adr1 -0.011768 -2.086049 -0.289082 0.559594 0.061223 1.442994 0.629493 -0.867955 -0.042024 0.310440 -0.547441 1.982539 2.384168 -0.572124 0.517693 0.755467 1.135804 2.229694 2.920007 0.109247
wb_dma_ch_arb/always_2/block_1/case_1 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_de/always_18/stmt_1/expr_1 0.635799 2.082954 0.947074 4.289306 0.426045 0.078750 2.254336 -0.395284 2.426571 2.054945 3.006143 -1.230716 1.650562 2.758600 0.428066 4.397920 1.160128 1.839956 1.174789 0.790036
wb_dma_ch_arb/always_1/if_1 2.401771 -2.031837 -1.247181 -1.106094 -0.590520 -1.170699 1.483887 1.958858 -0.481457 -1.782761 2.123306 0.617795 0.970239 -5.125077 -1.995300 1.775706 2.960689 1.710766 0.761537 -3.665118
wb_dma_ch_pri_enc/inst_u20 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u21 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u22 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u23 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u24 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u25 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u26 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_pri_enc/inst_u27 -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/wire_dma_busy -3.471415 -1.887569 1.013051 0.689014 0.504533 -1.634978 2.195047 -3.866380 0.333374 0.012240 -3.458175 4.021410 -1.560540 1.314353 0.555879 -0.412882 -3.015514 -2.845752 0.243782 -1.751976
wb_dma_ch_sel/reg_ack_o -1.820888 1.611323 -0.492058 1.098842 0.637254 -0.915340 3.711307 0.585790 1.715365 0.126575 5.236732 -0.131657 -2.050381 -0.152864 0.293916 -2.246947 -2.475824 0.285162 -1.488121 -1.077404
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_rf/reg_csr_r -1.397980 -0.120241 0.728818 -0.776126 3.439198 -0.760577 -0.605828 1.954248 -1.146044 1.548118 -1.578201 -0.674632 -2.961514 -1.019555 -0.305703 -2.479796 -1.253429 -0.500357 -1.705367 -4.650636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.896279 -2.082806 -0.644006 -0.642749 1.424185 -1.380251 -0.102306 -0.428286 2.404564 3.307638 -1.210656 -4.379890 -1.527024 -1.833877 -1.268793 2.126253 1.046217 -1.504213 2.167171 -1.975641
assert_wb_dma_ch_sel -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_rf/always_27/stmt_1/expr_1 -0.402681 2.327955 -0.641397 -1.911187 -0.638503 -0.259704 2.007460 2.097931 0.750949 0.486502 1.435122 0.615821 -4.804084 -1.735711 0.458786 0.241149 1.225642 -2.865932 -1.676929 -3.552140
wb_dma_ch_sel/inst_ch2 -1.908746 0.602093 0.146538 1.746152 0.575228 0.111956 1.573189 0.947535 -0.889929 1.649867 2.688573 -0.934068 -1.247446 0.180872 -0.435085 -2.001795 -2.140202 2.873734 0.224256 -0.230706
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_ch_sel/assign_122_valid -1.667252 -0.025683 -0.524889 -0.691864 1.507374 -1.660266 1.388034 0.156092 2.294292 3.700059 -0.042926 -0.722795 -2.734821 -1.278366 0.084833 1.421034 0.640969 -1.984504 0.165233 -2.863617
wb_dma_rf/wire_dma_abort -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_de/assign_67_dma_done_all/expr_1 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
wb_dma_de/always_4/if_1/cond -1.443305 -0.175779 -0.322467 -2.048903 1.011332 1.316630 1.114898 -0.149290 -0.552774 3.165463 -2.345442 1.566056 -3.953298 -1.646615 1.218069 0.810939 1.253978 -0.295676 0.816932 -1.765268
wb_dma_de/always_3/if_1/if_1/stmt_1 0.167162 -1.588034 -3.206131 -1.299689 -1.623713 2.573811 0.236089 -0.149283 1.647805 -0.167323 0.850072 0.302175 2.759788 -1.001068 1.345253 0.636665 3.168025 0.672924 4.697084 2.268175
wb_dma_wb_slv/always_3/stmt_1/expr_1 -1.391191 1.218530 -1.165314 -0.111390 -2.824989 -0.768440 1.120944 3.745940 -0.597930 -3.383238 0.432170 -2.610816 -0.078737 -2.046781 -2.551671 -2.163442 3.269830 2.030926 0.011393 -2.720734
wb_dma_ch_sel/assign_156_req_p0 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
assert_wb_dma_ch_arb/input_advance -1.599039 -1.522012 -0.616665 -1.452023 1.859386 0.667429 0.046985 -0.720538 1.790730 3.519936 -2.187581 -2.037278 -0.962224 -1.883201 -0.220072 3.384747 3.285249 -0.066830 3.240109 -0.652381
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -3.086519 -0.925611 0.325708 1.365082 1.018104 -0.698674 0.581302 -0.064715 1.090590 1.109082 1.471580 -3.767534 -1.026141 -0.105626 -1.291537 0.278765 -1.591553 -0.335727 1.254808 -1.632611
wb_dma_ch_rf/reg_ch_tot_sz_r -0.406524 2.282255 0.069707 -0.406341 -0.079500 -0.107100 2.046458 -1.863270 2.894640 1.981473 -1.357764 6.451543 -0.123934 2.134277 1.954565 1.807811 2.381107 -2.733538 1.675376 1.609748
wb_dma_ch_rf/wire_ch_adr0 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_ch_rf/wire_ch_adr1 -0.252548 1.344491 1.366709 2.449485 -0.334862 1.758907 0.211833 1.757538 -2.214529 1.422780 -0.382171 2.162014 0.524893 1.941413 -1.731995 2.439909 2.630369 2.498580 5.125632 -0.140970
wb_dma/wire_ch0_adr0 -2.538075 -0.689902 -1.833678 1.481965 0.851318 -2.874880 0.092005 0.846952 1.874179 3.237303 2.487976 -6.319301 -0.004102 0.075122 -1.948069 -1.290074 -1.698431 0.727725 0.878336 0.460156
wb_dma/wire_ch0_adr1 -1.516821 0.794181 1.178494 1.746728 0.870081 2.033952 -0.106236 0.078206 0.336724 0.480509 0.907655 -1.653172 0.515109 1.608515 -0.642095 3.219886 1.402015 0.397306 3.473042 -0.084232
wb_dma_ch_pri_enc/wire_pri24_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma/input_dma_rest_i -1.244255 -3.106210 -1.848213 0.373134 1.425245 0.136833 1.933513 -1.429076 1.192567 -0.365165 1.806644 -0.202289 1.203856 -0.551571 1.682898 -3.369622 -3.099585 1.201461 0.094010 -0.438675
wb_dma_inc30r/assign_1_out -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_sel/assign_133_req_p0 1.288982 -0.176164 1.767648 0.625061 2.129533 -2.060811 0.032392 0.523165 -0.137724 0.983721 -0.144829 1.129085 -0.315356 -1.635238 -2.317049 5.915875 2.724992 -1.369643 1.301902 -4.248230
wb_dma_ch_rf/always_23 -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_inc30r/reg_out_r 0.097949 -1.670899 -3.810242 0.897233 -3.371014 0.692672 -1.350769 0.436861 -0.241605 1.997891 1.897332 1.084430 1.581095 0.694310 0.488645 0.430943 0.482295 -0.914504 6.889612 3.633831
wb_dma/wire_pointer2 -1.908746 0.602093 0.146538 1.746152 0.575228 0.111956 1.573189 0.947535 -0.889929 1.649867 2.688573 -0.934068 -1.247446 0.180872 -0.435085 -2.001795 -2.140202 2.873734 0.224256 -0.230706
wb_dma_ch_rf/always_20 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma/wire_pointer0 0.334057 -1.536696 -0.440325 1.293683 0.229344 0.039878 3.058091 0.480511 0.349323 1.860873 1.569100 3.987415 1.208956 -2.103904 0.550703 0.468492 1.135705 3.328200 1.872049 -2.857246
wb_dma/wire_pointer1 -1.591502 -0.649008 -0.050959 0.754036 1.104307 0.294903 3.162436 0.153436 0.854775 2.669151 2.399909 1.275503 -1.517580 -1.986097 0.693414 -0.030254 -0.535478 2.340189 0.521816 -2.703348
wb_dma/wire_mast0_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_rf/always_26 -0.921447 2.818649 0.028706 -1.837286 -1.438612 2.457197 0.581084 3.238570 0.403426 -0.993976 2.432458 0.482441 -3.794519 -1.101650 1.061675 -1.207451 1.033107 -2.218376 -0.730145 -3.612674
wb_dma_de/always_23/block_1/case_1/block_5 0.301328 -1.390205 -1.411238 -2.737220 -2.358438 -1.287223 -0.003227 0.442685 2.479036 3.431064 -4.852993 2.611115 0.601393 -2.495350 2.060392 -3.700897 1.643887 1.072114 -1.977419 -0.655282
wb_dma_ch_sel/assign_144_req_p0/expr_1 -1.274540 1.157004 0.212074 -0.042629 1.425871 -1.298435 1.021365 1.188061 1.519833 2.721443 0.302938 -1.579672 -2.802551 -0.732506 -1.094754 3.108702 2.037790 -2.023884 1.008389 -3.171248
wb_dma_ch_rf/wire_ch_am0_we -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma_ch_rf/always_25 -2.786410 -0.561443 -0.989154 -0.322446 -2.808445 3.505686 -0.784592 0.783206 1.329484 -0.854264 1.148536 -0.562373 0.578237 0.609899 1.300989 -1.460009 -0.117067 -1.204611 3.866565 -0.390442
wb_dma/wire_dma_rest -1.244255 -3.106210 -1.848213 0.373134 1.425245 0.136833 1.933513 -1.429076 1.192567 -0.365165 1.806644 -0.202289 1.203856 -0.551571 1.682898 -3.369622 -3.099585 1.201461 0.094010 -0.438675
wb_dma_wb_mast/input_mast_adr -0.278402 -0.670337 -0.281391 0.679231 1.185875 1.518422 -0.489619 -0.528130 1.484767 0.240999 1.276066 -2.933968 2.358743 0.204738 -0.793711 3.683315 2.310750 0.739616 3.757186 1.143300
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365224 -2.241730 0.481772 2.466288 -2.128847 -0.957335 1.789407 0.489927 0.100128 2.172524 3.064959 0.854729 0.404752 -2.542352 -0.250631 -0.051689 -2.131365 3.077383 0.265854 -3.721265
wb_dma_ch_sel/always_44/case_1 -2.356822 -2.173538 0.530479 3.145139 -0.130108 -2.705814 -0.304651 0.878427 -0.262331 -0.020360 2.246409 -2.760312 1.062348 -0.887570 -3.017360 -0.370641 -3.073198 1.016374 2.105632 -2.272809
wb_dma/wire_ch0_am0 -1.539568 -1.435063 -1.556089 0.084738 0.641973 -0.729614 -0.550089 -1.266989 2.177608 4.307151 -1.214976 -3.820121 1.121367 0.854135 0.434199 -0.149987 0.088189 0.844007 1.017996 2.160710
wb_dma/wire_ch0_am1 -1.732394 -0.972171 -2.180772 -0.311316 -2.976386 2.062396 0.554558 -0.023895 2.447251 0.302385 1.915754 -0.730185 0.885291 -0.356000 1.709680 -0.194189 0.347704 -0.946501 2.868143 0.108834
wb_dma_ch_rf/always_19/if_1 -1.829164 0.534780 0.067192 -0.650865 1.333926 1.591604 -0.429818 -1.726361 1.485898 2.817944 -1.397359 0.729913 -0.925913 1.986362 2.290288 0.113469 -0.803178 -1.572954 0.797401 1.326472
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.419265 -3.180471 -0.519013 1.887388 -0.601641 -3.166313 -1.174628 -0.000104 1.547061 2.436956 0.217148 -4.243145 1.437690 -0.356939 -1.642272 -1.008656 -2.529195 -0.387637 0.848288 -1.924748
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.492662 -0.818017 -1.408925 1.613480 2.592309 -2.570408 0.240357 3.339992 -0.863668 5.523410 -5.071717 -1.547630 -0.729603 1.620939 1.164584 -1.014995 2.945731 1.376616 -2.230938 -4.768256
wb_dma_de/always_18/stmt_1/expr_1/expr_1 0.364615 0.919334 0.226493 4.215250 -0.007594 -1.179860 3.143197 -1.307987 2.637004 2.380219 2.580730 -1.399052 1.479047 1.966048 0.613689 2.450163 -0.273960 2.906649 -0.153680 1.773548
wb_dma_de/always_3/if_1 0.123619 -0.141515 -1.884043 0.150671 -1.707302 2.919370 0.567557 0.437705 1.103904 -0.874131 1.655249 -0.023580 2.390760 0.269709 0.501569 2.545849 3.576853 0.406722 5.180151 1.435508
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/assign_16_ch_adr1_we -0.262903 0.410978 1.136744 2.051999 0.001486 2.343740 0.719172 0.589190 -0.943637 -0.185130 0.192779 1.634666 1.287013 1.148547 -0.558376 3.421361 2.639235 1.513339 4.394505 -1.014344
wb_dma_wb_if/wire_wbm_data_o -3.251257 -2.611794 -0.878025 1.103273 -0.653989 0.845795 0.104594 -3.086502 -0.469155 -0.807744 -2.609047 -2.746755 2.004708 0.814292 -0.812958 1.166649 -0.544933 1.917276 4.988671 3.691137
wb_dma_ch_pri_enc/wire_pri_out_tmp -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.999728 -1.462391 -0.518077 -1.206584 1.683895 0.694967 1.522317 -0.533808 2.021552 3.434496 -0.959802 -0.002149 -1.063733 -2.722306 0.309988 3.733793 3.447414 0.412053 2.781119 -2.199013
wb_dma_ch_sel/always_48/case_1/stmt_1 1.865223 -1.785092 -1.479996 -0.974424 0.931547 -1.900562 1.790122 1.386715 2.370453 -1.708781 3.765798 0.249757 2.465734 -4.325806 -1.796770 1.858335 2.843144 0.137203 1.133566 -3.558281
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
assert_wb_dma_ch_arb/input_grant0 -1.599039 -1.522012 -0.616665 -1.452023 1.859386 0.667429 0.046985 -0.720538 1.790730 3.519936 -2.187581 -2.037278 -0.962224 -1.883201 -0.220072 3.384747 3.285249 -0.066830 3.240109 -0.652381
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_pri_enc/wire_pri18_out -1.521302 -0.983074 -0.015060 -0.525994 0.228367 1.909912 2.203742 -0.092058 -1.497542 1.651313 0.101137 2.051644 -2.619370 -2.086077 1.184470 -1.152756 -0.751413 2.656741 0.370961 -1.674908
wb_dma_de/assign_6_adr0_cnt_next -1.697758 -3.445492 -0.827706 -0.233521 -1.375939 1.149718 -2.133079 -1.382326 1.796565 2.248364 -2.534682 0.400855 2.036460 0.454383 2.286454 -1.504279 -0.997053 -1.153498 2.363316 0.062159
wb_dma_ch_rf/reg_ch_err -1.200071 -1.078542 -0.562680 -0.622032 -0.325523 -0.415549 2.066466 1.431432 -0.818751 1.600001 0.577654 -0.906717 -3.244324 -3.647815 -1.108359 0.728286 1.025766 1.333349 0.623416 -3.559299
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.650750 -1.826911 -0.013965 -0.065535 1.257576 1.423073 2.439737 -1.138458 1.559693 2.785004 0.538283 1.760600 -0.633740 -2.110122 1.445143 1.477909 0.614904 1.601386 1.824993 -2.393311
wb_dma_wb_slv/input_wb_addr_i -2.900023 0.288669 0.328718 -1.946326 1.273908 -0.373801 -0.934256 1.644660 -5.309131 -1.087391 -0.623237 -5.655392 -5.523252 -0.653443 -4.650239 -3.047075 0.249916 0.993421 0.992605 4.121117
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.568960 -1.195127 -0.167759 -0.933476 -0.112441 3.074061 0.145271 -1.007043 -1.892975 0.870392 -1.656550 0.597727 -1.289514 -0.512827 1.317070 -1.123232 -0.562212 2.237486 1.400674 1.284012
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.577635 1.298902 -0.447698 -1.234735 2.446651 -0.106129 2.239947 -0.624401 2.892913 3.284623 0.837745 2.427038 -1.088060 -0.849020 1.923653 1.566774 1.788169 -0.283194 -0.743640 -0.528807
