
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20002260 	.word	0x20002260
}
   4:	000025f5 	.word	0x000025f5
   8:	0000646f 	.word	0x0000646f
   c:	000025e1 	.word	0x000025e1
  10:	000025e1 	.word	0x000025e1
  14:	000025e1 	.word	0x000025e1
  18:	000025e1 	.word	0x000025e1
	...
  2c:	00002435 	.word	0x00002435
  30:	000025e1 	.word	0x000025e1
  34:	00000000 	.word	0x00000000
  38:	000023e1 	.word	0x000023e1
  3c:	000025e1 	.word	0x000025e1

00000040 <_irq_vector_table>:
  40:	00002399 00002399 00002399 00002399     .#...#...#...#..
  50:	00002399 00002399 00002399 00002399     .#...#...#...#..
  60:	00002399 00002399 00002399 00002399     .#...#...#...#..
  70:	00002399 00002399 00002399 00002399     .#...#...#...#..
  80:	00002399 00002399 00002399 00002399     .#...#...#...#..
  90:	00002399 00002399 00002399 00002399     .#...#...#...#..
  a0:	00002399 00002399 00002399 00002399     .#...#...#...#..
  b0:	00002399 00002399 00002399 00002399     .#...#...#...#..
  c0:	00002399 00002399 00002399 00002399     .#...#...#...#..
  d0:	00002399 00002399 00002399 00002399     .#...#...#...#..
  e0:	00002399 00002399 00002399 00002399     .#...#...#...#..
  f0:	00002399 00002399 00002399 00002399     .#...#...#...#..

Disassembly of section text:

00000100 <__aeabi_drsub>:
     100:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     104:	e002      	b.n	10c <__adddf3>
     106:	bf00      	nop

00000108 <__aeabi_dsub>:
     108:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000010c <__adddf3>:
     10c:	b530      	push	{r4, r5, lr}
     10e:	ea4f 0441 	mov.w	r4, r1, lsl #1
     112:	ea4f 0543 	mov.w	r5, r3, lsl #1
     116:	ea94 0f05 	teq	r4, r5
     11a:	bf08      	it	eq
     11c:	ea90 0f02 	teqeq	r0, r2
     120:	bf1f      	itttt	ne
     122:	ea54 0c00 	orrsne.w	ip, r4, r0
     126:	ea55 0c02 	orrsne.w	ip, r5, r2
     12a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     12e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     132:	f000 80e2 	beq.w	2fa <__data_size+0x122>
     136:	ea4f 5454 	mov.w	r4, r4, lsr #21
     13a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     13e:	bfb8      	it	lt
     140:	426d      	neglt	r5, r5
     142:	dd0c      	ble.n	15e <CONFIG_IDLE_STACK_SIZE+0x1e>
     144:	442c      	add	r4, r5
     146:	ea80 0202 	eor.w	r2, r0, r2
     14a:	ea81 0303 	eor.w	r3, r1, r3
     14e:	ea82 0000 	eor.w	r0, r2, r0
     152:	ea83 0101 	eor.w	r1, r3, r1
     156:	ea80 0202 	eor.w	r2, r0, r2
     15a:	ea81 0303 	eor.w	r3, r1, r3
     15e:	2d36      	cmp	r5, #54	; 0x36
     160:	bf88      	it	hi
     162:	bd30      	pophi	{r4, r5, pc}
     164:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     168:	ea4f 3101 	mov.w	r1, r1, lsl #12
     16c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     170:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     174:	d002      	beq.n	17c <CONFIG_IDLE_STACK_SIZE+0x3c>
     176:	4240      	negs	r0, r0
     178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     17c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     180:	ea4f 3303 	mov.w	r3, r3, lsl #12
     184:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     188:	d002      	beq.n	190 <CONFIG_IDLE_STACK_SIZE+0x50>
     18a:	4252      	negs	r2, r2
     18c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     190:	ea94 0f05 	teq	r4, r5
     194:	f000 80a7 	beq.w	2e6 <__data_size+0x10e>
     198:	f1a4 0401 	sub.w	r4, r4, #1
     19c:	f1d5 0e20 	rsbs	lr, r5, #32
     1a0:	db0d      	blt.n	1be <CONFIG_IDLE_STACK_SIZE+0x7e>
     1a2:	fa02 fc0e 	lsl.w	ip, r2, lr
     1a6:	fa22 f205 	lsr.w	r2, r2, r5
     1aa:	1880      	adds	r0, r0, r2
     1ac:	f141 0100 	adc.w	r1, r1, #0
     1b0:	fa03 f20e 	lsl.w	r2, r3, lr
     1b4:	1880      	adds	r0, r0, r2
     1b6:	fa43 f305 	asr.w	r3, r3, r5
     1ba:	4159      	adcs	r1, r3
     1bc:	e00e      	b.n	1dc <__data_size+0x4>
     1be:	f1a5 0520 	sub.w	r5, r5, #32
     1c2:	f10e 0e20 	add.w	lr, lr, #32
     1c6:	2a01      	cmp	r2, #1
     1c8:	fa03 fc0e 	lsl.w	ip, r3, lr
     1cc:	bf28      	it	cs
     1ce:	f04c 0c02 	orrcs.w	ip, ip, #2
     1d2:	fa43 f305 	asr.w	r3, r3, r5
     1d6:	18c0      	adds	r0, r0, r3
     1d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     1dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     1e0:	d507      	bpl.n	1f2 <__data_size+0x1a>
     1e2:	f04f 0e00 	mov.w	lr, #0
     1e6:	f1dc 0c00 	rsbs	ip, ip, #0
     1ea:	eb7e 0000 	sbcs.w	r0, lr, r0
     1ee:	eb6e 0101 	sbc.w	r1, lr, r1
     1f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     1f6:	d31b      	bcc.n	230 <__data_size+0x58>
     1f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     1fc:	d30c      	bcc.n	218 <__data_size+0x40>
     1fe:	0849      	lsrs	r1, r1, #1
     200:	ea5f 0030 	movs.w	r0, r0, rrx
     204:	ea4f 0c3c 	mov.w	ip, ip, rrx
     208:	f104 0401 	add.w	r4, r4, #1
     20c:	ea4f 5244 	mov.w	r2, r4, lsl #21
     210:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     214:	f080 809a 	bcs.w	34c <__data_size+0x174>
     218:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     21c:	bf08      	it	eq
     21e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     222:	f150 0000 	adcs.w	r0, r0, #0
     226:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     22a:	ea41 0105 	orr.w	r1, r1, r5
     22e:	bd30      	pop	{r4, r5, pc}
     230:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     234:	4140      	adcs	r0, r0
     236:	eb41 0101 	adc.w	r1, r1, r1
     23a:	3c01      	subs	r4, #1
     23c:	bf28      	it	cs
     23e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     242:	d2e9      	bcs.n	218 <__data_size+0x40>
     244:	f091 0f00 	teq	r1, #0
     248:	bf04      	itt	eq
     24a:	4601      	moveq	r1, r0
     24c:	2000      	moveq	r0, #0
     24e:	fab1 f381 	clz	r3, r1
     252:	bf08      	it	eq
     254:	3320      	addeq	r3, #32
     256:	f1a3 030b 	sub.w	r3, r3, #11
     25a:	f1b3 0220 	subs.w	r2, r3, #32
     25e:	da0c      	bge.n	27a <__data_size+0xa2>
     260:	320c      	adds	r2, #12
     262:	dd08      	ble.n	276 <__data_size+0x9e>
     264:	f102 0c14 	add.w	ip, r2, #20
     268:	f1c2 020c 	rsb	r2, r2, #12
     26c:	fa01 f00c 	lsl.w	r0, r1, ip
     270:	fa21 f102 	lsr.w	r1, r1, r2
     274:	e00c      	b.n	290 <__data_size+0xb8>
     276:	f102 0214 	add.w	r2, r2, #20
     27a:	bfd8      	it	le
     27c:	f1c2 0c20 	rsble	ip, r2, #32
     280:	fa01 f102 	lsl.w	r1, r1, r2
     284:	fa20 fc0c 	lsr.w	ip, r0, ip
     288:	bfdc      	itt	le
     28a:	ea41 010c 	orrle.w	r1, r1, ip
     28e:	4090      	lslle	r0, r2
     290:	1ae4      	subs	r4, r4, r3
     292:	bfa2      	ittt	ge
     294:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     298:	4329      	orrge	r1, r5
     29a:	bd30      	popge	{r4, r5, pc}
     29c:	ea6f 0404 	mvn.w	r4, r4
     2a0:	3c1f      	subs	r4, #31
     2a2:	da1c      	bge.n	2de <__data_size+0x106>
     2a4:	340c      	adds	r4, #12
     2a6:	dc0e      	bgt.n	2c6 <__data_size+0xee>
     2a8:	f104 0414 	add.w	r4, r4, #20
     2ac:	f1c4 0220 	rsb	r2, r4, #32
     2b0:	fa20 f004 	lsr.w	r0, r0, r4
     2b4:	fa01 f302 	lsl.w	r3, r1, r2
     2b8:	ea40 0003 	orr.w	r0, r0, r3
     2bc:	fa21 f304 	lsr.w	r3, r1, r4
     2c0:	ea45 0103 	orr.w	r1, r5, r3
     2c4:	bd30      	pop	{r4, r5, pc}
     2c6:	f1c4 040c 	rsb	r4, r4, #12
     2ca:	f1c4 0220 	rsb	r2, r4, #32
     2ce:	fa20 f002 	lsr.w	r0, r0, r2
     2d2:	fa01 f304 	lsl.w	r3, r1, r4
     2d6:	ea40 0003 	orr.w	r0, r0, r3
     2da:	4629      	mov	r1, r5
     2dc:	bd30      	pop	{r4, r5, pc}
     2de:	fa21 f004 	lsr.w	r0, r1, r4
     2e2:	4629      	mov	r1, r5
     2e4:	bd30      	pop	{r4, r5, pc}
     2e6:	f094 0f00 	teq	r4, #0
     2ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     2ee:	bf06      	itte	eq
     2f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     2f4:	3401      	addeq	r4, #1
     2f6:	3d01      	subne	r5, #1
     2f8:	e74e      	b.n	198 <CONFIG_IDLE_STACK_SIZE+0x58>
     2fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     2fe:	bf18      	it	ne
     300:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     304:	d029      	beq.n	35a <__data_size+0x182>
     306:	ea94 0f05 	teq	r4, r5
     30a:	bf08      	it	eq
     30c:	ea90 0f02 	teqeq	r0, r2
     310:	d005      	beq.n	31e <__data_size+0x146>
     312:	ea54 0c00 	orrs.w	ip, r4, r0
     316:	bf04      	itt	eq
     318:	4619      	moveq	r1, r3
     31a:	4610      	moveq	r0, r2
     31c:	bd30      	pop	{r4, r5, pc}
     31e:	ea91 0f03 	teq	r1, r3
     322:	bf1e      	ittt	ne
     324:	2100      	movne	r1, #0
     326:	2000      	movne	r0, #0
     328:	bd30      	popne	{r4, r5, pc}
     32a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     32e:	d105      	bne.n	33c <__data_size+0x164>
     330:	0040      	lsls	r0, r0, #1
     332:	4149      	adcs	r1, r1
     334:	bf28      	it	cs
     336:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     33a:	bd30      	pop	{r4, r5, pc}
     33c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     340:	bf3c      	itt	cc
     342:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     346:	bd30      	popcc	{r4, r5, pc}
     348:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     34c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     350:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     354:	f04f 0000 	mov.w	r0, #0
     358:	bd30      	pop	{r4, r5, pc}
     35a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     35e:	bf1a      	itte	ne
     360:	4619      	movne	r1, r3
     362:	4610      	movne	r0, r2
     364:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     368:	bf1c      	itt	ne
     36a:	460b      	movne	r3, r1
     36c:	4602      	movne	r2, r0
     36e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     372:	bf06      	itte	eq
     374:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     378:	ea91 0f03 	teqeq	r1, r3
     37c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     380:	bd30      	pop	{r4, r5, pc}
     382:	bf00      	nop

00000384 <__aeabi_ui2d>:
     384:	f090 0f00 	teq	r0, #0
     388:	bf04      	itt	eq
     38a:	2100      	moveq	r1, #0
     38c:	4770      	bxeq	lr
     38e:	b530      	push	{r4, r5, lr}
     390:	f44f 6480 	mov.w	r4, #1024	; 0x400
     394:	f104 0432 	add.w	r4, r4, #50	; 0x32
     398:	f04f 0500 	mov.w	r5, #0
     39c:	f04f 0100 	mov.w	r1, #0
     3a0:	e750      	b.n	244 <__data_size+0x6c>
     3a2:	bf00      	nop

000003a4 <__aeabi_i2d>:
     3a4:	f090 0f00 	teq	r0, #0
     3a8:	bf04      	itt	eq
     3aa:	2100      	moveq	r1, #0
     3ac:	4770      	bxeq	lr
     3ae:	b530      	push	{r4, r5, lr}
     3b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
     3b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
     3b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     3bc:	bf48      	it	mi
     3be:	4240      	negmi	r0, r0
     3c0:	f04f 0100 	mov.w	r1, #0
     3c4:	e73e      	b.n	244 <__data_size+0x6c>
     3c6:	bf00      	nop

000003c8 <__aeabi_f2d>:
     3c8:	0042      	lsls	r2, r0, #1
     3ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
     3ce:	ea4f 0131 	mov.w	r1, r1, rrx
     3d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
     3d6:	bf1f      	itttt	ne
     3d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     3dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     3e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     3e4:	4770      	bxne	lr
     3e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     3ea:	bf08      	it	eq
     3ec:	4770      	bxeq	lr
     3ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     3f2:	bf04      	itt	eq
     3f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     3f8:	4770      	bxeq	lr
     3fa:	b530      	push	{r4, r5, lr}
     3fc:	f44f 7460 	mov.w	r4, #896	; 0x380
     400:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     404:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     408:	e71c      	b.n	244 <__data_size+0x6c>
     40a:	bf00      	nop

0000040c <__aeabi_ul2d>:
     40c:	ea50 0201 	orrs.w	r2, r0, r1
     410:	bf08      	it	eq
     412:	4770      	bxeq	lr
     414:	b530      	push	{r4, r5, lr}
     416:	f04f 0500 	mov.w	r5, #0
     41a:	e00a      	b.n	432 <__aeabi_l2d+0x16>

0000041c <__aeabi_l2d>:
     41c:	ea50 0201 	orrs.w	r2, r0, r1
     420:	bf08      	it	eq
     422:	4770      	bxeq	lr
     424:	b530      	push	{r4, r5, lr}
     426:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     42a:	d502      	bpl.n	432 <__aeabi_l2d+0x16>
     42c:	4240      	negs	r0, r0
     42e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     432:	f44f 6480 	mov.w	r4, #1024	; 0x400
     436:	f104 0432 	add.w	r4, r4, #50	; 0x32
     43a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     43e:	f43f aed8 	beq.w	1f2 <__data_size+0x1a>
     442:	f04f 0203 	mov.w	r2, #3
     446:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     44a:	bf18      	it	ne
     44c:	3203      	addne	r2, #3
     44e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     452:	bf18      	it	ne
     454:	3203      	addne	r2, #3
     456:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     45a:	f1c2 0320 	rsb	r3, r2, #32
     45e:	fa00 fc03 	lsl.w	ip, r0, r3
     462:	fa20 f002 	lsr.w	r0, r0, r2
     466:	fa01 fe03 	lsl.w	lr, r1, r3
     46a:	ea40 000e 	orr.w	r0, r0, lr
     46e:	fa21 f102 	lsr.w	r1, r1, r2
     472:	4414      	add	r4, r2
     474:	e6bd      	b.n	1f2 <__data_size+0x1a>
     476:	bf00      	nop

00000478 <__aeabi_dmul>:
     478:	b570      	push	{r4, r5, r6, lr}
     47a:	f04f 0cff 	mov.w	ip, #255	; 0xff
     47e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     482:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     486:	bf1d      	ittte	ne
     488:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     48c:	ea94 0f0c 	teqne	r4, ip
     490:	ea95 0f0c 	teqne	r5, ip
     494:	f000 f8de 	bleq	654 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16c>
     498:	442c      	add	r4, r5
     49a:	ea81 0603 	eor.w	r6, r1, r3
     49e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     4a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     4a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     4aa:	bf18      	it	ne
     4ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     4b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     4b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     4b8:	d038      	beq.n	52c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x44>
     4ba:	fba0 ce02 	umull	ip, lr, r0, r2
     4be:	f04f 0500 	mov.w	r5, #0
     4c2:	fbe1 e502 	umlal	lr, r5, r1, r2
     4c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     4ca:	fbe0 e503 	umlal	lr, r5, r0, r3
     4ce:	f04f 0600 	mov.w	r6, #0
     4d2:	fbe1 5603 	umlal	r5, r6, r1, r3
     4d6:	f09c 0f00 	teq	ip, #0
     4da:	bf18      	it	ne
     4dc:	f04e 0e01 	orrne.w	lr, lr, #1
     4e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     4e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     4e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     4ec:	d204      	bcs.n	4f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10>
     4ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     4f2:	416d      	adcs	r5, r5
     4f4:	eb46 0606 	adc.w	r6, r6, r6
     4f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     4fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     500:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     504:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     508:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     50c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     510:	bf88      	it	hi
     512:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     516:	d81e      	bhi.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     518:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     51c:	bf08      	it	eq
     51e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     522:	f150 0000 	adcs.w	r0, r0, #0
     526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     52a:	bd70      	pop	{r4, r5, r6, pc}
     52c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     530:	ea46 0101 	orr.w	r1, r6, r1
     534:	ea40 0002 	orr.w	r0, r0, r2
     538:	ea81 0103 	eor.w	r1, r1, r3
     53c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     540:	bfc2      	ittt	gt
     542:	ebd4 050c 	rsbsgt	r5, r4, ip
     546:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     54a:	bd70      	popgt	{r4, r5, r6, pc}
     54c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     550:	f04f 0e00 	mov.w	lr, #0
     554:	3c01      	subs	r4, #1
     556:	f300 80ab 	bgt.w	6b0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c8>
     55a:	f114 0f36 	cmn.w	r4, #54	; 0x36
     55e:	bfde      	ittt	le
     560:	2000      	movle	r0, #0
     562:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     566:	bd70      	pople	{r4, r5, r6, pc}
     568:	f1c4 0400 	rsb	r4, r4, #0
     56c:	3c20      	subs	r4, #32
     56e:	da35      	bge.n	5dc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf4>
     570:	340c      	adds	r4, #12
     572:	dc1b      	bgt.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
     574:	f104 0414 	add.w	r4, r4, #20
     578:	f1c4 0520 	rsb	r5, r4, #32
     57c:	fa00 f305 	lsl.w	r3, r0, r5
     580:	fa20 f004 	lsr.w	r0, r0, r4
     584:	fa01 f205 	lsl.w	r2, r1, r5
     588:	ea40 0002 	orr.w	r0, r0, r2
     58c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     590:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     594:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     598:	fa21 f604 	lsr.w	r6, r1, r4
     59c:	eb42 0106 	adc.w	r1, r2, r6
     5a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5a4:	bf08      	it	eq
     5a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5aa:	bd70      	pop	{r4, r5, r6, pc}
     5ac:	f1c4 040c 	rsb	r4, r4, #12
     5b0:	f1c4 0520 	rsb	r5, r4, #32
     5b4:	fa00 f304 	lsl.w	r3, r0, r4
     5b8:	fa20 f005 	lsr.w	r0, r0, r5
     5bc:	fa01 f204 	lsl.w	r2, r1, r4
     5c0:	ea40 0002 	orr.w	r0, r0, r2
     5c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     5cc:	f141 0100 	adc.w	r1, r1, #0
     5d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5d4:	bf08      	it	eq
     5d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5da:	bd70      	pop	{r4, r5, r6, pc}
     5dc:	f1c4 0520 	rsb	r5, r4, #32
     5e0:	fa00 f205 	lsl.w	r2, r0, r5
     5e4:	ea4e 0e02 	orr.w	lr, lr, r2
     5e8:	fa20 f304 	lsr.w	r3, r0, r4
     5ec:	fa01 f205 	lsl.w	r2, r1, r5
     5f0:	ea43 0302 	orr.w	r3, r3, r2
     5f4:	fa21 f004 	lsr.w	r0, r1, r4
     5f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5fc:	fa21 f204 	lsr.w	r2, r1, r4
     600:	ea20 0002 	bic.w	r0, r0, r2
     604:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     60c:	bf08      	it	eq
     60e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     612:	bd70      	pop	{r4, r5, r6, pc}
     614:	f094 0f00 	teq	r4, #0
     618:	d10f      	bne.n	63a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x152>
     61a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     61e:	0040      	lsls	r0, r0, #1
     620:	eb41 0101 	adc.w	r1, r1, r1
     624:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     628:	bf08      	it	eq
     62a:	3c01      	subeq	r4, #1
     62c:	d0f7      	beq.n	61e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x136>
     62e:	ea41 0106 	orr.w	r1, r1, r6
     632:	f095 0f00 	teq	r5, #0
     636:	bf18      	it	ne
     638:	4770      	bxne	lr
     63a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     63e:	0052      	lsls	r2, r2, #1
     640:	eb43 0303 	adc.w	r3, r3, r3
     644:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     648:	bf08      	it	eq
     64a:	3d01      	subeq	r5, #1
     64c:	d0f7      	beq.n	63e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x156>
     64e:	ea43 0306 	orr.w	r3, r3, r6
     652:	4770      	bx	lr
     654:	ea94 0f0c 	teq	r4, ip
     658:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     65c:	bf18      	it	ne
     65e:	ea95 0f0c 	teqne	r5, ip
     662:	d00c      	beq.n	67e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x196>
     664:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     668:	bf18      	it	ne
     66a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     66e:	d1d1      	bne.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
     670:	ea81 0103 	eor.w	r1, r1, r3
     674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     678:	f04f 0000 	mov.w	r0, #0
     67c:	bd70      	pop	{r4, r5, r6, pc}
     67e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     682:	bf06      	itte	eq
     684:	4610      	moveq	r0, r2
     686:	4619      	moveq	r1, r3
     688:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     68c:	d019      	beq.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     68e:	ea94 0f0c 	teq	r4, ip
     692:	d102      	bne.n	69a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1b2>
     694:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     698:	d113      	bne.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     69a:	ea95 0f0c 	teq	r5, ip
     69e:	d105      	bne.n	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     6a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     6a4:	bf1c      	itt	ne
     6a6:	4610      	movne	r0, r2
     6a8:	4619      	movne	r1, r3
     6aa:	d10a      	bne.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     6ac:	ea81 0103 	eor.w	r1, r1, r3
     6b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     6b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     6bc:	f04f 0000 	mov.w	r0, #0
     6c0:	bd70      	pop	{r4, r5, r6, pc}
     6c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     6ca:	bd70      	pop	{r4, r5, r6, pc}

000006cc <__aeabi_ddiv>:
     6cc:	b570      	push	{r4, r5, r6, lr}
     6ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
     6d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     6d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     6da:	bf1d      	ittte	ne
     6dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     6e0:	ea94 0f0c 	teqne	r4, ip
     6e4:	ea95 0f0c 	teqne	r5, ip
     6e8:	f000 f8a7 	bleq	83a <CONFIG_ISR_STACK_SIZE+0x3a>
     6ec:	eba4 0405 	sub.w	r4, r4, r5
     6f0:	ea81 0e03 	eor.w	lr, r1, r3
     6f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     6f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
     6fc:	f000 8088 	beq.w	810 <CONFIG_ISR_STACK_SIZE+0x10>
     700:	ea4f 3303 	mov.w	r3, r3, lsl #12
     704:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     708:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     70c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     710:	ea4f 2202 	mov.w	r2, r2, lsl #8
     714:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     718:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     71c:	ea4f 2600 	mov.w	r6, r0, lsl #8
     720:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     724:	429d      	cmp	r5, r3
     726:	bf08      	it	eq
     728:	4296      	cmpeq	r6, r2
     72a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     72e:	f504 7440 	add.w	r4, r4, #768	; 0x300
     732:	d202      	bcs.n	73a <__aeabi_ddiv+0x6e>
     734:	085b      	lsrs	r3, r3, #1
     736:	ea4f 0232 	mov.w	r2, r2, rrx
     73a:	1ab6      	subs	r6, r6, r2
     73c:	eb65 0503 	sbc.w	r5, r5, r3
     740:	085b      	lsrs	r3, r3, #1
     742:	ea4f 0232 	mov.w	r2, r2, rrx
     746:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     74a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     74e:	ebb6 0e02 	subs.w	lr, r6, r2
     752:	eb75 0e03 	sbcs.w	lr, r5, r3
     756:	bf22      	ittt	cs
     758:	1ab6      	subcs	r6, r6, r2
     75a:	4675      	movcs	r5, lr
     75c:	ea40 000c 	orrcs.w	r0, r0, ip
     760:	085b      	lsrs	r3, r3, #1
     762:	ea4f 0232 	mov.w	r2, r2, rrx
     766:	ebb6 0e02 	subs.w	lr, r6, r2
     76a:	eb75 0e03 	sbcs.w	lr, r5, r3
     76e:	bf22      	ittt	cs
     770:	1ab6      	subcs	r6, r6, r2
     772:	4675      	movcs	r5, lr
     774:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     778:	085b      	lsrs	r3, r3, #1
     77a:	ea4f 0232 	mov.w	r2, r2, rrx
     77e:	ebb6 0e02 	subs.w	lr, r6, r2
     782:	eb75 0e03 	sbcs.w	lr, r5, r3
     786:	bf22      	ittt	cs
     788:	1ab6      	subcs	r6, r6, r2
     78a:	4675      	movcs	r5, lr
     78c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     790:	085b      	lsrs	r3, r3, #1
     792:	ea4f 0232 	mov.w	r2, r2, rrx
     796:	ebb6 0e02 	subs.w	lr, r6, r2
     79a:	eb75 0e03 	sbcs.w	lr, r5, r3
     79e:	bf22      	ittt	cs
     7a0:	1ab6      	subcs	r6, r6, r2
     7a2:	4675      	movcs	r5, lr
     7a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     7a8:	ea55 0e06 	orrs.w	lr, r5, r6
     7ac:	d018      	beq.n	7e0 <__aeabi_ddiv+0x114>
     7ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
     7b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     7b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
     7ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     7be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     7c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     7ca:	d1c0      	bne.n	74e <__aeabi_ddiv+0x82>
     7cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7d0:	d10b      	bne.n	7ea <__aeabi_ddiv+0x11e>
     7d2:	ea41 0100 	orr.w	r1, r1, r0
     7d6:	f04f 0000 	mov.w	r0, #0
     7da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     7de:	e7b6      	b.n	74e <__aeabi_ddiv+0x82>
     7e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7e4:	bf04      	itt	eq
     7e6:	4301      	orreq	r1, r0
     7e8:	2000      	moveq	r0, #0
     7ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     7ee:	bf88      	it	hi
     7f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     7f4:	f63f aeaf 	bhi.w	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     7f8:	ebb5 0c03 	subs.w	ip, r5, r3
     7fc:	bf04      	itt	eq
     7fe:	ebb6 0c02 	subseq.w	ip, r6, r2
     802:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     806:	f150 0000 	adcs.w	r0, r0, #0
     80a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     80e:	bd70      	pop	{r4, r5, r6, pc}
     810:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     814:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     818:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     81c:	bfc2      	ittt	gt
     81e:	ebd4 050c 	rsbsgt	r5, r4, ip
     822:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     826:	bd70      	popgt	{r4, r5, r6, pc}
     828:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     82c:	f04f 0e00 	mov.w	lr, #0
     830:	3c01      	subs	r4, #1
     832:	e690      	b.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     834:	ea45 0e06 	orr.w	lr, r5, r6
     838:	e68d      	b.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     83a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     83e:	ea94 0f0c 	teq	r4, ip
     842:	bf08      	it	eq
     844:	ea95 0f0c 	teqeq	r5, ip
     848:	f43f af3b 	beq.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     84c:	ea94 0f0c 	teq	r4, ip
     850:	d10a      	bne.n	868 <CONFIG_ISR_STACK_SIZE+0x68>
     852:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     856:	f47f af34 	bne.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     85a:	ea95 0f0c 	teq	r5, ip
     85e:	f47f af25 	bne.w	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     862:	4610      	mov	r0, r2
     864:	4619      	mov	r1, r3
     866:	e72c      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     868:	ea95 0f0c 	teq	r5, ip
     86c:	d106      	bne.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
     86e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     872:	f43f aefd 	beq.w	670 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x188>
     876:	4610      	mov	r0, r2
     878:	4619      	mov	r1, r3
     87a:	e722      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     87c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     880:	bf18      	it	ne
     882:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     886:	f47f aec5 	bne.w	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
     88a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     88e:	f47f af0d 	bne.w	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     892:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     896:	f47f aeeb 	bne.w	670 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x188>
     89a:	e712      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>

0000089c <__aeabi_d2iz>:
     89c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     8a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     8a4:	d215      	bcs.n	8d2 <__aeabi_d2iz+0x36>
     8a6:	d511      	bpl.n	8cc <__aeabi_d2iz+0x30>
     8a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     8ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     8b0:	d912      	bls.n	8d8 <__aeabi_d2iz+0x3c>
     8b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     8b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     8ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     8be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     8c2:	fa23 f002 	lsr.w	r0, r3, r2
     8c6:	bf18      	it	ne
     8c8:	4240      	negne	r0, r0
     8ca:	4770      	bx	lr
     8cc:	f04f 0000 	mov.w	r0, #0
     8d0:	4770      	bx	lr
     8d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     8d6:	d105      	bne.n	8e4 <__aeabi_d2iz+0x48>
     8d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     8dc:	bf08      	it	eq
     8de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     8e2:	4770      	bx	lr
     8e4:	f04f 0000 	mov.w	r0, #0
     8e8:	4770      	bx	lr
     8ea:	bf00      	nop

000008ec <__aeabi_frsub>:
     8ec:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     8f0:	e002      	b.n	8f8 <__addsf3>
     8f2:	bf00      	nop

000008f4 <__aeabi_fsub>:
     8f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000008f8 <__addsf3>:
     8f8:	0042      	lsls	r2, r0, #1
     8fa:	bf1f      	itttt	ne
     8fc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     900:	ea92 0f03 	teqne	r2, r3
     904:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     908:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     90c:	d06a      	beq.n	9e4 <__addsf3+0xec>
     90e:	ea4f 6212 	mov.w	r2, r2, lsr #24
     912:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     916:	bfc1      	itttt	gt
     918:	18d2      	addgt	r2, r2, r3
     91a:	4041      	eorgt	r1, r0
     91c:	4048      	eorgt	r0, r1
     91e:	4041      	eorgt	r1, r0
     920:	bfb8      	it	lt
     922:	425b      	neglt	r3, r3
     924:	2b19      	cmp	r3, #25
     926:	bf88      	it	hi
     928:	4770      	bxhi	lr
     92a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     92e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     932:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     936:	bf18      	it	ne
     938:	4240      	negne	r0, r0
     93a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     93e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     942:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     946:	bf18      	it	ne
     948:	4249      	negne	r1, r1
     94a:	ea92 0f03 	teq	r2, r3
     94e:	d03f      	beq.n	9d0 <__addsf3+0xd8>
     950:	f1a2 0201 	sub.w	r2, r2, #1
     954:	fa41 fc03 	asr.w	ip, r1, r3
     958:	eb10 000c 	adds.w	r0, r0, ip
     95c:	f1c3 0320 	rsb	r3, r3, #32
     960:	fa01 f103 	lsl.w	r1, r1, r3
     964:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     968:	d502      	bpl.n	970 <__addsf3+0x78>
     96a:	4249      	negs	r1, r1
     96c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     970:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     974:	d313      	bcc.n	99e <__addsf3+0xa6>
     976:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     97a:	d306      	bcc.n	98a <__addsf3+0x92>
     97c:	0840      	lsrs	r0, r0, #1
     97e:	ea4f 0131 	mov.w	r1, r1, rrx
     982:	f102 0201 	add.w	r2, r2, #1
     986:	2afe      	cmp	r2, #254	; 0xfe
     988:	d251      	bcs.n	a2e <__addsf3+0x136>
     98a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     98e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     992:	bf08      	it	eq
     994:	f020 0001 	biceq.w	r0, r0, #1
     998:	ea40 0003 	orr.w	r0, r0, r3
     99c:	4770      	bx	lr
     99e:	0049      	lsls	r1, r1, #1
     9a0:	eb40 0000 	adc.w	r0, r0, r0
     9a4:	3a01      	subs	r2, #1
     9a6:	bf28      	it	cs
     9a8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     9ac:	d2ed      	bcs.n	98a <__addsf3+0x92>
     9ae:	fab0 fc80 	clz	ip, r0
     9b2:	f1ac 0c08 	sub.w	ip, ip, #8
     9b6:	ebb2 020c 	subs.w	r2, r2, ip
     9ba:	fa00 f00c 	lsl.w	r0, r0, ip
     9be:	bfaa      	itet	ge
     9c0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     9c4:	4252      	neglt	r2, r2
     9c6:	4318      	orrge	r0, r3
     9c8:	bfbc      	itt	lt
     9ca:	40d0      	lsrlt	r0, r2
     9cc:	4318      	orrlt	r0, r3
     9ce:	4770      	bx	lr
     9d0:	f092 0f00 	teq	r2, #0
     9d4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     9d8:	bf06      	itte	eq
     9da:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     9de:	3201      	addeq	r2, #1
     9e0:	3b01      	subne	r3, #1
     9e2:	e7b5      	b.n	950 <__addsf3+0x58>
     9e4:	ea4f 0341 	mov.w	r3, r1, lsl #1
     9e8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     9ec:	bf18      	it	ne
     9ee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     9f2:	d021      	beq.n	a38 <__addsf3+0x140>
     9f4:	ea92 0f03 	teq	r2, r3
     9f8:	d004      	beq.n	a04 <__addsf3+0x10c>
     9fa:	f092 0f00 	teq	r2, #0
     9fe:	bf08      	it	eq
     a00:	4608      	moveq	r0, r1
     a02:	4770      	bx	lr
     a04:	ea90 0f01 	teq	r0, r1
     a08:	bf1c      	itt	ne
     a0a:	2000      	movne	r0, #0
     a0c:	4770      	bxne	lr
     a0e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     a12:	d104      	bne.n	a1e <__addsf3+0x126>
     a14:	0040      	lsls	r0, r0, #1
     a16:	bf28      	it	cs
     a18:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     a1c:	4770      	bx	lr
     a1e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     a22:	bf3c      	itt	cc
     a24:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     a28:	4770      	bxcc	lr
     a2a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     a2e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     a32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     a36:	4770      	bx	lr
     a38:	ea7f 6222 	mvns.w	r2, r2, asr #24
     a3c:	bf16      	itet	ne
     a3e:	4608      	movne	r0, r1
     a40:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     a44:	4601      	movne	r1, r0
     a46:	0242      	lsls	r2, r0, #9
     a48:	bf06      	itte	eq
     a4a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     a4e:	ea90 0f01 	teqeq	r0, r1
     a52:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     a56:	4770      	bx	lr

00000a58 <__aeabi_ui2f>:
     a58:	f04f 0300 	mov.w	r3, #0
     a5c:	e004      	b.n	a68 <__aeabi_i2f+0x8>
     a5e:	bf00      	nop

00000a60 <__aeabi_i2f>:
     a60:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     a64:	bf48      	it	mi
     a66:	4240      	negmi	r0, r0
     a68:	ea5f 0c00 	movs.w	ip, r0
     a6c:	bf08      	it	eq
     a6e:	4770      	bxeq	lr
     a70:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     a74:	4601      	mov	r1, r0
     a76:	f04f 0000 	mov.w	r0, #0
     a7a:	e01c      	b.n	ab6 <__aeabi_l2f+0x2a>

00000a7c <__aeabi_ul2f>:
     a7c:	ea50 0201 	orrs.w	r2, r0, r1
     a80:	bf08      	it	eq
     a82:	4770      	bxeq	lr
     a84:	f04f 0300 	mov.w	r3, #0
     a88:	e00a      	b.n	aa0 <__aeabi_l2f+0x14>
     a8a:	bf00      	nop

00000a8c <__aeabi_l2f>:
     a8c:	ea50 0201 	orrs.w	r2, r0, r1
     a90:	bf08      	it	eq
     a92:	4770      	bxeq	lr
     a94:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     a98:	d502      	bpl.n	aa0 <__aeabi_l2f+0x14>
     a9a:	4240      	negs	r0, r0
     a9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     aa0:	ea5f 0c01 	movs.w	ip, r1
     aa4:	bf02      	ittt	eq
     aa6:	4684      	moveq	ip, r0
     aa8:	4601      	moveq	r1, r0
     aaa:	2000      	moveq	r0, #0
     aac:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     ab0:	bf08      	it	eq
     ab2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     ab6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     aba:	fabc f28c 	clz	r2, ip
     abe:	3a08      	subs	r2, #8
     ac0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     ac4:	db10      	blt.n	ae8 <__aeabi_l2f+0x5c>
     ac6:	fa01 fc02 	lsl.w	ip, r1, r2
     aca:	4463      	add	r3, ip
     acc:	fa00 fc02 	lsl.w	ip, r0, r2
     ad0:	f1c2 0220 	rsb	r2, r2, #32
     ad4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     ad8:	fa20 f202 	lsr.w	r2, r0, r2
     adc:	eb43 0002 	adc.w	r0, r3, r2
     ae0:	bf08      	it	eq
     ae2:	f020 0001 	biceq.w	r0, r0, #1
     ae6:	4770      	bx	lr
     ae8:	f102 0220 	add.w	r2, r2, #32
     aec:	fa01 fc02 	lsl.w	ip, r1, r2
     af0:	f1c2 0220 	rsb	r2, r2, #32
     af4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     af8:	fa21 f202 	lsr.w	r2, r1, r2
     afc:	eb43 0002 	adc.w	r0, r3, r2
     b00:	bf08      	it	eq
     b02:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     b06:	4770      	bx	lr

00000b08 <__aeabi_fmul>:
     b08:	f04f 0cff 	mov.w	ip, #255	; 0xff
     b0c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     b10:	bf1e      	ittt	ne
     b12:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     b16:	ea92 0f0c 	teqne	r2, ip
     b1a:	ea93 0f0c 	teqne	r3, ip
     b1e:	d06f      	beq.n	c00 <__aeabi_fmul+0xf8>
     b20:	441a      	add	r2, r3
     b22:	ea80 0c01 	eor.w	ip, r0, r1
     b26:	0240      	lsls	r0, r0, #9
     b28:	bf18      	it	ne
     b2a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     b2e:	d01e      	beq.n	b6e <__aeabi_fmul+0x66>
     b30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     b34:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     b38:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     b3c:	fba0 3101 	umull	r3, r1, r0, r1
     b40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     b44:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     b48:	bf3e      	ittt	cc
     b4a:	0049      	lslcc	r1, r1, #1
     b4c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     b50:	005b      	lslcc	r3, r3, #1
     b52:	ea40 0001 	orr.w	r0, r0, r1
     b56:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     b5a:	2afd      	cmp	r2, #253	; 0xfd
     b5c:	d81d      	bhi.n	b9a <__aeabi_fmul+0x92>
     b5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     b62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     b66:	bf08      	it	eq
     b68:	f020 0001 	biceq.w	r0, r0, #1
     b6c:	4770      	bx	lr
     b6e:	f090 0f00 	teq	r0, #0
     b72:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     b76:	bf08      	it	eq
     b78:	0249      	lsleq	r1, r1, #9
     b7a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     b7e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     b82:	3a7f      	subs	r2, #127	; 0x7f
     b84:	bfc2      	ittt	gt
     b86:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     b8a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     b8e:	4770      	bxgt	lr
     b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b94:	f04f 0300 	mov.w	r3, #0
     b98:	3a01      	subs	r2, #1
     b9a:	dc5d      	bgt.n	c58 <__aeabi_fmul+0x150>
     b9c:	f112 0f19 	cmn.w	r2, #25
     ba0:	bfdc      	itt	le
     ba2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     ba6:	4770      	bxle	lr
     ba8:	f1c2 0200 	rsb	r2, r2, #0
     bac:	0041      	lsls	r1, r0, #1
     bae:	fa21 f102 	lsr.w	r1, r1, r2
     bb2:	f1c2 0220 	rsb	r2, r2, #32
     bb6:	fa00 fc02 	lsl.w	ip, r0, r2
     bba:	ea5f 0031 	movs.w	r0, r1, rrx
     bbe:	f140 0000 	adc.w	r0, r0, #0
     bc2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     bc6:	bf08      	it	eq
     bc8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     bcc:	4770      	bx	lr
     bce:	f092 0f00 	teq	r2, #0
     bd2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     bd6:	bf02      	ittt	eq
     bd8:	0040      	lsleq	r0, r0, #1
     bda:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     bde:	3a01      	subeq	r2, #1
     be0:	d0f9      	beq.n	bd6 <__aeabi_fmul+0xce>
     be2:	ea40 000c 	orr.w	r0, r0, ip
     be6:	f093 0f00 	teq	r3, #0
     bea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     bee:	bf02      	ittt	eq
     bf0:	0049      	lsleq	r1, r1, #1
     bf2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     bf6:	3b01      	subeq	r3, #1
     bf8:	d0f9      	beq.n	bee <__aeabi_fmul+0xe6>
     bfa:	ea41 010c 	orr.w	r1, r1, ip
     bfe:	e78f      	b.n	b20 <__aeabi_fmul+0x18>
     c00:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     c04:	ea92 0f0c 	teq	r2, ip
     c08:	bf18      	it	ne
     c0a:	ea93 0f0c 	teqne	r3, ip
     c0e:	d00a      	beq.n	c26 <__aeabi_fmul+0x11e>
     c10:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     c14:	bf18      	it	ne
     c16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     c1a:	d1d8      	bne.n	bce <__aeabi_fmul+0xc6>
     c1c:	ea80 0001 	eor.w	r0, r0, r1
     c20:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     c24:	4770      	bx	lr
     c26:	f090 0f00 	teq	r0, #0
     c2a:	bf17      	itett	ne
     c2c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     c30:	4608      	moveq	r0, r1
     c32:	f091 0f00 	teqne	r1, #0
     c36:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     c3a:	d014      	beq.n	c66 <__aeabi_fmul+0x15e>
     c3c:	ea92 0f0c 	teq	r2, ip
     c40:	d101      	bne.n	c46 <__aeabi_fmul+0x13e>
     c42:	0242      	lsls	r2, r0, #9
     c44:	d10f      	bne.n	c66 <__aeabi_fmul+0x15e>
     c46:	ea93 0f0c 	teq	r3, ip
     c4a:	d103      	bne.n	c54 <__aeabi_fmul+0x14c>
     c4c:	024b      	lsls	r3, r1, #9
     c4e:	bf18      	it	ne
     c50:	4608      	movne	r0, r1
     c52:	d108      	bne.n	c66 <__aeabi_fmul+0x15e>
     c54:	ea80 0001 	eor.w	r0, r0, r1
     c58:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     c64:	4770      	bx	lr
     c66:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     c6a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     c6e:	4770      	bx	lr

00000c70 <__aeabi_fdiv>:
     c70:	f04f 0cff 	mov.w	ip, #255	; 0xff
     c74:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     c78:	bf1e      	ittt	ne
     c7a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     c7e:	ea92 0f0c 	teqne	r2, ip
     c82:	ea93 0f0c 	teqne	r3, ip
     c86:	d069      	beq.n	d5c <__aeabi_fdiv+0xec>
     c88:	eba2 0203 	sub.w	r2, r2, r3
     c8c:	ea80 0c01 	eor.w	ip, r0, r1
     c90:	0249      	lsls	r1, r1, #9
     c92:	ea4f 2040 	mov.w	r0, r0, lsl #9
     c96:	d037      	beq.n	d08 <__aeabi_fdiv+0x98>
     c98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
     c9c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
     ca0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
     ca4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     ca8:	428b      	cmp	r3, r1
     caa:	bf38      	it	cc
     cac:	005b      	lslcc	r3, r3, #1
     cae:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
     cb2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
     cb6:	428b      	cmp	r3, r1
     cb8:	bf24      	itt	cs
     cba:	1a5b      	subcs	r3, r3, r1
     cbc:	ea40 000c 	orrcs.w	r0, r0, ip
     cc0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
     cc4:	bf24      	itt	cs
     cc6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
     cca:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     cce:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
     cd2:	bf24      	itt	cs
     cd4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
     cd8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     cdc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
     ce0:	bf24      	itt	cs
     ce2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
     ce6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     cea:	011b      	lsls	r3, r3, #4
     cec:	bf18      	it	ne
     cee:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
     cf2:	d1e0      	bne.n	cb6 <__aeabi_fdiv+0x46>
     cf4:	2afd      	cmp	r2, #253	; 0xfd
     cf6:	f63f af50 	bhi.w	b9a <__aeabi_fmul+0x92>
     cfa:	428b      	cmp	r3, r1
     cfc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     d00:	bf08      	it	eq
     d02:	f020 0001 	biceq.w	r0, r0, #1
     d06:	4770      	bx	lr
     d08:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     d0c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     d10:	327f      	adds	r2, #127	; 0x7f
     d12:	bfc2      	ittt	gt
     d14:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     d18:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     d1c:	4770      	bxgt	lr
     d1e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     d22:	f04f 0300 	mov.w	r3, #0
     d26:	3a01      	subs	r2, #1
     d28:	e737      	b.n	b9a <__aeabi_fmul+0x92>
     d2a:	f092 0f00 	teq	r2, #0
     d2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     d32:	bf02      	ittt	eq
     d34:	0040      	lsleq	r0, r0, #1
     d36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     d3a:	3a01      	subeq	r2, #1
     d3c:	d0f9      	beq.n	d32 <__aeabi_fdiv+0xc2>
     d3e:	ea40 000c 	orr.w	r0, r0, ip
     d42:	f093 0f00 	teq	r3, #0
     d46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     d4a:	bf02      	ittt	eq
     d4c:	0049      	lsleq	r1, r1, #1
     d4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     d52:	3b01      	subeq	r3, #1
     d54:	d0f9      	beq.n	d4a <__aeabi_fdiv+0xda>
     d56:	ea41 010c 	orr.w	r1, r1, ip
     d5a:	e795      	b.n	c88 <__aeabi_fdiv+0x18>
     d5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     d60:	ea92 0f0c 	teq	r2, ip
     d64:	d108      	bne.n	d78 <__aeabi_fdiv+0x108>
     d66:	0242      	lsls	r2, r0, #9
     d68:	f47f af7d 	bne.w	c66 <__aeabi_fmul+0x15e>
     d6c:	ea93 0f0c 	teq	r3, ip
     d70:	f47f af70 	bne.w	c54 <__aeabi_fmul+0x14c>
     d74:	4608      	mov	r0, r1
     d76:	e776      	b.n	c66 <__aeabi_fmul+0x15e>
     d78:	ea93 0f0c 	teq	r3, ip
     d7c:	d104      	bne.n	d88 <__aeabi_fdiv+0x118>
     d7e:	024b      	lsls	r3, r1, #9
     d80:	f43f af4c 	beq.w	c1c <__aeabi_fmul+0x114>
     d84:	4608      	mov	r0, r1
     d86:	e76e      	b.n	c66 <__aeabi_fmul+0x15e>
     d88:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     d8c:	bf18      	it	ne
     d8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     d92:	d1ca      	bne.n	d2a <__aeabi_fdiv+0xba>
     d94:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
     d98:	f47f af5c 	bne.w	c54 <__aeabi_fmul+0x14c>
     d9c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
     da0:	f47f af3c 	bne.w	c1c <__aeabi_fmul+0x114>
     da4:	e75f      	b.n	c66 <__aeabi_fmul+0x15e>
     da6:	bf00      	nop

00000da8 <__aeabi_f2uiz>:
     da8:	0042      	lsls	r2, r0, #1
     daa:	d20e      	bcs.n	dca <__aeabi_f2uiz+0x22>
     dac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
     db0:	d30b      	bcc.n	dca <__aeabi_f2uiz+0x22>
     db2:	f04f 039e 	mov.w	r3, #158	; 0x9e
     db6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
     dba:	d409      	bmi.n	dd0 <__aeabi_f2uiz+0x28>
     dbc:	ea4f 2300 	mov.w	r3, r0, lsl #8
     dc0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     dc4:	fa23 f002 	lsr.w	r0, r3, r2
     dc8:	4770      	bx	lr
     dca:	f04f 0000 	mov.w	r0, #0
     dce:	4770      	bx	lr
     dd0:	f112 0f61 	cmn.w	r2, #97	; 0x61
     dd4:	d101      	bne.n	dda <__aeabi_f2uiz+0x32>
     dd6:	0242      	lsls	r2, r0, #9
     dd8:	d102      	bne.n	de0 <__aeabi_f2uiz+0x38>
     dda:	f04f 30ff 	mov.w	r0, #4294967295
     dde:	4770      	bx	lr
     de0:	f04f 0000 	mov.w	r0, #0
     de4:	4770      	bx	lr
     de6:	bf00      	nop

00000de8 <__aeabi_uldivmod>:
     de8:	b953      	cbnz	r3, e00 <__aeabi_uldivmod+0x18>
     dea:	b94a      	cbnz	r2, e00 <__aeabi_uldivmod+0x18>
     dec:	2900      	cmp	r1, #0
     dee:	bf08      	it	eq
     df0:	2800      	cmpeq	r0, #0
     df2:	bf1c      	itt	ne
     df4:	f04f 31ff 	movne.w	r1, #4294967295
     df8:	f04f 30ff 	movne.w	r0, #4294967295
     dfc:	f000 b96c 	b.w	10d8 <__aeabi_idiv0>
     e00:	f1ad 0c08 	sub.w	ip, sp, #8
     e04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     e08:	f000 f806 	bl	e18 <__udivmoddi4>
     e0c:	f8dd e004 	ldr.w	lr, [sp, #4]
     e10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     e14:	b004      	add	sp, #16
     e16:	4770      	bx	lr

00000e18 <__udivmoddi4>:
     e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     e1c:	9e08      	ldr	r6, [sp, #32]
     e1e:	460d      	mov	r5, r1
     e20:	4604      	mov	r4, r0
     e22:	468e      	mov	lr, r1
     e24:	2b00      	cmp	r3, #0
     e26:	f040 8082 	bne.w	f2e <__udivmoddi4+0x116>
     e2a:	428a      	cmp	r2, r1
     e2c:	4617      	mov	r7, r2
     e2e:	d946      	bls.n	ebe <__udivmoddi4+0xa6>
     e30:	fab2 f282 	clz	r2, r2
     e34:	b14a      	cbz	r2, e4a <__udivmoddi4+0x32>
     e36:	f1c2 0120 	rsb	r1, r2, #32
     e3a:	fa05 f302 	lsl.w	r3, r5, r2
     e3e:	fa20 f101 	lsr.w	r1, r0, r1
     e42:	4097      	lsls	r7, r2
     e44:	ea41 0e03 	orr.w	lr, r1, r3
     e48:	4094      	lsls	r4, r2
     e4a:	ea4f 4817 	mov.w	r8, r7, lsr #16
     e4e:	0c23      	lsrs	r3, r4, #16
     e50:	fbbe fcf8 	udiv	ip, lr, r8
     e54:	b2b9      	uxth	r1, r7
     e56:	fb08 ee1c 	mls	lr, r8, ip, lr
     e5a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     e5e:	fb0c f001 	mul.w	r0, ip, r1
     e62:	4298      	cmp	r0, r3
     e64:	d90a      	bls.n	e7c <__udivmoddi4+0x64>
     e66:	18fb      	adds	r3, r7, r3
     e68:	f10c 35ff 	add.w	r5, ip, #4294967295
     e6c:	f080 8116 	bcs.w	109c <CONFIG_FPROTECT_BLOCK_SIZE+0x9c>
     e70:	4298      	cmp	r0, r3
     e72:	f240 8113 	bls.w	109c <CONFIG_FPROTECT_BLOCK_SIZE+0x9c>
     e76:	f1ac 0c02 	sub.w	ip, ip, #2
     e7a:	443b      	add	r3, r7
     e7c:	1a1b      	subs	r3, r3, r0
     e7e:	b2a4      	uxth	r4, r4
     e80:	fbb3 f0f8 	udiv	r0, r3, r8
     e84:	fb08 3310 	mls	r3, r8, r0, r3
     e88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     e8c:	fb00 f101 	mul.w	r1, r0, r1
     e90:	42a1      	cmp	r1, r4
     e92:	d909      	bls.n	ea8 <__udivmoddi4+0x90>
     e94:	193c      	adds	r4, r7, r4
     e96:	f100 33ff 	add.w	r3, r0, #4294967295
     e9a:	f080 8101 	bcs.w	10a0 <CONFIG_FPROTECT_BLOCK_SIZE+0xa0>
     e9e:	42a1      	cmp	r1, r4
     ea0:	f240 80fe 	bls.w	10a0 <CONFIG_FPROTECT_BLOCK_SIZE+0xa0>
     ea4:	3802      	subs	r0, #2
     ea6:	443c      	add	r4, r7
     ea8:	1a64      	subs	r4, r4, r1
     eaa:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     eae:	2100      	movs	r1, #0
     eb0:	b11e      	cbz	r6, eba <__udivmoddi4+0xa2>
     eb2:	40d4      	lsrs	r4, r2
     eb4:	2300      	movs	r3, #0
     eb6:	e9c6 4300 	strd	r4, r3, [r6]
     eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     ebe:	b902      	cbnz	r2, ec2 <__udivmoddi4+0xaa>
     ec0:	deff      	udf	#255	; 0xff
     ec2:	fab2 f282 	clz	r2, r2
     ec6:	2a00      	cmp	r2, #0
     ec8:	d14f      	bne.n	f6a <__udivmoddi4+0x152>
     eca:	1bcb      	subs	r3, r1, r7
     ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     ed0:	fa1f f887 	uxth.w	r8, r7
     ed4:	2101      	movs	r1, #1
     ed6:	fbb3 fcfe 	udiv	ip, r3, lr
     eda:	0c25      	lsrs	r5, r4, #16
     edc:	fb0e 331c 	mls	r3, lr, ip, r3
     ee0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     ee4:	fb08 f30c 	mul.w	r3, r8, ip
     ee8:	42ab      	cmp	r3, r5
     eea:	d907      	bls.n	efc <__udivmoddi4+0xe4>
     eec:	197d      	adds	r5, r7, r5
     eee:	f10c 30ff 	add.w	r0, ip, #4294967295
     ef2:	d202      	bcs.n	efa <__udivmoddi4+0xe2>
     ef4:	42ab      	cmp	r3, r5
     ef6:	f200 80e7 	bhi.w	10c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>
     efa:	4684      	mov	ip, r0
     efc:	1aed      	subs	r5, r5, r3
     efe:	b2a3      	uxth	r3, r4
     f00:	fbb5 f0fe 	udiv	r0, r5, lr
     f04:	fb0e 5510 	mls	r5, lr, r0, r5
     f08:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     f0c:	fb08 f800 	mul.w	r8, r8, r0
     f10:	45a0      	cmp	r8, r4
     f12:	d907      	bls.n	f24 <__udivmoddi4+0x10c>
     f14:	193c      	adds	r4, r7, r4
     f16:	f100 33ff 	add.w	r3, r0, #4294967295
     f1a:	d202      	bcs.n	f22 <__udivmoddi4+0x10a>
     f1c:	45a0      	cmp	r8, r4
     f1e:	f200 80d7 	bhi.w	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
     f22:	4618      	mov	r0, r3
     f24:	eba4 0408 	sub.w	r4, r4, r8
     f28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     f2c:	e7c0      	b.n	eb0 <__udivmoddi4+0x98>
     f2e:	428b      	cmp	r3, r1
     f30:	d908      	bls.n	f44 <__udivmoddi4+0x12c>
     f32:	2e00      	cmp	r6, #0
     f34:	f000 80af 	beq.w	1096 <CONFIG_FPROTECT_BLOCK_SIZE+0x96>
     f38:	2100      	movs	r1, #0
     f3a:	e9c6 0500 	strd	r0, r5, [r6]
     f3e:	4608      	mov	r0, r1
     f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     f44:	fab3 f183 	clz	r1, r3
     f48:	2900      	cmp	r1, #0
     f4a:	d14b      	bne.n	fe4 <__udivmoddi4+0x1cc>
     f4c:	42ab      	cmp	r3, r5
     f4e:	d302      	bcc.n	f56 <__udivmoddi4+0x13e>
     f50:	4282      	cmp	r2, r0
     f52:	f200 80b7 	bhi.w	10c4 <CONFIG_FPROTECT_BLOCK_SIZE+0xc4>
     f56:	1a84      	subs	r4, r0, r2
     f58:	eb65 0303 	sbc.w	r3, r5, r3
     f5c:	2001      	movs	r0, #1
     f5e:	469e      	mov	lr, r3
     f60:	2e00      	cmp	r6, #0
     f62:	d0aa      	beq.n	eba <__udivmoddi4+0xa2>
     f64:	e9c6 4e00 	strd	r4, lr, [r6]
     f68:	e7a7      	b.n	eba <__udivmoddi4+0xa2>
     f6a:	f1c2 0c20 	rsb	ip, r2, #32
     f6e:	fa01 f302 	lsl.w	r3, r1, r2
     f72:	4097      	lsls	r7, r2
     f74:	fa20 f00c 	lsr.w	r0, r0, ip
     f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     f7c:	fa21 fc0c 	lsr.w	ip, r1, ip
     f80:	4318      	orrs	r0, r3
     f82:	fbbc f1fe 	udiv	r1, ip, lr
     f86:	0c05      	lsrs	r5, r0, #16
     f88:	fb0e cc11 	mls	ip, lr, r1, ip
     f8c:	fa1f f887 	uxth.w	r8, r7
     f90:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     f94:	fb01 f308 	mul.w	r3, r1, r8
     f98:	42ab      	cmp	r3, r5
     f9a:	fa04 f402 	lsl.w	r4, r4, r2
     f9e:	d909      	bls.n	fb4 <__udivmoddi4+0x19c>
     fa0:	197d      	adds	r5, r7, r5
     fa2:	f101 3cff 	add.w	ip, r1, #4294967295
     fa6:	f080 808b 	bcs.w	10c0 <CONFIG_FPROTECT_BLOCK_SIZE+0xc0>
     faa:	42ab      	cmp	r3, r5
     fac:	f240 8088 	bls.w	10c0 <CONFIG_FPROTECT_BLOCK_SIZE+0xc0>
     fb0:	3902      	subs	r1, #2
     fb2:	443d      	add	r5, r7
     fb4:	1aeb      	subs	r3, r5, r3
     fb6:	b285      	uxth	r5, r0
     fb8:	fbb3 f0fe 	udiv	r0, r3, lr
     fbc:	fb0e 3310 	mls	r3, lr, r0, r3
     fc0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     fc4:	fb00 f308 	mul.w	r3, r0, r8
     fc8:	42ab      	cmp	r3, r5
     fca:	d907      	bls.n	fdc <__udivmoddi4+0x1c4>
     fcc:	197d      	adds	r5, r7, r5
     fce:	f100 3cff 	add.w	ip, r0, #4294967295
     fd2:	d271      	bcs.n	10b8 <CONFIG_FPROTECT_BLOCK_SIZE+0xb8>
     fd4:	42ab      	cmp	r3, r5
     fd6:	d96f      	bls.n	10b8 <CONFIG_FPROTECT_BLOCK_SIZE+0xb8>
     fd8:	3802      	subs	r0, #2
     fda:	443d      	add	r5, r7
     fdc:	1aeb      	subs	r3, r5, r3
     fde:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     fe2:	e778      	b.n	ed6 <__udivmoddi4+0xbe>
     fe4:	f1c1 0c20 	rsb	ip, r1, #32
     fe8:	408b      	lsls	r3, r1
     fea:	fa22 f70c 	lsr.w	r7, r2, ip
     fee:	431f      	orrs	r7, r3
     ff0:	fa20 f40c 	lsr.w	r4, r0, ip
     ff4:	fa05 f301 	lsl.w	r3, r5, r1
     ff8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     ffc:	fa25 f50c 	lsr.w	r5, r5, ip
    1000:	431c      	orrs	r4, r3
    1002:	0c23      	lsrs	r3, r4, #16
    1004:	fbb5 f9fe 	udiv	r9, r5, lr
    1008:	fa1f f887 	uxth.w	r8, r7
    100c:	fb0e 5519 	mls	r5, lr, r9, r5
    1010:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
    1014:	fb09 fa08 	mul.w	sl, r9, r8
    1018:	45aa      	cmp	sl, r5
    101a:	fa02 f201 	lsl.w	r2, r2, r1
    101e:	fa00 f301 	lsl.w	r3, r0, r1
    1022:	d908      	bls.n	1036 <CONFIG_FPROTECT_BLOCK_SIZE+0x36>
    1024:	197d      	adds	r5, r7, r5
    1026:	f109 30ff 	add.w	r0, r9, #4294967295
    102a:	d247      	bcs.n	10bc <CONFIG_FPROTECT_BLOCK_SIZE+0xbc>
    102c:	45aa      	cmp	sl, r5
    102e:	d945      	bls.n	10bc <CONFIG_FPROTECT_BLOCK_SIZE+0xbc>
    1030:	f1a9 0902 	sub.w	r9, r9, #2
    1034:	443d      	add	r5, r7
    1036:	eba5 050a 	sub.w	r5, r5, sl
    103a:	b2a4      	uxth	r4, r4
    103c:	fbb5 f0fe 	udiv	r0, r5, lr
    1040:	fb0e 5510 	mls	r5, lr, r0, r5
    1044:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    1048:	fb00 f808 	mul.w	r8, r0, r8
    104c:	45a0      	cmp	r8, r4
    104e:	d907      	bls.n	1060 <CONFIG_FPROTECT_BLOCK_SIZE+0x60>
    1050:	193c      	adds	r4, r7, r4
    1052:	f100 35ff 	add.w	r5, r0, #4294967295
    1056:	d22d      	bcs.n	10b4 <CONFIG_FPROTECT_BLOCK_SIZE+0xb4>
    1058:	45a0      	cmp	r8, r4
    105a:	d92b      	bls.n	10b4 <CONFIG_FPROTECT_BLOCK_SIZE+0xb4>
    105c:	3802      	subs	r0, #2
    105e:	443c      	add	r4, r7
    1060:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
    1064:	eba4 0408 	sub.w	r4, r4, r8
    1068:	fba0 8902 	umull	r8, r9, r0, r2
    106c:	454c      	cmp	r4, r9
    106e:	46c6      	mov	lr, r8
    1070:	464d      	mov	r5, r9
    1072:	d319      	bcc.n	10a8 <CONFIG_FPROTECT_BLOCK_SIZE+0xa8>
    1074:	d016      	beq.n	10a4 <CONFIG_FPROTECT_BLOCK_SIZE+0xa4>
    1076:	b15e      	cbz	r6, 1090 <CONFIG_FPROTECT_BLOCK_SIZE+0x90>
    1078:	ebb3 020e 	subs.w	r2, r3, lr
    107c:	eb64 0405 	sbc.w	r4, r4, r5
    1080:	fa04 fc0c 	lsl.w	ip, r4, ip
    1084:	40ca      	lsrs	r2, r1
    1086:	ea4c 0202 	orr.w	r2, ip, r2
    108a:	40cc      	lsrs	r4, r1
    108c:	e9c6 2400 	strd	r2, r4, [r6]
    1090:	2100      	movs	r1, #0
    1092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1096:	4631      	mov	r1, r6
    1098:	4630      	mov	r0, r6
    109a:	e70e      	b.n	eba <__udivmoddi4+0xa2>
    109c:	46ac      	mov	ip, r5
    109e:	e6ed      	b.n	e7c <__udivmoddi4+0x64>
    10a0:	4618      	mov	r0, r3
    10a2:	e701      	b.n	ea8 <__udivmoddi4+0x90>
    10a4:	4543      	cmp	r3, r8
    10a6:	d2e6      	bcs.n	1076 <CONFIG_FPROTECT_BLOCK_SIZE+0x76>
    10a8:	ebb8 0e02 	subs.w	lr, r8, r2
    10ac:	eb69 0507 	sbc.w	r5, r9, r7
    10b0:	3801      	subs	r0, #1
    10b2:	e7e0      	b.n	1076 <CONFIG_FPROTECT_BLOCK_SIZE+0x76>
    10b4:	4628      	mov	r0, r5
    10b6:	e7d3      	b.n	1060 <CONFIG_FPROTECT_BLOCK_SIZE+0x60>
    10b8:	4660      	mov	r0, ip
    10ba:	e78f      	b.n	fdc <__udivmoddi4+0x1c4>
    10bc:	4681      	mov	r9, r0
    10be:	e7ba      	b.n	1036 <CONFIG_FPROTECT_BLOCK_SIZE+0x36>
    10c0:	4661      	mov	r1, ip
    10c2:	e777      	b.n	fb4 <__udivmoddi4+0x19c>
    10c4:	4608      	mov	r0, r1
    10c6:	e74b      	b.n	f60 <__udivmoddi4+0x148>
    10c8:	f1ac 0c02 	sub.w	ip, ip, #2
    10cc:	443d      	add	r5, r7
    10ce:	e715      	b.n	efc <__udivmoddi4+0xe4>
    10d0:	3802      	subs	r0, #2
    10d2:	443c      	add	r4, r7
    10d4:	e726      	b.n	f24 <__udivmoddi4+0x10c>
    10d6:	bf00      	nop

000010d8 <__aeabi_idiv0>:
    10d8:	4770      	bx	lr
    10da:	bf00      	nop
    10dc:	0000      	movs	r0, r0
	...

000010e0 <filter_thread_code>:
    }

}

void filter_thread_code(void *argA , void *argB, void *argC)
{
    10e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    10e4:	b08d      	sub	sp, #52	; 0x34
    int dif1, dif2, sum1, sum2, average, i, k, j;
    int values_in[10] = {0,0,0,0,0,0,0,0,0,0};
    10e6:	2228      	movs	r2, #40	; 0x28
    10e8:	2100      	movs	r1, #0
    10ea:	a802      	add	r0, sp, #8
    10ec:	f005 f9fc 	bl	64e8 <memset>

    printk("\nFilter Thread init\n");
    10f0:	4837      	ldr	r0, [pc, #220]	; (11d0 <filter_thread_code+0xf0>)
            {
              // shift left das posies
              values_in[k] = values_in[k+1];
              // inserir valor lido na ultima posio do array
              if(k == 8)
                values_in[k+1] = adc_value;
    10f2:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 11e4 <filter_thread_code+0x104>
    printk("\nFilter Thread init\n");
    10f6:	f005 f994 	bl	6422 <printk>
        j = 0;
    10fa:	2400      	movs	r4, #0
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    10fc:	f04f 33ff 	mov.w	r3, #4294967295
    1100:	4834      	ldr	r0, [pc, #208]	; (11d4 <filter_thread_code+0xf4>)

          if(i == 9)
          {
            // mdia e diferenas para condies
            average = sum1 / 10;
            printk("average: %d\n",average);
    1102:	f8df b0e4 	ldr.w	fp, [pc, #228]	; 11e8 <filter_thread_code+0x108>
    1106:	f04f 32ff 	mov.w	r2, #4294967295
    110a:	f004 fb6b 	bl	57e4 <z_impl_k_sem_take>
        sum2 = 0;
    110e:	4625      	mov	r5, r4
        for(i = 0; i <= 9; i++)
    1110:	4623      	mov	r3, r4
        sum1 = 0;
    1112:	46a0      	mov	r8, r4
          if(i == 0)
    1114:	b94b      	cbnz	r3, 112a <filter_thread_code+0x4a>
    1116:	a902      	add	r1, sp, #8
    1118:	2209      	movs	r2, #9
              values_in[k] = values_in[k+1];
    111a:	6848      	ldr	r0, [r1, #4]
    111c:	f841 0b04 	str.w	r0, [r1], #4
              if(k == 8)
    1120:	3a01      	subs	r2, #1
    1122:	d1fa      	bne.n	111a <filter_thread_code+0x3a>
                values_in[k+1] = adc_value;
    1124:	f8da 2000 	ldr.w	r2, [sl]
    1128:	920b      	str	r2, [sp, #44]	; 0x2c
          sum1 += values_in[i];
    112a:	aa0c      	add	r2, sp, #48	; 0x30
    112c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
          if(i == 9)
    1130:	2b09      	cmp	r3, #9
          sum1 += values_in[i];
    1132:	f852 2c28 	ldr.w	r2, [r2, #-40]
    1136:	4490      	add	r8, r2
          if(i == 9)
    1138:	d137      	bne.n	11aa <filter_thread_code+0xca>
            printk("average: %d\n",average);
    113a:	4658      	mov	r0, fp
            average = sum1 / 10;
    113c:	260a      	movs	r6, #10
    113e:	fb98 f6f6 	sdiv	r6, r8, r6
            printk("average: %d\n",average);
    1142:	4631      	mov	r1, r6
    1144:	f005 f96d 	bl	6422 <printk>
            dif1 = average + average*0.1;
    1148:	4630      	mov	r0, r6
    114a:	f7ff f92b 	bl	3a4 <__aeabi_i2d>
    114e:	4602      	mov	r2, r0
    1150:	460b      	mov	r3, r1
    1152:	e9cd 2300 	strd	r2, r3, [sp]
    1156:	a31c      	add	r3, pc, #112	; (adr r3, 11c8 <filter_thread_code+0xe8>)
    1158:	e9d3 2300 	ldrd	r2, r3, [r3]
    115c:	f7ff f98c 	bl	478 <__aeabi_dmul>
    1160:	4602      	mov	r2, r0
    1162:	460b      	mov	r3, r1
    1164:	4606      	mov	r6, r0
    1166:	460f      	mov	r7, r1
    1168:	e9dd 0100 	ldrd	r0, r1, [sp]
    116c:	f7fe ffce 	bl	10c <__adddf3>
    1170:	f7ff fb94 	bl	89c <__aeabi_d2iz>
            dif2 = average - average*0.1;
    1174:	463b      	mov	r3, r7
    1176:	4632      	mov	r2, r6
            dif1 = average + average*0.1;
    1178:	4681      	mov	r9, r0
            dif2 = average - average*0.1;
    117a:	e9dd 0100 	ldrd	r0, r1, [sp]
    117e:	f7fe ffc3 	bl	108 <__aeabi_dsub>
    1182:	f7ff fb8b 	bl	89c <__aeabi_d2iz>
        
            for(i = 0; i <= 9; i++)
    1186:	a902      	add	r1, sp, #8
    1188:	2300      	movs	r3, #0
            {
              // soma dos valores aprovados pelo filtro
              if((values_in[i] < dif1) && (values_in[i] > dif2))
    118a:	f851 2b04 	ldr.w	r2, [r1], #4
    118e:	454a      	cmp	r2, r9
    1190:	da03      	bge.n	119a <filter_thread_code+0xba>
    1192:	4282      	cmp	r2, r0
              {
                sum2 += values_in[i];
    1194:	bfc4      	itt	gt
    1196:	18ad      	addgt	r5, r5, r2
                j++;
    1198:	3401      	addgt	r4, #1
            for(i = 0; i <= 9; i++)
    119a:	3301      	adds	r3, #1
    119c:	2b0a      	cmp	r3, #10
    119e:	d1f4      	bne.n	118a <filter_thread_code+0xaa>
              }
            }
            
            // if porque  impossivel dividir por 0
            if(j != 0)
    11a0:	b11c      	cbz	r4, 11aa <filter_thread_code+0xca>
              adc_out = sum2 / j;
    11a2:	fb95 f2f4 	sdiv	r2, r5, r4
    11a6:	490c      	ldr	r1, [pc, #48]	; (11d8 <filter_thread_code+0xf8>)
    11a8:	600a      	str	r2, [r1, #0]
        for(i = 0; i <= 9; i++)
    11aa:	3301      	adds	r3, #1
    11ac:	2b09      	cmp	r3, #9
    11ae:	ddb1      	ble.n	1114 <filter_thread_code+0x34>
          }
        }

        printk("Filter Thread set the value to: %d \n",adc_out); 
    11b0:	4b09      	ldr	r3, [pc, #36]	; (11d8 <filter_thread_code+0xf8>)
    11b2:	480a      	ldr	r0, [pc, #40]	; (11dc <filter_thread_code+0xfc>)
    11b4:	6819      	ldr	r1, [r3, #0]
    11b6:	f005 f934 	bl	6422 <printk>
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    11ba:	4809      	ldr	r0, [pc, #36]	; (11e0 <filter_thread_code+0x100>)
    11bc:	f004 faf2 	bl	57a4 <z_impl_k_sem_give>
    {
    11c0:	e79b      	b.n	10fa <filter_thread_code+0x1a>
    11c2:	bf00      	nop
    11c4:	f3af 8000 	nop.w
    11c8:	9999999a 	.word	0x9999999a
    11cc:	3fb99999 	.word	0x3fb99999
    11d0:	00007240 	.word	0x00007240
    11d4:	20000518 	.word	0x20000518
    11d8:	200004f4 	.word	0x200004f4
    11dc:	00007262 	.word	0x00007262
    11e0:	20000528 	.word	0x20000528
    11e4:	200004f8 	.word	0x200004f8
    11e8:	00007255 	.word	0x00007255

000011ec <read_thread_code>:
{
    11ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    printk("\nRead Thread init (periodic)\n");
    11f0:	4845      	ldr	r0, [pc, #276]	; (1308 <read_thread_code+0x11c>)
{
    11f2:	b087      	sub	sp, #28
    printk("\nRead Thread init (periodic)\n");
    11f4:	f005 f915 	bl	6422 <printk>
	return z_impl_k_uptime_ticks();
    11f8:	f005 fd88 	bl	6d0c <z_impl_k_uptime_ticks>
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
		} else {
			return (t * to_hz + off) / from_hz;
    11fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    1200:	460a      	mov	r2, r1
    1202:	fba0 0103 	umull	r0, r1, r0, r3
    1206:	fb03 1102 	mla	r1, r3, r2, r1
    120a:	0bc3      	lsrs	r3, r0, #15
    120c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
    1210:	0bca      	lsrs	r2, r1, #15
    release_time = k_uptime_get() + read_thread_period;
    1212:	f513 747a 	adds.w	r4, r3, #1000	; 0x3e8
	ret = adc_read(adc_dev, &sequence);
    1216:	4e3d      	ldr	r6, [pc, #244]	; (130c <read_thread_code+0x120>)
                adc_value = (uint16_t)(1000*adc_sample_buffer[0]*((float)3/1023));
    1218:	4f3d      	ldr	r7, [pc, #244]	; (1310 <read_thread_code+0x124>)
    release_time = k_uptime_get() + read_thread_period;
    121a:	f142 0500 	adc.w	r5, r2, #0
	const struct adc_sequence sequence = {
    121e:	f8df 9114 	ldr.w	r9, [pc, #276]	; 1334 <read_thread_code+0x148>
    1222:	f8df 8114 	ldr.w	r8, [pc, #276]	; 1338 <read_thread_code+0x14c>
    1226:	2214      	movs	r2, #20
    1228:	2100      	movs	r1, #0
    122a:	a801      	add	r0, sp, #4
    122c:	f005 f95c 	bl	64e8 <memset>
    1230:	2302      	movs	r3, #2
    1232:	e9cd 9303 	strd	r9, r3, [sp, #12]
    1236:	9302      	str	r3, [sp, #8]
    1238:	230a      	movs	r3, #10
    123a:	f88d 3014 	strb.w	r3, [sp, #20]
	if (adc_dev == NULL) {
    123e:	4b35      	ldr	r3, [pc, #212]	; (1314 <read_thread_code+0x128>)
    1240:	6818      	ldr	r0, [r3, #0]
    1242:	bbb0      	cbnz	r0, 12b2 <read_thread_code+0xc6>
            printk("adc_sample(): error, must bind to adc first \n\r");
    1244:	4834      	ldr	r0, [pc, #208]	; (1318 <read_thread_code+0x12c>)
    1246:	f005 f8ec 	bl	6422 <printk>
        err=adc_sample();
    124a:	f04f 31ff 	mov.w	r1, #4294967295
    124e:	f8c8 1000 	str.w	r1, [r8]
            printk("adc_sample() failed with error code %d\n",err);
    1252:	4832      	ldr	r0, [pc, #200]	; (131c <read_thread_code+0x130>)
    1254:	f005 f8e5 	bl	6422 <printk>
	z_impl_k_sem_give(sem);
    1258:	4831      	ldr	r0, [pc, #196]	; (1320 <read_thread_code+0x134>)
    125a:	f004 faa3 	bl	57a4 <z_impl_k_sem_give>
	return z_impl_k_uptime_ticks();
    125e:	f005 fd55 	bl	6d0c <z_impl_k_uptime_ticks>
    1262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    1266:	460a      	mov	r2, r1
    1268:	fba0 0103 	umull	r0, r1, r0, r3
    126c:	fb03 1102 	mla	r1, r3, r2, r1
    1270:	0bc2      	lsrs	r2, r0, #15
    1272:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
    1276:	0bcb      	lsrs	r3, r1, #15
        if( fin_time < release_time) {
    1278:	42a2      	cmp	r2, r4
    127a:	eb73 0105 	sbcs.w	r1, r3, r5
    127e:	dace      	bge.n	121e <read_thread_code+0x32>
            k_msleep(release_time - fin_time);
    1280:	1aa1      	subs	r1, r4, r2
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    1282:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    1286:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    128a:	f240 38e7 	movw	r8, #999	; 0x3e7
    128e:	f04f 0900 	mov.w	r9, #0
    1292:	fbc0 8901 	smlal	r8, r9, r0, r1
    1296:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    129a:	2300      	movs	r3, #0
    129c:	4640      	mov	r0, r8
    129e:	4649      	mov	r1, r9
    12a0:	f7ff fda2 	bl	de8 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    12a4:	f004 fa0c 	bl	56c0 <z_impl_k_sleep>
            release_time += read_thread_period;
    12a8:	f514 747a 	adds.w	r4, r4, #1000	; 0x3e8
    12ac:	f145 0500 	adc.w	r5, r5, #0
    12b0:	e7b5      	b.n	121e <read_thread_code+0x32>
				  const struct adc_sequence *sequence)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->read(dev, sequence);
    12b2:	6883      	ldr	r3, [r0, #8]
    12b4:	a901      	add	r1, sp, #4
    12b6:	685b      	ldr	r3, [r3, #4]
    12b8:	4798      	blx	r3
    12ba:	4601      	mov	r1, r0
	ret = adc_read(adc_dev, &sequence);
    12bc:	6030      	str	r0, [r6, #0]
	if (ret) {
    12be:	b110      	cbz	r0, 12c6 <read_thread_code+0xda>
            printk("adc_read() failed with code %d\n", ret);
    12c0:	4818      	ldr	r0, [pc, #96]	; (1324 <read_thread_code+0x138>)
    12c2:	f005 f8ae 	bl	6422 <printk>
	return ret;
    12c6:	6831      	ldr	r1, [r6, #0]
        err=adc_sample();
    12c8:	f8c8 1000 	str.w	r1, [r8]
        if(err) {
    12cc:	2900      	cmp	r1, #0
    12ce:	d1c0      	bne.n	1252 <read_thread_code+0x66>
            if(adc_sample_buffer[0] > 1023) {
    12d0:	f8b9 8000 	ldrh.w	r8, [r9]
    12d4:	f5b8 6f80 	cmp.w	r8, #1024	; 0x400
    12d8:	d303      	bcc.n	12e2 <read_thread_code+0xf6>
                printk("adc reading out of range\n");
    12da:	4813      	ldr	r0, [pc, #76]	; (1328 <read_thread_code+0x13c>)
    12dc:	f005 f8a1 	bl	6422 <printk>
    12e0:	e7ba      	b.n	1258 <read_thread_code+0x6c>
                adc_value = (uint16_t)(1000*adc_sample_buffer[0]*((float)3/1023));
    12e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    12e6:	fb00 f008 	mul.w	r0, r0, r8
    12ea:	f7ff fbb9 	bl	a60 <__aeabi_i2f>
    12ee:	4639      	mov	r1, r7
    12f0:	f7ff fc0a 	bl	b08 <__aeabi_fmul>
    12f4:	f7ff fd58 	bl	da8 <__aeabi_f2uiz>
    12f8:	4b0c      	ldr	r3, [pc, #48]	; (132c <read_thread_code+0x140>)
    12fa:	b282      	uxth	r2, r0
                printk("adc reading: raw:%4u / %4u mV\n",adc_sample_buffer[0],adc_value);
    12fc:	4641      	mov	r1, r8
    12fe:	480c      	ldr	r0, [pc, #48]	; (1330 <read_thread_code+0x144>)
                adc_value = (uint16_t)(1000*adc_sample_buffer[0]*((float)3/1023));
    1300:	601a      	str	r2, [r3, #0]
                printk("adc reading: raw:%4u / %4u mV\n",adc_sample_buffer[0],adc_value);
    1302:	f005 f88e 	bl	6422 <printk>
    1306:	e7a7      	b.n	1258 <read_thread_code+0x6c>
    1308:	00007287 	.word	0x00007287
    130c:	20000514 	.word	0x20000514
    1310:	3b40300c 	.word	0x3b40300c
    1314:	200004f0 	.word	0x200004f0
    1318:	000072a5 	.word	0x000072a5
    131c:	000072f4 	.word	0x000072f4
    1320:	20000518 	.word	0x20000518
    1324:	000072d4 	.word	0x000072d4
    1328:	0000731c 	.word	0x0000731c
    132c:	200004f8 	.word	0x200004f8
    1330:	00007336 	.word	0x00007336
    1334:	20000c28 	.word	0x20000c28
    1338:	200004fc 	.word	0x200004fc

0000133c <out_thread_code>:
   
    }
}

void out_thread_code(void *argA , void *argB, void *argC)
{
    133c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printk("\nOut Thread init\n");
    1340:	4837      	ldr	r0, [pc, #220]	; (1420 <out_thread_code+0xe4>)
    int out;
    while(1)
    {
        k_sem_take(&sem_bc, K_FOREVER);
        ret = 0;
        out = (uint16_t)(adc_out / ((float)3 / 1023) / 1000);
    1342:	f8df 9104 	ldr.w	r9, [pc, #260]	; 1448 <out_thread_code+0x10c>
{
    1346:	b089      	sub	sp, #36	; 0x24
    printk("\nOut Thread init\n");
    1348:	f005 f86b 	bl	6422 <printk>
	return z_impl_k_sem_take(sem, timeout);
    134c:	f04f 32ff 	mov.w	r2, #4294967295
        ret = 0;
    1350:	4d34      	ldr	r5, [pc, #208]	; (1424 <out_thread_code+0xe8>)
    1352:	4835      	ldr	r0, [pc, #212]	; (1428 <out_thread_code+0xec>)
    1354:	f04f 33ff 	mov.w	r3, #4294967295
    1358:	f004 fa44 	bl	57e4 <z_impl_k_sem_take>
    135c:	2300      	movs	r3, #0
    135e:	602b      	str	r3, [r5, #0]
        ret = pwm_pin_set_usec(pwm0_dev, NLED1,
    1360:	4b32      	ldr	r3, [pc, #200]	; (142c <out_thread_code+0xf0>)
    1362:	f8d3 8000 	ldr.w	r8, [r3]
    1366:	4b32      	ldr	r3, [pc, #200]	; (1430 <out_thread_code+0xf4>)
    1368:	681f      	ldr	r7, [r3, #0]
        out = (uint16_t)(adc_out / ((float)3 / 1023) / 1000);
    136a:	4b32      	ldr	r3, [pc, #200]	; (1434 <out_thread_code+0xf8>)
    136c:	6818      	ldr	r0, [r3, #0]
    136e:	f7ff fb77 	bl	a60 <__aeabi_i2f>
    1372:	4649      	mov	r1, r9
    1374:	f7ff fc7c 	bl	c70 <__aeabi_fdiv>
    1378:	492f      	ldr	r1, [pc, #188]	; (1438 <out_thread_code+0xfc>)
    137a:	f7ff fc79 	bl	c70 <__aeabi_fdiv>
    137e:	f7ff fd13 	bl	da8 <__aeabi_f2uiz>
		      pwmPeriod_us,(unsigned int)((pwmPeriod_us*out)/1023), PWM_POLARITY_NORMAL);
    1382:	b284      	uxth	r4, r0
    1384:	437c      	muls	r4, r7
        ret = pwm_pin_set_usec(pwm0_dev, NLED1,
    1386:	f240 30ff 	movw	r0, #1023	; 0x3ff
    138a:	fbb4 f4f0 	udiv	r4, r4, r0
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
	return api->get_cycles_per_sec(dev, pwm, cycles);
    138e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    1392:	aa06      	add	r2, sp, #24
    1394:	685b      	ldr	r3, [r3, #4]
    1396:	210d      	movs	r1, #13
    1398:	4640      	mov	r0, r8
    139a:	4798      	blx	r3
				   uint32_t period, uint32_t pulse,
				   pwm_flags_t flags)
{
	uint64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
    139c:	9003      	str	r0, [sp, #12]
    139e:	b130      	cbz	r0, 13ae <out_thread_code+0x72>
    13a0:	f06f 0104 	mvn.w	r1, #4
    13a4:	6029      	str	r1, [r5, #0]
        if (ret)
          printk("Error %d: failed to set pulse width\n", ret);
    13a6:	4825      	ldr	r0, [pc, #148]	; (143c <out_thread_code+0x100>)
    13a8:	f005 f83b 	bl	6422 <printk>
    {
    13ac:	e7ce      	b.n	134c <out_thread_code+0x10>
		return -EIO;
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
    13ae:	e9dd 6306 	ldrd	r6, r3, [sp, #24]
    13b2:	fba7 ab06 	umull	sl, fp, r7, r6
    13b6:	fb07 bb03 	mla	fp, r7, r3, fp
    13ba:	4a21      	ldr	r2, [pc, #132]	; (1440 <out_thread_code+0x104>)
    13bc:	9304      	str	r3, [sp, #16]
    13be:	4650      	mov	r0, sl
    13c0:	2300      	movs	r3, #0
    13c2:	4659      	mov	r1, fp
    13c4:	f7ff fd10 	bl	de8 <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
    13c8:	4b1e      	ldr	r3, [pc, #120]	; (1444 <out_thread_code+0x108>)
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
    13ca:	9005      	str	r0, [sp, #20]
	if (period_cycles >= ((uint64_t)1 << 32)) {
    13cc:	f04f 32ff 	mov.w	r2, #4294967295
    13d0:	455b      	cmp	r3, fp
    13d2:	bf08      	it	eq
    13d4:	4552      	cmpeq	r2, sl
    13d6:	d202      	bcs.n	13de <out_thread_code+0xa2>
        ret = pwm_pin_set_usec(pwm0_dev, NLED1,
    13d8:	f06f 0185 	mvn.w	r1, #133	; 0x85
    13dc:	e7e2      	b.n	13a4 <out_thread_code+0x68>
		return -ENOTSUP;
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
    13de:	9b04      	ldr	r3, [sp, #16]
    13e0:	4a17      	ldr	r2, [pc, #92]	; (1440 <out_thread_code+0x104>)
    13e2:	fba4 6706 	umull	r6, r7, r4, r6
    13e6:	fb04 7703 	mla	r7, r4, r3, r7
    13ea:	4630      	mov	r0, r6
    13ec:	2300      	movs	r3, #0
    13ee:	4639      	mov	r1, r7
    13f0:	f7ff fcfa 	bl	de8 <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
    13f4:	4a13      	ldr	r2, [pc, #76]	; (1444 <out_thread_code+0x108>)
    13f6:	f04f 31ff 	mov.w	r1, #4294967295
    13fa:	42ba      	cmp	r2, r7
    13fc:	bf08      	it	eq
    13fe:	42b1      	cmpeq	r1, r6
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
    1400:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
    1402:	d3e9      	bcc.n	13d8 <out_thread_code+0x9c>
	return api->pin_set(dev, pwm, period, pulse, flags);
    1404:	f8d8 2008 	ldr.w	r2, [r8, #8]
    1408:	9903      	ldr	r1, [sp, #12]
    140a:	9100      	str	r1, [sp, #0]
    140c:	6814      	ldr	r4, [r2, #0]
    140e:	9a05      	ldr	r2, [sp, #20]
    1410:	210d      	movs	r1, #13
    1412:	4640      	mov	r0, r8
    1414:	47a0      	blx	r4
    1416:	4601      	mov	r1, r0
    1418:	6028      	str	r0, [r5, #0]
        if (ret)
    141a:	2800      	cmp	r0, #0
    141c:	d096      	beq.n	134c <out_thread_code+0x10>
    141e:	e7c2      	b.n	13a6 <out_thread_code+0x6a>
    1420:	00007355 	.word	0x00007355
    1424:	20000514 	.word	0x20000514
    1428:	20000528 	.word	0x20000528
    142c:	2000050c 	.word	0x2000050c
    1430:	20000098 	.word	0x20000098
    1434:	200004f4 	.word	0x200004f4
    1438:	447a0000 	.word	0x447a0000
    143c:	00007367 	.word	0x00007367
    1440:	000f4240 	.word	0x000f4240
    1444:	000f423f 	.word	0x000f423f
    1448:	3b40300c 	.word	0x3b40300c

0000144c <conf>:
{
    144c:	b510      	push	{r4, lr}
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    144e:	4818      	ldr	r0, [pc, #96]	; (14b0 <conf+0x64>)
    gpio0_dev = device_get_binding(DT_LABEL(GPIO0_NID));
    1450:	4c18      	ldr	r4, [pc, #96]	; (14b4 <conf+0x68>)
    1452:	f003 fc31 	bl	4cb8 <z_impl_device_get_binding>
    1456:	6020      	str	r0, [r4, #0]
    if (gpio0_dev == NULL) {
    1458:	b920      	cbnz	r0, 1464 <conf+0x18>
        printk("Error: Failed to bind to GPIO0\n\r");        
    145a:	4817      	ldr	r0, [pc, #92]	; (14b8 <conf+0x6c>)
}
    145c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	printk("Error: Failed to bind to PWM0\n\r");
    1460:	f004 bfdf 	b.w	6422 <printk>
        printk("Bind to GPIO0 successfull\n\r");        
    1464:	4815      	ldr	r0, [pc, #84]	; (14bc <conf+0x70>)
    1466:	f004 ffdc 	bl	6422 <printk>
    146a:	4815      	ldr	r0, [pc, #84]	; (14c0 <conf+0x74>)
    146c:	f003 fc24 	bl	4cb8 <z_impl_device_get_binding>
    pwm0_dev = device_get_binding(DT_LABEL(PWM0_NID));
    1470:	4b14      	ldr	r3, [pc, #80]	; (14c4 <conf+0x78>)
    1472:	6018      	str	r0, [r3, #0]
    if (pwm0_dev == NULL) {
    1474:	b908      	cbnz	r0, 147a <conf+0x2e>
	printk("Error: Failed to bind to PWM0\n\r");
    1476:	4814      	ldr	r0, [pc, #80]	; (14c8 <conf+0x7c>)
    1478:	e7f0      	b.n	145c <conf+0x10>
        printk("Bind to PWM0 successful\n\r");            
    147a:	4814      	ldr	r0, [pc, #80]	; (14cc <conf+0x80>)
    147c:	f004 ffd1 	bl	6422 <printk>
    ret = gpio_pin_configure(gpio0_dev, NPOT, GPIO_INPUT);
    1480:	6820      	ldr	r0, [r4, #0]
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	struct gpio_driver_data *data =
    1482:	6902      	ldr	r2, [r0, #16]
	const struct gpio_driver_api *api =
    1484:	6881      	ldr	r1, [r0, #8]
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    1486:	6813      	ldr	r3, [r2, #0]
    1488:	f023 0308 	bic.w	r3, r3, #8
    148c:	6013      	str	r3, [r2, #0]
	}

	return api->pin_configure(port, pin, flags);
    148e:	680b      	ldr	r3, [r1, #0]
    1490:	f44f 7280 	mov.w	r2, #256	; 0x100
    1494:	2103      	movs	r1, #3
    1496:	4798      	blx	r3
    1498:	4b0d      	ldr	r3, [pc, #52]	; (14d0 <conf+0x84>)
    if (ret < 0) {
    149a:	2800      	cmp	r0, #0
    149c:	4601      	mov	r1, r0
    ret = gpio_pin_configure(gpio0_dev, NPOT, GPIO_INPUT);
    149e:	6018      	str	r0, [r3, #0]
    if (ret < 0) {
    14a0:	da04      	bge.n	14ac <conf+0x60>
}
    14a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        printk("Error %d: Failed to configure POT\n\r", ret);
    14a6:	480b      	ldr	r0, [pc, #44]	; (14d4 <conf+0x88>)
    14a8:	f004 bfbb 	b.w	6422 <printk>
}
    14ac:	bd10      	pop	{r4, pc}
    14ae:	bf00      	nop
    14b0:	0000738c 	.word	0x0000738c
    14b4:	20000504 	.word	0x20000504
    14b8:	00007393 	.word	0x00007393
    14bc:	000073b4 	.word	0x000073b4
    14c0:	000073d0 	.word	0x000073d0
    14c4:	2000050c 	.word	0x2000050c
    14c8:	000073d6 	.word	0x000073d6
    14cc:	000073f6 	.word	0x000073f6
    14d0:	20000514 	.word	0x20000514
    14d4:	00007410 	.word	0x00007410

000014d8 <adc_setup>:
{
    14d8:	b510      	push	{r4, lr}
    14da:	480c      	ldr	r0, [pc, #48]	; (150c <adc_setup+0x34>)
    adc_dev = device_get_binding(DT_LABEL(ADC_NID));
    14dc:	4c0c      	ldr	r4, [pc, #48]	; (1510 <adc_setup+0x38>)
    14de:	f003 fbeb 	bl	4cb8 <z_impl_device_get_binding>
    14e2:	6020      	str	r0, [r4, #0]
	if (!adc_dev) {
    14e4:	b910      	cbnz	r0, 14ec <adc_setup+0x14>
        printk("ADC device_get_binding() failed\n\r");
    14e6:	480b      	ldr	r0, [pc, #44]	; (1514 <adc_setup+0x3c>)
    14e8:	f004 ff9b 	bl	6422 <printk>
    err = adc_channel_setup(adc_dev, &my_channel_cfg);
    14ec:	6820      	ldr	r0, [r4, #0]
	return api->channel_setup(dev, channel_cfg);
    14ee:	6883      	ldr	r3, [r0, #8]
    14f0:	4909      	ldr	r1, [pc, #36]	; (1518 <adc_setup+0x40>)
    14f2:	681b      	ldr	r3, [r3, #0]
    14f4:	4798      	blx	r3
    14f6:	4b09      	ldr	r3, [pc, #36]	; (151c <adc_setup+0x44>)
    14f8:	4601      	mov	r1, r0
    14fa:	6018      	str	r0, [r3, #0]
    if (err) {
    14fc:	b110      	cbz	r0, 1504 <adc_setup+0x2c>
        printk("adc_channel_setup() failed with error code %d\n\r", err);
    14fe:	4808      	ldr	r0, [pc, #32]	; (1520 <adc_setup+0x48>)
    1500:	f004 ff8f 	bl	6422 <printk>
    NRF_SAADC->TASKS_CALIBRATEOFFSET = 1;
    1504:	4b07      	ldr	r3, [pc, #28]	; (1524 <adc_setup+0x4c>)
    1506:	2201      	movs	r2, #1
    1508:	60da      	str	r2, [r3, #12]
}
    150a:	bd10      	pop	{r4, pc}
    150c:	00007434 	.word	0x00007434
    1510:	200004f0 	.word	0x200004f0
    1514:	0000743a 	.word	0x0000743a
    1518:	00007238 	.word	0x00007238
    151c:	200004fc 	.word	0x200004fc
    1520:	0000745c 	.word	0x0000745c
    1524:	40007000 	.word	0x40007000

00001528 <main>:
{
    1528:	b5f0      	push	{r4, r5, r6, r7, lr}
    152a:	b089      	sub	sp, #36	; 0x24
    conf();
    152c:	f7ff ff8e 	bl	144c <conf>
    adc_setup();
    1530:	f7ff ffd2 	bl	14d8 <adc_setup>
    printf("\n\r Illustration of the use of shmem + semaphores\n\r");
    1534:	4821      	ldr	r0, [pc, #132]	; (15bc <main+0x94>)
    1536:	f001 fa95 	bl	2a64 <printf>
	return z_impl_k_sem_init(sem, initial_count, limit);
    153a:	2201      	movs	r2, #1
    153c:	2100      	movs	r1, #0
    153e:	4820      	ldr	r0, [pc, #128]	; (15c0 <main+0x98>)
    1540:	f005 fb8e 	bl	6c60 <z_impl_k_sem_init>
    1544:	2201      	movs	r2, #1
    1546:	2100      	movs	r1, #0
    1548:	481e      	ldr	r0, [pc, #120]	; (15c4 <main+0x9c>)
    154a:	f005 fb89 	bl	6c60 <z_impl_k_sem_init>
    read_thread_tid = k_thread_create(&read_thread_data, read_thread_stack,
    154e:	2600      	movs	r6, #0
    1550:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    1552:	2400      	movs	r4, #0
    1554:	2501      	movs	r5, #1
    1556:	e9cd 6706 	strd	r6, r7, [sp, #24]
    155a:	e9cd 5403 	strd	r5, r4, [sp, #12]
    155e:	e9cd 4401 	strd	r4, r4, [sp, #4]
    1562:	4b19      	ldr	r3, [pc, #100]	; (15c8 <main+0xa0>)
    1564:	4919      	ldr	r1, [pc, #100]	; (15cc <main+0xa4>)
    1566:	9400      	str	r4, [sp, #0]
    1568:	f44f 6280 	mov.w	r2, #1024	; 0x400
    156c:	4818      	ldr	r0, [pc, #96]	; (15d0 <main+0xa8>)
    156e:	f004 f995 	bl	589c <z_impl_k_thread_create>
    1572:	4b18      	ldr	r3, [pc, #96]	; (15d4 <main+0xac>)
    1574:	6018      	str	r0, [r3, #0]
    1576:	4b18      	ldr	r3, [pc, #96]	; (15d8 <main+0xb0>)
    1578:	4918      	ldr	r1, [pc, #96]	; (15dc <main+0xb4>)
    157a:	9400      	str	r4, [sp, #0]
    157c:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1580:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1584:	e9cd 4401 	strd	r4, r4, [sp, #4]
    1588:	f44f 6280 	mov.w	r2, #1024	; 0x400
    158c:	4814      	ldr	r0, [pc, #80]	; (15e0 <main+0xb8>)
    158e:	f004 f985 	bl	589c <z_impl_k_thread_create>
    filter_thread_tid = k_thread_create(&filter_thread_data, filter_thread_stack,
    1592:	4b14      	ldr	r3, [pc, #80]	; (15e4 <main+0xbc>)
    1594:	6018      	str	r0, [r3, #0]
    1596:	4b14      	ldr	r3, [pc, #80]	; (15e8 <main+0xc0>)
    1598:	4914      	ldr	r1, [pc, #80]	; (15ec <main+0xc4>)
    159a:	9400      	str	r4, [sp, #0]
    159c:	e9cd 6706 	strd	r6, r7, [sp, #24]
    15a0:	e9cd 5403 	strd	r5, r4, [sp, #12]
    15a4:	e9cd 4401 	strd	r4, r4, [sp, #4]
    15a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    15ac:	4810      	ldr	r0, [pc, #64]	; (15f0 <main+0xc8>)
    15ae:	f004 f975 	bl	589c <z_impl_k_thread_create>
    out_thread_tid = k_thread_create(&out_thread_data, out_thread_stack,
    15b2:	4b10      	ldr	r3, [pc, #64]	; (15f4 <main+0xcc>)
    15b4:	6018      	str	r0, [r3, #0]
}
    15b6:	b009      	add	sp, #36	; 0x24
    15b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15ba:	bf00      	nop
    15bc:	0000748c 	.word	0x0000748c
    15c0:	20000518 	.word	0x20000518
    15c4:	20000528 	.word	0x20000528
    15c8:	000011ed 	.word	0x000011ed
    15cc:	20001200 	.word	0x20001200
    15d0:	20000348 	.word	0x20000348
    15d4:	20000510 	.word	0x20000510
    15d8:	000010e1 	.word	0x000010e1
    15dc:	20001620 	.word	0x20001620
    15e0:	20000248 	.word	0x20000248
    15e4:	20000500 	.word	0x20000500
    15e8:	0000133d 	.word	0x0000133d
    15ec:	20001a40 	.word	0x20001a40
    15f0:	200002c8 	.word	0x200002c8
    15f4:	20000508 	.word	0x20000508

000015f8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    15f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    15fc:	b091      	sub	sp, #68	; 0x44
    15fe:	468b      	mov	fp, r1
    1600:	9002      	str	r0, [sp, #8]
    1602:	4692      	mov	sl, r2
    1604:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    1606:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    1608:	f89a 0000 	ldrb.w	r0, [sl]
    160c:	b908      	cbnz	r0, 1612 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    160e:	4628      	mov	r0, r5
    1610:	e35e      	b.n	1cd0 <cbvprintf+0x6d8>
		if (*fp != '%') {
    1612:	2825      	cmp	r0, #37	; 0x25
    1614:	f10a 0701 	add.w	r7, sl, #1
    1618:	d007      	beq.n	162a <cbvprintf+0x32>
			OUTC('%');
    161a:	9b02      	ldr	r3, [sp, #8]
    161c:	4659      	mov	r1, fp
    161e:	4798      	blx	r3
    1620:	2800      	cmp	r0, #0
    1622:	f2c0 8355 	blt.w	1cd0 <cbvprintf+0x6d8>
    1626:	3501      	adds	r5, #1
			break;
    1628:	e210      	b.n	1a4c <cbvprintf+0x454>
		} state = {
    162a:	2218      	movs	r2, #24
    162c:	2100      	movs	r1, #0
    162e:	a80a      	add	r0, sp, #40	; 0x28
    1630:	f004 ff5a 	bl	64e8 <memset>
	if (*sp == '%') {
    1634:	f89a 3001 	ldrb.w	r3, [sl, #1]
    1638:	2b25      	cmp	r3, #37	; 0x25
    163a:	d078      	beq.n	172e <cbvprintf+0x136>
    163c:	2200      	movs	r2, #0
    163e:	4694      	mov	ip, r2
    1640:	4616      	mov	r6, r2
    1642:	4696      	mov	lr, r2
    1644:	4610      	mov	r0, r2
    1646:	4639      	mov	r1, r7
		switch (*sp) {
    1648:	f817 3b01 	ldrb.w	r3, [r7], #1
    164c:	2b2b      	cmp	r3, #43	; 0x2b
    164e:	f000 809d 	beq.w	178c <cbvprintf+0x194>
    1652:	f200 8094 	bhi.w	177e <cbvprintf+0x186>
    1656:	2b20      	cmp	r3, #32
    1658:	f000 809b 	beq.w	1792 <cbvprintf+0x19a>
    165c:	2b23      	cmp	r3, #35	; 0x23
    165e:	f000 809a 	beq.w	1796 <cbvprintf+0x19e>
    1662:	b128      	cbz	r0, 1670 <cbvprintf+0x78>
    1664:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1668:	f040 0004 	orr.w	r0, r0, #4
    166c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1670:	f1be 0f00 	cmp.w	lr, #0
    1674:	d005      	beq.n	1682 <cbvprintf+0x8a>
    1676:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    167a:	f040 0008 	orr.w	r0, r0, #8
    167e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1682:	b12e      	cbz	r6, 1690 <cbvprintf+0x98>
    1684:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1688:	f040 0010 	orr.w	r0, r0, #16
    168c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1690:	f1bc 0f00 	cmp.w	ip, #0
    1694:	d005      	beq.n	16a2 <cbvprintf+0xaa>
    1696:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    169a:	f040 0020 	orr.w	r0, r0, #32
    169e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    16a2:	b12a      	cbz	r2, 16b0 <cbvprintf+0xb8>
    16a4:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    16a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    16ac:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
    16b0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    16b4:	f002 0044 	and.w	r0, r2, #68	; 0x44
    16b8:	2844      	cmp	r0, #68	; 0x44
    16ba:	d103      	bne.n	16c4 <cbvprintf+0xcc>
		conv->flag_zero = false;
    16bc:	f36f 1286 	bfc	r2, #6, #1
    16c0:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
    16c4:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    16c8:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    16ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    16ce:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    16d2:	d17b      	bne.n	17cc <cbvprintf+0x1d4>
		conv->width_star = true;
    16d4:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    16d8:	f042 0201 	orr.w	r2, r2, #1
    16dc:	1c4b      	adds	r3, r1, #1
    16de:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
    16e2:	781a      	ldrb	r2, [r3, #0]
    16e4:	2a2e      	cmp	r2, #46	; 0x2e
    16e6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    16ea:	bf0c      	ite	eq
    16ec:	2101      	moveq	r1, #1
    16ee:	2100      	movne	r1, #0
    16f0:	f361 0241 	bfi	r2, r1, #1, #1
    16f4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
    16f8:	d174      	bne.n	17e4 <cbvprintf+0x1ec>
	if (*sp == '*') {
    16fa:	785a      	ldrb	r2, [r3, #1]
    16fc:	2a2a      	cmp	r2, #42	; 0x2a
    16fe:	d06a      	beq.n	17d6 <cbvprintf+0x1de>
    1700:	3301      	adds	r3, #1
	size_t val = 0;
    1702:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    1704:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    1706:	4618      	mov	r0, r3
    1708:	f810 2b01 	ldrb.w	r2, [r0], #1
    170c:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    1710:	2f09      	cmp	r7, #9
    1712:	f240 808e 	bls.w	1832 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
    1716:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
    171a:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
    171c:	f3c2 0040 	ubfx	r0, r2, #1, #1
    1720:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    1724:	f361 0241 	bfi	r2, r1, #1, #1
    1728:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    172c:	e05a      	b.n	17e4 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
    172e:	f10a 0702 	add.w	r7, sl, #2
    1732:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
    1736:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    173a:	07d9      	lsls	r1, r3, #31
    173c:	f140 8149 	bpl.w	19d2 <cbvprintf+0x3da>
			width = va_arg(ap, int);
    1740:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    1744:	f1b9 0f00 	cmp.w	r9, #0
    1748:	da07      	bge.n	175a <cbvprintf+0x162>
				conv->flag_dash = true;
    174a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    174e:	f042 0204 	orr.w	r2, r2, #4
    1752:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
    1756:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
    175a:	075a      	lsls	r2, r3, #29
    175c:	f140 8142 	bpl.w	19e4 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
    1760:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    1764:	f1b8 0f00 	cmp.w	r8, #0
    1768:	f280 8141 	bge.w	19ee <cbvprintf+0x3f6>
				conv->prec_present = false;
    176c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1770:	f36f 0341 	bfc	r3, #1, #1
    1774:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
    1778:	f04f 38ff 	mov.w	r8, #4294967295
    177c:	e137      	b.n	19ee <cbvprintf+0x3f6>
		switch (*sp) {
    177e:	2b2d      	cmp	r3, #45	; 0x2d
    1780:	d00c      	beq.n	179c <cbvprintf+0x1a4>
    1782:	2b30      	cmp	r3, #48	; 0x30
    1784:	f47f af6d 	bne.w	1662 <cbvprintf+0x6a>
			conv->flag_zero = true;
    1788:	2201      	movs	r2, #1
	} while (loop);
    178a:	e75c      	b.n	1646 <cbvprintf+0x4e>
			conv->flag_plus = true;
    178c:	f04f 0e01 	mov.w	lr, #1
    1790:	e759      	b.n	1646 <cbvprintf+0x4e>
			conv->flag_space = true;
    1792:	2601      	movs	r6, #1
    1794:	e757      	b.n	1646 <cbvprintf+0x4e>
			conv->flag_hash = true;
    1796:	f04f 0c01 	mov.w	ip, #1
    179a:	e754      	b.n	1646 <cbvprintf+0x4e>
		switch (*sp) {
    179c:	2001      	movs	r0, #1
    179e:	e752      	b.n	1646 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
    17a0:	fb0c 0202 	mla	r2, ip, r2, r0
    17a4:	3a30      	subs	r2, #48	; 0x30
    17a6:	4633      	mov	r3, r6
    17a8:	461e      	mov	r6, r3
    17aa:	f816 0b01 	ldrb.w	r0, [r6], #1
    17ae:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    17b2:	2f09      	cmp	r7, #9
    17b4:	d9f4      	bls.n	17a0 <cbvprintf+0x1a8>
	if (sp != wp) {
    17b6:	4299      	cmp	r1, r3
    17b8:	d093      	beq.n	16e2 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    17ba:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
    17be:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
    17c0:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    17c2:	f362 0141 	bfi	r1, r2, #1, #1
    17c6:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    17ca:	e78a      	b.n	16e2 <cbvprintf+0xea>
    17cc:	460b      	mov	r3, r1
	size_t val = 0;
    17ce:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    17d0:	f04f 0c0a 	mov.w	ip, #10
    17d4:	e7e8      	b.n	17a8 <cbvprintf+0x1b0>
		conv->prec_star = true;
    17d6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    17da:	f042 0204 	orr.w	r2, r2, #4
    17de:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
    17e2:	3302      	adds	r3, #2
	switch (*sp) {
    17e4:	461f      	mov	r7, r3
    17e6:	f817 2b01 	ldrb.w	r2, [r7], #1
    17ea:	2a6c      	cmp	r2, #108	; 0x6c
    17ec:	d041      	beq.n	1872 <cbvprintf+0x27a>
    17ee:	d825      	bhi.n	183c <cbvprintf+0x244>
    17f0:	2a68      	cmp	r2, #104	; 0x68
    17f2:	d02b      	beq.n	184c <cbvprintf+0x254>
    17f4:	2a6a      	cmp	r2, #106	; 0x6a
    17f6:	d046      	beq.n	1886 <cbvprintf+0x28e>
    17f8:	2a4c      	cmp	r2, #76	; 0x4c
    17fa:	d04c      	beq.n	1896 <cbvprintf+0x29e>
    17fc:	461f      	mov	r7, r3
	conv->specifier = *sp++;
    17fe:	f817 2b01 	ldrb.w	r2, [r7], #1
    1802:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1806:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
    180a:	2a78      	cmp	r2, #120	; 0x78
    180c:	f200 80d9 	bhi.w	19c2 <cbvprintf+0x3ca>
    1810:	2a57      	cmp	r2, #87	; 0x57
    1812:	d84d      	bhi.n	18b0 <cbvprintf+0x2b8>
    1814:	2a41      	cmp	r2, #65	; 0x41
    1816:	d003      	beq.n	1820 <cbvprintf+0x228>
    1818:	3a45      	subs	r2, #69	; 0x45
    181a:	2a02      	cmp	r2, #2
    181c:	f200 80d1 	bhi.w	19c2 <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
    1820:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1824:	2204      	movs	r2, #4
    1826:	f362 0302 	bfi	r3, r2, #0, #3
    182a:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
    182e:	2301      	movs	r3, #1
			break;
    1830:	e09e      	b.n	1970 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
    1832:	fb06 2101 	mla	r1, r6, r1, r2
    1836:	3930      	subs	r1, #48	; 0x30
    1838:	4603      	mov	r3, r0
    183a:	e764      	b.n	1706 <cbvprintf+0x10e>
	switch (*sp) {
    183c:	2a74      	cmp	r2, #116	; 0x74
    183e:	d026      	beq.n	188e <cbvprintf+0x296>
    1840:	2a7a      	cmp	r2, #122	; 0x7a
    1842:	d1db      	bne.n	17fc <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
    1844:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1848:	2206      	movs	r2, #6
    184a:	e00d      	b.n	1868 <cbvprintf+0x270>
		if (*++sp == 'h') {
    184c:	785a      	ldrb	r2, [r3, #1]
    184e:	2a68      	cmp	r2, #104	; 0x68
    1850:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1854:	d106      	bne.n	1864 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
    1856:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1858:	f361 02c6 	bfi	r2, r1, #3, #4
    185c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
    1860:	1c9f      	adds	r7, r3, #2
    1862:	e7cc      	b.n	17fe <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
    1864:	4613      	mov	r3, r2
    1866:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    1868:	f362 03c6 	bfi	r3, r2, #3, #4
    186c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
    1870:	e7c5      	b.n	17fe <cbvprintf+0x206>
		if (*++sp == 'l') {
    1872:	785a      	ldrb	r2, [r3, #1]
    1874:	2a6c      	cmp	r2, #108	; 0x6c
    1876:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    187a:	d101      	bne.n	1880 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
    187c:	2104      	movs	r1, #4
    187e:	e7eb      	b.n	1858 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
    1880:	4613      	mov	r3, r2
    1882:	2203      	movs	r2, #3
    1884:	e7f0      	b.n	1868 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
    1886:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    188a:	2205      	movs	r2, #5
    188c:	e7ec      	b.n	1868 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
    188e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1892:	2207      	movs	r2, #7
    1894:	e7e8      	b.n	1868 <cbvprintf+0x270>
		conv->unsupported = true;
    1896:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    189a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    189e:	f023 0302 	bic.w	r3, r3, #2
    18a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    18a6:	f043 0302 	orr.w	r3, r3, #2
    18aa:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
    18ae:	e7a6      	b.n	17fe <cbvprintf+0x206>
    18b0:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    18b4:	2920      	cmp	r1, #32
    18b6:	f200 8084 	bhi.w	19c2 <cbvprintf+0x3ca>
    18ba:	a001      	add	r0, pc, #4	; (adr r0, 18c0 <cbvprintf+0x2c8>)
    18bc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
    18c0:	00001985 	.word	0x00001985
    18c4:	000019c3 	.word	0x000019c3
    18c8:	000019c3 	.word	0x000019c3
    18cc:	000019c3 	.word	0x000019c3
    18d0:	000019c3 	.word	0x000019c3
    18d4:	000019c3 	.word	0x000019c3
    18d8:	000019c3 	.word	0x000019c3
    18dc:	000019c3 	.word	0x000019c3
    18e0:	000019c3 	.word	0x000019c3
    18e4:	00001821 	.word	0x00001821
    18e8:	000019c3 	.word	0x000019c3
    18ec:	00001985 	.word	0x00001985
    18f0:	00001945 	.word	0x00001945
    18f4:	00001821 	.word	0x00001821
    18f8:	00001821 	.word	0x00001821
    18fc:	00001821 	.word	0x00001821
    1900:	000019c3 	.word	0x000019c3
    1904:	00001945 	.word	0x00001945
    1908:	000019c3 	.word	0x000019c3
    190c:	000019c3 	.word	0x000019c3
    1910:	000019c3 	.word	0x000019c3
    1914:	000019c3 	.word	0x000019c3
    1918:	0000198d 	.word	0x0000198d
    191c:	00001985 	.word	0x00001985
    1920:	000019a9 	.word	0x000019a9
    1924:	000019c3 	.word	0x000019c3
    1928:	000019c3 	.word	0x000019c3
    192c:	000019a9 	.word	0x000019a9
    1930:	000019c3 	.word	0x000019c3
    1934:	00001985 	.word	0x00001985
    1938:	000019c3 	.word	0x000019c3
    193c:	000019c3 	.word	0x000019c3
    1940:	00001985 	.word	0x00001985
		conv->specifier_cat = SPECIFIER_SINT;
    1944:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1948:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
    194a:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    194e:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1952:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1954:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
    1958:	bf02      	ittt	eq
    195a:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
    195e:	f041 0101 	orreq.w	r1, r1, #1
    1962:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
    1966:	2a63      	cmp	r2, #99	; 0x63
    1968:	d131      	bne.n	19ce <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
    196a:	3b00      	subs	r3, #0
    196c:	bf18      	it	ne
    196e:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    1970:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1974:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1978:	430b      	orrs	r3, r1
    197a:	f363 0241 	bfi	r2, r3, #1, #1
    197e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    1982:	e6d8      	b.n	1736 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
    1984:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1988:	2002      	movs	r0, #2
    198a:	e7de      	b.n	194a <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
    198c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1990:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1994:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    1998:	2103      	movs	r1, #3
    199a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    199e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    19a0:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    19a4:	4143      	adcs	r3, r0
    19a6:	e7e3      	b.n	1970 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
    19a8:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    19ac:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    19ae:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    19b2:	f361 0202 	bfi	r2, r1, #0, #3
    19b6:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    19ba:	bf14      	ite	ne
    19bc:	2301      	movne	r3, #1
    19be:	2300      	moveq	r3, #0
    19c0:	e7d6      	b.n	1970 <cbvprintf+0x378>
		conv->invalid = true;
    19c2:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    19c6:	f043 0301 	orr.w	r3, r3, #1
    19ca:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    19ce:	2300      	movs	r3, #0
    19d0:	e7ce      	b.n	1970 <cbvprintf+0x378>
		} else if (conv->width_present) {
    19d2:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    19d6:	2a00      	cmp	r2, #0
			width = conv->width_value;
    19d8:	bfb4      	ite	lt
    19da:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
    19de:	f04f 39ff 	movge.w	r9, #4294967295
    19e2:	e6ba      	b.n	175a <cbvprintf+0x162>
		} else if (conv->prec_present) {
    19e4:	079b      	lsls	r3, r3, #30
    19e6:	f57f aec7 	bpl.w	1778 <cbvprintf+0x180>
			precision = conv->prec_value;
    19ea:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
    19ee:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
    19f2:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    19f4:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    19f8:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
    19fc:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    1a00:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    1a02:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    1a06:	d136      	bne.n	1a76 <cbvprintf+0x47e>
			switch (length_mod) {
    1a08:	1ed3      	subs	r3, r2, #3
    1a0a:	2b04      	cmp	r3, #4
    1a0c:	d820      	bhi.n	1a50 <cbvprintf+0x458>
    1a0e:	e8df f003 	tbb	[pc, r3]
    1a12:	0703      	.short	0x0703
    1a14:	1f07      	.short	0x1f07
    1a16:	1f          	.byte	0x1f
    1a17:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    1a18:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
    1a1c:	17c1      	asrs	r1, r0, #31
    1a1e:	e004      	b.n	1a2a <cbvprintf+0x432>
					(sint_value_type)va_arg(ap, intmax_t);
    1a20:	3407      	adds	r4, #7
    1a22:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    1a26:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
    1a2a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    1a2e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1a32:	f013 0603 	ands.w	r6, r3, #3
    1a36:	d054      	beq.n	1ae2 <cbvprintf+0x4ea>
			OUTS(sp, fp);
    1a38:	9802      	ldr	r0, [sp, #8]
    1a3a:	463b      	mov	r3, r7
    1a3c:	4652      	mov	r2, sl
    1a3e:	4659      	mov	r1, fp
    1a40:	f004 fc09 	bl	6256 <outs>
    1a44:	2800      	cmp	r0, #0
    1a46:	f2c0 8143 	blt.w	1cd0 <cbvprintf+0x6d8>
    1a4a:	4405      	add	r5, r0
			continue;
    1a4c:	46ba      	mov	sl, r7
    1a4e:	e5db      	b.n	1608 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1a50:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
    1a54:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1a56:	ea4f 71e0 	mov.w	r1, r0, asr #31
    1a5a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    1a5e:	d105      	bne.n	1a6c <cbvprintf+0x474>
				value->uint = (unsigned char)value->uint;
    1a60:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    1a64:	930a      	str	r3, [sp, #40]	; 0x28
    1a66:	2300      	movs	r3, #0
    1a68:	930b      	str	r3, [sp, #44]	; 0x2c
    1a6a:	e7e0      	b.n	1a2e <cbvprintf+0x436>
			} else if (length_mod == LENGTH_H) {
    1a6c:	2a02      	cmp	r2, #2
    1a6e:	d1de      	bne.n	1a2e <cbvprintf+0x436>
				value->sint = (short)value->sint;
    1a70:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
    1a74:	e7d2      	b.n	1a1c <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1a76:	2b02      	cmp	r3, #2
    1a78:	d123      	bne.n	1ac2 <cbvprintf+0x4ca>
			switch (length_mod) {
    1a7a:	1ed3      	subs	r3, r2, #3
    1a7c:	2b04      	cmp	r3, #4
    1a7e:	d813      	bhi.n	1aa8 <cbvprintf+0x4b0>
    1a80:	e8df f003 	tbb	[pc, r3]
    1a84:	120a0a03 	.word	0x120a0a03
    1a88:	12          	.byte	0x12
    1a89:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    1a8a:	6820      	ldr	r0, [r4, #0]
    1a8c:	900a      	str	r0, [sp, #40]	; 0x28
    1a8e:	2100      	movs	r1, #0
    1a90:	1d23      	adds	r3, r4, #4
    1a92:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    1a94:	461c      	mov	r4, r3
    1a96:	e7ca      	b.n	1a2e <cbvprintf+0x436>
					(uint_value_type)va_arg(ap,
    1a98:	3407      	adds	r4, #7
    1a9a:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
    1a9e:	e8f3 0102 	ldrd	r0, r1, [r3], #8
    1aa2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
    1aa6:	e7f5      	b.n	1a94 <cbvprintf+0x49c>
					(uint_value_type)va_arg(ap, size_t);
    1aa8:	f854 3b04 	ldr.w	r3, [r4], #4
    1aac:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    1aae:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
    1ab0:	f04f 0300 	mov.w	r3, #0
    1ab4:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    1ab6:	d0d3      	beq.n	1a60 <cbvprintf+0x468>
			} else if (length_mod == LENGTH_H) {
    1ab8:	2a02      	cmp	r2, #2
    1aba:	d1b8      	bne.n	1a2e <cbvprintf+0x436>
				value->uint = (unsigned short)value->uint;
    1abc:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    1ac0:	e7d0      	b.n	1a64 <cbvprintf+0x46c>
		} else if (specifier_cat == SPECIFIER_FP) {
    1ac2:	2b04      	cmp	r3, #4
    1ac4:	d107      	bne.n	1ad6 <cbvprintf+0x4de>
			if (length_mod == LENGTH_UPPER_L) {
    1ac6:	3407      	adds	r4, #7
    1ac8:	f024 0407 	bic.w	r4, r4, #7
    1acc:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
    1ad0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    1ad4:	e7ab      	b.n	1a2e <cbvprintf+0x436>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1ad6:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    1ad8:	bf04      	itt	eq
    1ada:	f854 3b04 	ldreq.w	r3, [r4], #4
    1ade:	930a      	streq	r3, [sp, #40]	; 0x28
    1ae0:	e7a5      	b.n	1a2e <cbvprintf+0x436>
		switch (conv->specifier) {
    1ae2:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1ae6:	2878      	cmp	r0, #120	; 0x78
    1ae8:	d8b0      	bhi.n	1a4c <cbvprintf+0x454>
    1aea:	2862      	cmp	r0, #98	; 0x62
    1aec:	d822      	bhi.n	1b34 <cbvprintf+0x53c>
    1aee:	2825      	cmp	r0, #37	; 0x25
    1af0:	f43f ad93 	beq.w	161a <cbvprintf+0x22>
    1af4:	2858      	cmp	r0, #88	; 0x58
    1af6:	d1a9      	bne.n	1a4c <cbvprintf+0x454>
			bps = encode_uint(value->uint, conv, buf, bpe);
    1af8:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1afc:	9300      	str	r3, [sp, #0]
    1afe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    1b02:	ab04      	add	r3, sp, #16
    1b04:	aa0c      	add	r2, sp, #48	; 0x30
    1b06:	f004 fb5b 	bl	61c0 <encode_uint>
    1b0a:	4682      	mov	sl, r0
			if (precision >= 0) {
    1b0c:	f1b8 0f00 	cmp.w	r8, #0
    1b10:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    1b14:	db0c      	blt.n	1b30 <cbvprintf+0x538>
				conv->flag_zero = false;
    1b16:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    1b1a:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    1b1e:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    1b22:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    1b24:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    1b28:	d902      	bls.n	1b30 <cbvprintf+0x538>
					conv->pad0_value = precision - (int)len;
    1b2a:	eba8 0303 	sub.w	r3, r8, r3
    1b2e:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    1b30:	4680      	mov	r8, r0
    1b32:	e03d      	b.n	1bb0 <cbvprintf+0x5b8>
    1b34:	3863      	subs	r0, #99	; 0x63
    1b36:	2815      	cmp	r0, #21
    1b38:	d888      	bhi.n	1a4c <cbvprintf+0x454>
    1b3a:	a101      	add	r1, pc, #4	; (adr r1, 1b40 <cbvprintf+0x548>)
    1b3c:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
    1b40:	00001bc1 	.word	0x00001bc1
    1b44:	00001c25 	.word	0x00001c25
    1b48:	00001a4d 	.word	0x00001a4d
    1b4c:	00001a4d 	.word	0x00001a4d
    1b50:	00001a4d 	.word	0x00001a4d
    1b54:	00001a4d 	.word	0x00001a4d
    1b58:	00001c25 	.word	0x00001c25
    1b5c:	00001a4d 	.word	0x00001a4d
    1b60:	00001a4d 	.word	0x00001a4d
    1b64:	00001a4d 	.word	0x00001a4d
    1b68:	00001a4d 	.word	0x00001a4d
    1b6c:	00001c83 	.word	0x00001c83
    1b70:	00001c51 	.word	0x00001c51
    1b74:	00001c55 	.word	0x00001c55
    1b78:	00001a4d 	.word	0x00001a4d
    1b7c:	00001a4d 	.word	0x00001a4d
    1b80:	00001b99 	.word	0x00001b99
    1b84:	00001a4d 	.word	0x00001a4d
    1b88:	00001c51 	.word	0x00001c51
    1b8c:	00001a4d 	.word	0x00001a4d
    1b90:	00001a4d 	.word	0x00001a4d
    1b94:	00001c51 	.word	0x00001c51
			if (precision >= 0) {
    1b98:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    1b9c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    1ba0:	db0a      	blt.n	1bb8 <cbvprintf+0x5c0>
				len = strnlen(bps, precision);
    1ba2:	4641      	mov	r1, r8
    1ba4:	4650      	mov	r0, sl
    1ba6:	f004 fc7f 	bl	64a8 <strnlen>
			bpe = bps + len;
    1baa:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    1bae:	2600      	movs	r6, #0
		if (bps == NULL) {
    1bb0:	f1ba 0f00 	cmp.w	sl, #0
    1bb4:	d10c      	bne.n	1bd0 <cbvprintf+0x5d8>
    1bb6:	e749      	b.n	1a4c <cbvprintf+0x454>
				len = strlen(bps);
    1bb8:	4650      	mov	r0, sl
    1bba:	f004 fc6e 	bl	649a <strlen>
    1bbe:	e7f4      	b.n	1baa <cbvprintf+0x5b2>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1bc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1bc2:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    1bc6:	2600      	movs	r6, #0
			bpe = buf + 1;
    1bc8:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
    1bcc:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
    1bd0:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    1bd4:	b106      	cbz	r6, 1bd8 <cbvprintf+0x5e0>
			nj_len += 1U;
    1bd6:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    1bd8:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    1bdc:	06d0      	lsls	r0, r2, #27
    1bde:	d56b      	bpl.n	1cb8 <cbvprintf+0x6c0>
			nj_len += 2U;
    1be0:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    1be2:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    1be4:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    1be6:	bf48      	it	mi
    1be8:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    1bea:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    1bec:	bf48      	it	mi
    1bee:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    1bf0:	f1b9 0f00 	cmp.w	r9, #0
    1bf4:	dd79      	ble.n	1cea <cbvprintf+0x6f2>
			if (!conv->flag_dash) {
    1bf6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    1bfa:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    1bfe:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1c02:	9303      	str	r3, [sp, #12]
    1c04:	0753      	lsls	r3, r2, #29
    1c06:	d470      	bmi.n	1cea <cbvprintf+0x6f2>
				if (conv->flag_zero) {
    1c08:	0650      	lsls	r0, r2, #25
    1c0a:	d564      	bpl.n	1cd6 <cbvprintf+0x6de>
					if (sign != 0) {
    1c0c:	b146      	cbz	r6, 1c20 <cbvprintf+0x628>
						OUTC(sign);
    1c0e:	9b02      	ldr	r3, [sp, #8]
    1c10:	4659      	mov	r1, fp
    1c12:	4630      	mov	r0, r6
    1c14:	4798      	blx	r3
    1c16:	2800      	cmp	r0, #0
    1c18:	db5a      	blt.n	1cd0 <cbvprintf+0x6d8>
						sign = 0;
    1c1a:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    1c1c:	3501      	adds	r5, #1
						sign = 0;
    1c1e:	461e      	mov	r6, r3
					pad = '0';
    1c20:	2330      	movs	r3, #48	; 0x30
    1c22:	e059      	b.n	1cd8 <cbvprintf+0x6e0>
			if (conv->flag_plus) {
    1c24:	071e      	lsls	r6, r3, #28
    1c26:	d411      	bmi.n	1c4c <cbvprintf+0x654>
				sign = ' ';
    1c28:	f013 0610 	ands.w	r6, r3, #16
    1c2c:	bf18      	it	ne
    1c2e:	2620      	movne	r6, #32
			sint = value->sint;
    1c30:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    1c34:	2a00      	cmp	r2, #0
    1c36:	f173 0100 	sbcs.w	r1, r3, #0
    1c3a:	f6bf af5d 	bge.w	1af8 <cbvprintf+0x500>
				value->uint = (uint_value_type)-sint;
    1c3e:	4252      	negs	r2, r2
    1c40:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1c44:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    1c48:	262d      	movs	r6, #45	; 0x2d
    1c4a:	e755      	b.n	1af8 <cbvprintf+0x500>
				sign = '+';
    1c4c:	262b      	movs	r6, #43	; 0x2b
    1c4e:	e7ef      	b.n	1c30 <cbvprintf+0x638>
		switch (conv->specifier) {
    1c50:	2600      	movs	r6, #0
    1c52:	e751      	b.n	1af8 <cbvprintf+0x500>
			if (value->ptr != NULL) {
    1c54:	980a      	ldr	r0, [sp, #40]	; 0x28
    1c56:	b348      	cbz	r0, 1cac <cbvprintf+0x6b4>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1c58:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1c5c:	9300      	str	r3, [sp, #0]
    1c5e:	aa0c      	add	r2, sp, #48	; 0x30
    1c60:	ab04      	add	r3, sp, #16
    1c62:	2100      	movs	r1, #0
    1c64:	f004 faac 	bl	61c0 <encode_uint>
				conv->altform_0c = true;
    1c68:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    1c6c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1c70:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1c74:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1c78:	4682      	mov	sl, r0
				conv->altform_0c = true;
    1c7a:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    1c7e:	2600      	movs	r6, #0
				goto prec_int_pad0;
    1c80:	e744      	b.n	1b0c <cbvprintf+0x514>
				store_count(conv, value->ptr, count);
    1c82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1c84:	2a07      	cmp	r2, #7
    1c86:	f63f aee1 	bhi.w	1a4c <cbvprintf+0x454>
    1c8a:	e8df f002 	tbb	[pc, r2]
    1c8e:	040d      	.short	0x040d
    1c90:	08080d06 	.word	0x08080d06
    1c94:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
    1c96:	701d      	strb	r5, [r3, #0]
		break;
    1c98:	e6d8      	b.n	1a4c <cbvprintf+0x454>
		*(short *)dp = (short)count;
    1c9a:	801d      	strh	r5, [r3, #0]
		break;
    1c9c:	e6d6      	b.n	1a4c <cbvprintf+0x454>
		*(intmax_t *)dp = (intmax_t)count;
    1c9e:	4628      	mov	r0, r5
    1ca0:	17e9      	asrs	r1, r5, #31
    1ca2:	e9c3 0100 	strd	r0, r1, [r3]
		break;
    1ca6:	e6d1      	b.n	1a4c <cbvprintf+0x454>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1ca8:	601d      	str	r5, [r3, #0]
		break;
    1caa:	e6cf      	b.n	1a4c <cbvprintf+0x454>
			bpe = bps + 5;
    1cac:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 1d74 <cbvprintf+0x77c>
    1cb0:	4606      	mov	r6, r0
			bps = "(nil)";
    1cb2:	f1a8 0a05 	sub.w	sl, r8, #5
    1cb6:	e78b      	b.n	1bd0 <cbvprintf+0x5d8>
		} else if (conv->altform_0) {
    1cb8:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    1cba:	bf48      	it	mi
    1cbc:	3301      	addmi	r3, #1
    1cbe:	e790      	b.n	1be2 <cbvprintf+0x5ea>
					OUTC(pad);
    1cc0:	4618      	mov	r0, r3
    1cc2:	9303      	str	r3, [sp, #12]
    1cc4:	4659      	mov	r1, fp
    1cc6:	9b02      	ldr	r3, [sp, #8]
    1cc8:	4798      	blx	r3
    1cca:	2800      	cmp	r0, #0
    1ccc:	9b03      	ldr	r3, [sp, #12]
    1cce:	da04      	bge.n	1cda <cbvprintf+0x6e2>
#undef OUTS
#undef OUTC
}
    1cd0:	b011      	add	sp, #68	; 0x44
    1cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1cd6:	2320      	movs	r3, #32
    1cd8:	444d      	add	r5, r9
    1cda:	464a      	mov	r2, r9
				while (width-- > 0) {
    1cdc:	2a00      	cmp	r2, #0
    1cde:	eba5 0109 	sub.w	r1, r5, r9
    1ce2:	f109 39ff 	add.w	r9, r9, #4294967295
    1ce6:	dceb      	bgt.n	1cc0 <cbvprintf+0x6c8>
    1ce8:	460d      	mov	r5, r1
		if (sign != 0) {
    1cea:	b136      	cbz	r6, 1cfa <cbvprintf+0x702>
			OUTC(sign);
    1cec:	9b02      	ldr	r3, [sp, #8]
    1cee:	4659      	mov	r1, fp
    1cf0:	4630      	mov	r0, r6
    1cf2:	4798      	blx	r3
    1cf4:	2800      	cmp	r0, #0
    1cf6:	dbeb      	blt.n	1cd0 <cbvprintf+0x6d8>
    1cf8:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1cfa:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1cfe:	06d9      	lsls	r1, r3, #27
    1d00:	d401      	bmi.n	1d06 <cbvprintf+0x70e>
    1d02:	071a      	lsls	r2, r3, #28
    1d04:	d506      	bpl.n	1d14 <cbvprintf+0x71c>
				OUTC('0');
    1d06:	9b02      	ldr	r3, [sp, #8]
    1d08:	4659      	mov	r1, fp
    1d0a:	2030      	movs	r0, #48	; 0x30
    1d0c:	4798      	blx	r3
    1d0e:	2800      	cmp	r0, #0
    1d10:	dbde      	blt.n	1cd0 <cbvprintf+0x6d8>
    1d12:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1d14:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1d18:	06db      	lsls	r3, r3, #27
    1d1a:	d507      	bpl.n	1d2c <cbvprintf+0x734>
				OUTC(conv->specifier);
    1d1c:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1d20:	9b02      	ldr	r3, [sp, #8]
    1d22:	4659      	mov	r1, fp
    1d24:	4798      	blx	r3
    1d26:	2800      	cmp	r0, #0
    1d28:	dbd2      	blt.n	1cd0 <cbvprintf+0x6d8>
    1d2a:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1d2c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    1d2e:	442e      	add	r6, r5
    1d30:	1b73      	subs	r3, r6, r5
    1d32:	2b00      	cmp	r3, #0
    1d34:	dc16      	bgt.n	1d64 <cbvprintf+0x76c>
			OUTS(bps, bpe);
    1d36:	9802      	ldr	r0, [sp, #8]
    1d38:	4643      	mov	r3, r8
    1d3a:	4652      	mov	r2, sl
    1d3c:	4659      	mov	r1, fp
    1d3e:	f004 fa8a 	bl	6256 <outs>
    1d42:	2800      	cmp	r0, #0
    1d44:	dbc4      	blt.n	1cd0 <cbvprintf+0x6d8>
    1d46:	4405      	add	r5, r0
		while (width > 0) {
    1d48:	44a9      	add	r9, r5
    1d4a:	eba9 0305 	sub.w	r3, r9, r5
    1d4e:	2b00      	cmp	r3, #0
    1d50:	f77f ae7c 	ble.w	1a4c <cbvprintf+0x454>
			OUTC(' ');
    1d54:	9b02      	ldr	r3, [sp, #8]
    1d56:	4659      	mov	r1, fp
    1d58:	2020      	movs	r0, #32
    1d5a:	4798      	blx	r3
    1d5c:	2800      	cmp	r0, #0
    1d5e:	dbb7      	blt.n	1cd0 <cbvprintf+0x6d8>
    1d60:	3501      	adds	r5, #1
			--width;
    1d62:	e7f2      	b.n	1d4a <cbvprintf+0x752>
				OUTC('0');
    1d64:	9b02      	ldr	r3, [sp, #8]
    1d66:	4659      	mov	r1, fp
    1d68:	2030      	movs	r0, #48	; 0x30
    1d6a:	4798      	blx	r3
    1d6c:	2800      	cmp	r0, #0
    1d6e:	dbaf      	blt.n	1cd0 <cbvprintf+0x6d8>
    1d70:	3501      	adds	r5, #1
    1d72:	e7dd      	b.n	1d30 <cbvprintf+0x738>
    1d74:	000074c4 	.word	0x000074c4

00001d78 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1d78:	4801      	ldr	r0, [pc, #4]	; (1d80 <nrf_cc3xx_platform_abort_init+0x8>)
    1d7a:	f004 b88f 	b.w	5e9c <nrf_cc3xx_platform_set_abort>
    1d7e:	bf00      	nop
    1d80:	00007038 	.word	0x00007038

00001d84 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1d84:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1d86:	b1d0      	cbz	r0, 1dbe <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1d88:	6843      	ldr	r3, [r0, #4]
    1d8a:	2b04      	cmp	r3, #4
    1d8c:	d111      	bne.n	1db2 <mutex_unlock_platform+0x2e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1d8e:	2200      	movs	r2, #0
    1d90:	6803      	ldr	r3, [r0, #0]
    1d92:	f3bf 8f5b 	dmb	ish
    1d96:	e853 1f00 	ldrex	r1, [r3]
    1d9a:	2901      	cmp	r1, #1
    1d9c:	d103      	bne.n	1da6 <mutex_unlock_platform+0x22>
    1d9e:	e843 2000 	strex	r0, r2, [r3]
    1da2:	2800      	cmp	r0, #0
    1da4:	d1f7      	bne.n	1d96 <mutex_unlock_platform+0x12>
    1da6:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1daa:	4807      	ldr	r0, [pc, #28]	; (1dc8 <mutex_unlock_platform+0x44>)
    1dac:	bf08      	it	eq
    1dae:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1db0:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1db2:	b13b      	cbz	r3, 1dc4 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1db4:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    1db6:	f003 f953 	bl	5060 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1dba:	2000      	movs	r0, #0
    1dbc:	e7f8      	b.n	1db0 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1dbe:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1dc2:	e7f5      	b.n	1db0 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1dc4:	4801      	ldr	r0, [pc, #4]	; (1dcc <mutex_unlock_platform+0x48>)
    1dc6:	e7f3      	b.n	1db0 <mutex_unlock_platform+0x2c>
    1dc8:	ffff8fe9 	.word	0xffff8fe9
    1dcc:	ffff8fea 	.word	0xffff8fea

00001dd0 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1dd0:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1dd2:	4604      	mov	r4, r0
    1dd4:	b918      	cbnz	r0, 1dde <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1dd6:	4b0d      	ldr	r3, [pc, #52]	; (1e0c <mutex_free_platform+0x3c>)
    1dd8:	480d      	ldr	r0, [pc, #52]	; (1e10 <mutex_free_platform+0x40>)
    1dda:	685b      	ldr	r3, [r3, #4]
    1ddc:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1dde:	6861      	ldr	r1, [r4, #4]
    1de0:	2908      	cmp	r1, #8
    1de2:	d00d      	beq.n	1e00 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1de4:	f031 0304 	bics.w	r3, r1, #4
    1de8:	d00a      	beq.n	1e00 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1dea:	f011 0102 	ands.w	r1, r1, #2
    1dee:	d008      	beq.n	1e02 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1df0:	4808      	ldr	r0, [pc, #32]	; (1e14 <mutex_free_platform+0x44>)
    1df2:	4621      	mov	r1, r4
    1df4:	f004 fe36 	bl	6a64 <k_mem_slab_free>
        mutex->mutex = NULL;
    1df8:	2300      	movs	r3, #0
    1dfa:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1dfc:	2300      	movs	r3, #0
    1dfe:	6063      	str	r3, [r4, #4]
}
    1e00:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1e02:	6820      	ldr	r0, [r4, #0]
    1e04:	2214      	movs	r2, #20
    1e06:	f004 fb6f 	bl	64e8 <memset>
    1e0a:	e7f7      	b.n	1dfc <mutex_free_platform+0x2c>
    1e0c:	20000178 	.word	0x20000178
    1e10:	000074c5 	.word	0x000074c5
    1e14:	20000538 	.word	0x20000538

00001e18 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1e18:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1e1a:	4604      	mov	r4, r0
    1e1c:	b918      	cbnz	r0, 1e26 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1e1e:	4b16      	ldr	r3, [pc, #88]	; (1e78 <mutex_init_platform+0x60>)
    1e20:	4816      	ldr	r0, [pc, #88]	; (1e7c <mutex_init_platform+0x64>)
    1e22:	685b      	ldr	r3, [r3, #4]
    1e24:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1e26:	6863      	ldr	r3, [r4, #4]
    1e28:	2b04      	cmp	r3, #4
    1e2a:	d023      	beq.n	1e74 <mutex_init_platform+0x5c>
    1e2c:	2b08      	cmp	r3, #8
    1e2e:	d021      	beq.n	1e74 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1e30:	b9cb      	cbnz	r3, 1e66 <mutex_init_platform+0x4e>
    1e32:	6823      	ldr	r3, [r4, #0]
    1e34:	b9bb      	cbnz	r3, 1e66 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1e36:	4812      	ldr	r0, [pc, #72]	; (1e80 <mutex_init_platform+0x68>)
    1e38:	f04f 32ff 	mov.w	r2, #4294967295
    1e3c:	f04f 33ff 	mov.w	r3, #4294967295
    1e40:	4621      	mov	r1, r4
    1e42:	f003 f85f 	bl	4f04 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1e46:	b908      	cbnz	r0, 1e4c <mutex_init_platform+0x34>
    1e48:	6823      	ldr	r3, [r4, #0]
    1e4a:	b91b      	cbnz	r3, 1e54 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1e4c:	4b0a      	ldr	r3, [pc, #40]	; (1e78 <mutex_init_platform+0x60>)
    1e4e:	480d      	ldr	r0, [pc, #52]	; (1e84 <mutex_init_platform+0x6c>)
    1e50:	685b      	ldr	r3, [r3, #4]
    1e52:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1e54:	6820      	ldr	r0, [r4, #0]
    1e56:	2214      	movs	r2, #20
    1e58:	2100      	movs	r1, #0
    1e5a:	f004 fb45 	bl	64e8 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1e5e:	6863      	ldr	r3, [r4, #4]
    1e60:	f043 0302 	orr.w	r3, r3, #2
    1e64:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1e66:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1e68:	f004 fe25 	bl	6ab6 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1e6c:	6863      	ldr	r3, [r4, #4]
    1e6e:	f043 0301 	orr.w	r3, r3, #1
    1e72:	6063      	str	r3, [r4, #4]
}
    1e74:	bd10      	pop	{r4, pc}
    1e76:	bf00      	nop
    1e78:	20000178 	.word	0x20000178
    1e7c:	000074c5 	.word	0x000074c5
    1e80:	20000538 	.word	0x20000538
    1e84:	000074eb 	.word	0x000074eb

00001e88 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1e88:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    1e8a:	b308      	cbz	r0, 1ed0 <mutex_lock_platform+0x48>
    switch (mutex->flags) {
    1e8c:	6843      	ldr	r3, [r0, #4]
    1e8e:	2b04      	cmp	r3, #4
    1e90:	d110      	bne.n	1eb4 <mutex_lock_platform+0x2c>
    1e92:	2201      	movs	r2, #1
    1e94:	6803      	ldr	r3, [r0, #0]
    1e96:	f3bf 8f5b 	dmb	ish
    1e9a:	e853 1f00 	ldrex	r1, [r3]
    1e9e:	2900      	cmp	r1, #0
    1ea0:	d103      	bne.n	1eaa <mutex_lock_platform+0x22>
    1ea2:	e843 2000 	strex	r0, r2, [r3]
    1ea6:	2800      	cmp	r0, #0
    1ea8:	d1f7      	bne.n	1e9a <mutex_lock_platform+0x12>
    1eaa:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1eae:	d10b      	bne.n	1ec8 <mutex_lock_platform+0x40>
    1eb0:	2000      	movs	r0, #0
}
    1eb2:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1eb4:	b153      	cbz	r3, 1ecc <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1eb6:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1eb8:	f04f 32ff 	mov.w	r2, #4294967295
    1ebc:	f04f 33ff 	mov.w	r3, #4294967295
    1ec0:	f003 f850 	bl	4f64 <z_impl_k_mutex_lock>
        if (ret == 0) {
    1ec4:	2800      	cmp	r0, #0
    1ec6:	d0f3      	beq.n	1eb0 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1ec8:	4803      	ldr	r0, [pc, #12]	; (1ed8 <mutex_lock_platform+0x50>)
    1eca:	e7f2      	b.n	1eb2 <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1ecc:	4803      	ldr	r0, [pc, #12]	; (1edc <mutex_lock_platform+0x54>)
    1ece:	e7f0      	b.n	1eb2 <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1ed0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1ed4:	e7ed      	b.n	1eb2 <mutex_lock_platform+0x2a>
    1ed6:	bf00      	nop
    1ed8:	ffff8fe9 	.word	0xffff8fe9
    1edc:	ffff8fea 	.word	0xffff8fea

00001ee0 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1ee0:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    1ee2:	4906      	ldr	r1, [pc, #24]	; (1efc <nrf_cc3xx_platform_mutex_init+0x1c>)
    1ee4:	4806      	ldr	r0, [pc, #24]	; (1f00 <nrf_cc3xx_platform_mutex_init+0x20>)
    1ee6:	2340      	movs	r3, #64	; 0x40
    1ee8:	2214      	movs	r2, #20
    1eea:	f004 fda0 	bl	6a2e <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    1eee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    1ef2:	4904      	ldr	r1, [pc, #16]	; (1f04 <nrf_cc3xx_platform_mutex_init+0x24>)
    1ef4:	4804      	ldr	r0, [pc, #16]	; (1f08 <nrf_cc3xx_platform_mutex_init+0x28>)
    1ef6:	f004 b833 	b.w	5f60 <nrf_cc3xx_platform_set_mutexes>
    1efa:	bf00      	nop
    1efc:	20000554 	.word	0x20000554
    1f00:	20000538 	.word	0x20000538
    1f04:	00007050 	.word	0x00007050
    1f08:	00007040 	.word	0x00007040

00001f0c <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1f0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1f10:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1f14:	f019 0808 	ands.w	r8, r9, #8
{
    1f18:	4604      	mov	r4, r0
    1f1a:	4693      	mov	fp, r2
	if (processing) {
    1f1c:	d00d      	beq.n	1f3a <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
    1f1e:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    1f20:	bf0c      	ite	eq
    1f22:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    1f26:	f049 0920 	orrne.w	r9, r9, #32
    1f2a:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1f2e:	f38b 8811 	msr	BASEPRI, fp
    1f32:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    1f36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1f3a:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    1f3e:	2902      	cmp	r1, #2
    1f40:	d107      	bne.n	1f52 <process_event+0x46>
			evt = process_recheck(mgr);
    1f42:	4620      	mov	r0, r4
    1f44:	f004 f9c0 	bl	62c8 <process_recheck>
		if (evt == EVT_NOP) {
    1f48:	2800      	cmp	r0, #0
    1f4a:	d0f0      	beq.n	1f2e <process_event+0x22>
		if (evt == EVT_COMPLETE) {
    1f4c:	2801      	cmp	r0, #1
    1f4e:	8b23      	ldrh	r3, [r4, #24]
    1f50:	d150      	bne.n	1ff4 <process_event+0xe8>
			res = mgr->last_res;
    1f52:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1f54:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
    1f56:	2f00      	cmp	r7, #0
    1f58:	da15      	bge.n	1f86 <process_event+0x7a>
		*clients = mgr->clients;
    1f5a:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1f5c:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
    1f60:	e9c4 8800 	strd	r8, r8, [r4]
    1f64:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    1f68:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
    1f6a:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1f6c:	8b21      	ldrh	r1, [r4, #24]
    1f6e:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1f72:	45ca      	cmp	sl, r9
    1f74:	d002      	beq.n	1f7c <process_event+0x70>
		if (do_monitors
    1f76:	68a3      	ldr	r3, [r4, #8]
    1f78:	2b00      	cmp	r3, #0
    1f7a:	d15c      	bne.n	2036 <process_event+0x12a>
		    || !sys_slist_is_empty(&clients)
    1f7c:	b90d      	cbnz	r5, 1f82 <process_event+0x76>
		    || (transit != NULL)) {
    1f7e:	2e00      	cmp	r6, #0
    1f80:	d074      	beq.n	206c <process_event+0x160>
    1f82:	2300      	movs	r3, #0
    1f84:	e058      	b.n	2038 <process_event+0x12c>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1f86:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    1f8a:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    1f8c:	2a01      	cmp	r2, #1
    1f8e:	d820      	bhi.n	1fd2 <process_event+0xc6>
		*clients = mgr->clients;
    1f90:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
    1f94:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    1f96:	6825      	ldr	r5, [r4, #0]
	list->head = NULL;
    1f98:	b289      	uxth	r1, r1
	list->tail = NULL;
    1f9a:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    1f9e:	d10c      	bne.n	1fba <process_event+0xae>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    1fa0:	2d00      	cmp	r5, #0
    1fa2:	462b      	mov	r3, r5
    1fa4:	bf38      	it	cc
    1fa6:	2300      	movcc	r3, #0
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1fa8:	b12b      	cbz	r3, 1fb6 <process_event+0xaa>
				mgr->refs += 1U;
    1faa:	8b62      	ldrh	r2, [r4, #26]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1fac:	681b      	ldr	r3, [r3, #0]
    1fae:	3201      	adds	r2, #1
    1fb0:	8362      	strh	r2, [r4, #26]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1fb2:	2b00      	cmp	r3, #0
    1fb4:	d1f8      	bne.n	1fa8 <process_event+0x9c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1fb6:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    1fba:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    1fbc:	4620      	mov	r0, r4
    1fbe:	f004 f983 	bl	62c8 <process_recheck>
    1fc2:	4606      	mov	r6, r0
    1fc4:	2800      	cmp	r0, #0
    1fc6:	d0d1      	beq.n	1f6c <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1fc8:	8b23      	ldrh	r3, [r4, #24]
    1fca:	f043 0320 	orr.w	r3, r3, #32
    1fce:	8323      	strh	r3, [r4, #24]
    1fd0:	e7cb      	b.n	1f6a <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1fd2:	2b04      	cmp	r3, #4
    1fd4:	d10c      	bne.n	1ff0 <process_event+0xe4>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1fd6:	f021 0107 	bic.w	r1, r1, #7
    1fda:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    1fdc:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    1fde:	4620      	mov	r0, r4
    1fe0:	f004 f972 	bl	62c8 <process_recheck>
    1fe4:	4605      	mov	r5, r0
    1fe6:	2800      	cmp	r0, #0
    1fe8:	d0bf      	beq.n	1f6a <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1fea:	f041 0120 	orr.w	r1, r1, #32
    1fee:	8321      	strh	r1, [r4, #24]
    1ff0:	2500      	movs	r5, #0
    1ff2:	e7ba      	b.n	1f6a <process_event+0x5e>
		} else if (evt == EVT_START) {
    1ff4:	2803      	cmp	r0, #3
    1ff6:	d109      	bne.n	200c <process_event+0x100>
			transit = mgr->transitions->start;
    1ff8:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1ffa:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
    1ffe:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2000:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    2004:	8323      	strh	r3, [r4, #24]
}
    2006:	2500      	movs	r5, #0
		res = 0;
    2008:	462f      	mov	r7, r5
    200a:	e7af      	b.n	1f6c <process_event+0x60>
		} else if (evt == EVT_STOP) {
    200c:	2804      	cmp	r0, #4
    200e:	d106      	bne.n	201e <process_event+0x112>
			transit = mgr->transitions->stop;
    2010:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2012:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
    2016:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2018:	f043 0304 	orr.w	r3, r3, #4
    201c:	e7f2      	b.n	2004 <process_event+0xf8>
		} else if (evt == EVT_RESET) {
    201e:	2805      	cmp	r0, #5
    2020:	d106      	bne.n	2030 <process_event+0x124>
			transit = mgr->transitions->reset;
    2022:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2024:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
    2028:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    202a:	f043 0305 	orr.w	r3, r3, #5
    202e:	e7e9      	b.n	2004 <process_event+0xf8>
    2030:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    2032:	462e      	mov	r6, r5
    2034:	e7e8      	b.n	2008 <process_event+0xfc>
				   && !sys_slist_is_empty(&mgr->monitors);
    2036:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    2038:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    203c:	8321      	strh	r1, [r4, #24]
    203e:	f38b 8811 	msr	BASEPRI, fp
    2042:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    2046:	bb03      	cbnz	r3, 208a <process_event+0x17e>
	while (!sys_slist_is_empty(list)) {
    2048:	2d00      	cmp	r5, #0
    204a:	d133      	bne.n	20b4 <process_event+0x1a8>
			if (transit != NULL) {
    204c:	b116      	cbz	r6, 2054 <process_event+0x148>
				transit(mgr, transition_complete);
    204e:	4921      	ldr	r1, [pc, #132]	; (20d4 <process_event+0x1c8>)
    2050:	4620      	mov	r0, r4
    2052:	47b0      	blx	r6
	__asm__ volatile(
    2054:	f04f 0320 	mov.w	r3, #32
    2058:	f3ef 8b11 	mrs	fp, BASEPRI
    205c:	f383 8812 	msr	BASEPRI_MAX, r3
    2060:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    2064:	8b23      	ldrh	r3, [r4, #24]
    2066:	f023 0308 	bic.w	r3, r3, #8
    206a:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    206c:	8b23      	ldrh	r3, [r4, #24]
    206e:	06da      	lsls	r2, r3, #27
    2070:	d528      	bpl.n	20c4 <process_event+0x1b8>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    2072:	f023 0310 	bic.w	r3, r3, #16
    2076:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
    2078:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    207a:	f8b4 9018 	ldrh.w	r9, [r4, #24]
    207e:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    2082:	2900      	cmp	r1, #0
    2084:	f47f af5b 	bne.w	1f3e <process_event+0x32>
out:
    2088:	e751      	b.n	1f2e <process_event+0x22>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    208a:	68a1      	ldr	r1, [r4, #8]
    208c:	2900      	cmp	r1, #0
    208e:	d0db      	beq.n	2048 <process_event+0x13c>
	return node->next;
    2090:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    2092:	f8d1 b004 	ldr.w	fp, [r1, #4]
    2096:	2b00      	cmp	r3, #0
    2098:	bf38      	it	cc
    209a:	2300      	movcc	r3, #0
    209c:	4699      	mov	r9, r3
    209e:	4652      	mov	r2, sl
    20a0:	463b      	mov	r3, r7
    20a2:	4620      	mov	r0, r4
    20a4:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    20a6:	f1b9 0f00 	cmp.w	r9, #0
    20aa:	d0cd      	beq.n	2048 <process_event+0x13c>
    20ac:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    20b0:	4649      	mov	r1, r9
    20b2:	e7ee      	b.n	2092 <process_event+0x186>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    20b4:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    20b6:	463b      	mov	r3, r7
    20b8:	4652      	mov	r2, sl
    20ba:	4620      	mov	r0, r4
    20bc:	682d      	ldr	r5, [r5, #0]
    20be:	f004 f91f 	bl	6300 <notify_one>
    20c2:	e7c1      	b.n	2048 <process_event+0x13c>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    20c4:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    20c8:	bf1e      	ittt	ne
    20ca:	f023 0320 	bicne.w	r3, r3, #32
    20ce:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
    20d0:	2102      	movne	r1, #2
    20d2:	e7d2      	b.n	207a <process_event+0x16e>
    20d4:	0000632d 	.word	0x0000632d

000020d8 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    20d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    20dc:	4605      	mov	r5, r0
    20de:	f04f 0320 	mov.w	r3, #32
    20e2:	f3ef 8611 	mrs	r6, BASEPRI
    20e6:	f383 8812 	msr	BASEPRI_MAX, r3
    20ea:	f3bf 8f6f 	isb	sy
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    20ee:	4b10      	ldr	r3, [pc, #64]	; (2130 <pm_state_notify+0x58>)
    20f0:	681c      	ldr	r4, [r3, #0]
    20f2:	2c00      	cmp	r4, #0
    20f4:	bf38      	it	cc
    20f6:	2400      	movcc	r4, #0
    20f8:	b19c      	cbz	r4, 2122 <pm_state_notify+0x4a>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
    20fa:	4f0e      	ldr	r7, [pc, #56]	; (2134 <pm_state_notify+0x5c>)
    20fc:	f8df 8038 	ldr.w	r8, [pc, #56]	; 2138 <pm_state_notify+0x60>
    2100:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    2104:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    2108:	2d00      	cmp	r5, #0
    210a:	bf08      	it	eq
    210c:	4613      	moveq	r3, r2
		if (callback) {
    210e:	b12b      	cbz	r3, 211c <pm_state_notify+0x44>
			callback(z_power_states[_current_cpu->id].state);
    2110:	f898 2014 	ldrb.w	r2, [r8, #20]
    2114:	fb09 f202 	mul.w	r2, r9, r2
    2118:	5cb8      	ldrb	r0, [r7, r2]
    211a:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    211c:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    211e:	2c00      	cmp	r4, #0
    2120:	d1f0      	bne.n	2104 <pm_state_notify+0x2c>
	__asm__ volatile(
    2122:	f386 8811 	msr	BASEPRI, r6
    2126:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    212a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    212e:	bf00      	nop
    2130:	20000a54 	.word	0x20000a54
    2134:	20000a60 	.word	0x20000a60
    2138:	20000bd8 	.word	0x20000bd8

0000213c <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    213c:	f000 031f 	and.w	r3, r0, #31
    2140:	2201      	movs	r2, #1
    2142:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2144:	4b0a      	ldr	r3, [pc, #40]	; (2170 <atomic_test_and_set_bit.constprop.0+0x34>)
    2146:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    214a:	0940      	lsrs	r0, r0, #5
    214c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    2150:	e850 3f00 	ldrex	r3, [r0]
    2154:	ea43 0102 	orr.w	r1, r3, r2
    2158:	e840 1c00 	strex	ip, r1, [r0]
    215c:	f1bc 0f00 	cmp.w	ip, #0
    2160:	d1f6      	bne.n	2150 <atomic_test_and_set_bit.constprop.0+0x14>
    2162:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
    2166:	421a      	tst	r2, r3
}
    2168:	bf14      	ite	ne
    216a:	2001      	movne	r0, #1
    216c:	2000      	moveq	r0, #0
    216e:	4770      	bx	lr
    2170:	20000a6c 	.word	0x20000a6c

00002174 <pm_system_resume>:

void pm_system_resume(void)
{
    2174:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    2176:	4b1d      	ldr	r3, [pc, #116]	; (21ec <pm_system_resume+0x78>)
    2178:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    217a:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    217e:	f005 031f 	and.w	r3, r5, #31
    2182:	2201      	movs	r2, #1
    2184:	409a      	lsls	r2, r3
    2186:	4b1a      	ldr	r3, [pc, #104]	; (21f0 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2188:	0969      	lsrs	r1, r5, #5
{
    218a:	b085      	sub	sp, #20
    218c:	43d0      	mvns	r0, r2
    218e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    2192:	e853 1f00 	ldrex	r1, [r3]
    2196:	ea01 0400 	and.w	r4, r1, r0
    219a:	e843 4c00 	strex	ip, r4, [r3]
    219e:	f1bc 0f00 	cmp.w	ip, #0
    21a2:	d1f6      	bne.n	2192 <pm_system_resume+0x1e>
    21a4:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    21a8:	4211      	tst	r1, r2
    21aa:	d017      	beq.n	21dc <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
    21ac:	4c11      	ldr	r4, [pc, #68]	; (21f4 <pm_system_resume+0x80>)
    21ae:	220c      	movs	r2, #12
    21b0:	fb02 4205 	mla	r2, r2, r5, r4
    21b4:	ca07      	ldmia	r2, {r0, r1, r2}
    21b6:	ab01      	add	r3, sp, #4
    21b8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    21bc:	4a0e      	ldr	r2, [pc, #56]	; (21f8 <pm_system_resume+0x84>)
    21be:	b17a      	cbz	r2, 21e0 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    21c0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    21c4:	f004 f9ac 	bl	6520 <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    21c8:	2000      	movs	r0, #0
    21ca:	f7ff ff85 	bl	20d8 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    21ce:	230c      	movs	r3, #12
    21d0:	436b      	muls	r3, r5
    21d2:	2200      	movs	r2, #0
    21d4:	18e1      	adds	r1, r4, r3
    21d6:	50e2      	str	r2, [r4, r3]
    21d8:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
    21dc:	b005      	add	sp, #20
    21de:	bd30      	pop	{r4, r5, pc}
    21e0:	f382 8811 	msr	BASEPRI, r2
    21e4:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    21e8:	e7ee      	b.n	21c8 <pm_system_resume+0x54>
    21ea:	bf00      	nop
    21ec:	20000bd8 	.word	0x20000bd8
    21f0:	20000a5c 	.word	0x20000a5c
    21f4:	20000a60 	.word	0x20000a60
    21f8:	00006521 	.word	0x00006521

000021fc <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    21fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    2200:	4b37      	ldr	r3, [pc, #220]	; (22e0 <pm_system_suspend+0xe4>)
    2202:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 22f8 <pm_system_suspend+0xfc>
    2206:	7d1c      	ldrb	r4, [r3, #20]
{
    2208:	b088      	sub	sp, #32
    220a:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    220c:	4620      	mov	r0, r4
    220e:	f7ff ff95 	bl	213c <atomic_test_and_set_bit.constprop.0>
    2212:	b960      	cbnz	r0, 222e <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    2214:	466e      	mov	r6, sp
    2216:	463a      	mov	r2, r7
    2218:	4621      	mov	r1, r4
    221a:	4630      	mov	r0, r6
    221c:	f004 f90e 	bl	643c <pm_policy_next_state>
    2220:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    2224:	250c      	movs	r5, #12
    2226:	fb05 8504 	mla	r5, r5, r4, r8
    222a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    222e:	230c      	movs	r3, #12
    2230:	4363      	muls	r3, r4
    2232:	eb08 0203 	add.w	r2, r8, r3
    2236:	f818 0003 	ldrb.w	r0, [r8, r3]
    223a:	0965      	lsrs	r5, r4, #5
    223c:	f004 061f 	and.w	r6, r4, #31
    2240:	b3c8      	cbz	r0, 22b6 <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    2242:	1c7b      	adds	r3, r7, #1
    2244:	d00f      	beq.n	2266 <pm_system_suspend+0x6a>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    2246:	f8d2 e008 	ldr.w	lr, [r2, #8]
    224a:	4826      	ldr	r0, [pc, #152]	; (22e4 <pm_system_suspend+0xe8>)
    224c:	4a26      	ldr	r2, [pc, #152]	; (22e8 <pm_system_suspend+0xec>)
    224e:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    2252:	2100      	movs	r1, #0
    2254:	2300      	movs	r3, #0
    2256:	fbec 010e 	umlal	r0, r1, ip, lr
    225a:	f7fe fdc5 	bl	de8 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    225e:	2101      	movs	r1, #1
    2260:	1a38      	subs	r0, r7, r0
    2262:	f004 fd35 	bl	6cd0 <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    2266:	f002 ff9b 	bl	51a0 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    226a:	2001      	movs	r0, #1
    226c:	f7ff ff34 	bl	20d8 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2270:	f3bf 8f5b 	dmb	ish
    2274:	4b1d      	ldr	r3, [pc, #116]	; (22ec <pm_system_suspend+0xf0>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    2276:	2201      	movs	r2, #1
    2278:	40b2      	lsls	r2, r6
    227a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    227e:	e853 1f00 	ldrex	r1, [r3]
    2282:	4311      	orrs	r1, r2
    2284:	e843 1000 	strex	r0, r1, [r3]
    2288:	2800      	cmp	r0, #0
    228a:	d1f8      	bne.n	227e <pm_system_suspend+0x82>
    228c:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    2290:	230c      	movs	r3, #12
    2292:	fb03 8404 	mla	r4, r3, r4, r8
    2296:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    229a:	ab05      	add	r3, sp, #20
    229c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    22a0:	4a13      	ldr	r2, [pc, #76]	; (22f0 <pm_system_suspend+0xf4>)
    22a2:	b11a      	cbz	r2, 22ac <pm_system_suspend+0xb0>
		pm_power_state_set(info);
    22a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    22a8:	f004 f927 	bl	64fa <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    22ac:	f7ff ff62 	bl	2174 <pm_system_resume>
	k_sched_unlock();
    22b0:	f003 f950 	bl	5554 <k_sched_unlock>
	bool ret = true;
    22b4:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    22b6:	4a0f      	ldr	r2, [pc, #60]	; (22f4 <pm_system_suspend+0xf8>)
    22b8:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    22bc:	2301      	movs	r3, #1
    22be:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    22c0:	43db      	mvns	r3, r3
    22c2:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    22c6:	e855 2f00 	ldrex	r2, [r5]
    22ca:	401a      	ands	r2, r3
    22cc:	e845 2100 	strex	r1, r2, [r5]
    22d0:	2900      	cmp	r1, #0
    22d2:	d1f8      	bne.n	22c6 <pm_system_suspend+0xca>
    22d4:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    22d8:	b008      	add	sp, #32
    22da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    22de:	bf00      	nop
    22e0:	20000bd8 	.word	0x20000bd8
    22e4:	000f423f 	.word	0x000f423f
    22e8:	000f4240 	.word	0x000f4240
    22ec:	20000a5c 	.word	0x20000a5c
    22f0:	000064fb 	.word	0x000064fb
    22f4:	20000a6c 	.word	0x20000a6c
    22f8:	20000a60 	.word	0x20000a60

000022fc <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    22fc:	680b      	ldr	r3, [r1, #0]
    22fe:	3301      	adds	r3, #1
    2300:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    2302:	4b01      	ldr	r3, [pc, #4]	; (2308 <char_out+0xc>)
    2304:	681b      	ldr	r3, [r3, #0]
    2306:	4718      	bx	r3
    2308:	200000bc 	.word	0x200000bc

0000230c <__printk_hook_install>:
	_char_out = fn;
    230c:	4b01      	ldr	r3, [pc, #4]	; (2314 <__printk_hook_install+0x8>)
    230e:	6018      	str	r0, [r3, #0]
}
    2310:	4770      	bx	lr
    2312:	bf00      	nop
    2314:	200000bc 	.word	0x200000bc

00002318 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    2318:	b507      	push	{r0, r1, r2, lr}
    231a:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    231c:	2100      	movs	r1, #0
{
    231e:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    2320:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    2322:	4803      	ldr	r0, [pc, #12]	; (2330 <vprintk+0x18>)
    2324:	a901      	add	r1, sp, #4
    2326:	f7ff f967 	bl	15f8 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    232a:	b003      	add	sp, #12
    232c:	f85d fb04 	ldr.w	pc, [sp], #4
    2330:	000022fd 	.word	0x000022fd

00002334 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    2334:	b508      	push	{r3, lr}
	__asm__ volatile(
    2336:	f04f 0220 	mov.w	r2, #32
    233a:	f3ef 8311 	mrs	r3, BASEPRI
    233e:	f382 8812 	msr	BASEPRI_MAX, r2
    2342:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    2346:	f000 fbe3 	bl	2b10 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    234a:	4803      	ldr	r0, [pc, #12]	; (2358 <sys_reboot+0x24>)
    234c:	f004 f869 	bl	6422 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    2350:	f000 f80a 	bl	2368 <arch_cpu_idle>
    2354:	e7fc      	b.n	2350 <sys_reboot+0x1c>
    2356:	bf00      	nop
    2358:	00007518 	.word	0x00007518

0000235c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    235c:	4901      	ldr	r1, [pc, #4]	; (2364 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    235e:	2210      	movs	r2, #16
	str	r2, [r1]
    2360:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    2362:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    2364:	e000ed10 	.word	0xe000ed10

00002368 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    2368:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    236a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    236c:	f380 8811 	msr	BASEPRI, r0
	isb
    2370:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    2374:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    2378:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    237a:	b662      	cpsie	i
	isb
    237c:	f3bf 8f6f 	isb	sy

	bx	lr
    2380:	4770      	bx	lr
    2382:	bf00      	nop

00002384 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    2384:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    2386:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    2388:	f381 8811 	msr	BASEPRI, r1

	wfe
    238c:	bf20      	wfe

	msr	BASEPRI, r0
    238e:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    2392:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    2394:	4770      	bx	lr
    2396:	bf00      	nop

00002398 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    2398:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    239a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    239c:	4a0b      	ldr	r2, [pc, #44]	; (23cc <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    239e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    23a0:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    23a2:	bf1e      	ittt	ne
	movne	r1, #0
    23a4:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    23a6:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    23a8:	f004 fb3a 	blne	6a20 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    23ac:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    23ae:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    23b2:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    23b6:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    23ba:	4905      	ldr	r1, [pc, #20]	; (23d0 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    23bc:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    23be:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    23c0:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    23c2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    23c6:	4903      	ldr	r1, [pc, #12]	; (23d4 <_isr_wrapper+0x3c>)
	bx r1
    23c8:	4708      	bx	r1
    23ca:	0000      	.short	0x0000
	ldr r2, =_kernel
    23cc:	20000bd8 	.word	0x20000bd8
	ldr r1, =_sw_isr_table
    23d0:	00006e78 	.word	0x00006e78
	ldr r1, =z_arm_int_exit
    23d4:	000025c5 	.word	0x000025c5

000023d8 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    23d8:	bf30      	wfi
    b z_SysNmiOnReset
    23da:	f7ff bffd 	b.w	23d8 <z_SysNmiOnReset>
    23de:	bf00      	nop

000023e0 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    23e0:	4912      	ldr	r1, [pc, #72]	; (242c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    23e2:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    23e4:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    23e8:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    23ea:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    23ee:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    23f2:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    23f4:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    23f8:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    23fc:	4f0c      	ldr	r7, [pc, #48]	; (2430 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    23fe:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    2402:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    2404:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    2406:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2408:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    240a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    240c:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    240e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    2412:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    2414:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    2416:	f000 fa75 	bl	2904 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    241a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    241e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    2422:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2426:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    242a:	4770      	bx	lr
    ldr r1, =_kernel
    242c:	20000bd8 	.word	0x20000bd8
    ldr v4, =_SCS_ICSR
    2430:	e000ed04 	.word	0xe000ed04

00002434 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2434:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2438:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    243a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    243e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    2442:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2444:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2448:	2902      	cmp	r1, #2
    beq _oops
    244a:	d0ff      	beq.n	244c <_oops>

0000244c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    244c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    244e:	f004 f806 	bl	645e <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    2452:	bd01      	pop	{r0, pc}

00002454 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    2454:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2456:	2b00      	cmp	r3, #0
    2458:	db08      	blt.n	246c <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    245a:	2201      	movs	r2, #1
    245c:	f000 001f 	and.w	r0, r0, #31
    2460:	fa02 f000 	lsl.w	r0, r2, r0
    2464:	095b      	lsrs	r3, r3, #5
    2466:	4a02      	ldr	r2, [pc, #8]	; (2470 <arch_irq_enable+0x1c>)
    2468:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    246c:	4770      	bx	lr
    246e:	bf00      	nop
    2470:	e000e100 	.word	0xe000e100

00002474 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    2474:	4b05      	ldr	r3, [pc, #20]	; (248c <arch_irq_is_enabled+0x18>)
    2476:	0942      	lsrs	r2, r0, #5
    2478:	f000 001f 	and.w	r0, r0, #31
    247c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2480:	2301      	movs	r3, #1
    2482:	fa03 f000 	lsl.w	r0, r3, r0
}
    2486:	4010      	ands	r0, r2
    2488:	4770      	bx	lr
    248a:	bf00      	nop
    248c:	e000e100 	.word	0xe000e100

00002490 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    2490:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    2492:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2494:	bfa8      	it	ge
    2496:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    249a:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    249e:	bfb8      	it	lt
    24a0:	4b06      	ldrlt	r3, [pc, #24]	; (24bc <z_arm_irq_priority_set+0x2c>)
    24a2:	ea4f 1141 	mov.w	r1, r1, lsl #5
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    24a6:	bfac      	ite	ge
    24a8:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    24ac:	f000 000f 	andlt.w	r0, r0, #15
    24b0:	b2c9      	uxtb	r1, r1
    24b2:	bfb4      	ite	lt
    24b4:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    24b6:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    24ba:	4770      	bx	lr
    24bc:	e000ed14 	.word	0xe000ed14

000024c0 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    24c0:	4a0b      	ldr	r2, [pc, #44]	; (24f0 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    24c2:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    24c4:	4b0b      	ldr	r3, [pc, #44]	; (24f4 <z_arm_prep_c+0x34>)
    24c6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    24ca:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    24cc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    24d0:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    24d4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    24d8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    24dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    24e0:	f002 fc72 	bl	4dc8 <z_bss_zero>
	z_data_copy();
    24e4:	f003 fc66 	bl	5db4 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    24e8:	f000 f9a0 	bl	282c <z_arm_interrupt_init>
	z_cstart();
    24ec:	f002 fc76 	bl	4ddc <z_cstart>
    24f0:	00000000 	.word	0x00000000
    24f4:	e000ed00 	.word	0xe000ed00

000024f8 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    24f8:	4a09      	ldr	r2, [pc, #36]	; (2520 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    24fa:	490a      	ldr	r1, [pc, #40]	; (2524 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    24fc:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    24fe:	6809      	ldr	r1, [r1, #0]
    2500:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2502:	4909      	ldr	r1, [pc, #36]	; (2528 <arch_swap+0x30>)
	_current->arch.basepri = key;
    2504:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2506:	684b      	ldr	r3, [r1, #4]
    2508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    250c:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    250e:	2300      	movs	r3, #0
    2510:	f383 8811 	msr	BASEPRI, r3
    2514:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2518:	6893      	ldr	r3, [r2, #8]
}
    251a:	6f98      	ldr	r0, [r3, #120]	; 0x78
    251c:	4770      	bx	lr
    251e:	bf00      	nop
    2520:	20000bd8 	.word	0x20000bd8
    2524:	000071ac 	.word	0x000071ac
    2528:	e000ed00 	.word	0xe000ed00

0000252c <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    252c:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    2530:	9b00      	ldr	r3, [sp, #0]
    2532:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    2536:	490a      	ldr	r1, [pc, #40]	; (2560 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    2538:	9b01      	ldr	r3, [sp, #4]
    253a:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    253e:	9b02      	ldr	r3, [sp, #8]
    2540:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    2544:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    2548:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    254c:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    2550:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    2554:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    2556:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    2558:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    255a:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    255c:	4770      	bx	lr
    255e:	bf00      	nop
    2560:	00006447 	.word	0x00006447

00002564 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    2564:	4a0b      	ldr	r2, [pc, #44]	; (2594 <z_check_thread_stack_fail+0x30>)
{
    2566:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    2568:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    256a:	b190      	cbz	r0, 2592 <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    256c:	f113 0f16 	cmn.w	r3, #22
    2570:	6e40      	ldr	r0, [r0, #100]	; 0x64
    2572:	d005      	beq.n	2580 <z_check_thread_stack_fail+0x1c>
    2574:	f1a0 0220 	sub.w	r2, r0, #32
    2578:	429a      	cmp	r2, r3
    257a:	d806      	bhi.n	258a <z_check_thread_stack_fail+0x26>
    257c:	4283      	cmp	r3, r0
    257e:	d204      	bcs.n	258a <z_check_thread_stack_fail+0x26>
    2580:	4281      	cmp	r1, r0
    2582:	bf2c      	ite	cs
    2584:	2100      	movcs	r1, #0
    2586:	2101      	movcc	r1, #1
    2588:	e000      	b.n	258c <z_check_thread_stack_fail+0x28>
    258a:	2100      	movs	r1, #0
    258c:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    258e:	bf08      	it	eq
    2590:	2000      	moveq	r0, #0
}
    2592:	4770      	bx	lr
    2594:	20000bd8 	.word	0x20000bd8

00002598 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    2598:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    259a:	4b09      	ldr	r3, [pc, #36]	; (25c0 <arch_switch_to_main_thread+0x28>)
    259c:	6098      	str	r0, [r3, #8]
{
    259e:	460d      	mov	r5, r1
    25a0:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    25a2:	f000 f9af 	bl	2904 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    25a6:	4620      	mov	r0, r4
    25a8:	f385 8809 	msr	PSP, r5
    25ac:	2100      	movs	r1, #0
    25ae:	b663      	cpsie	if
    25b0:	f381 8811 	msr	BASEPRI, r1
    25b4:	f3bf 8f6f 	isb	sy
    25b8:	2200      	movs	r2, #0
    25ba:	2300      	movs	r3, #0
    25bc:	f003 ff43 	bl	6446 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    25c0:	20000bd8 	.word	0x20000bd8

000025c4 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    25c4:	4b04      	ldr	r3, [pc, #16]	; (25d8 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    25c6:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    25c8:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    25ca:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    25cc:	d003      	beq.n	25d6 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    25ce:	4903      	ldr	r1, [pc, #12]	; (25dc <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    25d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    25d4:	600a      	str	r2, [r1, #0]

000025d6 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    25d6:	4770      	bx	lr
	ldr r3, =_kernel
    25d8:	20000bd8 	.word	0x20000bd8
	ldr r1, =_SCS_ICSR
    25dc:	e000ed04 	.word	0xe000ed04

000025e0 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    25e0:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    25e4:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    25e8:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    25ea:	4672      	mov	r2, lr
	bl z_arm_fault
    25ec:	f000 f892 	bl	2714 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    25f0:	bd01      	pop	{r0, pc}
    25f2:	bf00      	nop

000025f4 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    25f4:	2000      	movs	r0, #0
    msr CONTROL, r0
    25f6:	f380 8814 	msr	CONTROL, r0
    isb
    25fa:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    25fe:	f004 fba9 	bl	6d54 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    2602:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    2604:	490d      	ldr	r1, [pc, #52]	; (263c <__start+0x48>)
    str r0, [r1]
    2606:	6008      	str	r0, [r1, #0]
    dsb
    2608:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    260c:	480c      	ldr	r0, [pc, #48]	; (2640 <__start+0x4c>)
    msr msp, r0
    260e:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    2612:	f000 f927 	bl	2864 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2616:	2020      	movs	r0, #32
    msr BASEPRI, r0
    2618:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    261c:	4809      	ldr	r0, [pc, #36]	; (2644 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    261e:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    2622:	1840      	adds	r0, r0, r1
    msr PSP, r0
    2624:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    2628:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    262c:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    262e:	4308      	orrs	r0, r1
    msr CONTROL, r0
    2630:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    2634:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    2638:	f7ff ff42 	bl	24c0 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    263c:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2640:	20002260 	.word	0x20002260
    ldr r0, =z_interrupt_stacks
    2644:	200023e0 	.word	0x200023e0

00002648 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    2648:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    264a:	4b19      	ldr	r3, [pc, #100]	; (26b0 <mem_manage_fault+0x68>)
{
    264c:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    264e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    2650:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2652:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    2654:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2656:	0790      	lsls	r0, r2, #30
    2658:	d519      	bpl.n	268e <mem_manage_fault+0x46>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    265a:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    265c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    265e:	0612      	lsls	r2, r2, #24
    2660:	d515      	bpl.n	268e <mem_manage_fault+0x46>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    2662:	b119      	cbz	r1, 266c <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    2664:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2666:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    266a:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    266c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    266e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2670:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2672:	06d1      	lsls	r1, r2, #27
    2674:	d40e      	bmi.n	2694 <mem_manage_fault+0x4c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    2676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2678:	079a      	lsls	r2, r3, #30
    267a:	d40b      	bmi.n	2694 <mem_manage_fault+0x4c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    267c:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    267e:	4a0c      	ldr	r2, [pc, #48]	; (26b0 <mem_manage_fault+0x68>)
    2680:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2682:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    2686:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    2688:	2300      	movs	r3, #0
    268a:	7023      	strb	r3, [r4, #0]

	return reason;
}
    268c:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
    268e:	f06f 0015 	mvn.w	r0, #21
    2692:	e7eb      	b.n	266c <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    2694:	4b06      	ldr	r3, [pc, #24]	; (26b0 <mem_manage_fault+0x68>)
    2696:	685b      	ldr	r3, [r3, #4]
    2698:	051b      	lsls	r3, r3, #20
    269a:	d5ef      	bpl.n	267c <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    269c:	4629      	mov	r1, r5
    269e:	f7ff ff61 	bl	2564 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    26a2:	2800      	cmp	r0, #0
    26a4:	d0ea      	beq.n	267c <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    26a6:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    26aa:	2002      	movs	r0, #2
    26ac:	e7e7      	b.n	267e <mem_manage_fault+0x36>
    26ae:	bf00      	nop
    26b0:	e000ed00 	.word	0xe000ed00

000026b4 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    26b4:	4b0d      	ldr	r3, [pc, #52]	; (26ec <bus_fault.isra.0+0x38>)
    26b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    26b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    26ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    26bc:	0592      	lsls	r2, r2, #22
    26be:	d508      	bpl.n	26d2 <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    26c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    26c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    26c4:	0412      	lsls	r2, r2, #16
    26c6:	d504      	bpl.n	26d2 <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    26c8:	b118      	cbz	r0, 26d2 <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    26ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    26cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    26d0:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    26d2:	4b06      	ldr	r3, [pc, #24]	; (26ec <bus_fault.isra.0+0x38>)
    26d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    26d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    26d8:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    26da:	bf58      	it	pl
    26dc:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    26de:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    26e0:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    26e2:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    26e6:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    26e8:	7008      	strb	r0, [r1, #0]

	return reason;
}
    26ea:	4770      	bx	lr
    26ec:	e000ed00 	.word	0xe000ed00

000026f0 <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    26f0:	4b07      	ldr	r3, [pc, #28]	; (2710 <usage_fault.isra.0+0x20>)
    26f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    26f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    26f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    26f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    26fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    26fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    26fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2700:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    2704:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    2708:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    270a:	2000      	movs	r0, #0
    270c:	4770      	bx	lr
    270e:	bf00      	nop
    2710:	e000ed00 	.word	0xe000ed00

00002714 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    2714:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2716:	4b3e      	ldr	r3, [pc, #248]	; (2810 <z_arm_fault+0xfc>)
    2718:	685b      	ldr	r3, [r3, #4]
{
    271a:	b08a      	sub	sp, #40	; 0x28
    271c:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    271e:	f3c3 0308 	ubfx	r3, r3, #0, #9
    2722:	2600      	movs	r6, #0
    2724:	f386 8811 	msr	BASEPRI, r6
    2728:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    272c:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    2730:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    2734:	d111      	bne.n	275a <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    2736:	f002 010c 	and.w	r1, r2, #12
    273a:	2908      	cmp	r1, #8
    273c:	d00d      	beq.n	275a <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    273e:	0712      	lsls	r2, r2, #28
    2740:	d401      	bmi.n	2746 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    2742:	4605      	mov	r5, r0
			*nested_exc = true;
    2744:	2601      	movs	r6, #1
	*recoverable = false;
    2746:	2200      	movs	r2, #0
    2748:	3b03      	subs	r3, #3
    274a:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    274e:	2b03      	cmp	r3, #3
    2750:	d857      	bhi.n	2802 <z_arm_fault+0xee>
    2752:	e8df f003 	tbb	[pc, r3]
    2756:	4e04      	.short	0x4e04
    2758:	4b52      	.short	0x4b52
		return NULL;
    275a:	4635      	mov	r5, r6
    275c:	e7f3      	b.n	2746 <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    275e:	4b2c      	ldr	r3, [pc, #176]	; (2810 <z_arm_fault+0xfc>)
    2760:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    2762:	f014 0402 	ands.w	r4, r4, #2
    2766:	d14c      	bne.n	2802 <z_arm_fault+0xee>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    2768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    276a:	2a00      	cmp	r2, #0
    276c:	db18      	blt.n	27a0 <z_arm_fault+0x8c>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    276e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2770:	005b      	lsls	r3, r3, #1
    2772:	d515      	bpl.n	27a0 <z_arm_fault+0x8c>
	uint16_t fault_insn = *(ret_addr - 1);
    2774:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    2776:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    277a:	f64d 7302 	movw	r3, #57090	; 0xdf02
    277e:	429a      	cmp	r2, r3
    2780:	d00d      	beq.n	279e <z_arm_fault+0x8a>
		} else if (SCB_MMFSR != 0) {
    2782:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2786:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    278a:	781b      	ldrb	r3, [r3, #0]
    278c:	b303      	cbz	r3, 27d0 <z_arm_fault+0xbc>
			reason = mem_manage_fault(esf, 1, recoverable);
    278e:	f10d 0207 	add.w	r2, sp, #7
    2792:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    2794:	4628      	mov	r0, r5
    2796:	f7ff ff57 	bl	2648 <mem_manage_fault>
    279a:	4604      	mov	r4, r0
		break;
    279c:	e000      	b.n	27a0 <z_arm_fault+0x8c>
			reason = esf->basic.r0;
    279e:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    27a0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    27a4:	b993      	cbnz	r3, 27cc <z_arm_fault+0xb8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    27a6:	2220      	movs	r2, #32
    27a8:	4629      	mov	r1, r5
    27aa:	a802      	add	r0, sp, #8
    27ac:	f003 fe91 	bl	64d2 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    27b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    27b2:	b346      	cbz	r6, 2806 <z_arm_fault+0xf2>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    27b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
    27b8:	b922      	cbnz	r2, 27c4 <z_arm_fault+0xb0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    27ba:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    27be:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    27c2:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    27c4:	a902      	add	r1, sp, #8
    27c6:	4620      	mov	r0, r4
    27c8:	f003 fe47 	bl	645a <z_arm_fatal_error>
}
    27cc:	b00a      	add	sp, #40	; 0x28
    27ce:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    27d0:	4b10      	ldr	r3, [pc, #64]	; (2814 <z_arm_fault+0x100>)
    27d2:	781b      	ldrb	r3, [r3, #0]
    27d4:	b12b      	cbz	r3, 27e2 <z_arm_fault+0xce>
			reason = bus_fault(esf, 1, recoverable);
    27d6:	f10d 0107 	add.w	r1, sp, #7
    27da:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    27dc:	f7ff ff6a 	bl	26b4 <bus_fault.isra.0>
    27e0:	e7db      	b.n	279a <z_arm_fault+0x86>
		} else if (SCB_UFSR != 0) {
    27e2:	4b0d      	ldr	r3, [pc, #52]	; (2818 <z_arm_fault+0x104>)
    27e4:	881b      	ldrh	r3, [r3, #0]
    27e6:	b29b      	uxth	r3, r3
    27e8:	2b00      	cmp	r3, #0
    27ea:	d0d9      	beq.n	27a0 <z_arm_fault+0x8c>
		reason = usage_fault(esf);
    27ec:	f7ff ff80 	bl	26f0 <usage_fault.isra.0>
    27f0:	e7d3      	b.n	279a <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
    27f2:	f10d 0207 	add.w	r2, sp, #7
    27f6:	2100      	movs	r1, #0
    27f8:	e7cc      	b.n	2794 <z_arm_fault+0x80>
		reason = bus_fault(esf, 0, recoverable);
    27fa:	f10d 0107 	add.w	r1, sp, #7
    27fe:	2000      	movs	r0, #0
    2800:	e7ec      	b.n	27dc <z_arm_fault+0xc8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2802:	2400      	movs	r4, #0
    2804:	e7cc      	b.n	27a0 <z_arm_fault+0x8c>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2806:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    280a:	f023 0301 	bic.w	r3, r3, #1
    280e:	e7d8      	b.n	27c2 <z_arm_fault+0xae>
    2810:	e000ed00 	.word	0xe000ed00
    2814:	e000ed29 	.word	0xe000ed29
    2818:	e000ed2a 	.word	0xe000ed2a

0000281c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    281c:	4a02      	ldr	r2, [pc, #8]	; (2828 <z_arm_fault_init+0xc>)
    281e:	6953      	ldr	r3, [r2, #20]
    2820:	f043 0310 	orr.w	r3, r3, #16
    2824:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    2826:	4770      	bx	lr
    2828:	e000ed00 	.word	0xe000ed00

0000282c <z_arm_interrupt_init>:
    282c:	4804      	ldr	r0, [pc, #16]	; (2840 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    282e:	2300      	movs	r3, #0
    2830:	2120      	movs	r1, #32
    2832:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    2834:	3301      	adds	r3, #1
    2836:	2b30      	cmp	r3, #48	; 0x30
    2838:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    283c:	d1f9      	bne.n	2832 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    283e:	4770      	bx	lr
    2840:	e000e100 	.word	0xe000e100

00002844 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    2844:	4a06      	ldr	r2, [pc, #24]	; (2860 <z_arm_clear_arm_mpu_config+0x1c>)
    2846:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    2848:	2300      	movs	r3, #0
	int num_regions =
    284a:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    284e:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    2850:	428b      	cmp	r3, r1
    2852:	d100      	bne.n	2856 <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    2854:	4770      	bx	lr
  MPU->RNR = rnr;
    2856:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    2858:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    285a:	3301      	adds	r3, #1
    285c:	e7f8      	b.n	2850 <z_arm_clear_arm_mpu_config+0xc>
    285e:	bf00      	nop
    2860:	e000ed90 	.word	0xe000ed90

00002864 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    2864:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    2866:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    2868:	2300      	movs	r3, #0
    286a:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    286e:	f7ff ffe9 	bl	2844 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    2872:	4b14      	ldr	r3, [pc, #80]	; (28c4 <z_arm_init_arch_hw_at_boot+0x60>)
    2874:	f04f 32ff 	mov.w	r2, #4294967295
    2878:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    287c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    2880:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    2884:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    2888:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    288c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    2890:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    2894:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    2898:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    289c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    28a0:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    28a4:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    28a8:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    28ac:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    28b0:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    28b4:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    28b8:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    28ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    28be:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    28c2:	bd08      	pop	{r3, pc}
    28c4:	e000e100 	.word	0xe000e100

000028c8 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    28c8:	4b06      	ldr	r3, [pc, #24]	; (28e4 <z_impl_k_thread_abort+0x1c>)
    28ca:	689b      	ldr	r3, [r3, #8]
    28cc:	4283      	cmp	r3, r0
    28ce:	d107      	bne.n	28e0 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    28d0:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    28d4:	b123      	cbz	r3, 28e0 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    28d6:	4a04      	ldr	r2, [pc, #16]	; (28e8 <z_impl_k_thread_abort+0x20>)
    28d8:	6853      	ldr	r3, [r2, #4]
    28da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    28de:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    28e0:	f002 bf0e 	b.w	5700 <z_thread_abort>
    28e4:	20000bd8 	.word	0x20000bd8
    28e8:	e000ed00 	.word	0xe000ed00

000028ec <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    28ec:	4b02      	ldr	r3, [pc, #8]	; (28f8 <z_arm_configure_static_mpu_regions+0xc>)
    28ee:	4a03      	ldr	r2, [pc, #12]	; (28fc <z_arm_configure_static_mpu_regions+0x10>)
    28f0:	4803      	ldr	r0, [pc, #12]	; (2900 <z_arm_configure_static_mpu_regions+0x14>)
    28f2:	2101      	movs	r1, #1
    28f4:	f000 b868 	b.w	29c8 <arm_core_mpu_configure_static_mpu_regions>
    28f8:	20040000 	.word	0x20040000
    28fc:	20000000 	.word	0x20000000
    2900:	00007064 	.word	0x00007064

00002904 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2904:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    2906:	4b05      	ldr	r3, [pc, #20]	; (291c <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    2908:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    290a:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    290c:	4a04      	ldr	r2, [pc, #16]	; (2920 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    290e:	2120      	movs	r1, #32
    2910:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    2914:	4618      	mov	r0, r3
    2916:	2101      	movs	r1, #1
    2918:	f000 b860 	b.w	29dc <arm_core_mpu_configure_dynamic_mpu_regions>
    291c:	20000a70 	.word	0x20000a70
    2920:	150b0000 	.word	0x150b0000

00002924 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    2924:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    2926:	4f1e      	ldr	r7, [pc, #120]	; (29a0 <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    2928:	2600      	movs	r6, #0
    292a:	428e      	cmp	r6, r1
    292c:	db01      	blt.n	2932 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    292e:	4610      	mov	r0, r2
    2930:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    2932:	6844      	ldr	r4, [r0, #4]
    2934:	b384      	cbz	r4, 2998 <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    2936:	b153      	cbz	r3, 294e <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    2938:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    293c:	ea14 0f0c 	tst.w	r4, ip
    2940:	d118      	bne.n	2974 <mpu_configure_regions+0x50>
		&&
    2942:	2c1f      	cmp	r4, #31
    2944:	d916      	bls.n	2974 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    2946:	6805      	ldr	r5, [r0, #0]
		&&
    2948:	ea1c 0f05 	tst.w	ip, r5
    294c:	d112      	bne.n	2974 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    294e:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    2950:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    2952:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    2956:	b2d2      	uxtb	r2, r2
    2958:	d90f      	bls.n	297a <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    295a:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    295e:	d80e      	bhi.n	297e <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2960:	3c01      	subs	r4, #1
    2962:	fab4 f484 	clz	r4, r4
    2966:	f1c4 041f 	rsb	r4, r4, #31
    296a:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    296c:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    296e:	ea4c 0404 	orr.w	r4, ip, r4
    2972:	d906      	bls.n	2982 <mpu_configure_regions+0x5e>
			return -EINVAL;
    2974:	f06f 0215 	mvn.w	r2, #21
    2978:	e7d9      	b.n	292e <mpu_configure_regions+0xa>
		return REGION_32B;
    297a:	2408      	movs	r4, #8
    297c:	e7f6      	b.n	296c <mpu_configure_regions+0x48>
		return REGION_4G;
    297e:	243e      	movs	r4, #62	; 0x3e
    2980:	e7f4      	b.n	296c <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2982:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    2986:	4315      	orrs	r5, r2
    2988:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    298c:	f044 0401 	orr.w	r4, r4, #1
    2990:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2992:	60fd      	str	r5, [r7, #12]
		reg_index++;
    2994:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2996:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    2998:	3601      	adds	r6, #1
    299a:	300c      	adds	r0, #12
    299c:	e7c5      	b.n	292a <mpu_configure_regions+0x6>
    299e:	bf00      	nop
    29a0:	e000ed90 	.word	0xe000ed90

000029a4 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    29a4:	4b03      	ldr	r3, [pc, #12]	; (29b4 <arm_core_mpu_enable+0x10>)
    29a6:	2205      	movs	r2, #5
    29a8:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    29aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    29ae:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    29b2:	4770      	bx	lr
    29b4:	e000ed90 	.word	0xe000ed90

000029b8 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    29b8:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    29bc:	4b01      	ldr	r3, [pc, #4]	; (29c4 <arm_core_mpu_disable+0xc>)
    29be:	2200      	movs	r2, #0
    29c0:	605a      	str	r2, [r3, #4]
}
    29c2:	4770      	bx	lr
    29c4:	e000ed90 	.word	0xe000ed90

000029c8 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    29c8:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    29ca:	4c03      	ldr	r4, [pc, #12]	; (29d8 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    29cc:	2301      	movs	r3, #1
    29ce:	7822      	ldrb	r2, [r4, #0]
    29d0:	f7ff ffa8 	bl	2924 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    29d4:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    29d6:	bd10      	pop	{r4, pc}
    29d8:	20000c2a 	.word	0x20000c2a

000029dc <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    29dc:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    29de:	4a08      	ldr	r2, [pc, #32]	; (2a00 <arm_core_mpu_configure_dynamic_mpu_regions+0x24>)
    29e0:	2300      	movs	r3, #0
    29e2:	7812      	ldrb	r2, [r2, #0]
    29e4:	f7ff ff9e 	bl	2924 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    29e8:	f110 0f16 	cmn.w	r0, #22
    29ec:	d003      	beq.n	29f6 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
  MPU->RNR = rnr;
    29ee:	4b05      	ldr	r3, [pc, #20]	; (2a04 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
  MPU->RASR = 0U;
    29f0:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    29f2:	2807      	cmp	r0, #7
    29f4:	dd00      	ble.n	29f8 <arm_core_mpu_configure_dynamic_mpu_regions+0x1c>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    29f6:	bd08      	pop	{r3, pc}
  MPU->RNR = rnr;
    29f8:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    29fa:	611a      	str	r2, [r3, #16]
    29fc:	3001      	adds	r0, #1
    29fe:	e7f8      	b.n	29f2 <arm_core_mpu_configure_dynamic_mpu_regions+0x16>
    2a00:	20000c2a 	.word	0x20000c2a
    2a04:	e000ed90 	.word	0xe000ed90

00002a08 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2a08:	4913      	ldr	r1, [pc, #76]	; (2a58 <z_arm_mpu_init+0x50>)
    2a0a:	6808      	ldr	r0, [r1, #0]
    2a0c:	2808      	cmp	r0, #8
{
    2a0e:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    2a10:	d81e      	bhi.n	2a50 <z_arm_mpu_init+0x48>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    2a12:	f7ff ffd1 	bl	29b8 <arm_core_mpu_disable>
    2a16:	4c11      	ldr	r4, [pc, #68]	; (2a5c <z_arm_mpu_init+0x54>)
    2a18:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2a1a:	2200      	movs	r2, #0
    2a1c:	4290      	cmp	r0, r2
    2a1e:	f101 010c 	add.w	r1, r1, #12
    2a22:	d105      	bne.n	2a30 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    2a24:	4b0e      	ldr	r3, [pc, #56]	; (2a60 <z_arm_mpu_init+0x58>)
    2a26:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    2a28:	f7ff ffbc 	bl	29a4 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    2a2c:	2000      	movs	r0, #0
}
    2a2e:	bd10      	pop	{r4, pc}
    2a30:	60a2      	str	r2, [r4, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2a32:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    2a36:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    2a3a:	4313      	orrs	r3, r2
    2a3c:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2a40:	60e3      	str	r3, [r4, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2a42:	f851 3c04 	ldr.w	r3, [r1, #-4]
    2a46:	f043 0301 	orr.w	r3, r3, #1
    2a4a:	6123      	str	r3, [r4, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2a4c:	3201      	adds	r2, #1
    2a4e:	e7e5      	b.n	2a1c <z_arm_mpu_init+0x14>
		return -1;
    2a50:	f04f 30ff 	mov.w	r0, #4294967295
    2a54:	e7eb      	b.n	2a2e <z_arm_mpu_init+0x26>
    2a56:	bf00      	nop
    2a58:	00007070 	.word	0x00007070
    2a5c:	e000ed90 	.word	0xe000ed90
    2a60:	20000c2a 	.word	0x20000c2a

00002a64 <printf>:

	return r;
}

int printf(const char *ZRESTRICT format, ...)
{
    2a64:	b40f      	push	{r0, r1, r2, r3}
    2a66:	b507      	push	{r0, r1, r2, lr}
    2a68:	ab04      	add	r3, sp, #16
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    2a6a:	2102      	movs	r1, #2
{
    2a6c:	f853 2b04 	ldr.w	r2, [r3], #4
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    2a70:	4804      	ldr	r0, [pc, #16]	; (2a84 <printf+0x20>)
	va_start(vargs, format);
    2a72:	9301      	str	r3, [sp, #4]
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    2a74:	f7fe fdc0 	bl	15f8 <cbvprintf>
	va_end(vargs);

	return r;
}
    2a78:	b003      	add	sp, #12
    2a7a:	f85d eb04 	ldr.w	lr, [sp], #4
    2a7e:	b004      	add	sp, #16
    2a80:	4770      	bx	lr
    2a82:	bf00      	nop
    2a84:	00006483 	.word	0x00006483

00002a88 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2a88:	4b01      	ldr	r3, [pc, #4]	; (2a90 <__stdout_hook_install+0x8>)
    2a8a:	6018      	str	r0, [r3, #0]
}
    2a8c:	4770      	bx	lr
    2a8e:	bf00      	nop
    2a90:	200000c0 	.word	0x200000c0

00002a94 <z_impl_zephyr_fputc>:

int z_impl_zephyr_fputc(int c, FILE *stream)
{
	return (stream == stdout || stream == stderr) ? _stdout_hook(c) : EOF;
    2a94:	3902      	subs	r1, #2
    2a96:	2901      	cmp	r1, #1
    2a98:	d802      	bhi.n	2aa0 <z_impl_zephyr_fputc+0xc>
    2a9a:	4b03      	ldr	r3, [pc, #12]	; (2aa8 <z_impl_zephyr_fputc+0x14>)
    2a9c:	681b      	ldr	r3, [r3, #0]
    2a9e:	4718      	bx	r3
}
    2aa0:	f04f 30ff 	mov.w	r0, #4294967295
    2aa4:	4770      	bx	lr
    2aa6:	bf00      	nop
    2aa8:	200000c0 	.word	0x200000c0

00002aac <nordicsemi_nrf52_init>:
	__asm__ volatile(
    2aac:	f04f 0320 	mov.w	r3, #32
    2ab0:	f3ef 8111 	mrs	r1, BASEPRI
    2ab4:	f383 8812 	msr	BASEPRI_MAX, r3
    2ab8:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    2abc:	4a0f      	ldr	r2, [pc, #60]	; (2afc <nordicsemi_nrf52_init+0x50>)
    2abe:	2301      	movs	r3, #1
    2ac0:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    2ac4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2ac8:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2acc:	4a0c      	ldr	r2, [pc, #48]	; (2b00 <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2ace:	6812      	ldr	r2, [r2, #0]
    2ad0:	2a08      	cmp	r2, #8
    2ad2:	d108      	bne.n	2ae6 <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2ad4:	4a0b      	ldr	r2, [pc, #44]	; (2b04 <nordicsemi_nrf52_init+0x58>)
    2ad6:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    2ad8:	2a05      	cmp	r2, #5
    2ada:	d804      	bhi.n	2ae6 <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    2adc:	480a      	ldr	r0, [pc, #40]	; (2b08 <nordicsemi_nrf52_init+0x5c>)
    2ade:	5c82      	ldrb	r2, [r0, r2]
    2ae0:	b10a      	cbz	r2, 2ae6 <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    2ae2:	4a0a      	ldr	r2, [pc, #40]	; (2b0c <nordicsemi_nrf52_init+0x60>)
    2ae4:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    2ae6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2aea:	2201      	movs	r2, #1
    2aec:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    2af0:	f381 8811 	msr	BASEPRI, r1
    2af4:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2af8:	2000      	movs	r0, #0
    2afa:	4770      	bx	lr
    2afc:	4001e000 	.word	0x4001e000
    2b00:	10000130 	.word	0x10000130
    2b04:	10000134 	.word	0x10000134
    2b08:	00007550 	.word	0x00007550
    2b0c:	40000638 	.word	0x40000638

00002b10 <sys_arch_reboot>:
    *p_gpregret = val;
    2b10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b14:	b2c0      	uxtb	r0, r0
    2b16:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2b1a:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2b1e:	4905      	ldr	r1, [pc, #20]	; (2b34 <sys_arch_reboot+0x24>)
    2b20:	4b05      	ldr	r3, [pc, #20]	; (2b38 <sys_arch_reboot+0x28>)
    2b22:	68ca      	ldr	r2, [r1, #12]
    2b24:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2b28:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2b2a:	60cb      	str	r3, [r1, #12]
    2b2c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2b30:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2b32:	e7fd      	b.n	2b30 <sys_arch_reboot+0x20>
    2b34:	e000ed00 	.word	0xe000ed00
    2b38:	05fa0004 	.word	0x05fa0004

00002b3c <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2b3c:	b120      	cbz	r0, 2b48 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    2b3e:	4b03      	ldr	r3, [pc, #12]	; (2b4c <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    2b40:	0180      	lsls	r0, r0, #6
    2b42:	f043 0301 	orr.w	r3, r3, #1
    2b46:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2b48:	4770      	bx	lr
    2b4a:	bf00      	nop
    2b4c:	00007030 	.word	0x00007030

00002b50 <adc_context_start_sampling.isra.0>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
    2b50:	4a05      	ldr	r2, [pc, #20]	; (2b68 <adc_context_start_sampling.isra.0+0x18>)
    2b52:	2301      	movs	r3, #1
    2b54:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
    2b58:	b108      	cbz	r0, 2b5e <adc_context_start_sampling.isra.0+0xe>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2b5a:	60d3      	str	r3, [r2, #12]
}
    2b5c:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2b5e:	6013      	str	r3, [r2, #0]
    2b60:	4a02      	ldr	r2, [pc, #8]	; (2b6c <adc_context_start_sampling.isra.0+0x1c>)
    2b62:	6013      	str	r3, [r2, #0]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    2b64:	4770      	bx	lr
    2b66:	bf00      	nop
    2b68:	40007000 	.word	0x40007000
    2b6c:	40007004 	.word	0x40007004

00002b70 <adc_nrfx_channel_setup>:
	uint8_t channel_id = channel_cfg->channel_id;
    2b70:	7908      	ldrb	r0, [r1, #4]
{
    2b72:	b570      	push	{r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
    2b74:	f000 041f 	and.w	r4, r0, #31
	if (channel_id >= SAADC_CH_NUM) {
    2b78:	2c07      	cmp	r4, #7
    2b7a:	d81f      	bhi.n	2bbc <adc_nrfx_channel_setup+0x4c>
	switch (channel_cfg->gain) {
    2b7c:	780b      	ldrb	r3, [r1, #0]
    2b7e:	2b09      	cmp	r3, #9
    2b80:	d81c      	bhi.n	2bbc <adc_nrfx_channel_setup+0x4c>
    2b82:	e8df f003 	tbb	[pc, r3]
    2b86:	0606      	.short	0x0606
    2b88:	1b060606 	.word	0x1b060606
    2b8c:	201b1e05 	.word	0x201b1e05
		config.gain = NRF_SAADC_GAIN1;
    2b90:	2305      	movs	r3, #5
	switch (channel_cfg->reference) {
    2b92:	784a      	ldrb	r2, [r1, #1]
    2b94:	2a03      	cmp	r2, #3
    2b96:	d018      	beq.n	2bca <adc_nrfx_channel_setup+0x5a>
    2b98:	2a04      	cmp	r2, #4
    2b9a:	d10f      	bne.n	2bbc <adc_nrfx_channel_setup+0x4c>
    2b9c:	2500      	movs	r5, #0
	switch (channel_cfg->acquisition_time) {
    2b9e:	884a      	ldrh	r2, [r1, #2]
    2ba0:	f244 060a 	movw	r6, #16394	; 0x400a
    2ba4:	42b2      	cmp	r2, r6
    2ba6:	d044      	beq.n	2c32 <adc_nrfx_channel_setup+0xc2>
    2ba8:	d811      	bhi.n	2bce <adc_nrfx_channel_setup+0x5e>
    2baa:	f244 0603 	movw	r6, #16387	; 0x4003
    2bae:	42b2      	cmp	r2, r6
    2bb0:	d03b      	beq.n	2c2a <adc_nrfx_channel_setup+0xba>
    2bb2:	f244 0605 	movw	r6, #16389	; 0x4005
    2bb6:	42b2      	cmp	r2, r6
    2bb8:	d039      	beq.n	2c2e <adc_nrfx_channel_setup+0xbe>
    2bba:	b3d2      	cbz	r2, 2c32 <adc_nrfx_channel_setup+0xc2>
    2bbc:	f06f 0015 	mvn.w	r0, #21
    2bc0:	e032      	b.n	2c28 <adc_nrfx_channel_setup+0xb8>
		config.gain = NRF_SAADC_GAIN2;
    2bc2:	2306      	movs	r3, #6
		break;
    2bc4:	e7e5      	b.n	2b92 <adc_nrfx_channel_setup+0x22>
		config.gain = NRF_SAADC_GAIN4;
    2bc6:	2307      	movs	r3, #7
		break;
    2bc8:	e7e3      	b.n	2b92 <adc_nrfx_channel_setup+0x22>
		config.reference = NRF_SAADC_REFERENCE_VDD4;
    2bca:	2501      	movs	r5, #1
    2bcc:	e7e7      	b.n	2b9e <adc_nrfx_channel_setup+0x2e>
	switch (channel_cfg->acquisition_time) {
    2bce:	f244 0614 	movw	r6, #16404	; 0x4014
    2bd2:	42b2      	cmp	r2, r6
    2bd4:	d02f      	beq.n	2c36 <adc_nrfx_channel_setup+0xc6>
    2bd6:	f244 0628 	movw	r6, #16424	; 0x4028
    2bda:	42b2      	cmp	r2, r6
    2bdc:	d02d      	beq.n	2c3a <adc_nrfx_channel_setup+0xca>
    2bde:	f244 060f 	movw	r6, #16399	; 0x400f
    2be2:	42b2      	cmp	r2, r6
    2be4:	d1ea      	bne.n	2bbc <adc_nrfx_channel_setup+0x4c>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
    2be6:	2203      	movs	r2, #3
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    2be8:	f3c0 1040 	ubfx	r0, r0, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
    2bec:	021b      	lsls	r3, r3, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    2bee:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
    2bf2:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    2bf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    p_reg->CH[channel].CONFIG =
    2bfa:	0122      	lsls	r2, r4, #4
    2bfc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2c00:	f502 42e0 	add.w	r2, r2, #28672	; 0x7000
    p_reg->CH[channel].PSELP = pselp;
    2c04:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
    2c06:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
    2c0a:	0123      	lsls	r3, r4, #4
    2c0c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2c10:	f503 43e0 	add.w	r3, r3, #28672	; 0x7000
    2c14:	798a      	ldrb	r2, [r1, #6]
    2c16:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
    2c1a:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
    2c1e:	4b08      	ldr	r3, [pc, #32]	; (2c40 <adc_nrfx_channel_setup+0xd0>)
    2c20:	441c      	add	r4, r3
    2c22:	794b      	ldrb	r3, [r1, #5]
    2c24:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
}
    2c28:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->acquisition_time) {
    2c2a:	2200      	movs	r2, #0
    2c2c:	e7dc      	b.n	2be8 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_5US;
    2c2e:	2201      	movs	r2, #1
    2c30:	e7da      	b.n	2be8 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
    2c32:	2202      	movs	r2, #2
    2c34:	e7d8      	b.n	2be8 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
    2c36:	2204      	movs	r2, #4
    2c38:	e7d6      	b.n	2be8 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
    2c3a:	2205      	movs	r2, #5
    2c3c:	e7d4      	b.n	2be8 <adc_nrfx_channel_setup+0x78>
    2c3e:	bf00      	nop
    2c40:	20000000 	.word	0x20000000

00002c44 <saadc_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2c44:	4b2d      	ldr	r3, [pc, #180]	; (2cfc <saadc_irq_handler+0xb8>)
    2c46:	681a      	ldr	r2, [r3, #0]
	return error;
}
#endif /* CONFIG_ADC_ASYNC */

static void saadc_irq_handler(const struct device *dev)
{
    2c48:	b510      	push	{r4, lr}
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
    2c4a:	2a00      	cmp	r2, #0
    2c4c:	d048      	beq.n	2ce0 <saadc_irq_handler+0x9c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2c4e:	2200      	movs	r2, #0
    2c50:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2c52:	681b      	ldr	r3, [r3, #0]
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
    2c54:	4c2a      	ldr	r4, [pc, #168]	; (2d00 <saadc_irq_handler+0xbc>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2c56:	4b2b      	ldr	r3, [pc, #172]	; (2d04 <saadc_irq_handler+0xc0>)
    2c58:	2101      	movs	r1, #1
    2c5a:	6019      	str	r1, [r3, #0]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
    2c5c:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    2c60:	6e63      	ldr	r3, [r4, #100]	; 0x64
    2c62:	b3c3      	cbz	r3, 2cd6 <saadc_irq_handler+0x92>
		adc_sequence_callback callback = ctx->options.callback;
    2c64:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
    2c66:	b143      	cbz	r3, 2c7a <saadc_irq_handler+0x36>
			action = callback(dev,
    2c68:	f8b4 2088 	ldrh.w	r2, [r4, #136]	; 0x88
    2c6c:	f104 0164 	add.w	r1, r4, #100	; 0x64
    2c70:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
    2c72:	2801      	cmp	r0, #1
    2c74:	d014      	beq.n	2ca0 <saadc_irq_handler+0x5c>
    2c76:	2802      	cmp	r0, #2
    2c78:	d028      	beq.n	2ccc <saadc_irq_handler+0x88>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
    2c7a:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
    2c7e:	f8b4 2084 	ldrh.w	r2, [r4, #132]	; 0x84
    2c82:	429a      	cmp	r2, r3
    2c84:	d922      	bls.n	2ccc <saadc_irq_handler+0x88>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
    2c86:	3301      	adds	r3, #1
    2c88:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
    2c8c:	4b1e      	ldr	r3, [pc, #120]	; (2d08 <saadc_irq_handler+0xc4>)
    2c8e:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
    2c92:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
    2c96:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
    2c98:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    2c9c:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
    2ca0:	6fa3      	ldr	r3, [r4, #120]	; 0x78
    2ca2:	b92b      	cbnz	r3, 2cb0 <saadc_irq_handler+0x6c>
				adc_context_start_sampling(ctx);
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
				adc_context_start_sampling(ctx);
    2ca4:	f894 0076 	ldrb.w	r0, [r4, #118]	; 0x76
		 */
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_STOP);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    2ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2cac:	f7ff bf50 	b.w	2b50 <adc_context_start_sampling.isra.0>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    2cb0:	f3bf 8f5b 	dmb	ish
    2cb4:	e854 3f00 	ldrex	r3, [r4]
    2cb8:	1e5a      	subs	r2, r3, #1
    2cba:	e844 2100 	strex	r1, r2, [r4]
    2cbe:	2900      	cmp	r1, #0
    2cc0:	d1f8      	bne.n	2cb4 <saadc_irq_handler+0x70>
    2cc2:	f3bf 8f5b 	dmb	ish
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
    2cc6:	2b01      	cmp	r3, #1
    2cc8:	dcec      	bgt.n	2ca4 <saadc_irq_handler+0x60>
    2cca:	bd10      	pop	{r4, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
    2ccc:	6fa3      	ldr	r3, [r4, #120]	; 0x78
    2cce:	b113      	cbz	r3, 2cd6 <saadc_irq_handler+0x92>
	z_impl_k_timer_stop(timer);
    2cd0:	480e      	ldr	r0, [pc, #56]	; (2d0c <saadc_irq_handler+0xc8>)
    2cd2:	f004 f821 	bl	6d18 <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
    2cd6:	480e      	ldr	r0, [pc, #56]	; (2d10 <saadc_irq_handler+0xcc>)
    2cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2cdc:	f002 bd62 	b.w	57a4 <z_impl_k_sem_give>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2ce0:	4b0c      	ldr	r3, [pc, #48]	; (2d14 <saadc_irq_handler+0xd0>)
    2ce2:	6819      	ldr	r1, [r3, #0]
	} else if (nrf_saadc_event_check(NRF_SAADC,
    2ce4:	2900      	cmp	r1, #0
    2ce6:	d0f0      	beq.n	2cca <saadc_irq_handler+0x86>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2ce8:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2cea:	4a06      	ldr	r2, [pc, #24]	; (2d04 <saadc_irq_handler+0xc0>)
    2cec:	681b      	ldr	r3, [r3, #0]
    2cee:	2301      	movs	r3, #1
    2cf0:	6013      	str	r3, [r2, #0]
    2cf2:	f842 3c08 	str.w	r3, [r2, #-8]
    2cf6:	f842 3c04 	str.w	r3, [r2, #-4]
}
    2cfa:	e7e6      	b.n	2cca <saadc_irq_handler+0x86>
    2cfc:	40007104 	.word	0x40007104
    2d00:	20000000 	.word	0x20000000
    2d04:	40007008 	.word	0x40007008
    2d08:	40007000 	.word	0x40007000
    2d0c:	20000008 	.word	0x20000008
    2d10:	20000050 	.word	0x20000050
    2d14:	40007110 	.word	0x40007110

00002d18 <adc_nrfx_read>:
{
    2d18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2d1a:	460d      	mov	r5, r1
	return z_impl_k_sem_take(sem, timeout);
    2d1c:	485d      	ldr	r0, [pc, #372]	; (2e94 <adc_nrfx_read+0x17c>)
    2d1e:	f04f 32ff 	mov.w	r2, #4294967295
    2d22:	f04f 33ff 	mov.w	r3, #4294967295
    2d26:	f002 fd5d 	bl	57e4 <z_impl_k_sem_take>
	uint32_t selected_channels = sequence->channels;
    2d2a:	6868      	ldr	r0, [r5, #4]
	if (!selected_channels ||
    2d2c:	b910      	cbnz	r0, 2d34 <adc_nrfx_read+0x1c>
	error = set_resolution(sequence);
    2d2e:	f06f 0415 	mvn.w	r4, #21
    2d32:	e097      	b.n	2e64 <adc_nrfx_read+0x14c>
	if (!selected_channels ||
    2d34:	f030 02ff 	bics.w	r2, r0, #255	; 0xff
    2d38:	d1f9      	bne.n	2d2e <adc_nrfx_read+0x16>
    p_reg->CH[channel].PSELP = pselp;
    2d3a:	4c57      	ldr	r4, [pc, #348]	; (2e98 <adc_nrfx_read+0x180>)
			if (m_data.positive_inputs[channel_id] == 0U) {
    2d3c:	4f57      	ldr	r7, [pc, #348]	; (2e9c <adc_nrfx_read+0x184>)
	active_channels = 0U;
    2d3e:	4611      	mov	r1, r2
		if (selected_channels & BIT(channel_id)) {
    2d40:	fa20 f302 	lsr.w	r3, r0, r2
    2d44:	f013 0301 	ands.w	r3, r3, #1
    2d48:	d032      	beq.n	2db0 <adc_nrfx_read+0x98>
			if (m_data.positive_inputs[channel_id] == 0U) {
    2d4a:	18bb      	adds	r3, r7, r2
    2d4c:	f893 c090 	ldrb.w	ip, [r3, #144]	; 0x90
    2d50:	f1bc 0f00 	cmp.w	ip, #0
    2d54:	d0eb      	beq.n	2d2e <adc_nrfx_read+0x16>

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
    2d56:	eb04 1e02 	add.w	lr, r4, r2, lsl #4
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
    2d5a:	7c6e      	ldrb	r6, [r5, #17]
    2d5c:	f8de 3518 	ldr.w	r3, [lr, #1304]	; 0x518
    2d60:	3e00      	subs	r6, #0
    2d62:	bf18      	it	ne
    2d64:	2601      	movne	r6, #1
    2d66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    2d6a:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
    2d6e:	f8ce 3518 	str.w	r3, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
    2d72:	f102 0351 	add.w	r3, r2, #81	; 0x51
    2d76:	011b      	lsls	r3, r3, #4
			++active_channels;
    2d78:	3101      	adds	r1, #1
    2d7a:	f844 c003 	str.w	ip, [r4, r3]
    2d7e:	b2c9      	uxtb	r1, r1
	} while (++channel_id < SAADC_CH_NUM);
    2d80:	3201      	adds	r2, #1
    2d82:	2a08      	cmp	r2, #8
    2d84:	d1dc      	bne.n	2d40 <adc_nrfx_read+0x28>
	switch (sequence->resolution) {
    2d86:	7c2b      	ldrb	r3, [r5, #16]
    2d88:	3b08      	subs	r3, #8
    2d8a:	2b06      	cmp	r3, #6
    2d8c:	d8cf      	bhi.n	2d2e <adc_nrfx_read+0x16>
    2d8e:	a201      	add	r2, pc, #4	; (adr r2, 2d94 <adc_nrfx_read+0x7c>)
    2d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2d94:	00002e79 	.word	0x00002e79
    2d98:	00002d2f 	.word	0x00002d2f
    2d9c:	00002dbb 	.word	0x00002dbb
    2da0:	00002d2f 	.word	0x00002d2f
    2da4:	00002e71 	.word	0x00002e71
    2da8:	00002d2f 	.word	0x00002d2f
    2dac:	00002e75 	.word	0x00002e75
    2db0:	f102 0651 	add.w	r6, r2, #81	; 0x51
    2db4:	0136      	lsls	r6, r6, #4
    2db6:	51a3      	str	r3, [r4, r6]
}
    2db8:	e7e2      	b.n	2d80 <adc_nrfx_read+0x68>
	error = set_resolution(sequence);
    2dba:	2201      	movs	r2, #1
    p_reg->RESOLUTION = resolution;
    2dbc:	4b36      	ldr	r3, [pc, #216]	; (2e98 <adc_nrfx_read+0x180>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    2dbe:	2901      	cmp	r1, #1
    2dc0:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
	error = set_oversampling(sequence, active_channels);
    2dc4:	7c6a      	ldrb	r2, [r5, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    2dc6:	d959      	bls.n	2e7c <adc_nrfx_read+0x164>
    2dc8:	2a00      	cmp	r2, #0
    2dca:	d1b0      	bne.n	2d2e <adc_nrfx_read+0x16>
    p_reg->OVERSAMPLE = oversample;
    2dcc:	f8c3 25f4 	str.w	r2, [r3, #1524]	; 0x5f4
	if (sequence->options) {
    2dd0:	682a      	ldr	r2, [r5, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
    2dd2:	004b      	lsls	r3, r1, #1
	if (sequence->options) {
    2dd4:	b112      	cbz	r2, 2ddc <adc_nrfx_read+0xc4>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
    2dd6:	8992      	ldrh	r2, [r2, #12]
    2dd8:	fb02 3303 	mla	r3, r2, r3, r3
	if (sequence->buffer_size < needed_buffer_size) {
    2ddc:	68ea      	ldr	r2, [r5, #12]
    2dde:	429a      	cmp	r2, r3
    2de0:	d354      	bcc.n	2e8c <adc_nrfx_read+0x174>
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    2de2:	4b2d      	ldr	r3, [pc, #180]	; (2e98 <adc_nrfx_read+0x180>)
    2de4:	68aa      	ldr	r2, [r5, #8]
    2de6:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
	ctx->sequence = *sequence;
    2dea:	462f      	mov	r7, r5
    p_reg->RESULT.MAXCNT = size;
    2dec:	f8c3 1630 	str.w	r1, [r3, #1584]	; 0x630
    2df0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    2df2:	4c2a      	ldr	r4, [pc, #168]	; (2e9c <adc_nrfx_read+0x184>)
    2df4:	f104 0664 	add.w	r6, r4, #100	; 0x64
    2df8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    2dfa:	683b      	ldr	r3, [r7, #0]
    2dfc:	6033      	str	r3, [r6, #0]
	if (sequence->options) {
    2dfe:	682b      	ldr	r3, [r5, #0]
	ctx->status = 0;
    2e00:	2600      	movs	r6, #0
    2e02:	6626      	str	r6, [r4, #96]	; 0x60
	if (sequence->options) {
    2e04:	2b00      	cmp	r3, #0
    2e06:	d03c      	beq.n	2e82 <adc_nrfx_read+0x16a>
		ctx->options = *sequence->options;
    2e08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    2e0a:	f104 0578 	add.w	r5, r4, #120	; 0x78
    2e0e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
    2e12:	6665      	str	r5, [r4, #100]	; 0x64
		ctx->sampling_index = 0U;
    2e14:	f8a4 6088 	strh.w	r6, [r4, #136]	; 0x88
		if (ctx->options.interval_us != 0U) {
    2e18:	b398      	cbz	r0, 2e82 <adc_nrfx_read+0x16a>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2e1a:	f3bf 8f5b 	dmb	ish
    2e1e:	e854 3f00 	ldrex	r3, [r4]
    2e22:	e844 6200 	strex	r2, r6, [r4]
    2e26:	2a00      	cmp	r2, #0
    2e28:	d1f9      	bne.n	2e1e <adc_nrfx_read+0x106>
    2e2a:	f3bf 8f5b 	dmb	ish
		} else {
			return (t * to_hz + off) / from_hz;
    2e2e:	481c      	ldr	r0, [pc, #112]	; (2ea0 <adc_nrfx_read+0x188>)
    2e30:	6fa6      	ldr	r6, [r4, #120]	; 0x78
    2e32:	4a1c      	ldr	r2, [pc, #112]	; (2ea4 <adc_nrfx_read+0x18c>)
    2e34:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    2e38:	2100      	movs	r1, #0
    2e3a:	2300      	movs	r3, #0
    2e3c:	fbe5 0106 	umlal	r0, r1, r5, r6
    2e40:	f7fd ffd2 	bl	de8 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
    2e44:	2200      	movs	r2, #0
    2e46:	e9cd 0100 	strd	r0, r1, [sp]
    2e4a:	2300      	movs	r3, #0
    2e4c:	f104 0008 	add.w	r0, r4, #8
    2e50:	f002 ff50 	bl	5cf4 <z_impl_k_timer_start>
	return z_impl_k_sem_take(sem, timeout);
    2e54:	4814      	ldr	r0, [pc, #80]	; (2ea8 <adc_nrfx_read+0x190>)
    2e56:	f04f 32ff 	mov.w	r2, #4294967295
    2e5a:	f04f 33ff 	mov.w	r3, #4294967295
    2e5e:	f002 fcc1 	bl	57e4 <z_impl_k_sem_take>
	return ctx->status;
    2e62:	6e24      	ldr	r4, [r4, #96]	; 0x60
	z_impl_k_sem_give(sem);
    2e64:	480b      	ldr	r0, [pc, #44]	; (2e94 <adc_nrfx_read+0x17c>)
    2e66:	f002 fc9d 	bl	57a4 <z_impl_k_sem_give>
}
    2e6a:	4620      	mov	r0, r4
    2e6c:	b003      	add	sp, #12
    2e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
    2e70:	2202      	movs	r2, #2
		break;
    2e72:	e7a3      	b.n	2dbc <adc_nrfx_read+0xa4>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
    2e74:	2203      	movs	r2, #3
		break;
    2e76:	e7a1      	b.n	2dbc <adc_nrfx_read+0xa4>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
    2e78:	2200      	movs	r2, #0
    2e7a:	e79f      	b.n	2dbc <adc_nrfx_read+0xa4>
	switch (sequence->oversampling) {
    2e7c:	2a08      	cmp	r2, #8
    2e7e:	d9a5      	bls.n	2dcc <adc_nrfx_read+0xb4>
    2e80:	e755      	b.n	2d2e <adc_nrfx_read+0x16>
	adc_context_start_sampling(ctx);
    2e82:	f894 0076 	ldrb.w	r0, [r4, #118]	; 0x76
    2e86:	f7ff fe63 	bl	2b50 <adc_context_start_sampling.isra.0>
    2e8a:	e7e3      	b.n	2e54 <adc_nrfx_read+0x13c>
		return -ENOMEM;
    2e8c:	f06f 040b 	mvn.w	r4, #11
    2e90:	e7e8      	b.n	2e64 <adc_nrfx_read+0x14c>
    2e92:	bf00      	nop
    2e94:	20000040 	.word	0x20000040
    2e98:	40007000 	.word	0x40007000
    2e9c:	20000000 	.word	0x20000000
    2ea0:	000f423f 	.word	0x000f423f
    2ea4:	000f4240 	.word	0x000f4240
    2ea8:	20000050 	.word	0x20000050

00002eac <init_saadc>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2eac:	4b0d      	ldr	r3, [pc, #52]	; (2ee4 <init_saadc+0x38>)

static int init_saadc(const struct device *dev)
{
    2eae:	b510      	push	{r4, lr}
    2eb0:	2400      	movs	r4, #0
    2eb2:	601c      	str	r4, [r3, #0]
    2eb4:	681b      	ldr	r3, [r3, #0]
    2eb6:	4b0c      	ldr	r3, [pc, #48]	; (2ee8 <init_saadc+0x3c>)
    2eb8:	601c      	str	r4, [r3, #0]
    2eba:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2ebc:	4b0b      	ldr	r3, [pc, #44]	; (2eec <init_saadc+0x40>)
    2ebe:	2212      	movs	r2, #18
    2ec0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
    2ec4:	2007      	movs	r0, #7
    2ec6:	f7ff fac5 	bl	2454 <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2eca:	4622      	mov	r2, r4
    2ecc:	2101      	movs	r1, #1
    2ece:	2007      	movs	r0, #7
    2ed0:	f7ff fade 	bl	2490 <z_arm_irq_priority_set>
		/* coverity[OVERRUN] */
		return (unsigned int) arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_COUNT_GET);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_count_get(sem);
    2ed4:	4806      	ldr	r0, [pc, #24]	; (2ef0 <init_saadc+0x44>)
	if (!k_sem_count_get(&ctx->lock)) {
    2ed6:	6c83      	ldr	r3, [r0, #72]	; 0x48
    2ed8:	b913      	cbnz	r3, 2ee0 <init_saadc+0x34>
	z_impl_k_sem_give(sem);
    2eda:	3040      	adds	r0, #64	; 0x40
    2edc:	f002 fc62 	bl	57a4 <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
    2ee0:	2000      	movs	r0, #0
    2ee2:	bd10      	pop	{r4, pc}
    2ee4:	40007104 	.word	0x40007104
    2ee8:	40007110 	.word	0x40007110
    2eec:	40007000 	.word	0x40007000
    2ef0:	20000000 	.word	0x20000000

00002ef4 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    2ef4:	4a0e      	ldr	r2, [pc, #56]	; (2f30 <onoff_stop+0x3c>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2ef6:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2ef8:	1a84      	subs	r4, r0, r2
    2efa:	10a3      	asrs	r3, r4, #2
    2efc:	4c0d      	ldr	r4, [pc, #52]	; (2f34 <onoff_stop+0x40>)
    2efe:	435c      	muls	r4, r3
{
    2f00:	4605      	mov	r5, r0
    2f02:	b2e4      	uxtb	r4, r4
	err = set_off_state(&subdata->flags, ctx);
    2f04:	200c      	movs	r0, #12
    2f06:	fb00 2004 	mla	r0, r0, r4, r2
{
    2f0a:	460e      	mov	r6, r1
	err = set_off_state(&subdata->flags, ctx);
    2f0c:	2140      	movs	r1, #64	; 0x40
    2f0e:	4408      	add	r0, r1
    2f10:	f003 fb31 	bl	6576 <set_off_state>
	if (err < 0) {
    2f14:	1e01      	subs	r1, r0, #0
    2f16:	db05      	blt.n	2f24 <onoff_stop+0x30>
	get_sub_config(dev, type)->stop();
    2f18:	4b07      	ldr	r3, [pc, #28]	; (2f38 <onoff_stop+0x44>)
    2f1a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
    2f1e:	6863      	ldr	r3, [r4, #4]
    2f20:	4798      	blx	r3
	return 0;
    2f22:	2100      	movs	r1, #0
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
	notify(mgr, res);
    2f24:	4628      	mov	r0, r5
    2f26:	4633      	mov	r3, r6
}
    2f28:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    2f2c:	4718      	bx	r3
    2f2e:	bf00      	nop
    2f30:	20000a8c 	.word	0x20000a8c
    2f34:	b6db6db7 	.word	0xb6db6db7
    2f38:	000070b4 	.word	0x000070b4

00002f3c <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2f40:	4e10      	ldr	r6, [pc, #64]	; (2f84 <onoff_start+0x48>)
    2f42:	1b84      	subs	r4, r0, r6
    2f44:	10a3      	asrs	r3, r4, #2
    2f46:	4c10      	ldr	r4, [pc, #64]	; (2f88 <onoff_start+0x4c>)
    2f48:	435c      	muls	r4, r3
    2f4a:	b2e4      	uxtb	r4, r4
	err = set_starting_state(&subdata->flags, ctx);
    2f4c:	250c      	movs	r5, #12
    2f4e:	4365      	muls	r5, r4
{
    2f50:	4680      	mov	r8, r0
	err = set_starting_state(&subdata->flags, ctx);
    2f52:	f105 0040 	add.w	r0, r5, #64	; 0x40
{
    2f56:	460f      	mov	r7, r1
	err = set_starting_state(&subdata->flags, ctx);
    2f58:	4430      	add	r0, r6
    2f5a:	2140      	movs	r1, #64	; 0x40
    2f5c:	f003 fb24 	bl	65a8 <set_starting_state>
	if (err < 0) {
    2f60:	1e01      	subs	r1, r0, #0
    2f62:	db09      	blt.n	2f78 <onoff_start+0x3c>
	subdata->cb = cb;
    2f64:	4a09      	ldr	r2, [pc, #36]	; (2f8c <onoff_start+0x50>)
    2f66:	1973      	adds	r3, r6, r5
	subdata->user_data = user_data;
    2f68:	e9c3 270e 	strd	r2, r7, [r3, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    2f6c:	4b08      	ldr	r3, [pc, #32]	; (2f90 <onoff_start+0x54>)
    2f6e:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    2f72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    2f76:	4718      	bx	r3
		notify(mgr, err);
    2f78:	4640      	mov	r0, r8
    2f7a:	463b      	mov	r3, r7
}
    2f7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    2f80:	4718      	bx	r3
    2f82:	bf00      	nop
    2f84:	20000a8c 	.word	0x20000a8c
    2f88:	b6db6db7 	.word	0xb6db6db7
    2f8c:	0000660b 	.word	0x0000660b
    2f90:	000070b4 	.word	0x000070b4

00002f94 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2f94:	2200      	movs	r2, #0
{
    2f96:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2f98:	2101      	movs	r1, #1
{
    2f9a:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2f9c:	4610      	mov	r0, r2
    2f9e:	f7ff fa77 	bl	2490 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    2fa2:	2000      	movs	r0, #0
    2fa4:	f7ff fa56 	bl	2454 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    2fa8:	480f      	ldr	r0, [pc, #60]	; (2fe8 <clk_init+0x54>)
    2faa:	f000 ffd5 	bl	3f58 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2fae:	4b0f      	ldr	r3, [pc, #60]	; (2fec <clk_init+0x58>)
    2fb0:	4298      	cmp	r0, r3
    2fb2:	d115      	bne.n	2fe0 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2fb4:	f003 fc6b 	bl	688e <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    2fb8:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    2fba:	490d      	ldr	r1, [pc, #52]	; (2ff0 <clk_init+0x5c>)
    2fbc:	4630      	mov	r0, r6
    2fbe:	f003 f9d2 	bl	6366 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    2fc2:	2800      	cmp	r0, #0
    2fc4:	db0b      	blt.n	2fde <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2fc6:	2501      	movs	r5, #1
    2fc8:	6435      	str	r5, [r6, #64]	; 0x40
						get_sub_data(dev, i);
    2fca:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2fcc:	4908      	ldr	r1, [pc, #32]	; (2ff0 <clk_init+0x5c>)
    2fce:	f104 001c 	add.w	r0, r4, #28
    2fd2:	f003 f9c8 	bl	6366 <onoff_manager_init>
		if (err < 0) {
    2fd6:	2800      	cmp	r0, #0
    2fd8:	db01      	blt.n	2fde <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2fda:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    2fdc:	2000      	movs	r0, #0
}
    2fde:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    2fe0:	f06f 0004 	mvn.w	r0, #4
    2fe4:	e7fb      	b.n	2fde <clk_init+0x4a>
    2fe6:	bf00      	nop
    2fe8:	00003029 	.word	0x00003029
    2fec:	0bad0000 	.word	0x0bad0000
    2ff0:	000070c4 	.word	0x000070c4

00002ff4 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    2ff4:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    2ff6:	230c      	movs	r3, #12
    2ff8:	4809      	ldr	r0, [pc, #36]	; (3020 <clkstarted_handle.constprop.0+0x2c>)
    2ffa:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    2ffc:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    2ffe:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    3000:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    3004:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    3006:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    3008:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    300a:	4418      	add	r0, r3
    300c:	f003 faea 	bl	65e4 <set_on_state>
	if (callback) {
    3010:	b12d      	cbz	r5, 301e <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    3012:	4632      	mov	r2, r6
    3014:	462b      	mov	r3, r5
    3016:	4803      	ldr	r0, [pc, #12]	; (3024 <clkstarted_handle.constprop.0+0x30>)
}
    3018:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    301c:	4718      	bx	r3
}
    301e:	bd70      	pop	{r4, r5, r6, pc}
    3020:	20000a8c 	.word	0x20000a8c
    3024:	00006dd0 	.word	0x00006dd0

00003028 <clock_event_handler>:
	switch (event) {
    3028:	b110      	cbz	r0, 3030 <clock_event_handler+0x8>
    302a:	2801      	cmp	r0, #1
    302c:	d004      	beq.n	3038 <clock_event_handler+0x10>
    302e:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    3030:	4b03      	ldr	r3, [pc, #12]	; (3040 <clock_event_handler+0x18>)
    3032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    3034:	075b      	lsls	r3, r3, #29
    3036:	d101      	bne.n	303c <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    3038:	f7ff bfdc 	b.w	2ff4 <clkstarted_handle.constprop.0>
}
    303c:	4770      	bx	lr
    303e:	bf00      	nop
    3040:	20000a8c 	.word	0x20000a8c

00003044 <generic_hfclk_start>:
{
    3044:	b508      	push	{r3, lr}
	__asm__ volatile(
    3046:	f04f 0320 	mov.w	r3, #32
    304a:	f3ef 8111 	mrs	r1, BASEPRI
    304e:	f383 8812 	msr	BASEPRI_MAX, r3
    3052:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    3056:	4a12      	ldr	r2, [pc, #72]	; (30a0 <generic_hfclk_start+0x5c>)
    3058:	6813      	ldr	r3, [r2, #0]
    305a:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    305e:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    3062:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    3064:	d00c      	beq.n	3080 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3066:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    306a:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    306e:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    3072:	f013 0301 	ands.w	r3, r3, #1
    3076:	d003      	beq.n	3080 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    3078:	480a      	ldr	r0, [pc, #40]	; (30a4 <generic_hfclk_start+0x60>)
    307a:	f003 fab3 	bl	65e4 <set_on_state>
			already_started = true;
    307e:	2301      	movs	r3, #1
	__asm__ volatile(
    3080:	f381 8811 	msr	BASEPRI, r1
    3084:	f3bf 8f6f 	isb	sy
	if (already_started) {
    3088:	b123      	cbz	r3, 3094 <generic_hfclk_start+0x50>
}
    308a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    308e:	2000      	movs	r0, #0
    3090:	f7ff bfb0 	b.w	2ff4 <clkstarted_handle.constprop.0>
}
    3094:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    3098:	2001      	movs	r0, #1
    309a:	f000 bf6d 	b.w	3f78 <nrfx_clock_start>
    309e:	bf00      	nop
    30a0:	20000adc 	.word	0x20000adc
    30a4:	20000acc 	.word	0x20000acc

000030a8 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    30a8:	4b09      	ldr	r3, [pc, #36]	; (30d0 <generic_hfclk_stop+0x28>)
    30aa:	f3bf 8f5b 	dmb	ish
    30ae:	e853 2f00 	ldrex	r2, [r3]
    30b2:	f022 0102 	bic.w	r1, r2, #2
    30b6:	e843 1000 	strex	r0, r1, [r3]
    30ba:	2800      	cmp	r0, #0
    30bc:	d1f7      	bne.n	30ae <generic_hfclk_stop+0x6>
    30be:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    30c2:	07d3      	lsls	r3, r2, #31
    30c4:	d402      	bmi.n	30cc <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    30c6:	2001      	movs	r0, #1
    30c8:	f000 bf88 	b.w	3fdc <nrfx_clock_stop>
}
    30cc:	4770      	bx	lr
    30ce:	bf00      	nop
    30d0:	20000adc 	.word	0x20000adc

000030d4 <api_blocking_start>:
{
    30d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    30d6:	2200      	movs	r2, #0
    30d8:	2301      	movs	r3, #1
    30da:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    30de:	4a09      	ldr	r2, [pc, #36]	; (3104 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    30e0:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    30e4:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    30e6:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    30ea:	f003 fab4 	bl	6656 <api_start>
	if (err < 0) {
    30ee:	2800      	cmp	r0, #0
    30f0:	db05      	blt.n	30fe <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
    30f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    30f6:	2300      	movs	r3, #0
    30f8:	4668      	mov	r0, sp
    30fa:	f002 fb73 	bl	57e4 <z_impl_k_sem_take>
}
    30fe:	b005      	add	sp, #20
    3100:	f85d fb04 	ldr.w	pc, [sp], #4
    3104:	00006629 	.word	0x00006629

00003108 <z_nrf_clock_control_lf_on>:
{
    3108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    310c:	493a      	ldr	r1, [pc, #232]	; (31f8 <z_nrf_clock_control_lf_on+0xf0>)
    310e:	f3bf 8f5b 	dmb	ish
    3112:	4606      	mov	r6, r0
    3114:	2201      	movs	r2, #1
    3116:	e851 3f00 	ldrex	r3, [r1]
    311a:	e841 2000 	strex	r0, r2, [r1]
    311e:	2800      	cmp	r0, #0
    3120:	d1f9      	bne.n	3116 <z_nrf_clock_control_lf_on+0xe>
    3122:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    3126:	b933      	cbnz	r3, 3136 <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    3128:	4934      	ldr	r1, [pc, #208]	; (31fc <z_nrf_clock_control_lf_on+0xf4>)
		err = onoff_request(mgr, &cli);
    312a:	4835      	ldr	r0, [pc, #212]	; (3200 <z_nrf_clock_control_lf_on+0xf8>)
    312c:	604b      	str	r3, [r1, #4]
    312e:	60cb      	str	r3, [r1, #12]
    3130:	608a      	str	r2, [r1, #8]
    3132:	f003 f92b 	bl	638c <onoff_request>
	switch (start_mode) {
    3136:	1e73      	subs	r3, r6, #1
    3138:	2b01      	cmp	r3, #1
    313a:	d832      	bhi.n	31a2 <z_nrf_clock_control_lf_on+0x9a>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    313c:	2e01      	cmp	r6, #1
    313e:	d107      	bne.n	3150 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    3140:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3144:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    3148:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    314c:	2b01      	cmp	r3, #1
    314e:	d028      	beq.n	31a2 <z_nrf_clock_control_lf_on+0x9a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3150:	f003 fd92 	bl	6c78 <k_is_in_isr>
    3154:	4604      	mov	r4, r0
    3156:	b918      	cbnz	r0, 3160 <z_nrf_clock_control_lf_on+0x58>
	return !z_sys_post_kernel;
    3158:	4b2a      	ldr	r3, [pc, #168]	; (3204 <z_nrf_clock_control_lf_on+0xfc>)
	int key = isr_mode ? irq_lock() : 0;
    315a:	781b      	ldrb	r3, [r3, #0]
    315c:	2b00      	cmp	r3, #0
    315e:	d144      	bne.n	31ea <z_nrf_clock_control_lf_on+0xe2>
	__asm__ volatile(
    3160:	f04f 0320 	mov.w	r3, #32
    3164:	f3ef 8511 	mrs	r5, BASEPRI
    3168:	f383 8812 	msr	BASEPRI_MAX, r3
    316c:	f3bf 8f6f 	isb	sy
    3170:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3172:	4f25      	ldr	r7, [pc, #148]	; (3208 <z_nrf_clock_control_lf_on+0x100>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3174:	f8df 8094 	ldr.w	r8, [pc, #148]	; 320c <z_nrf_clock_control_lf_on+0x104>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3178:	f8df 9094 	ldr.w	r9, [pc, #148]	; 3210 <z_nrf_clock_control_lf_on+0x108>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    317c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3180:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3184:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    3188:	03d2      	lsls	r2, r2, #15
    318a:	d50c      	bpl.n	31a6 <z_nrf_clock_control_lf_on+0x9e>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    318c:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    3190:	2b01      	cmp	r3, #1
    3192:	d001      	beq.n	3198 <z_nrf_clock_control_lf_on+0x90>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    3194:	2e01      	cmp	r6, #1
    3196:	d106      	bne.n	31a6 <z_nrf_clock_control_lf_on+0x9e>
	if (isr_mode) {
    3198:	b30c      	cbz	r4, 31de <z_nrf_clock_control_lf_on+0xd6>
	__asm__ volatile(
    319a:	f385 8811 	msr	BASEPRI, r5
    319e:	f3bf 8f6f 	isb	sy
}
    31a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    31a6:	b1ac      	cbz	r4, 31d4 <z_nrf_clock_control_lf_on+0xcc>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    31a8:	4628      	mov	r0, r5
    31aa:	f7ff f8eb 	bl	2384 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    31ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    31b2:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    31b6:	2b00      	cmp	r3, #0
    31b8:	d1e0      	bne.n	317c <z_nrf_clock_control_lf_on+0x74>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    31ba:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    31bc:	2900      	cmp	r1, #0
    31be:	d0dd      	beq.n	317c <z_nrf_clock_control_lf_on+0x74>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    31c0:	603b      	str	r3, [r7, #0]
    31c2:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    31c4:	2301      	movs	r3, #1
    31c6:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    31ca:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    31ce:	f8c9 3000 	str.w	r3, [r9]
}
    31d2:	e7d3      	b.n	317c <z_nrf_clock_control_lf_on+0x74>
	return z_impl_k_sleep(timeout);
    31d4:	2100      	movs	r1, #0
    31d6:	2021      	movs	r0, #33	; 0x21
    31d8:	f002 fa72 	bl	56c0 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    31dc:	e7e7      	b.n	31ae <z_nrf_clock_control_lf_on+0xa6>
    p_reg->INTENSET = mask;
    31de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    31e2:	2202      	movs	r2, #2
    31e4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    31e8:	e7db      	b.n	31a2 <z_nrf_clock_control_lf_on+0x9a>
    p_reg->INTENCLR = mask;
    31ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    31ee:	2202      	movs	r2, #2
    31f0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    31f4:	4605      	mov	r5, r0
}
    31f6:	e7bc      	b.n	3172 <z_nrf_clock_control_lf_on+0x6a>
    31f8:	20000ae0 	.word	0x20000ae0
    31fc:	20000a7c 	.word	0x20000a7c
    3200:	20000aa8 	.word	0x20000aa8
    3204:	2000103b 	.word	0x2000103b
    3208:	40000104 	.word	0x40000104
    320c:	e000e100 	.word	0xe000e100
    3210:	40000008 	.word	0x40000008

00003214 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    3214:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    3216:	4b08      	ldr	r3, [pc, #32]	; (3238 <uart_console_init+0x24>)
    3218:	4808      	ldr	r0, [pc, #32]	; (323c <uart_console_init+0x28>)
    321a:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    321c:	f003 fbdb 	bl	69d6 <z_device_ready>
    3220:	b138      	cbz	r0, 3232 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    3222:	4807      	ldr	r0, [pc, #28]	; (3240 <uart_console_init+0x2c>)
    3224:	f7ff fc30 	bl	2a88 <__stdout_hook_install>
	__printk_hook_install(console_out);
    3228:	4805      	ldr	r0, [pc, #20]	; (3240 <uart_console_init+0x2c>)
    322a:	f7ff f86f 	bl	230c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    322e:	2000      	movs	r0, #0
}
    3230:	bd08      	pop	{r3, pc}
		return -ENODEV;
    3232:	f06f 0012 	mvn.w	r0, #18
    3236:	e7fb      	b.n	3230 <uart_console_init+0x1c>
    3238:	20000ae4 	.word	0x20000ae4
    323c:	00006e30 	.word	0x00006e30
    3240:	00003245 	.word	0x00003245

00003244 <console_out>:
	if ('\n' == c) {
    3244:	280a      	cmp	r0, #10
{
    3246:	b538      	push	{r3, r4, r5, lr}
    3248:	4d07      	ldr	r5, [pc, #28]	; (3268 <console_out+0x24>)
    324a:	4604      	mov	r4, r0
	if ('\n' == c) {
    324c:	d104      	bne.n	3258 <console_out+0x14>
    324e:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    3250:	6883      	ldr	r3, [r0, #8]
    3252:	210d      	movs	r1, #13
    3254:	685b      	ldr	r3, [r3, #4]
    3256:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    3258:	6828      	ldr	r0, [r5, #0]
    325a:	6883      	ldr	r3, [r0, #8]
    325c:	b2e1      	uxtb	r1, r4
    325e:	685b      	ldr	r3, [r3, #4]
    3260:	4798      	blx	r3
}
    3262:	4620      	mov	r0, r4
    3264:	bd38      	pop	{r3, r4, r5, pc}
    3266:	bf00      	nop
    3268:	20000ae4 	.word	0x20000ae4

0000326c <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    326c:	0942      	lsrs	r2, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    326e:	b570      	push	{r4, r5, r6, lr}
    3270:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3272:	d002      	beq.n	327a <nrfx_gpio_handler+0xe>
    3274:	2a01      	cmp	r2, #1
    3276:	d01d      	beq.n	32b4 <nrfx_gpio_handler+0x48>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    3278:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    327a:	4e0f      	ldr	r6, [pc, #60]	; (32b8 <nrfx_gpio_handler+0x4c>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    327c:	6932      	ldr	r2, [r6, #16]
    327e:	6851      	ldr	r1, [r2, #4]
    3280:	2900      	cmp	r1, #0
    3282:	d0f9      	beq.n	3278 <nrfx_gpio_handler+0xc>
    3284:	680c      	ldr	r4, [r1, #0]
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    3286:	f003 031f 	and.w	r3, r3, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    328a:	2501      	movs	r5, #1
    328c:	2c00      	cmp	r4, #0
    328e:	fa05 f503 	lsl.w	r5, r5, r3
	return node->next;
    3292:	bf38      	it	cc
    3294:	2400      	movcc	r4, #0
		if (cb->pin_mask & pins) {
    3296:	688a      	ldr	r2, [r1, #8]
    3298:	402a      	ands	r2, r5
    329a:	d002      	beq.n	32a2 <nrfx_gpio_handler+0x36>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    329c:	684b      	ldr	r3, [r1, #4]
    329e:	4630      	mov	r0, r6
    32a0:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    32a2:	2c00      	cmp	r4, #0
    32a4:	d0e8      	beq.n	3278 <nrfx_gpio_handler+0xc>
    32a6:	6823      	ldr	r3, [r4, #0]
    32a8:	2b00      	cmp	r3, #0
    32aa:	bf38      	it	cc
    32ac:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    32ae:	4621      	mov	r1, r4
    32b0:	461c      	mov	r4, r3
    32b2:	e7f0      	b.n	3296 <nrfx_gpio_handler+0x2a>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    32b4:	4e01      	ldr	r6, [pc, #4]	; (32bc <nrfx_gpio_handler+0x50>)
    32b6:	e7e1      	b.n	327c <nrfx_gpio_handler+0x10>
    32b8:	00006de8 	.word	0x00006de8
    32bc:	00006e00 	.word	0x00006e00

000032c0 <gpio_nrfx_pin_interrupt_configure>:
{
    32c0:	b530      	push	{r4, r5, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    32c2:	6840      	ldr	r0, [r0, #4]
    32c4:	7b04      	ldrb	r4, [r0, #12]
    32c6:	f001 051f 	and.w	r5, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    32ca:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    32ce:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    32d2:	b085      	sub	sp, #20
    32d4:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    32d8:	d104      	bne.n	32e4 <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    32da:	4628      	mov	r0, r5
    32dc:	f001 f964 	bl	45a8 <nrfx_gpiote_trigger_disable>
	return 0;
    32e0:	2000      	movs	r0, #0
    32e2:	e032      	b.n	334a <gpio_nrfx_pin_interrupt_configure+0x8a>
	if (mode == GPIO_INT_MODE_LEVEL) {
    32e4:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    32e8:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    32ec:	d12f      	bne.n	334e <gpio_nrfx_pin_interrupt_configure+0x8e>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    32ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    32f2:	bf0c      	ite	eq
    32f4:	2304      	moveq	r3, #4
    32f6:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    32f8:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    32fc:	6883      	ldr	r3, [r0, #8]
    32fe:	fa23 f101 	lsr.w	r1, r3, r1
    3302:	07c9      	lsls	r1, r1, #31
    3304:	d42f      	bmi.n	3366 <gpio_nrfx_pin_interrupt_configure+0xa6>
    3306:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    330a:	d12c      	bne.n	3366 <gpio_nrfx_pin_interrupt_configure+0xa6>

    return pin_number >> 5;
    330c:	096a      	lsrs	r2, r5, #5
        case 1: return NRF_P1;
    330e:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    3310:	f005 031f 	and.w	r3, r5, #31
        case 1: return NRF_P1;
    3314:	4a1c      	ldr	r2, [pc, #112]	; (3388 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    3316:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    331a:	bf18      	it	ne
    331c:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    3320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    3324:	07db      	lsls	r3, r3, #31
    3326:	d41e      	bmi.n	3366 <gpio_nrfx_pin_interrupt_configure+0xa6>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3328:	f10d 0407 	add.w	r4, sp, #7
    332c:	4621      	mov	r1, r4
    332e:	4628      	mov	r0, r5
    3330:	f001 f8a6 	bl	4480 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    3334:	4b15      	ldr	r3, [pc, #84]	; (338c <gpio_nrfx_pin_interrupt_configure+0xcc>)
    3336:	4298      	cmp	r0, r3
    3338:	d114      	bne.n	3364 <gpio_nrfx_pin_interrupt_configure+0xa4>
			err = nrfx_gpiote_channel_alloc(&ch);
    333a:	4620      	mov	r0, r4
    333c:	f001 f8ea 	bl	4514 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    3340:	4b13      	ldr	r3, [pc, #76]	; (3390 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    3342:	4298      	cmp	r0, r3
    3344:	d00e      	beq.n	3364 <gpio_nrfx_pin_interrupt_configure+0xa4>
				return -ENOMEM;
    3346:	f06f 000b 	mvn.w	r0, #11
}
    334a:	b005      	add	sp, #20
    334c:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    334e:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    3352:	d005      	beq.n	3360 <gpio_nrfx_pin_interrupt_configure+0xa0>
    3354:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    3358:	bf0c      	ite	eq
    335a:	2302      	moveq	r3, #2
    335c:	2301      	movne	r3, #1
    335e:	e7cb      	b.n	32f8 <gpio_nrfx_pin_interrupt_configure+0x38>
    3360:	2303      	movs	r3, #3
    3362:	e7c9      	b.n	32f8 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    3364:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3366:	2300      	movs	r3, #0
    3368:	4619      	mov	r1, r3
    336a:	aa02      	add	r2, sp, #8
    336c:	4628      	mov	r0, r5
    336e:	f000 ff65 	bl	423c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3372:	4b07      	ldr	r3, [pc, #28]	; (3390 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    3374:	4298      	cmp	r0, r3
    3376:	d104      	bne.n	3382 <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    3378:	2101      	movs	r1, #1
    337a:	4628      	mov	r0, r5
    337c:	f001 f8d0 	bl	4520 <nrfx_gpiote_trigger_enable>
    3380:	e7ae      	b.n	32e0 <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    3382:	f06f 0004 	mvn.w	r0, #4
    3386:	e7e0      	b.n	334a <gpio_nrfx_pin_interrupt_configure+0x8a>
    3388:	50000300 	.word	0x50000300
    338c:	0bad0004 	.word	0x0bad0004
    3390:	0bad0000 	.word	0x0bad0000

00003394 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    3394:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    3396:	f001 f8ad 	bl	44f4 <nrfx_gpiote_is_init>
    339a:	4604      	mov	r4, r0
    339c:	b968      	cbnz	r0, 33ba <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    339e:	f001 f881 	bl	44a4 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    33a2:	4b08      	ldr	r3, [pc, #32]	; (33c4 <gpio_nrfx_init+0x30>)
    33a4:	4298      	cmp	r0, r3
    33a6:	d10a      	bne.n	33be <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    33a8:	4807      	ldr	r0, [pc, #28]	; (33c8 <gpio_nrfx_init+0x34>)
    33aa:	4621      	mov	r1, r4
    33ac:	f001 f862 	bl	4474 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    33b0:	4622      	mov	r2, r4
    33b2:	2105      	movs	r1, #5
    33b4:	2006      	movs	r0, #6
    33b6:	f7ff f86b 	bl	2490 <z_arm_irq_priority_set>
		return 0;
    33ba:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    33bc:	bd10      	pop	{r4, pc}
		return -EIO;
    33be:	f06f 0004 	mvn.w	r0, #4
    33c2:	e7fb      	b.n	33bc <gpio_nrfx_init+0x28>
    33c4:	0bad0000 	.word	0x0bad0000
    33c8:	0000326d 	.word	0x0000326d

000033cc <gpio_nrfx_pin_configure>:
{
    33cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    33d0:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    33d2:	7b3b      	ldrb	r3, [r7, #12]
    33d4:	f001 051f 	and.w	r5, r1, #31
{
    33d8:	b085      	sub	sp, #20
    33da:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    33dc:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    33e0:	4614      	mov	r4, r2
    33e2:	b9ca      	cbnz	r2, 3418 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    33e4:	a902      	add	r1, sp, #8
    33e6:	4628      	mov	r0, r5
    33e8:	f001 f84a 	bl	4480 <nrfx_gpiote_channel_get>
    33ec:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    33ee:	4628      	mov	r0, r5
    33f0:	f001 f8fc 	bl	45ec <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    33f4:	4b48      	ldr	r3, [pc, #288]	; (3518 <gpio_nrfx_pin_configure+0x14c>)
    33f6:	4298      	cmp	r0, r3
    33f8:	d004      	beq.n	3404 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    33fa:	f06f 0004 	mvn.w	r0, #4
}
    33fe:	b005      	add	sp, #20
    3400:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    3404:	4284      	cmp	r4, r0
    3406:	d105      	bne.n	3414 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    3408:	f89d 0008 	ldrb.w	r0, [sp, #8]
    340c:	f001 f87c 	bl	4508 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    3410:	42a0      	cmp	r0, r4
    3412:	d1f2      	bne.n	33fa <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3414:	2000      	movs	r0, #0
    3416:	e7f2      	b.n	33fe <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    3418:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    341c:	f10d 0103 	add.w	r1, sp, #3
    3420:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    3422:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    3426:	f001 f82b 	bl	4480 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    342a:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    342c:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    342e:	aa02      	add	r2, sp, #8
    3430:	4649      	mov	r1, r9
    3432:	4628      	mov	r0, r5
    3434:	f000 ff02 	bl	423c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3438:	4b37      	ldr	r3, [pc, #220]	; (3518 <gpio_nrfx_pin_configure+0x14c>)
    343a:	4298      	cmp	r0, r3
    343c:	d002      	beq.n	3444 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    343e:	f06f 0015 	mvn.w	r0, #21
    3442:	e7dc      	b.n	33fe <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    3444:	4580      	cmp	r8, r0
    3446:	d103      	bne.n	3450 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    3448:	f89d 0003 	ldrb.w	r0, [sp, #3]
    344c:	f001 f85c 	bl	4508 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    3450:	05a3      	lsls	r3, r4, #22
    3452:	d54e      	bpl.n	34f2 <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3454:	4b31      	ldr	r3, [pc, #196]	; (351c <gpio_nrfx_pin_configure+0x150>)
    3456:	4a32      	ldr	r2, [pc, #200]	; (3520 <gpio_nrfx_pin_configure+0x154>)
    3458:	4023      	ands	r3, r4
    345a:	4293      	cmp	r3, r2
    345c:	d03a      	beq.n	34d4 <gpio_nrfx_pin_configure+0x108>
    345e:	d80c      	bhi.n	347a <gpio_nrfx_pin_configure+0xae>
    3460:	2b06      	cmp	r3, #6
    3462:	d014      	beq.n	348e <gpio_nrfx_pin_configure+0xc2>
    3464:	d804      	bhi.n	3470 <gpio_nrfx_pin_configure+0xa4>
    3466:	b193      	cbz	r3, 348e <gpio_nrfx_pin_configure+0xc2>
    3468:	2b02      	cmp	r3, #2
    346a:	d1e8      	bne.n	343e <gpio_nrfx_pin_configure+0x72>
    346c:	2304      	movs	r3, #4
    346e:	e00e      	b.n	348e <gpio_nrfx_pin_configure+0xc2>
    3470:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3474:	d1e3      	bne.n	343e <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    3476:	2301      	movs	r3, #1
    3478:	e009      	b.n	348e <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    347a:	4a2a      	ldr	r2, [pc, #168]	; (3524 <gpio_nrfx_pin_configure+0x158>)
    347c:	4293      	cmp	r3, r2
    347e:	d02b      	beq.n	34d8 <gpio_nrfx_pin_configure+0x10c>
    3480:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    3484:	d02a      	beq.n	34dc <gpio_nrfx_pin_configure+0x110>
    3486:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    348a:	d1d8      	bne.n	343e <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    348c:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    348e:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    3492:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    3496:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    349a:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    349c:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    34a0:	bf54      	ite	pl
    34a2:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    34a6:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    34a8:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    34aa:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    34ae:	d517      	bpl.n	34e0 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    34b0:	687b      	ldr	r3, [r7, #4]
    34b2:	2101      	movs	r1, #1
    34b4:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    34b8:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    34bc:	2200      	movs	r2, #0
    34be:	a901      	add	r1, sp, #4
    34c0:	4628      	mov	r0, r5
    34c2:	f000 ff67 	bl	4394 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    34c6:	4b14      	ldr	r3, [pc, #80]	; (3518 <gpio_nrfx_pin_configure+0x14c>)
    34c8:	4298      	cmp	r0, r3
    34ca:	bf14      	ite	ne
    34cc:	f06f 0015 	mvnne.w	r0, #21
    34d0:	2000      	moveq	r0, #0
    34d2:	e794      	b.n	33fe <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    34d4:	2307      	movs	r3, #7
    34d6:	e7da      	b.n	348e <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    34d8:	2305      	movs	r3, #5
    34da:	e7d8      	b.n	348e <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    34dc:	2303      	movs	r3, #3
    34de:	e7d6      	b.n	348e <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    34e0:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    34e2:	bf41      	itttt	mi
    34e4:	687b      	ldrmi	r3, [r7, #4]
    34e6:	2101      	movmi	r1, #1
    34e8:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    34ec:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    34f0:	e7e4      	b.n	34bc <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    34f2:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    34f4:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    34f8:	bf54      	ite	pl
    34fa:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    34fe:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3500:	461a      	mov	r2, r3
    3502:	a901      	add	r1, sp, #4
    3504:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    3506:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    350a:	f000 fe97 	bl	423c <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    350e:	4b02      	ldr	r3, [pc, #8]	; (3518 <gpio_nrfx_pin_configure+0x14c>)
    3510:	4298      	cmp	r0, r3
    3512:	f43f af7f 	beq.w	3414 <gpio_nrfx_pin_configure+0x48>
    3516:	e792      	b.n	343e <gpio_nrfx_pin_configure+0x72>
    3518:	0bad0000 	.word	0x0bad0000
    351c:	00f00006 	.word	0x00f00006
    3520:	00100006 	.word	0x00100006
    3524:	00400002 	.word	0x00400002

00003528 <pwm_nrfx_get_cycles_per_sec>:
{
	/* TODO: Since this function might be removed, we will always return
	 * 16MHz from this function and handle the conversion with prescaler,
	 * etc, in the pin set function. See issue #6958.
	 */
	*cycles = 16ul * 1000ul * 1000ul;
    3528:	4802      	ldr	r0, [pc, #8]	; (3534 <pwm_nrfx_get_cycles_per_sec+0xc>)
    352a:	2100      	movs	r1, #0
    352c:	e9c2 0100 	strd	r0, r1, [r2]

	return 0;
}
    3530:	2000      	movs	r0, #0
    3532:	4770      	bx	lr
    3534:	00f42400 	.word	0x00f42400

00003538 <pwm_nrfx_init>:
	.pin_set = pwm_nrfx_pin_set,
	.get_cycles_per_sec = pwm_nrfx_get_cycles_per_sec,
};

static int pwm_nrfx_init(const struct device *dev)
{
    3538:	4602      	mov	r2, r0
	const struct pwm_nrfx_config *config = dev->config;
    353a:	6840      	ldr	r0, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;

	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    353c:	6912      	ldr	r2, [r2, #16]
{
    353e:	b538      	push	{r3, r4, r5, lr}
    3540:	f100 0308 	add.w	r3, r0, #8
    3544:	3204      	adds	r2, #4
    3546:	f100 040c 	add.w	r4, r0, #12
    354a:	4619      	mov	r1, r3
		bool inverted = config->initial_config.output_pins[i] & NRFX_PWM_PIN_INVERTED;
		uint16_t value = (inverted)?(PWM_NRFX_CH_VALUE_INVERTED):(PWM_NRFX_CH_VALUE_NORMAL);
    354c:	f913 5b01 	ldrsb.w	r5, [r3], #1
    3550:	2d00      	cmp	r5, #0
    3552:	bfb4      	ite	lt
    3554:	2500      	movlt	r5, #0
    3556:	f44f 4500 	movge.w	r5, #32768	; 0x8000
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    355a:	42a3      	cmp	r3, r4

		data->current[i] = value;
    355c:	f822 5b02 	strh.w	r5, [r2], #2
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3560:	d1f4      	bne.n	354c <pwm_nrfx_init+0x14>
	};

	nrfx_err_t result = nrfx_pwm_init(&config->pwm,
    3562:	2300      	movs	r3, #0
    3564:	461a      	mov	r2, r3
    3566:	f001 f943 	bl	47f0 <nrfx_pwm_init>
					  &config->initial_config,
					  NULL,
					  NULL);
	if (result != NRFX_SUCCESS) {
    356a:	4b03      	ldr	r3, [pc, #12]	; (3578 <pwm_nrfx_init+0x40>)
		LOG_ERR("Failed to initialize device: %s", dev->name);
		return -EBUSY;
    356c:	4298      	cmp	r0, r3
	}

	return 0;
}
    356e:	bf14      	ite	ne
    3570:	f06f 000f 	mvnne.w	r0, #15
    3574:	2000      	moveq	r0, #0
    3576:	bd38      	pop	{r3, r4, r5, pc}
    3578:	0bad0000 	.word	0x0bad0000

0000357c <pwm_nrfx_pin_set>:
{
    357c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3580:	f89d 4020 	ldrb.w	r4, [sp, #32]
	const struct pwm_nrfx_config *config = dev->config;
    3584:	6846      	ldr	r6, [r0, #4]
{
    3586:	460f      	mov	r7, r1
    3588:	4615      	mov	r5, r2
	struct pwm_nrfx_data *data = dev->data;
    358a:	6901      	ldr	r1, [r0, #16]
{
    358c:	4698      	mov	r8, r3
	if (flags) {
    358e:	2c00      	cmp	r4, #0
    3590:	d13f      	bne.n	3612 <pwm_nrfx_pin_set+0x96>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    3592:	1df2      	adds	r2, r6, #7
		if (output_pins[i] != NRFX_PWM_PIN_NOT_USED
    3594:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    3598:	2bff      	cmp	r3, #255	; 0xff
    359a:	d003      	beq.n	35a4 <pwm_nrfx_pin_set+0x28>
		    && (pwm == (output_pins[i] & PWM_NRFX_CH_PIN_MASK))) {
    359c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    35a0:	429f      	cmp	r7, r3
    35a2:	d039      	beq.n	3618 <pwm_nrfx_pin_set+0x9c>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    35a4:	3401      	adds	r4, #1
    35a6:	b2e4      	uxtb	r4, r4
    35a8:	2c04      	cmp	r4, #4
    35aa:	d1f3      	bne.n	3594 <pwm_nrfx_pin_set+0x18>
		return -EINVAL;
    35ac:	f06f 0015 	mvn.w	r0, #21
    35b0:	e009      	b.n	35c6 <pwm_nrfx_pin_set+0x4a>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    35b2:	2000      	movs	r0, #0
    35b4:	e040      	b.n	3638 <pwm_nrfx_pin_set+0xbc>
		countertop >>= 1;
    35b6:	3301      	adds	r3, #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    35b8:	2b08      	cmp	r3, #8
		countertop >>= 1;
    35ba:	ea4f 0252 	mov.w	r2, r2, lsr #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    35be:	d158      	bne.n	3672 <pwm_nrfx_pin_set+0xf6>
    35c0:	e7f4      	b.n	35ac <pwm_nrfx_pin_set+0x30>
		if (was_stopped) {
    35c2:	b9c8      	cbnz	r0, 35f8 <pwm_nrfx_pin_set+0x7c>
	return 0;
    35c4:	2000      	movs	r0, #0
}
    35c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			&& channel_inverted_state;
    35ca:	4545      	cmp	r5, r8
    35cc:	f200 8086 	bhi.w	36dc <pwm_nrfx_pin_set+0x160>
        case 1: return NRF_P1;
    35d0:	2f01      	cmp	r7, #1
    35d2:	4b49      	ldr	r3, [pc, #292]	; (36f8 <pwm_nrfx_pin_set+0x17c>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    35d4:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    35d8:	bf18      	it	ne
    35da:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    35de:	4082      	lsls	r2, r0
    p_reg->OUTCLR = clr_mask;
    35e0:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
		if (!any_other_channel_is_active(channel, data)) {
    35e4:	4620      	mov	r0, r4
    35e6:	f003 f8a3 	bl	6730 <any_other_channel_is_active>
    35ea:	2800      	cmp	r0, #0
    35ec:	d1ea      	bne.n	35c4 <pwm_nrfx_pin_set+0x48>
			nrfx_pwm_stop(&config->pwm, false);
    35ee:	4601      	mov	r1, r0
    35f0:	4630      	mov	r0, r6
    35f2:	f003 f9d2 	bl	699a <nrfx_pwm_stop>
    35f6:	e7e5      	b.n	35c4 <pwm_nrfx_pin_set+0x48>
			while (!nrfx_pwm_is_stopped(&config->pwm)) {
    35f8:	4630      	mov	r0, r6
    35fa:	f001 f9e5 	bl	49c8 <nrfx_pwm_is_stopped>
    35fe:	2800      	cmp	r0, #0
    3600:	d0fa      	beq.n	35f8 <pwm_nrfx_pin_set+0x7c>
			nrfx_pwm_simple_playback(&config->pwm,
    3602:	2302      	movs	r3, #2
    3604:	2201      	movs	r2, #1
    3606:	f106 0118 	add.w	r1, r6, #24
    360a:	4630      	mov	r0, r6
    360c:	f001 f99e 	bl	494c <nrfx_pwm_simple_playback>
    3610:	e7d8      	b.n	35c4 <pwm_nrfx_pin_set+0x48>
		return -ENOTSUP;
    3612:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3616:	e7d6      	b.n	35c6 <pwm_nrfx_pin_set+0x4a>
	uint16_t pulse_cycle =
    3618:	eb01 0944 	add.w	r9, r1, r4, lsl #1
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    361c:	f8b9 a004 	ldrh.w	sl, [r9, #4]
	uint16_t pulse_cycle =
    3620:	f3ca 030e 	ubfx	r3, sl, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    3624:	b113      	cbz	r3, 362c <pwm_nrfx_pin_set+0xb0>
    3626:	898a      	ldrh	r2, [r1, #12]
    3628:	429a      	cmp	r2, r3
    362a:	d8c2      	bhi.n	35b2 <pwm_nrfx_pin_set+0x36>
		      !any_other_channel_is_active(channel, data);
    362c:	4620      	mov	r0, r4
    362e:	f003 f87f 	bl	6730 <any_other_channel_is_active>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    3632:	f080 0001 	eor.w	r0, r0, #1
    3636:	b2c0      	uxtb	r0, r0
	if (config->initial_config.count_mode == NRF_PWM_MODE_UP_AND_DOWN) {
    3638:	f896 c00e 	ldrb.w	ip, [r6, #14]
    363c:	f1bc 0f01 	cmp.w	ip, #1
		period_cycles /= 2;
    3640:	bf04      	itt	eq
    3642:	086d      	lsreq	r5, r5, #1
		pulse_cycles /= 2;
    3644:	ea4f 0858 	moveq.w	r8, r8, lsr #1
	if (period_cycles != 0 && period_cycles != data->period_cycles) {
    3648:	b325      	cbz	r5, 3694 <pwm_nrfx_pin_set+0x118>
    364a:	680b      	ldr	r3, [r1, #0]
    364c:	42ab      	cmp	r3, r5
    364e:	d021      	beq.n	3694 <pwm_nrfx_pin_set+0x118>
    3650:	2300      	movs	r3, #0
				data->current[i]
    3652:	f101 0e04 	add.w	lr, r1, #4
		if (i != channel) {
    3656:	b2da      	uxtb	r2, r3
    3658:	42a2      	cmp	r2, r4
    365a:	d005      	beq.n	3668 <pwm_nrfx_pin_set+0xec>
			uint16_t channel_pulse_cycle =
    365c:	f83e 2013 	ldrh.w	r2, [lr, r3, lsl #1]
			if (channel_pulse_cycle > 0) {
    3660:	f3c2 020e 	ubfx	r2, r2, #0, #15
    3664:	2a00      	cmp	r2, #0
    3666:	d1a1      	bne.n	35ac <pwm_nrfx_pin_set+0x30>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    3668:	3301      	adds	r3, #1
    366a:	2b04      	cmp	r3, #4
    366c:	d1f3      	bne.n	3656 <pwm_nrfx_pin_set+0xda>
    366e:	462a      	mov	r2, r5
    3670:	2300      	movs	r3, #0
		if (countertop <= PWM_COUNTERTOP_COUNTERTOP_Msk) {
    3672:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    3676:	fa5f fe83 	uxtb.w	lr, r3
    367a:	d29c      	bcs.n	35b6 <pwm_nrfx_pin_set+0x3a>
			data->prescaler     = prescaler;
    367c:	f881 e00e 	strb.w	lr, [r1, #14]
			nrf_pwm_configure(config->pwm.p_registers,
    3680:	f8d6 e000 	ldr.w	lr, [r6]
			data->period_cycles = period_cycles;
    3684:	600d      	str	r5, [r1, #0]
			data->countertop    = (uint16_t)countertop;
    3686:	818a      	strh	r2, [r1, #12]
                                         nrf_pwm_mode_t mode,
                                         uint16_t       top_value)
{
    NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);

    p_reg->PRESCALER  = base_clock;
    3688:	f8ce 350c 	str.w	r3, [lr, #1292]	; 0x50c
    p_reg->MODE       = mode;
    368c:	f8ce c504 	str.w	ip, [lr, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    3690:	f8ce 2508 	str.w	r2, [lr, #1288]	; 0x508
		| (pulse_cycles >> data->prescaler));
    3694:	7b8a      	ldrb	r2, [r1, #14]
	pulse_cycles = MIN(pulse_cycles, period_cycles);
    3696:	4545      	cmp	r5, r8
    3698:	462b      	mov	r3, r5
    369a:	bf28      	it	cs
    369c:	4643      	movcs	r3, r8
		| (pulse_cycles >> data->prescaler));
    369e:	fa23 f202 	lsr.w	r2, r3, r2
		(data->current[channel] & PWM_NRFX_CH_POLARITY_MASK)
    36a2:	f40a 4a00 	and.w	sl, sl, #32768	; 0x8000
		| (pulse_cycles >> data->prescaler));
    36a6:	ea42 020a 	orr.w	r2, r2, sl
    36aa:	b292      	uxth	r2, r2
	data->current[channel] = (
    36ac:	f8a9 2004 	strh.w	r2, [r9, #4]
	uint16_t pulse_cycle =
    36b0:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    36b4:	b11a      	cbz	r2, 36be <pwm_nrfx_pin_set+0x142>
    36b6:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
    36ba:	4594      	cmp	ip, r2
    36bc:	d881      	bhi.n	35c2 <pwm_nrfx_pin_set+0x46>
			config->initial_config.output_pins[channel]
    36be:	1932      	adds	r2, r6, r4
    36c0:	f007 001f 	and.w	r0, r7, #31
    36c4:	f992 2008 	ldrsb.w	r2, [r2, #8]
		bool pulse_0_and_not_inverted =
    36c8:	097f      	lsrs	r7, r7, #5
			&& !channel_inverted_state;
    36ca:	2b00      	cmp	r3, #0
    36cc:	f43f af7d 	beq.w	35ca <pwm_nrfx_pin_set+0x4e>
			&& channel_inverted_state;
    36d0:	4545      	cmp	r5, r8
    36d2:	d806      	bhi.n	36e2 <pwm_nrfx_pin_set+0x166>
    36d4:	2a00      	cmp	r2, #0
    36d6:	f6ff af7b 	blt.w	35d0 <pwm_nrfx_pin_set+0x54>
    36da:	e002      	b.n	36e2 <pwm_nrfx_pin_set+0x166>
		if (pulse_0_and_not_inverted || pulse_100_and_inverted) {
    36dc:	2a00      	cmp	r2, #0
    36de:	f6bf af77 	bge.w	35d0 <pwm_nrfx_pin_set+0x54>
        case 0: return NRF_P0;
    36e2:	2f01      	cmp	r7, #1
    36e4:	4b04      	ldr	r3, [pc, #16]	; (36f8 <pwm_nrfx_pin_set+0x17c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    36e6:	f04f 0201 	mov.w	r2, #1
        case 0: return NRF_P0;
    36ea:	bf18      	it	ne
    36ec:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    36f0:	4082      	lsls	r2, r0
    p_reg->OUTSET = set_mask;
    36f2:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
    36f6:	e775      	b.n	35e4 <pwm_nrfx_pin_set+0x68>
    36f8:	50000300 	.word	0x50000300

000036fc <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    36fc:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    36fe:	794b      	ldrb	r3, [r1, #5]
    3700:	2b01      	cmp	r3, #1
    3702:	d026      	beq.n	3752 <uarte_nrfx_configure+0x56>
    3704:	2b03      	cmp	r3, #3
    3706:	d121      	bne.n	374c <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    3708:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    370a:	798b      	ldrb	r3, [r1, #6]
    370c:	2b03      	cmp	r3, #3
    370e:	d11d      	bne.n	374c <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    3710:	79cc      	ldrb	r4, [r1, #7]
    3712:	b10c      	cbz	r4, 3718 <uarte_nrfx_configure+0x1c>
    3714:	2c01      	cmp	r4, #1
    3716:	d119      	bne.n	374c <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    3718:	790a      	ldrb	r2, [r1, #4]
    371a:	b112      	cbz	r2, 3722 <uarte_nrfx_configure+0x26>
    371c:	2a02      	cmp	r2, #2
    371e:	d115      	bne.n	374c <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    3720:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    3722:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    3724:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    3726:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    372a:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    372c:	d065      	beq.n	37fa <uarte_nrfx_configure+0xfe>
    372e:	d82d      	bhi.n	378c <uarte_nrfx_configure+0x90>
    3730:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    3734:	d064      	beq.n	3800 <uarte_nrfx_configure+0x104>
    3736:	d816      	bhi.n	3766 <uarte_nrfx_configure+0x6a>
    3738:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    373c:	d062      	beq.n	3804 <uarte_nrfx_configure+0x108>
    373e:	d80a      	bhi.n	3756 <uarte_nrfx_configure+0x5a>
    3740:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    3744:	d061      	beq.n	380a <uarte_nrfx_configure+0x10e>
    3746:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    374a:	d061      	beq.n	3810 <uarte_nrfx_configure+0x114>
    374c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3750:	e052      	b.n	37f8 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    3752:	2600      	movs	r6, #0
    3754:	e7d9      	b.n	370a <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    3756:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    375a:	d05c      	beq.n	3816 <uarte_nrfx_configure+0x11a>
    375c:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    3760:	d1f4      	bne.n	374c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    3762:	4b37      	ldr	r3, [pc, #220]	; (3840 <uarte_nrfx_configure+0x144>)
    3764:	e03c      	b.n	37e0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3766:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    376a:	d057      	beq.n	381c <uarte_nrfx_configure+0x120>
    376c:	d807      	bhi.n	377e <uarte_nrfx_configure+0x82>
    376e:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    3772:	d055      	beq.n	3820 <uarte_nrfx_configure+0x124>
    3774:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    3778:	d1e8      	bne.n	374c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    377a:	4b32      	ldr	r3, [pc, #200]	; (3844 <uarte_nrfx_configure+0x148>)
    377c:	e030      	b.n	37e0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    377e:	f647 2712 	movw	r7, #31250	; 0x7a12
    3782:	42bb      	cmp	r3, r7
    3784:	d1e2      	bne.n	374c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    3786:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    378a:	e029      	b.n	37e0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    378c:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    3790:	d048      	beq.n	3824 <uarte_nrfx_configure+0x128>
    3792:	d813      	bhi.n	37bc <uarte_nrfx_configure+0xc0>
    3794:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    3798:	d047      	beq.n	382a <uarte_nrfx_configure+0x12e>
    379a:	d809      	bhi.n	37b0 <uarte_nrfx_configure+0xb4>
    379c:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    37a0:	42bb      	cmp	r3, r7
    37a2:	d044      	beq.n	382e <uarte_nrfx_configure+0x132>
    37a4:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    37a8:	d1d0      	bne.n	374c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    37aa:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    37ae:	e017      	b.n	37e0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    37b0:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    37b4:	d1ca      	bne.n	374c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    37b6:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    37ba:	e011      	b.n	37e0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    37bc:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    37c0:	d038      	beq.n	3834 <uarte_nrfx_configure+0x138>
    37c2:	d808      	bhi.n	37d6 <uarte_nrfx_configure+0xda>
    37c4:	4f20      	ldr	r7, [pc, #128]	; (3848 <uarte_nrfx_configure+0x14c>)
    37c6:	42bb      	cmp	r3, r7
    37c8:	d037      	beq.n	383a <uarte_nrfx_configure+0x13e>
    37ca:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    37ce:	d1bd      	bne.n	374c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    37d0:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    37d4:	e004      	b.n	37e0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    37d6:	4f1d      	ldr	r7, [pc, #116]	; (384c <uarte_nrfx_configure+0x150>)
    37d8:	42bb      	cmp	r3, r7
    37da:	d1b7      	bne.n	374c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    37dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    37e0:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    37e4:	6903      	ldr	r3, [r0, #16]
    37e6:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    37e8:	4334      	orrs	r4, r6
    37ea:	4322      	orrs	r2, r4
    37ec:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    37ee:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    37f2:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    37f6:	2000      	movs	r0, #0
}
    37f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    37fa:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    37fe:	e7ef      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    3800:	4b13      	ldr	r3, [pc, #76]	; (3850 <uarte_nrfx_configure+0x154>)
    3802:	e7ed      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    3804:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    3808:	e7ea      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    380a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    380e:	e7e7      	b.n	37e0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3810:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    3814:	e7e4      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    3816:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    381a:	e7e1      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    381c:	4b0d      	ldr	r3, [pc, #52]	; (3854 <uarte_nrfx_configure+0x158>)
    381e:	e7df      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    3820:	4b0d      	ldr	r3, [pc, #52]	; (3858 <uarte_nrfx_configure+0x15c>)
    3822:	e7dd      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    3824:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    3828:	e7da      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    382a:	4b0c      	ldr	r3, [pc, #48]	; (385c <uarte_nrfx_configure+0x160>)
    382c:	e7d8      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    382e:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    3832:	e7d5      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    3834:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    3838:	e7d2      	b.n	37e0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    383a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    383e:	e7cf      	b.n	37e0 <uarte_nrfx_configure+0xe4>
    3840:	0013b000 	.word	0x0013b000
    3844:	004ea000 	.word	0x004ea000
    3848:	0003d090 	.word	0x0003d090
    384c:	000f4240 	.word	0x000f4240
    3850:	00275000 	.word	0x00275000
    3854:	0075c000 	.word	0x0075c000
    3858:	003af000 	.word	0x003af000
    385c:	013a9000 	.word	0x013a9000

00003860 <nrf_gpio_cfg_input>:
    *p_pin = pin_number & 0x1F;
    3860:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    3864:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3866:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    3868:	4b04      	ldr	r3, [pc, #16]	; (387c <nrf_gpio_cfg_input+0x1c>)
    reg->PIN_CNF[pin_number] = cnf;
    386a:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
        case 1: return NRF_P1;
    386e:	bf18      	it	ne
    3870:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3874:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    3876:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    387a:	4770      	bx	lr
    387c:	50000300 	.word	0x50000300

00003880 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    3880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    3882:	6906      	ldr	r6, [r0, #16]
{
    3884:	4605      	mov	r5, r0
    3886:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3888:	f003 f9f6 	bl	6c78 <k_is_in_isr>
    388c:	b910      	cbnz	r0, 3894 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    388e:	4b2c      	ldr	r3, [pc, #176]	; (3940 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    3890:	781b      	ldrb	r3, [r3, #0]
    3892:	b983      	cbnz	r3, 38b6 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3894:	f04f 0320 	mov.w	r3, #32
    3898:	f3ef 8411 	mrs	r4, BASEPRI
    389c:	f383 8812 	msr	BASEPRI_MAX, r3
    38a0:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    38a4:	4628      	mov	r0, r5
    38a6:	f002 ffa1 	bl	67ec <is_tx_ready>
    38aa:	bb28      	cbnz	r0, 38f8 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    38ac:	f384 8811 	msr	BASEPRI, r4
    38b0:	f3bf 8f6f 	isb	sy
}
    38b4:	e7ee      	b.n	3894 <uarte_nrfx_poll_out+0x14>
{
    38b6:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    38b8:	4628      	mov	r0, r5
    38ba:	f002 ff97 	bl	67ec <is_tx_ready>
    38be:	b970      	cbnz	r0, 38de <uarte_nrfx_poll_out+0x5e>
    38c0:	2001      	movs	r0, #1
    38c2:	f002 ffef 	bl	68a4 <nrfx_busy_wait>
    38c6:	3c01      	subs	r4, #1
    38c8:	d1f6      	bne.n	38b8 <uarte_nrfx_poll_out+0x38>
    38ca:	2100      	movs	r1, #0
    38cc:	2021      	movs	r0, #33	; 0x21
    38ce:	f001 fef7 	bl	56c0 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    38d2:	e7f0      	b.n	38b6 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    38d4:	f384 8811 	msr	BASEPRI, r4
    38d8:	f3bf 8f6f 	isb	sy
}
    38dc:	e7f5      	b.n	38ca <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    38de:	f04f 0320 	mov.w	r3, #32
    38e2:	f3ef 8411 	mrs	r4, BASEPRI
    38e6:	f383 8812 	msr	BASEPRI_MAX, r3
    38ea:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    38ee:	4628      	mov	r0, r5
    38f0:	f002 ff7c 	bl	67ec <is_tx_ready>
    38f4:	2800      	cmp	r0, #0
    38f6:	d0ed      	beq.n	38d4 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    38f8:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    38fc:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    38fe:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    3900:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3902:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3906:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    390a:	2200      	movs	r2, #0
    390c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    3910:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    3914:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    3918:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    391c:	684a      	ldr	r2, [r1, #4]
    391e:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3920:	bf41      	itttt	mi
    3922:	2208      	movmi	r2, #8
    3924:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    3928:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    392c:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3930:	2201      	movs	r2, #1
    3932:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    3934:	f384 8811 	msr	BASEPRI, r4
    3938:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    393c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    393e:	bf00      	nop
    3940:	2000103b 	.word	0x2000103b

00003944 <nrf_gpio_cfg_output>:
    *p_pin = pin_number & 0x1F;
    3944:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    3948:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    394a:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    394c:	4b04      	ldr	r3, [pc, #16]	; (3960 <nrf_gpio_cfg_output+0x1c>)
    reg->PIN_CNF[pin_number] = cnf;
    394e:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
        case 1: return NRF_P1;
    3952:	bf18      	it	ne
    3954:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    3958:	2103      	movs	r1, #3
    395a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    395e:	4770      	bx	lr
    3960:	50000300 	.word	0x50000300

00003964 <nrf_gpio_pin_set>:
    *p_pin = pin_number & 0x1F;
    3964:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    3968:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    396a:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    396c:	4b04      	ldr	r3, [pc, #16]	; (3980 <nrf_gpio_pin_set+0x1c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    396e:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    3972:	bf18      	it	ne
    3974:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3978:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    397a:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
}
    397e:	4770      	bx	lr
    3980:	50000300 	.word	0x50000300

00003984 <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    3984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    3988:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    398c:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    398e:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    3992:	2300      	movs	r3, #0
    3994:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    3998:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    399a:	6845      	ldr	r5, [r0, #4]
static int uarte_instance_init(const struct device *dev,
    399c:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    399e:	68e8      	ldr	r0, [r5, #12]
    39a0:	1c42      	adds	r2, r0, #1
    39a2:	d004      	beq.n	39ae <uarte_instance_init.isra.0+0x2a>
        nrf_gpio_pin_set(pin_number);
    39a4:	f7ff ffde 	bl	3964 <nrf_gpio_pin_set>
			nrf_gpio_cfg_output(cfg->tx_pin);
    39a8:	68e8      	ldr	r0, [r5, #12]
    39aa:	f7ff ffcb 	bl	3944 <nrf_gpio_cfg_output>
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    39ae:	6928      	ldr	r0, [r5, #16]
    39b0:	1c43      	adds	r3, r0, #1
    39b2:	d006      	beq.n	39c2 <uarte_instance_init.isra.0+0x3e>
			nrf_gpio_cfg_input(cfg->rx_pin,
    39b4:	7f2b      	ldrb	r3, [r5, #28]
    39b6:	2b00      	cmp	r3, #0
    39b8:	bf14      	ite	ne
    39ba:	2103      	movne	r1, #3
    39bc:	2100      	moveq	r1, #0
    39be:	f7ff ff4f 	bl	3860 <nrf_gpio_cfg_input>
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    39c2:	6968      	ldr	r0, [r5, #20]
    39c4:	1c42      	adds	r2, r0, #1
    39c6:	d004      	beq.n	39d2 <uarte_instance_init.isra.0+0x4e>
    39c8:	f7ff ffcc 	bl	3964 <nrf_gpio_pin_set>
			nrf_gpio_cfg_output(cfg->rts_pin);
    39cc:	6968      	ldr	r0, [r5, #20]
    39ce:	f7ff ffb9 	bl	3944 <nrf_gpio_cfg_output>
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    39d2:	69a8      	ldr	r0, [r5, #24]
    39d4:	1c43      	adds	r3, r0, #1
    39d6:	d006      	beq.n	39e6 <uarte_instance_init.isra.0+0x62>
			nrf_gpio_cfg_input(cfg->cts_pin,
    39d8:	7f6b      	ldrb	r3, [r5, #29]
    39da:	2b00      	cmp	r3, #0
    39dc:	bf14      	ite	ne
    39de:	2103      	movne	r1, #3
    39e0:	2100      	moveq	r1, #0
    39e2:	f7ff ff3d 	bl	3860 <nrf_gpio_cfg_input>
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    39e6:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    39ea:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    39ec:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    39f0:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    39f4:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    39f8:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    39fc:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    39fe:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    3a02:	3104      	adds	r1, #4
    3a04:	4630      	mov	r0, r6
    3a06:	f7ff fe79 	bl	36fc <uarte_nrfx_configure>
	if (err) {
    3a0a:	4605      	mov	r5, r0
    3a0c:	2800      	cmp	r0, #0
    3a0e:	d146      	bne.n	3a9e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x6>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    3a10:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    3a14:	0799      	lsls	r1, r3, #30
    3a16:	d519      	bpl.n	3a4c <uarte_instance_init.isra.0+0xc8>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    3a18:	f107 0012 	add.w	r0, r7, #18
    3a1c:	f000 fee2 	bl	47e4 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    3a20:	4b22      	ldr	r3, [pc, #136]	; (3aac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14>)
    3a22:	4298      	cmp	r0, r3
    3a24:	d13e      	bne.n	3aa4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    3a26:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    3a28:	00c3      	lsls	r3, r0, #3
    3a2a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3a2e:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    3a32:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    3a36:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    3a3a:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    3a3e:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    3a42:	4a1b      	ldr	r2, [pc, #108]	; (3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    3a44:	2301      	movs	r3, #1
    3a46:	4083      	lsls	r3, r0
    3a48:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3a4c:	2308      	movs	r3, #8
    3a4e:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    3a52:	f898 3008 	ldrb.w	r3, [r8, #8]
    3a56:	b95b      	cbnz	r3, 3a70 <uarte_instance_init.isra.0+0xec>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a58:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    3a5c:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    3a60:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    3a64:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    3a68:	2301      	movs	r3, #1
    3a6a:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3a6e:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    3a70:	f8d8 3004 	ldr.w	r3, [r8, #4]
    3a74:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    3a76:	bf5c      	itt	pl
    3a78:	f44f 7280 	movpl.w	r2, #256	; 0x100
    3a7c:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    3a80:	06db      	lsls	r3, r3, #27
    3a82:	bf44      	itt	mi
    3a84:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    3a88:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    3a8c:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    3a8e:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3a90:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3a94:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3a98:	2301      	movs	r3, #1
    3a9a:	60a3      	str	r3, [r4, #8]
    3a9c:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    3a9e:	4628      	mov	r0, r5
    3aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EIO;
    3aa4:	f06f 0504 	mvn.w	r5, #4
    3aa8:	e7f9      	b.n	3a9e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x6>
    3aaa:	bf00      	nop
    3aac:	0bad0000 	.word	0x0bad0000
    3ab0:	4001f000 	.word	0x4001f000

00003ab4 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3ab4:	4919      	ldr	r1, [pc, #100]	; (3b1c <sys_clock_timeout_handler+0x68>)
{
    3ab6:	b570      	push	{r4, r5, r6, lr}
    3ab8:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    3aba:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3abe:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    3ac0:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    3ac4:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3ac8:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    3aca:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    3ace:	f04f 0500 	mov.w	r5, #0
    3ad2:	d20a      	bcs.n	3aea <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    3ad4:	4b12      	ldr	r3, [pc, #72]	; (3b20 <sys_clock_timeout_handler+0x6c>)
    3ad6:	6819      	ldr	r1, [r3, #0]
    3ad8:	060a      	lsls	r2, r1, #24
    3ada:	0a0b      	lsrs	r3, r1, #8
    3adc:	1992      	adds	r2, r2, r6
    3ade:	4911      	ldr	r1, [pc, #68]	; (3b24 <sys_clock_timeout_handler+0x70>)
    3ae0:	f143 0300 	adc.w	r3, r3, #0
    3ae4:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    3ae8:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    3aea:	f002 f839 	bl	5b60 <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    3aee:	00a3      	lsls	r3, r4, #2
    3af0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3af4:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    3af8:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    3afc:	42b2      	cmp	r2, r6
    3afe:	d10b      	bne.n	3b18 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    3b00:	b91d      	cbnz	r5, 3b0a <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    3b02:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    3b06:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    3b0a:	4b07      	ldr	r3, [pc, #28]	; (3b28 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3b0c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    3b10:	fa00 f404 	lsl.w	r4, r0, r4
    3b14:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    3b18:	bd70      	pop	{r4, r5, r6, pc}
    3b1a:	bf00      	nop
    3b1c:	200003e0 	.word	0x200003e0
    3b20:	20000b18 	.word	0x20000b18
    3b24:	200003c8 	.word	0x200003c8
    3b28:	40011000 	.word	0x40011000

00003b2c <compare_int_lock>:
{
    3b2c:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    3b2e:	2301      	movs	r3, #1
    3b30:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3b32:	4a11      	ldr	r2, [pc, #68]	; (3b78 <compare_int_lock+0x4c>)
    3b34:	f3bf 8f5b 	dmb	ish
    3b38:	43dc      	mvns	r4, r3
    3b3a:	e852 1f00 	ldrex	r1, [r2]
    3b3e:	ea01 0c04 	and.w	ip, r1, r4
    3b42:	e842 ce00 	strex	lr, ip, [r2]
    3b46:	f1be 0f00 	cmp.w	lr, #0
    3b4a:	d1f6      	bne.n	3b3a <compare_int_lock+0xe>
    3b4c:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3b50:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3b54:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    3b58:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3b5c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    3b60:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    3b64:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3b68:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    3b6c:	420b      	tst	r3, r1
}
    3b6e:	bf14      	ite	ne
    3b70:	2001      	movne	r0, #1
    3b72:	2000      	moveq	r0, #0
    3b74:	bd10      	pop	{r4, pc}
    3b76:	bf00      	nop
    3b78:	20000b14 	.word	0x20000b14

00003b7c <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    3b7c:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    3b7e:	4a12      	ldr	r2, [pc, #72]	; (3bc8 <compare_int_unlock.part.0+0x4c>)
    3b80:	f3bf 8f5b 	dmb	ish
    3b84:	4083      	lsls	r3, r0
    3b86:	e852 1f00 	ldrex	r1, [r2]
    3b8a:	4319      	orrs	r1, r3
    3b8c:	e842 1c00 	strex	ip, r1, [r2]
    3b90:	f1bc 0f00 	cmp.w	ip, #0
    3b94:	d1f7      	bne.n	3b86 <compare_int_unlock.part.0+0xa>
    3b96:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    3b9a:	4a0c      	ldr	r2, [pc, #48]	; (3bcc <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3b9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3ba0:	4083      	lsls	r3, r0
    3ba2:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    3ba6:	4b0a      	ldr	r3, [pc, #40]	; (3bd0 <compare_int_unlock.part.0+0x54>)
    3ba8:	f3bf 8f5b 	dmb	ish
    3bac:	681b      	ldr	r3, [r3, #0]
    3bae:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    3bb2:	fa23 f000 	lsr.w	r0, r3, r0
    3bb6:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3bb8:	bf42      	ittt	mi
    3bba:	4b06      	ldrmi	r3, [pc, #24]	; (3bd4 <compare_int_unlock.part.0+0x58>)
    3bbc:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    3bc0:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    3bc4:	4770      	bx	lr
    3bc6:	bf00      	nop
    3bc8:	20000b14 	.word	0x20000b14
    3bcc:	40011000 	.word	0x40011000
    3bd0:	20000b10 	.word	0x20000b10
    3bd4:	e000e100 	.word	0xe000e100

00003bd8 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    3bd8:	4b0d      	ldr	r3, [pc, #52]	; (3c10 <z_nrf_rtc_timer_read+0x38>)
    3bda:	681b      	ldr	r3, [r3, #0]
    3bdc:	0a19      	lsrs	r1, r3, #8
    3bde:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    3be0:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    3be4:	4b0b      	ldr	r3, [pc, #44]	; (3c14 <z_nrf_rtc_timer_read+0x3c>)
    3be6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    3bea:	18c0      	adds	r0, r0, r3
    3bec:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    3bf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3bf4:	d20a      	bcs.n	3c0c <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    3bf6:	4b08      	ldr	r3, [pc, #32]	; (3c18 <z_nrf_rtc_timer_read+0x40>)
    3bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
    3bfc:	4299      	cmp	r1, r3
    3bfe:	bf08      	it	eq
    3c00:	4290      	cmpeq	r0, r2
    3c02:	d203      	bcs.n	3c0c <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    3c04:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    3c08:	f141 0100 	adc.w	r1, r1, #0
}
    3c0c:	4770      	bx	lr
    3c0e:	bf00      	nop
    3c10:	20000b18 	.word	0x20000b18
    3c14:	40011000 	.word	0x40011000
    3c18:	200003c8 	.word	0x200003c8

00003c1c <compare_set>:
{
    3c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3c20:	b085      	sub	sp, #20
    3c22:	4616      	mov	r6, r2
    3c24:	461f      	mov	r7, r3
    3c26:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    3c28:	f7ff ff80 	bl	3b2c <compare_int_lock>
    3c2c:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    3c2e:	f7ff ffd3 	bl	3bd8 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    3c32:	42b9      	cmp	r1, r7
    3c34:	bf08      	it	eq
    3c36:	42b0      	cmpeq	r0, r6
    3c38:	d27f      	bcs.n	3d3a <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    3c3a:	ebb6 0800 	subs.w	r8, r6, r0
    3c3e:	eb67 0901 	sbc.w	r9, r7, r1
    3c42:	2300      	movs	r3, #0
    3c44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    3c48:	454b      	cmp	r3, r9
    3c4a:	bf08      	it	eq
    3c4c:	4542      	cmpeq	r2, r8
    3c4e:	f0c0 8085 	bcc.w	3d5c <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    3c52:	4b44      	ldr	r3, [pc, #272]	; (3d64 <compare_set+0x148>)
    3c54:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    3c58:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    3c5c:	429f      	cmp	r7, r3
    3c5e:	bf08      	it	eq
    3c60:	4296      	cmpeq	r6, r2
    3c62:	d054      	beq.n	3d0e <compare_set+0xf2>
    3c64:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3c68:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    3c6c:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    3c70:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3c74:	fa0b f205 	lsl.w	r2, fp, r5
    3c78:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    3c7c:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3c80:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3c84:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    3c86:	4a38      	ldr	r2, [pc, #224]	; (3d68 <compare_set+0x14c>)
    return p_reg->CC[ch];
    3c88:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    3c8c:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3c90:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    3c94:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    3c98:	461c      	mov	r4, r3
    3c9a:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    3c9c:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    3ca0:	eba0 000a 	sub.w	r0, r0, sl
    3ca4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3ca8:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    3cac:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    3cae:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    3cb2:	d105      	bne.n	3cc0 <compare_set+0xa4>
    3cb4:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    3cb6:	2013      	movs	r0, #19
    3cb8:	f003 f82a 	bl	6d10 <z_impl_k_busy_wait>
    3cbc:	4a2a      	ldr	r2, [pc, #168]	; (3d68 <compare_set+0x14c>)
    3cbe:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    3cc0:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    3cc2:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    3cc6:	eba4 000c 	sub.w	r0, r4, ip
    3cca:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    3cce:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3cd2:	bf88      	it	hi
    3cd4:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3cd6:	2000      	movs	r0, #0
    3cd8:	f8c8 0000 	str.w	r0, [r8]
    3cdc:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    3ce0:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3ce4:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    3ce8:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    3cec:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    3cf0:	4582      	cmp	sl, r0
    3cf2:	d006      	beq.n	3d02 <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    3cf4:	1a20      	subs	r0, r4, r0
    3cf6:	3802      	subs	r0, #2
    3cf8:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    3cfc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3d00:	d819      	bhi.n	3d36 <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    3d02:	1ae4      	subs	r4, r4, r3
    3d04:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    3d08:	1932      	adds	r2, r6, r4
    3d0a:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    3d0e:	4c15      	ldr	r4, [pc, #84]	; (3d64 <compare_set+0x148>)
    3d10:	0129      	lsls	r1, r5, #4
    3d12:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    3d16:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    3d1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    3d1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    3d1e:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    3d20:	6043      	str	r3, [r0, #4]
	return ret;
    3d22:	2400      	movs	r4, #0
	if (key) {
    3d24:	9b01      	ldr	r3, [sp, #4]
    3d26:	b113      	cbz	r3, 3d2e <compare_set+0x112>
    3d28:	4628      	mov	r0, r5
    3d2a:	f7ff ff27 	bl	3b7c <compare_int_unlock.part.0>
}
    3d2e:	4620      	mov	r0, r4
    3d30:	b005      	add	sp, #20
    3d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3d36:	4620      	mov	r0, r4
    3d38:	e7b0      	b.n	3c9c <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    3d3a:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    3d3c:	4a0b      	ldr	r2, [pc, #44]	; (3d6c <compare_set+0x150>)
    3d3e:	f3bf 8f5b 	dmb	ish
    3d42:	40ab      	lsls	r3, r5
    3d44:	e852 1f00 	ldrex	r1, [r2]
    3d48:	4319      	orrs	r1, r3
    3d4a:	e842 1000 	strex	r0, r1, [r2]
    3d4e:	2800      	cmp	r0, #0
    3d50:	d1f8      	bne.n	3d44 <compare_set+0x128>
    3d52:	f3bf 8f5b 	dmb	ish
    3d56:	4632      	mov	r2, r6
    3d58:	463b      	mov	r3, r7
    3d5a:	e7d8      	b.n	3d0e <compare_set+0xf2>
			return -EINVAL;
    3d5c:	f06f 0415 	mvn.w	r4, #21
    3d60:	e7e0      	b.n	3d24 <compare_set+0x108>
    3d62:	bf00      	nop
    3d64:	200003d0 	.word	0x200003d0
    3d68:	40011000 	.word	0x40011000
    3d6c:	20000b10 	.word	0x20000b10

00003d70 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    3d70:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    3d72:	4b19      	ldr	r3, [pc, #100]	; (3dd8 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    3d74:	4d19      	ldr	r5, [pc, #100]	; (3ddc <sys_clock_driver_init+0x6c>)
    3d76:	2400      	movs	r4, #0
    3d78:	f04f 30ff 	mov.w	r0, #4294967295
    3d7c:	f04f 31ff 	mov.w	r1, #4294967295
    3d80:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    3d84:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    3d88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3d8c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3d90:	4b13      	ldr	r3, [pc, #76]	; (3de0 <sys_clock_driver_init+0x70>)
    3d92:	2602      	movs	r6, #2
    3d94:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    3d98:	2101      	movs	r1, #1
    3d9a:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    3d9e:	2011      	movs	r0, #17
    3da0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    3da4:	4622      	mov	r2, r4
    3da6:	f7fe fb73 	bl	2490 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    3daa:	2011      	movs	r0, #17
    3dac:	f7fe fb52 	bl	2454 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    3db0:	4a0c      	ldr	r2, [pc, #48]	; (3de4 <sys_clock_driver_init+0x74>)
    3db2:	2301      	movs	r3, #1
    3db4:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    3db6:	4a0c      	ldr	r2, [pc, #48]	; (3de8 <sys_clock_driver_init+0x78>)
    3db8:	602b      	str	r3, [r5, #0]
    3dba:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    3dbc:	4b0b      	ldr	r3, [pc, #44]	; (3dec <sys_clock_driver_init+0x7c>)
    3dbe:	4a0c      	ldr	r2, [pc, #48]	; (3df0 <sys_clock_driver_init+0x80>)
    3dc0:	9300      	str	r3, [sp, #0]
    3dc2:	9401      	str	r4, [sp, #4]
    3dc4:	2300      	movs	r3, #0
    3dc6:	4620      	mov	r0, r4
    3dc8:	f7ff ff28 	bl	3c1c <compare_set>

	z_nrf_clock_control_lf_on(mode);
    3dcc:	4630      	mov	r0, r6
    3dce:	f7ff f99b 	bl	3108 <z_nrf_clock_control_lf_on>

	return 0;
}
    3dd2:	4620      	mov	r0, r4
    3dd4:	b002      	add	sp, #8
    3dd6:	bd70      	pop	{r4, r5, r6, pc}
    3dd8:	200003d0 	.word	0x200003d0
    3ddc:	40011000 	.word	0x40011000
    3de0:	e000e100 	.word	0xe000e100
    3de4:	40011008 	.word	0x40011008
    3de8:	20000b14 	.word	0x20000b14
    3dec:	00003ab5 	.word	0x00003ab5
    3df0:	007fffff 	.word	0x007fffff

00003df4 <rtc_nrf_isr>:
{
    3df4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    3df8:	4c34      	ldr	r4, [pc, #208]	; (3ecc <rtc_nrf_isr+0xd8>)
    3dfa:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    3dfe:	079a      	lsls	r2, r3, #30
    3e00:	d509      	bpl.n	3e16 <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3e02:	4b33      	ldr	r3, [pc, #204]	; (3ed0 <rtc_nrf_isr+0xdc>)
    3e04:	681a      	ldr	r2, [r3, #0]
    3e06:	b132      	cbz	r2, 3e16 <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3e08:	2200      	movs	r2, #0
    3e0a:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    3e0c:	4a31      	ldr	r2, [pc, #196]	; (3ed4 <rtc_nrf_isr+0xe0>)
    3e0e:	681b      	ldr	r3, [r3, #0]
    3e10:	6813      	ldr	r3, [r2, #0]
    3e12:	3301      	adds	r3, #1
    3e14:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    3e16:	f04f 0320 	mov.w	r3, #32
    3e1a:	f3ef 8211 	mrs	r2, BASEPRI
    3e1e:	f383 8812 	msr	BASEPRI_MAX, r3
    3e22:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    3e26:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    3e2a:	03db      	lsls	r3, r3, #15
    3e2c:	d512      	bpl.n	3e54 <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3e2e:	f3bf 8f5b 	dmb	ish
    3e32:	4b29      	ldr	r3, [pc, #164]	; (3ed8 <rtc_nrf_isr+0xe4>)
    3e34:	e853 1f00 	ldrex	r1, [r3]
    3e38:	f021 0001 	bic.w	r0, r1, #1
    3e3c:	e843 0600 	strex	r6, r0, [r3]
    3e40:	2e00      	cmp	r6, #0
    3e42:	d1f7      	bne.n	3e34 <rtc_nrf_isr+0x40>
    3e44:	f3bf 8f5b 	dmb	ish
    3e48:	4b24      	ldr	r3, [pc, #144]	; (3edc <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3e4a:	2900      	cmp	r1, #0
    3e4c:	d136      	bne.n	3ebc <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3e4e:	6819      	ldr	r1, [r3, #0]
		if (result) {
    3e50:	2900      	cmp	r1, #0
    3e52:	d133      	bne.n	3ebc <rtc_nrf_isr+0xc8>
{
    3e54:	2300      	movs	r3, #0
	__asm__ volatile(
    3e56:	f382 8811 	msr	BASEPRI, r2
    3e5a:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    3e5e:	b353      	cbz	r3, 3eb6 <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    3e60:	f7ff feba 	bl	3bd8 <z_nrf_rtc_timer_read>
    3e64:	4606      	mov	r6, r0
	__asm__ volatile(
    3e66:	f04f 0320 	mov.w	r3, #32
    3e6a:	f3ef 8011 	mrs	r0, BASEPRI
    3e6e:	f383 8812 	msr	BASEPRI_MAX, r3
    3e72:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    3e76:	4b1a      	ldr	r3, [pc, #104]	; (3ee0 <rtc_nrf_isr+0xec>)
    3e78:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    3e7c:	4549      	cmp	r1, r9
    3e7e:	bf08      	it	eq
    3e80:	4546      	cmpeq	r6, r8
    3e82:	f04f 0200 	mov.w	r2, #0
    3e86:	d31e      	bcc.n	3ec6 <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3e88:	f04f 36ff 	mov.w	r6, #4294967295
    3e8c:	f04f 37ff 	mov.w	r7, #4294967295
			user_context = cc_data[chan].user_context;
    3e90:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3e94:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    3e98:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    3e9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3e9e:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    3ea2:	f380 8811 	msr	BASEPRI, r0
    3ea6:	f3bf 8f6f 	isb	sy
		if (handler) {
    3eaa:	b121      	cbz	r1, 3eb6 <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    3eac:	9500      	str	r5, [sp, #0]
    3eae:	4642      	mov	r2, r8
    3eb0:	464b      	mov	r3, r9
    3eb2:	2000      	movs	r0, #0
    3eb4:	4788      	blx	r1
}
    3eb6:	b003      	add	sp, #12
    3eb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3ebc:	2100      	movs	r1, #0
    3ebe:	6019      	str	r1, [r3, #0]
    3ec0:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3ec2:	2301      	movs	r3, #1
}
    3ec4:	e7c7      	b.n	3e56 <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    3ec6:	4611      	mov	r1, r2
    3ec8:	e7eb      	b.n	3ea2 <rtc_nrf_isr+0xae>
    3eca:	bf00      	nop
    3ecc:	40011000 	.word	0x40011000
    3ed0:	40011104 	.word	0x40011104
    3ed4:	20000b18 	.word	0x20000b18
    3ed8:	20000b10 	.word	0x20000b10
    3edc:	40011140 	.word	0x40011140
    3ee0:	200003d0 	.word	0x200003d0

00003ee4 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3ee4:	4b14      	ldr	r3, [pc, #80]	; (3f38 <sys_clock_set_timeout+0x54>)
{
    3ee6:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3ee8:	f1b0 3fff 	cmp.w	r0, #4294967295
    3eec:	bf08      	it	eq
    3eee:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3ef0:	1e44      	subs	r4, r0, #1
    3ef2:	2c00      	cmp	r4, #0
    3ef4:	dd1e      	ble.n	3f34 <sys_clock_set_timeout+0x50>
    3ef6:	429c      	cmp	r4, r3
    3ef8:	bfa8      	it	ge
    3efa:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3efc:	f7ff fe6c 	bl	3bd8 <z_nrf_rtc_timer_read>
    3f00:	4b0e      	ldr	r3, [pc, #56]	; (3f3c <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3f02:	490f      	ldr	r1, [pc, #60]	; (3f40 <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3f04:	e9d3 2300 	ldrd	r2, r3, [r3]
    3f08:	1a80      	subs	r0, r0, r2
		ticks = 0;
    3f0a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3f0e:	bf28      	it	cs
    3f10:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    3f12:	3001      	adds	r0, #1
    3f14:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    3f16:	4808      	ldr	r0, [pc, #32]	; (3f38 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3f18:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    3f1a:	4284      	cmp	r4, r0
    3f1c:	bf28      	it	cs
    3f1e:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3f20:	1912      	adds	r2, r2, r4
    3f22:	f04f 0000 	mov.w	r0, #0
    3f26:	9001      	str	r0, [sp, #4]
    3f28:	f143 0300 	adc.w	r3, r3, #0
    3f2c:	f7ff fe76 	bl	3c1c <compare_set>
}
    3f30:	b002      	add	sp, #8
    3f32:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3f34:	2400      	movs	r4, #0
    3f36:	e7e1      	b.n	3efc <sys_clock_set_timeout+0x18>
    3f38:	007fffff 	.word	0x007fffff
    3f3c:	200003e0 	.word	0x200003e0
    3f40:	00003ab5 	.word	0x00003ab5

00003f44 <sys_clock_elapsed>:
{
    3f44:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    3f46:	f7ff fe47 	bl	3bd8 <z_nrf_rtc_timer_read>
    3f4a:	4b02      	ldr	r3, [pc, #8]	; (3f54 <sys_clock_elapsed+0x10>)
    3f4c:	681b      	ldr	r3, [r3, #0]
}
    3f4e:	1ac0      	subs	r0, r0, r3
    3f50:	bd08      	pop	{r3, pc}
    3f52:	bf00      	nop
    3f54:	200003e0 	.word	0x200003e0

00003f58 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3f58:	4b04      	ldr	r3, [pc, #16]	; (3f6c <nrfx_clock_init+0x14>)
    3f5a:	791a      	ldrb	r2, [r3, #4]
    3f5c:	b922      	cbnz	r2, 3f68 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    3f5e:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    3f60:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    3f62:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    3f64:	4802      	ldr	r0, [pc, #8]	; (3f70 <nrfx_clock_init+0x18>)
    3f66:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3f68:	4802      	ldr	r0, [pc, #8]	; (3f74 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3f6a:	4770      	bx	lr
    3f6c:	20000b1c 	.word	0x20000b1c
    3f70:	0bad0000 	.word	0x0bad0000
    3f74:	0bad000c 	.word	0x0bad000c

00003f78 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    3f78:	b110      	cbz	r0, 3f80 <nrfx_clock_start+0x8>
    3f7a:	2801      	cmp	r0, #1
    3f7c:	d020      	beq.n	3fc0 <nrfx_clock_start+0x48>
    3f7e:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3f80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3f84:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3f88:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    3f8c:	f411 3f80 	tst.w	r1, #65536	; 0x10000
    3f90:	4619      	mov	r1, r3
    3f92:	d011      	beq.n	3fb8 <nrfx_clock_start+0x40>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3f94:	f002 0203 	and.w	r2, r2, #3
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    3f98:	2a01      	cmp	r2, #1
    3f9a:	d10d      	bne.n	3fb8 <nrfx_clock_start+0x40>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3f9c:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3fa0:	4b0c      	ldr	r3, [pc, #48]	; (3fd4 <nrfx_clock_start+0x5c>)
    3fa2:	2200      	movs	r2, #0
    3fa4:	601a      	str	r2, [r3, #0]
    3fa6:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3fa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3fac:	2202      	movs	r2, #2
    3fae:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3fb2:	2201      	movs	r2, #1
    3fb4:	609a      	str	r2, [r3, #8]
}
    3fb6:	4770      	bx	lr
    p_reg->LFCLKSRC = (uint32_t)(source);
    3fb8:	2300      	movs	r3, #0
    3fba:	f8c1 3518 	str.w	r3, [r1, #1304]	; 0x518
}
    3fbe:	e7ef      	b.n	3fa0 <nrfx_clock_start+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3fc0:	4b05      	ldr	r3, [pc, #20]	; (3fd8 <nrfx_clock_start+0x60>)
    3fc2:	2200      	movs	r2, #0
    3fc4:	601a      	str	r2, [r3, #0]
    3fc6:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3fc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3fcc:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3fd0:	6018      	str	r0, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    3fd2:	4770      	bx	lr
    3fd4:	40000104 	.word	0x40000104
    3fd8:	40000100 	.word	0x40000100

00003fdc <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    3fdc:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    3fde:	b110      	cbz	r0, 3fe6 <nrfx_clock_stop+0xa>
    3fe0:	2801      	cmp	r0, #1
    3fe2:	d018      	beq.n	4016 <nrfx_clock_stop+0x3a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    3fe4:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    3fe6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3fea:	2202      	movs	r2, #2
    3fec:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3ff0:	4a18      	ldr	r2, [pc, #96]	; (4054 <nrfx_clock_stop+0x78>)
    3ff2:	6010      	str	r0, [r2, #0]
    3ff4:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3ff6:	4a18      	ldr	r2, [pc, #96]	; (4058 <nrfx_clock_stop+0x7c>)
    3ff8:	2101      	movs	r1, #1
    3ffa:	6011      	str	r1, [r2, #0]
    3ffc:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4000:	461c      	mov	r4, r3
    4002:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    4006:	03db      	lsls	r3, r3, #15
    4008:	d5ec      	bpl.n	3fe4 <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    400a:	2001      	movs	r0, #1
    400c:	f002 fc4a 	bl	68a4 <nrfx_busy_wait>
    4010:	3d01      	subs	r5, #1
    4012:	d1f6      	bne.n	4002 <nrfx_clock_stop+0x26>
    4014:	e7e6      	b.n	3fe4 <nrfx_clock_stop+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4016:	4b11      	ldr	r3, [pc, #68]	; (405c <nrfx_clock_stop+0x80>)
    p_reg->INTENCLR = mask;
    4018:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    401c:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    401e:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4022:	601a      	str	r2, [r3, #0]
    4024:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4026:	4b0e      	ldr	r3, [pc, #56]	; (4060 <nrfx_clock_stop+0x84>)
    4028:	f242 7510 	movw	r5, #10000	; 0x2710
    402c:	6018      	str	r0, [r3, #0]
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    402e:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4032:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
    4036:	03d2      	lsls	r2, r2, #15
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4038:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    403c:	d505      	bpl.n	404a <nrfx_clock_stop+0x6e>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    403e:	b123      	cbz	r3, 404a <nrfx_clock_stop+0x6e>
    4040:	2001      	movs	r0, #1
    4042:	f002 fc2f 	bl	68a4 <nrfx_busy_wait>
    4046:	3d01      	subs	r5, #1
    4048:	d1f1      	bne.n	402e <nrfx_clock_stop+0x52>
            m_clock_cb.hfclk_started = false;
    404a:	4b06      	ldr	r3, [pc, #24]	; (4064 <nrfx_clock_stop+0x88>)
    404c:	2200      	movs	r2, #0
    404e:	715a      	strb	r2, [r3, #5]
    4050:	e7c8      	b.n	3fe4 <nrfx_clock_stop+0x8>
    4052:	bf00      	nop
    4054:	40000104 	.word	0x40000104
    4058:	4000000c 	.word	0x4000000c
    405c:	40000100 	.word	0x40000100
    4060:	40000004 	.word	0x40000004
    4064:	20000b1c 	.word	0x20000b1c

00004068 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4068:	4b16      	ldr	r3, [pc, #88]	; (40c4 <nrfx_power_clock_irq_handler+0x5c>)
    406a:	681a      	ldr	r2, [r3, #0]
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    406c:	b510      	push	{r4, lr}
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    406e:	b16a      	cbz	r2, 408c <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4070:	2200      	movs	r2, #0
    4072:	601a      	str	r2, [r3, #0]
    4074:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    4076:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    407a:	2201      	movs	r2, #1
    407c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    4080:	4b11      	ldr	r3, [pc, #68]	; (40c8 <nrfx_power_clock_irq_handler+0x60>)
    4082:	7958      	ldrb	r0, [r3, #5]
    4084:	b910      	cbnz	r0, 408c <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    4086:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    4088:	681b      	ldr	r3, [r3, #0]
    408a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    408c:	4b0f      	ldr	r3, [pc, #60]	; (40cc <nrfx_power_clock_irq_handler+0x64>)
    408e:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    4090:	b172      	cbz	r2, 40b0 <nrfx_power_clock_irq_handler+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4092:	2200      	movs	r2, #0
    4094:	601a      	str	r2, [r3, #0]
    4096:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4098:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    409c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    40a0:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    40a4:	0792      	lsls	r2, r2, #30
    40a6:	d104      	bne.n	40b2 <nrfx_power_clock_irq_handler+0x4a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    40a8:	2201      	movs	r2, #1
    40aa:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    40ae:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    40b0:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    40b2:	2202      	movs	r2, #2
    40b4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    40b8:	4b03      	ldr	r3, [pc, #12]	; (40c8 <nrfx_power_clock_irq_handler+0x60>)
}
    40ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    40be:	681b      	ldr	r3, [r3, #0]
    40c0:	2001      	movs	r0, #1
    40c2:	4718      	bx	r3
    40c4:	40000100 	.word	0x40000100
    40c8:	20000b1c 	.word	0x20000b1c
    40cc:	40000104 	.word	0x40000104

000040d0 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    40d0:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    40d2:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    40d4:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    40d6:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    40da:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    40dc:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    40e0:	d014      	beq.n	410c <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    40e2:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    40e6:	fa05 f204 	lsl.w	r2, r5, r4
    40ea:	ea23 0202 	bic.w	r2, r3, r2
    40ee:	e850 6f00 	ldrex	r6, [r0]
    40f2:	429e      	cmp	r6, r3
    40f4:	d104      	bne.n	4100 <nrfx_flag32_alloc+0x30>
    40f6:	e840 2c00 	strex	ip, r2, [r0]
    40fa:	f1bc 0f00 	cmp.w	ip, #0
    40fe:	d1f6      	bne.n	40ee <nrfx_flag32_alloc+0x1e>
    4100:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4104:	d1e6      	bne.n	40d4 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    4106:	4802      	ldr	r0, [pc, #8]	; (4110 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    4108:	700c      	strb	r4, [r1, #0]
}
    410a:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    410c:	4801      	ldr	r0, [pc, #4]	; (4114 <nrfx_flag32_alloc+0x44>)
    410e:	e7fc      	b.n	410a <nrfx_flag32_alloc+0x3a>
    4110:	0bad0000 	.word	0x0bad0000
    4114:	0bad0002 	.word	0x0bad0002

00004118 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    4118:	6803      	ldr	r3, [r0, #0]
    411a:	40cb      	lsrs	r3, r1
    411c:	07db      	lsls	r3, r3, #31
{
    411e:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    4120:	d415      	bmi.n	414e <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    4122:	2301      	movs	r3, #1
    4124:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    4128:	6803      	ldr	r3, [r0, #0]
    412a:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    412e:	ea41 0203 	orr.w	r2, r1, r3
    4132:	e850 4f00 	ldrex	r4, [r0]
    4136:	429c      	cmp	r4, r3
    4138:	d104      	bne.n	4144 <nrfx_flag32_free+0x2c>
    413a:	e840 2c00 	strex	ip, r2, [r0]
    413e:	f1bc 0f00 	cmp.w	ip, #0
    4142:	d1f6      	bne.n	4132 <nrfx_flag32_free+0x1a>
    4144:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4148:	d1ee      	bne.n	4128 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    414a:	4802      	ldr	r0, [pc, #8]	; (4154 <nrfx_flag32_free+0x3c>)
}
    414c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    414e:	4802      	ldr	r0, [pc, #8]	; (4158 <nrfx_flag32_free+0x40>)
    4150:	e7fc      	b.n	414c <nrfx_flag32_free+0x34>
    4152:	bf00      	nop
    4154:	0bad0000 	.word	0x0bad0000
    4158:	0bad0004 	.word	0x0bad0004

0000415c <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    415c:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    415e:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    4162:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4164:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    4166:	6002      	str	r2, [r0, #0]
}
    4168:	4802      	ldr	r0, [pc, #8]	; (4174 <nrf_gpio_pin_port_decode+0x18>)
    416a:	bf18      	it	ne
    416c:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    4170:	4770      	bx	lr
    4172:	bf00      	nop
    4174:	50000300 	.word	0x50000300

00004178 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    4178:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    417a:	f100 0308 	add.w	r3, r0, #8
    417e:	4c0c      	ldr	r4, [pc, #48]	; (41b0 <call_handler+0x38>)
    4180:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    4184:	05da      	lsls	r2, r3, #23
{
    4186:	4605      	mov	r5, r0
    4188:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    418a:	d507      	bpl.n	419c <call_handler+0x24>
    418c:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    4190:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    4194:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    4198:	6852      	ldr	r2, [r2, #4]
    419a:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    419c:	68a3      	ldr	r3, [r4, #8]
    419e:	b12b      	cbz	r3, 41ac <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    41a0:	68e2      	ldr	r2, [r4, #12]
    41a2:	4631      	mov	r1, r6
    41a4:	4628      	mov	r0, r5
    }
}
    41a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    41aa:	4718      	bx	r3
}
    41ac:	bd70      	pop	{r4, r5, r6, pc}
    41ae:	bf00      	nop
    41b0:	200000ec 	.word	0x200000ec

000041b4 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    41b4:	4b12      	ldr	r3, [pc, #72]	; (4200 <release_handler+0x4c>)
    41b6:	3008      	adds	r0, #8
{
    41b8:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    41ba:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    41be:	05d1      	lsls	r1, r2, #23
    41c0:	d51b      	bpl.n	41fa <release_handler+0x46>
    41c2:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    41c6:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    41ca:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    41ce:	f103 0410 	add.w	r4, r3, #16
    41d2:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    41d4:	f834 2b02 	ldrh.w	r2, [r4], #2
    41d8:	f412 7f80 	tst.w	r2, #256	; 0x100
    41dc:	d003      	beq.n	41e6 <release_handler+0x32>
    41de:	f3c2 2243 	ubfx	r2, r2, #9, #4
    41e2:	4291      	cmp	r1, r2
    41e4:	d009      	beq.n	41fa <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    41e6:	3001      	adds	r0, #1
    41e8:	2830      	cmp	r0, #48	; 0x30
    41ea:	d1f3      	bne.n	41d4 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    41ec:	2200      	movs	r2, #0
    41ee:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    41f2:	4804      	ldr	r0, [pc, #16]	; (4204 <release_handler+0x50>)
}
    41f4:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    41f6:	f7ff bf8f 	b.w	4118 <nrfx_flag32_free>
}
    41fa:	bc10      	pop	{r4}
    41fc:	4770      	bx	lr
    41fe:	bf00      	nop
    4200:	200000ec 	.word	0x200000ec
    4204:	20000160 	.word	0x20000160

00004208 <pin_handler_trigger_uninit>:
{
    4208:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    420a:	4c0a      	ldr	r4, [pc, #40]	; (4234 <pin_handler_trigger_uninit+0x2c>)
    420c:	f100 0508 	add.w	r5, r0, #8
    4210:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    4214:	069a      	lsls	r2, r3, #26
    4216:	d506      	bpl.n	4226 <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    4218:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    421a:	4a07      	ldr	r2, [pc, #28]	; (4238 <pin_handler_trigger_uninit+0x30>)
    421c:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4220:	2100      	movs	r1, #0
    4222:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    4226:	f7ff ffc5 	bl	41b4 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    422a:	2300      	movs	r3, #0
    422c:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    4230:	bd38      	pop	{r3, r4, r5, pc}
    4232:	bf00      	nop
    4234:	200000ec 	.word	0x200000ec
    4238:	40006000 	.word	0x40006000

0000423c <nrfx_gpiote_input_configure>:
{
    423c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    4240:	461d      	mov	r5, r3
    4242:	4604      	mov	r4, r0
    4244:	4617      	mov	r7, r2
    if (p_input_config)
    4246:	460b      	mov	r3, r1
    4248:	b309      	cbz	r1, 428e <nrfx_gpiote_input_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    424a:	4e4d      	ldr	r6, [pc, #308]	; (4380 <nrfx_gpiote_input_configure+0x144>)
    424c:	f100 0808 	add.w	r8, r0, #8
        if (pin_is_task_output(pin))
    4250:	f836 2018 	ldrh.w	r2, [r6, r8, lsl #1]
    4254:	f002 0222 	and.w	r2, r2, #34	; 0x22
    4258:	2a22      	cmp	r2, #34	; 0x22
    425a:	d103      	bne.n	4264 <nrfx_gpiote_input_configure+0x28>
                return NRFX_ERROR_INVALID_PARAM;
    425c:	4849      	ldr	r0, [pc, #292]	; (4384 <nrfx_gpiote_input_configure+0x148>)
}
    425e:	b004      	add	sp, #16
    4260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    4264:	2200      	movs	r2, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4266:	e9cd 2200 	strd	r2, r2, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    426a:	f88d 200e 	strb.w	r2, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    426e:	f88d 200f 	strb.w	r2, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4272:	f10d 010e 	add.w	r1, sp, #14
    4276:	f10d 020f 	add.w	r2, sp, #15
    427a:	f002 fb15 	bl	68a8 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    427e:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    4282:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4286:	f043 0301 	orr.w	r3, r3, #1
    428a:	f826 3018 	strh.w	r3, [r6, r8, lsl #1]
    if (p_trigger_config)
    428e:	b197      	cbz	r7, 42b6 <nrfx_gpiote_input_configure+0x7a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4290:	483b      	ldr	r0, [pc, #236]	; (4380 <nrfx_gpiote_input_configure+0x144>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    4292:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    4294:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4296:	f104 0308 	add.w	r3, r4, #8
    429a:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
        if (pin_is_output(pin))
    429e:	078f      	lsls	r7, r1, #30
    42a0:	d50c      	bpl.n	42bc <nrfx_gpiote_input_configure+0x80>
            if (use_evt)
    42a2:	2a00      	cmp	r2, #0
    42a4:	d1da      	bne.n	425c <nrfx_gpiote_input_configure+0x20>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    42a6:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
    42aa:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    42ae:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    42b2:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
    if (p_handler_config)
    42b6:	bbcd      	cbnz	r5, 432c <nrfx_gpiote_input_configure+0xf0>
    return NRFX_SUCCESS;
    42b8:	4833      	ldr	r0, [pc, #204]	; (4388 <nrfx_gpiote_input_configure+0x14c>)
    42ba:	e7d0      	b.n	425e <nrfx_gpiote_input_configure+0x22>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    42bc:	f021 0120 	bic.w	r1, r1, #32
    42c0:	04c9      	lsls	r1, r1, #19
    42c2:	0cc9      	lsrs	r1, r1, #19
    42c4:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
            if (use_evt)
    42c8:	2a00      	cmp	r2, #0
    42ca:	d0ec      	beq.n	42a6 <nrfx_gpiote_input_configure+0x6a>
                if (!edge)
    42cc:	2e03      	cmp	r6, #3
    42ce:	d8c5      	bhi.n	425c <nrfx_gpiote_input_configure+0x20>
                uint8_t ch = *p_trigger_config->p_in_channel;
    42d0:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    42d2:	b92e      	cbnz	r6, 42e0 <nrfx_gpiote_input_configure+0xa4>
    42d4:	4a2d      	ldr	r2, [pc, #180]	; (438c <nrfx_gpiote_input_configure+0x150>)
    42d6:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    42da:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    42de:	e7e2      	b.n	42a6 <nrfx_gpiote_input_configure+0x6a>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    42e0:	00ba      	lsls	r2, r7, #2
    42e2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    42e6:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    42ea:	ea4f 2e04 	mov.w	lr, r4, lsl #8
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    42ee:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    42f2:	f02c 0c03 	bic.w	ip, ip, #3
    42f6:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    42fa:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    42fe:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    4302:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    4306:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    430a:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    430e:	f40e 5e7c 	and.w	lr, lr, #16128	; 0x3f00
    4312:	ea4c 4c06 	orr.w	ip, ip, r6, lsl #16
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4316:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    431a:	ea4c 0c0e 	orr.w	ip, ip, lr
    431e:	f041 0120 	orr.w	r1, r1, #32
    4322:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
    4326:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    432a:	e7bc      	b.n	42a6 <nrfx_gpiote_input_configure+0x6a>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    432c:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    4330:	4620      	mov	r0, r4
    4332:	f7ff ff3f 	bl	41b4 <release_handler>
    if (!handler)
    4336:	2e00      	cmp	r6, #0
    4338:	d0be      	beq.n	42b8 <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    433a:	4d11      	ldr	r5, [pc, #68]	; (4380 <nrfx_gpiote_input_configure+0x144>)
    433c:	682b      	ldr	r3, [r5, #0]
    433e:	429e      	cmp	r6, r3
    4340:	d104      	bne.n	434c <nrfx_gpiote_input_configure+0x110>
    4342:	686b      	ldr	r3, [r5, #4]
    4344:	429f      	cmp	r7, r3
    4346:	d101      	bne.n	434c <nrfx_gpiote_input_configure+0x110>
    4348:	2200      	movs	r2, #0
    434a:	e009      	b.n	4360 <nrfx_gpiote_input_configure+0x124>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    434c:	4810      	ldr	r0, [pc, #64]	; (4390 <nrfx_gpiote_input_configure+0x154>)
    434e:	f10d 010f 	add.w	r1, sp, #15
    4352:	f7ff febd 	bl	40d0 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    4356:	4b0c      	ldr	r3, [pc, #48]	; (4388 <nrfx_gpiote_input_configure+0x14c>)
    4358:	4298      	cmp	r0, r3
    435a:	d180      	bne.n	425e <nrfx_gpiote_input_configure+0x22>
        handler_id = (int32_t)id;
    435c:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    4360:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    4364:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4368:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    436a:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    436c:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    4370:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    4374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4378:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    437c:	e79c      	b.n	42b8 <nrfx_gpiote_input_configure+0x7c>
    437e:	bf00      	nop
    4380:	200000ec 	.word	0x200000ec
    4384:	0bad0004 	.word	0x0bad0004
    4388:	0bad0000 	.word	0x0bad0000
    438c:	40006000 	.word	0x40006000
    4390:	20000160 	.word	0x20000160

00004394 <nrfx_gpiote_output_configure>:
{
    4394:	b5f0      	push	{r4, r5, r6, r7, lr}
    4396:	4604      	mov	r4, r0
    4398:	b085      	sub	sp, #20
    439a:	4615      	mov	r5, r2
    if (p_config)
    439c:	b309      	cbz	r1, 43e2 <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    439e:	f100 0708 	add.w	r7, r0, #8
    43a2:	4e31      	ldr	r6, [pc, #196]	; (4468 <nrfx_gpiote_output_configure+0xd4>)
    43a4:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    43a8:	0798      	lsls	r0, r3, #30
    43aa:	d401      	bmi.n	43b0 <nrfx_gpiote_output_configure+0x1c>
    43ac:	069a      	lsls	r2, r3, #26
    43ae:	d458      	bmi.n	4462 <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    43b0:	f013 0f1c 	tst.w	r3, #28
    43b4:	d002      	beq.n	43bc <nrfx_gpiote_output_configure+0x28>
    43b6:	784b      	ldrb	r3, [r1, #1]
    43b8:	2b01      	cmp	r3, #1
    43ba:	d052      	beq.n	4462 <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    43bc:	2301      	movs	r3, #1
    43be:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    43c2:	2300      	movs	r3, #0
    43c4:	e9cd 1300 	strd	r1, r3, [sp]
    43c8:	1c4a      	adds	r2, r1, #1
    43ca:	1c8b      	adds	r3, r1, #2
    43cc:	4620      	mov	r0, r4
    43ce:	f10d 010f 	add.w	r1, sp, #15
    43d2:	f002 fa69 	bl	68a8 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    43d6:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    43da:	f043 0303 	orr.w	r3, r3, #3
    43de:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    43e2:	b915      	cbnz	r5, 43ea <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    43e4:	4821      	ldr	r0, [pc, #132]	; (446c <nrfx_gpiote_output_configure+0xd8>)
}
    43e6:	b005      	add	sp, #20
    43e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    43ea:	4e1f      	ldr	r6, [pc, #124]	; (4468 <nrfx_gpiote_output_configure+0xd4>)
    43ec:	f104 0708 	add.w	r7, r4, #8
    43f0:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    43f4:	0783      	lsls	r3, r0, #30
    43f6:	d534      	bpl.n	4462 <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    43f8:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    43fc:	4661      	mov	r1, ip
    43fe:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    4400:	f020 0020 	bic.w	r0, r0, #32
    4404:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    4408:	04c0      	lsls	r0, r0, #19
    440a:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    440e:	0cc0      	lsrs	r0, r0, #19
    4410:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4414:	2300      	movs	r3, #0
    4416:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    441a:	786a      	ldrb	r2, [r5, #1]
    441c:	2a00      	cmp	r2, #0
    441e:	d0e1      	beq.n	43e4 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    4420:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    4424:	78ad      	ldrb	r5, [r5, #2]
    4426:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    442a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    442e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4432:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    4436:	0223      	lsls	r3, r4, #8
    4438:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    443c:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    443e:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    4442:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4446:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4448:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    444a:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    444e:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4452:	432b      	orrs	r3, r5
    4454:	f040 0020 	orr.w	r0, r0, #32
    4458:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    445c:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    4460:	e7c0      	b.n	43e4 <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    4462:	4803      	ldr	r0, [pc, #12]	; (4470 <nrfx_gpiote_output_configure+0xdc>)
    4464:	e7bf      	b.n	43e6 <nrfx_gpiote_output_configure+0x52>
    4466:	bf00      	nop
    4468:	200000ec 	.word	0x200000ec
    446c:	0bad0000 	.word	0x0bad0000
    4470:	0bad0004 	.word	0x0bad0004

00004474 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    4474:	4b01      	ldr	r3, [pc, #4]	; (447c <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    4476:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    447a:	4770      	bx	lr
    447c:	200000ec 	.word	0x200000ec

00004480 <nrfx_gpiote_channel_get>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4480:	3008      	adds	r0, #8
    4482:	4b05      	ldr	r3, [pc, #20]	; (4498 <nrfx_gpiote_channel_get+0x18>)
    4484:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    if (pin_in_use_by_te(pin))
    4488:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    448a:	bf43      	ittte	mi
    448c:	0b5b      	lsrmi	r3, r3, #13
        return NRFX_SUCCESS;
    448e:	4803      	ldrmi	r0, [pc, #12]	; (449c <nrfx_gpiote_channel_get+0x1c>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4490:	700b      	strbmi	r3, [r1, #0]
        return NRFX_ERROR_INVALID_PARAM;
    4492:	4803      	ldrpl	r0, [pc, #12]	; (44a0 <nrfx_gpiote_channel_get+0x20>)
}
    4494:	4770      	bx	lr
    4496:	bf00      	nop
    4498:	200000ec 	.word	0x200000ec
    449c:	0bad0000 	.word	0x0bad0000
    44a0:	0bad0004 	.word	0x0bad0004

000044a4 <nrfx_gpiote_init>:
{
    44a4:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    44a6:	4c0e      	ldr	r4, [pc, #56]	; (44e0 <nrfx_gpiote_init+0x3c>)
    44a8:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    44ac:	b9b5      	cbnz	r5, 44dc <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    44ae:	2260      	movs	r2, #96	; 0x60
    44b0:	4629      	mov	r1, r5
    44b2:	f104 0010 	add.w	r0, r4, #16
    44b6:	f002 f817 	bl	64e8 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    44ba:	2006      	movs	r0, #6
    44bc:	f7fd ffca 	bl	2454 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    44c0:	4b08      	ldr	r3, [pc, #32]	; (44e4 <nrfx_gpiote_init+0x40>)
    return err_code;
    44c2:	4809      	ldr	r0, [pc, #36]	; (44e8 <nrfx_gpiote_init+0x44>)
    44c4:	601d      	str	r5, [r3, #0]
    44c6:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    44c8:	4b08      	ldr	r3, [pc, #32]	; (44ec <nrfx_gpiote_init+0x48>)
    44ca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    44ce:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    44d2:	2301      	movs	r3, #1
    44d4:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    44d8:	6763      	str	r3, [r4, #116]	; 0x74
}
    44da:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    44dc:	4804      	ldr	r0, [pc, #16]	; (44f0 <nrfx_gpiote_init+0x4c>)
    44de:	e7fc      	b.n	44da <nrfx_gpiote_init+0x36>
    44e0:	200000ec 	.word	0x200000ec
    44e4:	4000617c 	.word	0x4000617c
    44e8:	0bad0000 	.word	0x0bad0000
    44ec:	40006000 	.word	0x40006000
    44f0:	0bad0005 	.word	0x0bad0005

000044f4 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    44f4:	4b03      	ldr	r3, [pc, #12]	; (4504 <nrfx_gpiote_is_init+0x10>)
    44f6:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    44fa:	3800      	subs	r0, #0
    44fc:	bf18      	it	ne
    44fe:	2001      	movne	r0, #1
    4500:	4770      	bx	lr
    4502:	bf00      	nop
    4504:	200000ec 	.word	0x200000ec

00004508 <nrfx_gpiote_channel_free>:
{
    4508:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    450a:	4801      	ldr	r0, [pc, #4]	; (4510 <nrfx_gpiote_channel_free+0x8>)
    450c:	f7ff be04 	b.w	4118 <nrfx_flag32_free>
    4510:	2000015c 	.word	0x2000015c

00004514 <nrfx_gpiote_channel_alloc>:
{
    4514:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    4516:	4801      	ldr	r0, [pc, #4]	; (451c <nrfx_gpiote_channel_alloc+0x8>)
    4518:	f7ff bdda 	b.w	40d0 <nrfx_flag32_alloc>
    451c:	2000015c 	.word	0x2000015c

00004520 <nrfx_gpiote_trigger_enable>:
{
    4520:	b537      	push	{r0, r1, r2, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4522:	4b1f      	ldr	r3, [pc, #124]	; (45a0 <nrfx_gpiote_trigger_enable+0x80>)
    4524:	f100 0208 	add.w	r2, r0, #8
{
    4528:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    452a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    452e:	069a      	lsls	r2, r3, #26
    4530:	d51d      	bpl.n	456e <nrfx_gpiote_trigger_enable+0x4e>
    4532:	f013 0502 	ands.w	r5, r3, #2
    4536:	d11a      	bne.n	456e <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4538:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    453a:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    453c:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    4540:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    4544:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    4548:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    454c:	6005      	str	r5, [r0, #0]
    454e:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4550:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    4554:	f040 0001 	orr.w	r0, r0, #1
    4558:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    455c:	b129      	cbz	r1, 456a <nrfx_gpiote_trigger_enable+0x4a>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    455e:	2201      	movs	r2, #1
    4560:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    4564:	4a0f      	ldr	r2, [pc, #60]	; (45a4 <nrfx_gpiote_trigger_enable+0x84>)
    4566:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    456a:	b003      	add	sp, #12
    456c:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    456e:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    4572:	2b04      	cmp	r3, #4
    4574:	d010      	beq.n	4598 <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    4576:	2b05      	cmp	r3, #5
    4578:	d010      	beq.n	459c <nrfx_gpiote_trigger_enable+0x7c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    457a:	a801      	add	r0, sp, #4
    457c:	9401      	str	r4, [sp, #4]
    457e:	f7ff fded 	bl	415c <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4582:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    4584:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4588:	40d9      	lsrs	r1, r3
    458a:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    458e:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    4590:	4620      	mov	r0, r4
    4592:	f002 f9d0 	bl	6936 <nrf_gpio_cfg_sense_set>
}
    4596:	e7e8      	b.n	456a <nrfx_gpiote_trigger_enable+0x4a>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    4598:	2103      	movs	r1, #3
    459a:	e7f9      	b.n	4590 <nrfx_gpiote_trigger_enable+0x70>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    459c:	2102      	movs	r1, #2
    459e:	e7f7      	b.n	4590 <nrfx_gpiote_trigger_enable+0x70>
    45a0:	200000ec 	.word	0x200000ec
    45a4:	40006000 	.word	0x40006000

000045a8 <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    45a8:	4b0e      	ldr	r3, [pc, #56]	; (45e4 <nrfx_gpiote_trigger_disable+0x3c>)
    45aa:	f100 0208 	add.w	r2, r0, #8
    45ae:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    45b2:	0699      	lsls	r1, r3, #26
    45b4:	d513      	bpl.n	45de <nrfx_gpiote_trigger_disable+0x36>
    45b6:	079a      	lsls	r2, r3, #30
    45b8:	d411      	bmi.n	45de <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    45ba:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    45bc:	2201      	movs	r2, #1
    45be:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    45c0:	009b      	lsls	r3, r3, #2
    45c2:	4909      	ldr	r1, [pc, #36]	; (45e8 <nrfx_gpiote_trigger_disable+0x40>)
    45c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    45c8:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    45cc:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    45d0:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    45d4:	f022 0203 	bic.w	r2, r2, #3
    45d8:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    45dc:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    45de:	2100      	movs	r1, #0
    45e0:	f002 b9a9 	b.w	6936 <nrf_gpio_cfg_sense_set>
    45e4:	200000ec 	.word	0x200000ec
    45e8:	40006000 	.word	0x40006000

000045ec <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    45ec:	4b0e      	ldr	r3, [pc, #56]	; (4628 <nrfx_gpiote_pin_uninit+0x3c>)
    45ee:	f100 0208 	add.w	r2, r0, #8
{
    45f2:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    45f4:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    45f8:	07db      	lsls	r3, r3, #31
{
    45fa:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    45fc:	d511      	bpl.n	4622 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    45fe:	f7ff ffd3 	bl	45a8 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    4602:	4620      	mov	r0, r4
    4604:	f7ff fe00 	bl	4208 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4608:	a801      	add	r0, sp, #4
    460a:	9401      	str	r4, [sp, #4]
    460c:	f7ff fda6 	bl	415c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4610:	9b01      	ldr	r3, [sp, #4]
    4612:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4616:	2202      	movs	r2, #2
    4618:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    461c:	4803      	ldr	r0, [pc, #12]	; (462c <nrfx_gpiote_pin_uninit+0x40>)
}
    461e:	b002      	add	sp, #8
    4620:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4622:	4803      	ldr	r0, [pc, #12]	; (4630 <nrfx_gpiote_pin_uninit+0x44>)
    4624:	e7fb      	b.n	461e <nrfx_gpiote_pin_uninit+0x32>
    4626:	bf00      	nop
    4628:	200000ec 	.word	0x200000ec
    462c:	0bad0000 	.word	0x0bad0000
    4630:	0bad0004 	.word	0x0bad0004

00004634 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    4634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4638:	4b64      	ldr	r3, [pc, #400]	; (47cc <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
    463a:	4865      	ldr	r0, [pc, #404]	; (47d0 <nrfx_gpiote_irq_handler+0x19c>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    463c:	4965      	ldr	r1, [pc, #404]	; (47d4 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t status = 0;
    463e:	2500      	movs	r5, #0
{
    4640:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    4642:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4644:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4646:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    4648:	b136      	cbz	r6, 4658 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    464a:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    464e:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4650:	bf1e      	ittt	ne
    4652:	601c      	strne	r4, [r3, #0]
    4654:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    4656:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    4658:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    465a:	428b      	cmp	r3, r1
        mask <<= 1;
    465c:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4660:	d1f1      	bne.n	4646 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4662:	4f5d      	ldr	r7, [pc, #372]	; (47d8 <nrfx_gpiote_irq_handler+0x1a4>)
    4664:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    4666:	b37b      	cbz	r3, 46c8 <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    4668:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    466c:	4e5b      	ldr	r6, [pc, #364]	; (47dc <nrfx_gpiote_irq_handler+0x1a8>)
    466e:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    4672:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    4674:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4678:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    467c:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    467e:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4682:	9600      	str	r6, [sp, #0]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    4684:	f10d 0910 	add.w	r9, sp, #16
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4688:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    468c:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    4690:	f8d9 3000 	ldr.w	r3, [r9]
    4694:	b9f3      	cbnz	r3, 46d4 <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    4696:	f108 0820 	add.w	r8, r8, #32
    469a:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    469e:	f109 0904 	add.w	r9, r9, #4
    46a2:	d1f5      	bne.n	4690 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    46a4:	603b      	str	r3, [r7, #0]
    46a6:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    46a8:	9900      	ldr	r1, [sp, #0]
        *p_masks = gpio_regs[i]->LATCH;
    46aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    46ae:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    46b2:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    46b4:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    46b8:	9b00      	ldr	r3, [sp, #0]
    46ba:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    46be:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    46c0:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    46c4:	4313      	orrs	r3, r2
    46c6:	d1dd      	bne.n	4684 <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    46c8:	2401      	movs	r4, #1
    while (mask)
    46ca:	2d00      	cmp	r5, #0
    46cc:	d166      	bne.n	479c <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    46ce:	b007      	add	sp, #28
    46d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    46d4:	fa93 f3a3 	rbit	r3, r3
    46d8:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    46dc:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    46e0:	f106 0208 	add.w	r2, r6, #8
    46e4:	4b3e      	ldr	r3, [pc, #248]	; (47e0 <nrfx_gpiote_irq_handler+0x1ac>)
    46e6:	9603      	str	r6, [sp, #12]
    46e8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    46ec:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    46f0:	08f4      	lsrs	r4, r6, #3
    46f2:	9301      	str	r3, [sp, #4]
    46f4:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    46f6:	ab04      	add	r3, sp, #16
    bit = BITMASK_RELBIT_GET(bit);
    46f8:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    46fc:	fa0b fc00 	lsl.w	ip, fp, r0
    4700:	5d18      	ldrb	r0, [r3, r4]
    4702:	ea20 000c 	bic.w	r0, r0, ip
    4706:	5518      	strb	r0, [r3, r4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4708:	a803      	add	r0, sp, #12
    470a:	0891      	lsrs	r1, r2, #2
    470c:	f7ff fd26 	bl	415c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4710:	9c03      	ldr	r4, [sp, #12]
    4712:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    if (is_level(trigger))
    4716:	074b      	lsls	r3, r1, #29
    4718:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    471c:	f3c4 4401 	ubfx	r4, r4, #16, #2
    4720:	d523      	bpl.n	476a <nrfx_gpiote_irq_handler+0x136>
        call_handler(pin, trigger);
    4722:	4651      	mov	r1, sl
    4724:	4630      	mov	r0, r6
    4726:	f7ff fd27 	bl	4178 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    472a:	a803      	add	r0, sp, #12
    472c:	9603      	str	r6, [sp, #12]
    472e:	f7ff fd15 	bl	415c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4732:	9a03      	ldr	r2, [sp, #12]
    4734:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    4738:	b2e4      	uxtb	r4, r4
    473a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    473e:	f3c2 4201 	ubfx	r2, r2, #16, #2
    4742:	4294      	cmp	r4, r2
    4744:	d107      	bne.n	4756 <nrfx_gpiote_irq_handler+0x122>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    4746:	2100      	movs	r1, #0
    4748:	4630      	mov	r0, r6
    474a:	f002 f8f4 	bl	6936 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    474e:	4621      	mov	r1, r4
    4750:	4630      	mov	r0, r6
    4752:	f002 f8f0 	bl	6936 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4756:	a803      	add	r0, sp, #12
    4758:	9603      	str	r6, [sp, #12]
    475a:	f7ff fcff 	bl	415c <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    475e:	9b03      	ldr	r3, [sp, #12]
    4760:	fa0b f303 	lsl.w	r3, fp, r3
    4764:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    4768:	e792      	b.n	4690 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    476a:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    476c:	bf0c      	ite	eq
    476e:	2103      	moveq	r1, #3
    4770:	2102      	movne	r1, #2
    4772:	4630      	mov	r0, r6
    4774:	f002 f8df 	bl	6936 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    4778:	9b01      	ldr	r3, [sp, #4]
    477a:	2b03      	cmp	r3, #3
    477c:	d004      	beq.n	4788 <nrfx_gpiote_irq_handler+0x154>
    477e:	2c02      	cmp	r4, #2
    4780:	d107      	bne.n	4792 <nrfx_gpiote_irq_handler+0x15e>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    4782:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    4786:	d1e6      	bne.n	4756 <nrfx_gpiote_irq_handler+0x122>
            call_handler(pin, trigger);
    4788:	4651      	mov	r1, sl
    478a:	4630      	mov	r0, r6
    478c:	f7ff fcf4 	bl	4178 <call_handler>
    4790:	e7e1      	b.n	4756 <nrfx_gpiote_irq_handler+0x122>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    4792:	2c03      	cmp	r4, #3
    4794:	d1df      	bne.n	4756 <nrfx_gpiote_irq_handler+0x122>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    4796:	f1ba 0f02 	cmp.w	sl, #2
    479a:	e7f4      	b.n	4786 <nrfx_gpiote_irq_handler+0x152>
        uint32_t ch = NRF_CTZ(mask);
    479c:	fa95 f3a5 	rbit	r3, r5
    47a0:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    47a4:	fa04 f203 	lsl.w	r2, r4, r3
    47a8:	009b      	lsls	r3, r3, #2
    47aa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    47ae:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    47b2:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    47b6:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    47ba:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    47be:	f3c0 2005 	ubfx	r0, r0, #8, #6
    47c2:	f3c1 4101 	ubfx	r1, r1, #16, #2
    47c6:	f7ff fcd7 	bl	4178 <call_handler>
    47ca:	e77e      	b.n	46ca <nrfx_gpiote_irq_handler+0x96>
    47cc:	40006100 	.word	0x40006100
    47d0:	40006000 	.word	0x40006000
    47d4:	40006120 	.word	0x40006120
    47d8:	4000617c 	.word	0x4000617c
    47dc:	50000300 	.word	0x50000300
    47e0:	200000ec 	.word	0x200000ec

000047e4 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    47e4:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    47e6:	4801      	ldr	r0, [pc, #4]	; (47ec <nrfx_ppi_channel_alloc+0x8>)
    47e8:	f7ff bc72 	b.w	40d0 <nrfx_flag32_alloc>
    47ec:	20000168 	.word	0x20000168

000047f0 <nrfx_pwm_init>:

nrfx_err_t nrfx_pwm_init(nrfx_pwm_t const *        p_instance,
                         nrfx_pwm_config_t const * p_config,
                         nrfx_pwm_handler_t        handler,
                         void *                    p_context)
{
    47f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    NRFX_ASSERT(p_config);

    nrfx_err_t err_code;

    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    47f4:	7905      	ldrb	r5, [r0, #4]

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    47f6:	4f51      	ldr	r7, [pc, #324]	; (493c <nrfx_pwm_init+0x14c>)
    47f8:	240c      	movs	r4, #12
    47fa:	436c      	muls	r4, r5
    47fc:	193e      	adds	r6, r7, r4
{
    47fe:	b089      	sub	sp, #36	; 0x24
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    4800:	f896 c008 	ldrb.w	ip, [r6, #8]
{
    4804:	9202      	str	r2, [sp, #8]
    4806:	46b8      	mov	r8, r7
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    4808:	f1bc 0f00 	cmp.w	ip, #0
    480c:	f040 8093 	bne.w	4936 <nrfx_pwm_init+0x146>
        return err_code;
    }

    p_cb->handler = handler;
    p_cb->p_context = p_context;
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    4810:	f891 c00c 	ldrb.w	ip, [r1, #12]
    p_cb->p_context = p_context;
    4814:	6073      	str	r3, [r6, #4]
    4816:	7b4b      	ldrb	r3, [r1, #13]
    p_cb->handler = handler;
    4818:	513a      	str	r2, [r7, r4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    481a:	f886 c00a 	strb.w	ip, [r6, #10]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    481e:	9301      	str	r3, [sp, #4]
    4820:	f1bc 0f00 	cmp.w	ip, #0
    4824:	d031      	beq.n	488a <nrfx_pwm_init+0x9a>
    4826:	b383      	cbz	r3, 488a <nrfx_pwm_init+0x9a>

    configure_pins(p_instance, p_config);

    nrf_pwm_enable(p_instance->p_registers);
    4828:	6800      	ldr	r0, [r0, #0]
    p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
    482a:	2301      	movs	r3, #1
    482c:	f8c0 3500 	str.w	r3, [r0, #1280]	; 0x500
    nrf_pwm_configure(p_instance->p_registers,
    4830:	798c      	ldrb	r4, [r1, #6]
    4832:	890b      	ldrh	r3, [r1, #8]
    p_reg->PRESCALER  = base_clock;
    4834:	794e      	ldrb	r6, [r1, #5]
    4836:	f8c0 650c 	str.w	r6, [r0, #1292]	; 0x50c
    p_reg->MODE       = mode;
    483a:	f8c0 4504 	str.w	r4, [r0, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    483e:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508

NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
                                           nrf_pwm_dec_load_t dec_load,
                                           nrf_pwm_dec_step_t dec_step)
{
    p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
    4842:	894b      	ldrh	r3, [r1, #10]
    4844:	f8c0 3510 	str.w	r3, [r0, #1296]	; 0x510
    p_reg->SHORTS = mask;
    4848:	2300      	movs	r3, #0
    484a:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_reg->INTEN = mask;
    484e:	f8c0 3300 	str.w	r3, [r0, #768]	; 0x300
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4852:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    4856:	f8d0 111c 	ldr.w	r1, [r0, #284]	; 0x11c
    485a:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
    485e:	f8d0 1110 	ldr.w	r1, [r0, #272]	; 0x110
    4862:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    4866:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
    486a:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    486e:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    // handler is not used.
#if defined(USE_DMA_ISSUE_WORKAROUND)
    NRFX_IRQ_PRIORITY_SET(DMA_ISSUE_EGU_IRQn, p_config->irq_priority);
    NRFX_IRQ_ENABLE(DMA_ISSUE_EGU_IRQn);
#else
    if (p_cb->handler)
    4872:	9b02      	ldr	r3, [sp, #8]
    4874:	2b00      	cmp	r3, #0
    4876:	d159      	bne.n	492c <nrfx_pwm_init+0x13c>
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_registers),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4878:	230c      	movs	r3, #12
    487a:	fb03 8505 	mla	r5, r3, r5, r8

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    487e:	4830      	ldr	r0, [pc, #192]	; (4940 <nrfx_pwm_init+0x150>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4880:	2301      	movs	r3, #1
    4882:	722b      	strb	r3, [r5, #8]
}
    4884:	b009      	add	sp, #36	; 0x24
    4886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    488a:	1ccb      	adds	r3, r1, #3
        case 1: return NRF_P1;
    488c:	f8df e0b8 	ldr.w	lr, [pc, #184]	; 4948 <nrfx_pwm_init+0x158>
    4890:	9303      	str	r3, [sp, #12]
    4892:	1e4f      	subs	r7, r1, #1
    4894:	ae04      	add	r6, sp, #16
    4896:	f04f 0901 	mov.w	r9, #1
        uint8_t output_pin = p_config->output_pins[i];
    489a:	f817 af01 	ldrb.w	sl, [r7, #1]!
        if (output_pin != NRFX_PWM_PIN_NOT_USED)
    489e:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
    48a2:	d03f      	beq.n	4924 <nrfx_pwm_init+0x134>
            out_pins[i]   = output_pin & ~NRFX_PWM_PIN_INVERTED;
    48a4:	f02a 0380 	bic.w	r3, sl, #128	; 0x80
    48a8:	6033      	str	r3, [r6, #0]
            if (!p_config->skip_gpio_cfg)
    48aa:	f1bc 0f00 	cmp.w	ip, #0
    48ae:	d119      	bne.n	48e4 <nrfx_pwm_init+0xf4>
    if (value == 0)
    48b0:	f01a 0f80 	tst.w	sl, #128	; 0x80
    48b4:	f00a 041f 	and.w	r4, sl, #31
    48b8:	ea4f 1353 	mov.w	r3, r3, lsr #5
    48bc:	d128      	bne.n	4910 <nrfx_pwm_init+0x120>
        case 1: return NRF_P1;
    48be:	2b01      	cmp	r3, #1
    48c0:	bf14      	ite	ne
    48c2:	f04f 4aa0 	movne.w	sl, #1342177280	; 0x50000000
    48c6:	46f2      	moveq	sl, lr
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    48c8:	fa09 fb04 	lsl.w	fp, r9, r4
    p_reg->OUTCLR = clr_mask;
    48cc:	f8ca b50c 	str.w	fp, [sl, #1292]	; 0x50c
        case 1: return NRF_P1;
    48d0:	2b01      	cmp	r3, #1
    48d2:	bf14      	ite	ne
    48d4:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    48d8:	4673      	moveq	r3, lr
    reg->PIN_CNF[pin_number] = cnf;
    48da:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    48de:	2203      	movs	r2, #3
    48e0:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    48e4:	9b03      	ldr	r3, [sp, #12]
    48e6:	429f      	cmp	r7, r3
    48e8:	f106 0604 	add.w	r6, r6, #4
    48ec:	d1d5      	bne.n	489a <nrfx_pwm_init+0xaa>
    if (!p_config->skip_psel_cfg)
    48ee:	9b01      	ldr	r3, [sp, #4]
    48f0:	2b00      	cmp	r3, #0
    48f2:	d199      	bne.n	4828 <nrfx_pwm_init+0x38>
    48f4:	6803      	ldr	r3, [r0, #0]
        p_reg->PSEL.OUT[i] = out_pins[i];
    48f6:	9c04      	ldr	r4, [sp, #16]
    48f8:	f8c3 4560 	str.w	r4, [r3, #1376]	; 0x560
    48fc:	9c05      	ldr	r4, [sp, #20]
    48fe:	f8c3 4564 	str.w	r4, [r3, #1380]	; 0x564
    4902:	9c06      	ldr	r4, [sp, #24]
    4904:	f8c3 4568 	str.w	r4, [r3, #1384]	; 0x568
    4908:	9c07      	ldr	r4, [sp, #28]
    490a:	f8c3 456c 	str.w	r4, [r3, #1388]	; 0x56c
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    490e:	e78b      	b.n	4828 <nrfx_pwm_init+0x38>
        case 1: return NRF_P1;
    4910:	2b01      	cmp	r3, #1
    4912:	bf14      	ite	ne
    4914:	f04f 4aa0 	movne.w	sl, #1342177280	; 0x50000000
    4918:	46f2      	moveq	sl, lr
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    491a:	fa09 fb04 	lsl.w	fp, r9, r4
    p_reg->OUTSET = set_mask;
    491e:	f8ca b508 	str.w	fp, [sl, #1288]	; 0x508
    4922:	e7d5      	b.n	48d0 <nrfx_pwm_init+0xe0>
            out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
    4924:	f04f 33ff 	mov.w	r3, #4294967295
    4928:	6033      	str	r3, [r6, #0]
    492a:	e7db      	b.n	48e4 <nrfx_pwm_init+0xf4>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    492c:	f340 3007 	sbfx	r0, r0, #12, #8
    4930:	f7fd fd90 	bl	2454 <arch_irq_enable>
    4934:	e7a0      	b.n	4878 <nrfx_pwm_init+0x88>
        return err_code;
    4936:	4803      	ldr	r0, [pc, #12]	; (4944 <nrfx_pwm_init+0x154>)
    4938:	e7a4      	b.n	4884 <nrfx_pwm_init+0x94>
    493a:	bf00      	nop
    493c:	20000b24 	.word	0x20000b24
    4940:	0bad0000 	.word	0x0bad0000
    4944:	0bad0005 	.word	0x0bad0005
    4948:	50000300 	.word	0x50000300

0000494c <nrfx_pwm_simple_playback>:

uint32_t nrfx_pwm_simple_playback(nrfx_pwm_t const *         p_instance,
                                  nrf_pwm_sequence_t const * p_sequence,
                                  uint16_t                   playback_count,
                                  uint32_t                   flags)
{
    494c:	b4f0      	push	{r4, r5, r6, r7}
    494e:	460d      	mov	r5, r1
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4950:	7901      	ldrb	r1, [r0, #4]
    NRFX_ASSERT(playback_count > 0);
    NRFX_ASSERT(nrfx_is_in_ram(p_sequence->values.p_raw));

    // To take advantage of the looping mechanism, we need to use both sequences
    // (single sequence can be played back only once).
    nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
    4952:	6800      	ldr	r0, [r0, #0]
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    4954:	f8d5 c000 	ldr.w	ip, [r5]
    p_reg->SEQ[seq_id].CNT = length;
    4958:	88af      	ldrh	r7, [r5, #4]
    nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
    495a:	68ae      	ldr	r6, [r5, #8]
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    495c:	f8c0 c520 	str.w	ip, [r0, #1312]	; 0x520
{
    4960:	461c      	mov	r4, r3
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4962:	4b18      	ldr	r3, [pc, #96]	; (49c4 <nrfx_pwm_simple_playback+0x78>)
    p_reg->SEQ[seq_id].CNT = length;
    4964:	f8c0 7524 	str.w	r7, [r0, #1316]	; 0x524
    4968:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    496c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
    4970:	68eb      	ldr	r3, [r5, #12]
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    4972:	f8c0 6528 	str.w	r6, [r0, #1320]	; 0x528
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    4976:	f8c0 352c 	str.w	r3, [r0, #1324]	; 0x52c
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    497a:	f8c0 c540 	str.w	ip, [r0, #1344]	; 0x540
    p_reg->SEQ[seq_id].CNT = length;
    497e:	f8c0 7544 	str.w	r7, [r0, #1348]	; 0x544
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    4982:	f8c0 6548 	str.w	r6, [r0, #1352]	; 0x548
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    4986:	f8c0 354c 	str.w	r3, [r0, #1356]	; 0x54c
    nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
    bool odd = (playback_count & 1);
    498a:	f002 0301 	and.w	r3, r2, #1
}

NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
                                        uint16_t       loop_count)
{
    p_reg->LOOP = loop_count;
    498e:	eb03 0252 	add.w	r2, r3, r2, lsr #1
    4992:	f8c0 2514 	str.w	r2, [r0, #1300]	; 0x514
    nrf_pwm_loop_set(p_instance->p_registers,
        (playback_count / 2) + (odd ? 1 : 0));

    uint32_t shorts_mask;
    if (flags & NRFX_PWM_FLAG_STOP)
    4996:	07e2      	lsls	r2, r4, #31
    4998:	d411      	bmi.n	49be <nrfx_pwm_simple_playback+0x72>
    {
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    }
    else if (flags & NRFX_PWM_FLAG_LOOP)
    499a:	f014 0202 	ands.w	r2, r4, #2
    499e:	d003      	beq.n	49a8 <nrfx_pwm_simple_playback+0x5c>
    {
        shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
                          : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
    49a0:	2b00      	cmp	r3, #0
    49a2:	bf14      	ite	ne
    49a4:	2208      	movne	r2, #8
    49a6:	2204      	moveq	r2, #4
                  __func__,
                  p_sequence->length);
    NRFX_LOG_DEBUG("Sequence data:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_sequence->values.p_raw,
                           p_sequence->length * sizeof(uint16_t));
    return start_playback(p_instance, p_cb, flags,
    49a8:	2b00      	cmp	r3, #0
    p_reg->SHORTS = mask;
    49aa:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
    49ae:	bf18      	it	ne
    49b0:	230c      	movne	r3, #12
    49b2:	b2e2      	uxtb	r2, r4
    49b4:	bf08      	it	eq
    49b6:	2308      	moveq	r3, #8
        odd ? NRF_PWM_TASK_SEQSTART1 : NRF_PWM_TASK_SEQSTART0);
}
    49b8:	bcf0      	pop	{r4, r5, r6, r7}
    return start_playback(p_instance, p_cb, flags,
    49ba:	f001 bfcb 	b.w	6954 <start_playback.isra.0>
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    49be:	2210      	movs	r2, #16
    49c0:	e7f2      	b.n	49a8 <nrfx_pwm_simple_playback+0x5c>
    49c2:	bf00      	nop
    49c4:	20000b24 	.word	0x20000b24

000049c8 <nrfx_pwm_is_stopped>:

    bool ret_val = false;

    // If the event handler is used (interrupts are enabled), the state will
    // be changed in interrupt handler when the STOPPED event occurs.
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    49c8:	4b08      	ldr	r3, [pc, #32]	; (49ec <nrfx_pwm_is_stopped+0x24>)
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    49ca:	7902      	ldrb	r2, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    49cc:	210c      	movs	r1, #12
    49ce:	fb01 3202 	mla	r2, r1, r2, r3
    {
        ret_val = true;
    }
    // If interrupts are disabled, we must check the STOPPED event here.
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    49d2:	6801      	ldr	r1, [r0, #0]
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    49d4:	7a13      	ldrb	r3, [r2, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    49d6:	f8d1 1104 	ldr.w	r1, [r1, #260]	; 0x104
    49da:	b2db      	uxtb	r3, r3
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    49dc:	b919      	cbnz	r1, 49e6 <nrfx_pwm_is_stopped+0x1e>
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    49de:	1e98      	subs	r0, r3, #2
    49e0:	bf18      	it	ne
    49e2:	2001      	movne	r0, #1
    49e4:	4770      	bx	lr
    {
        p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    49e6:	2001      	movs	r0, #1
    49e8:	7210      	strb	r0, [r2, #8]
        ret_val = true;
    }

    NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
    return ret_val;
}
    49ea:	4770      	bx	lr
    49ec:	20000b24 	.word	0x20000b24

000049f0 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    49f0:	4b03      	ldr	r3, [pc, #12]	; (4a00 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    49f2:	6818      	ldr	r0, [r3, #0]
}
    49f4:	f1a0 0308 	sub.w	r3, r0, #8
    49f8:	4258      	negs	r0, r3
    49fa:	4158      	adcs	r0, r3
    49fc:	4770      	bx	lr
    49fe:	bf00      	nop
    4a00:	10000130 	.word	0x10000130

00004a04 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4a04:	4b06      	ldr	r3, [pc, #24]	; (4a20 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    4a06:	681b      	ldr	r3, [r3, #0]
    4a08:	2b08      	cmp	r3, #8
    4a0a:	d106      	bne.n	4a1a <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4a0c:	4b05      	ldr	r3, [pc, #20]	; (4a24 <nrf52_errata_103+0x20>)
    4a0e:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    4a10:	2b05      	cmp	r3, #5
    4a12:	d802      	bhi.n	4a1a <nrf52_errata_103+0x16>
    4a14:	4a04      	ldr	r2, [pc, #16]	; (4a28 <nrf52_errata_103+0x24>)
    4a16:	5cd0      	ldrb	r0, [r2, r3]
    4a18:	4770      	bx	lr
        return false;
    4a1a:	2000      	movs	r0, #0
}
    4a1c:	4770      	bx	lr
    4a1e:	bf00      	nop
    4a20:	10000130 	.word	0x10000130
    4a24:	10000134 	.word	0x10000134
    4a28:	00007577 	.word	0x00007577

00004a2c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    4a2c:	4a02      	ldr	r2, [pc, #8]	; (4a38 <nvmc_wait+0xc>)
    4a2e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    4a32:	2b00      	cmp	r3, #0
    4a34:	d0fb      	beq.n	4a2e <nvmc_wait+0x2>
}
    4a36:	4770      	bx	lr
    4a38:	4001e000 	.word	0x4001e000

00004a3c <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    4a3c:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    4a3e:	f7ff ffd7 	bl	49f0 <nrf52_errata_136>
    4a42:	b140      	cbz	r0, 4a56 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    4a44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a48:	2200      	movs	r2, #0
    4a4a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    4a4e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    4a52:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    4a56:	f7ff ffcb 	bl	49f0 <nrf52_errata_136>
    4a5a:	2800      	cmp	r0, #0
    4a5c:	d046      	beq.n	4aec <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    4a5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4a62:	4b5b      	ldr	r3, [pc, #364]	; (4bd0 <SystemInit+0x194>)
    4a64:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    4a68:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    4a6c:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    4a70:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    4a74:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    4a78:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    4a7c:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    4a80:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    4a84:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    4a88:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    4a8c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    4a90:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    4a94:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    4a98:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    4a9c:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    4aa0:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    4aa4:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    4aa8:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    4aac:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    4ab0:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    4ab4:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    4ab8:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    4abc:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    4ac0:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    4ac4:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    4ac8:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    4acc:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    4ad0:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    4ad4:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    4ad8:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    4adc:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    4ae0:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    4ae4:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    4ae8:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    4aec:	f7ff ff8a 	bl	4a04 <nrf52_errata_103>
    4af0:	b110      	cbz	r0, 4af8 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    4af2:	4b38      	ldr	r3, [pc, #224]	; (4bd4 <SystemInit+0x198>)
    4af4:	4a38      	ldr	r2, [pc, #224]	; (4bd8 <SystemInit+0x19c>)
    4af6:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    4af8:	f7ff ff84 	bl	4a04 <nrf52_errata_103>
    4afc:	b118      	cbz	r0, 4b06 <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    4afe:	4b37      	ldr	r3, [pc, #220]	; (4bdc <SystemInit+0x1a0>)
    4b00:	22fb      	movs	r2, #251	; 0xfb
    4b02:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    4b06:	f7ff ff7d 	bl	4a04 <nrf52_errata_103>
    4b0a:	b148      	cbz	r0, 4b20 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    4b0c:	4934      	ldr	r1, [pc, #208]	; (4be0 <SystemInit+0x1a4>)
    4b0e:	4b35      	ldr	r3, [pc, #212]	; (4be4 <SystemInit+0x1a8>)
    4b10:	680a      	ldr	r2, [r1, #0]
    4b12:	681b      	ldr	r3, [r3, #0]
    4b14:	f022 020f 	bic.w	r2, r2, #15
    4b18:	f003 030f 	and.w	r3, r3, #15
    4b1c:	4313      	orrs	r3, r2
    4b1e:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    4b20:	f7ff ff70 	bl	4a04 <nrf52_errata_103>
    4b24:	b118      	cbz	r0, 4b2e <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    4b26:	4b30      	ldr	r3, [pc, #192]	; (4be8 <SystemInit+0x1ac>)
    4b28:	f44f 7200 	mov.w	r2, #512	; 0x200
    4b2c:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    4b2e:	f7ff ff5f 	bl	49f0 <nrf52_errata_136>
    4b32:	b148      	cbz	r0, 4b48 <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    4b34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b38:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    4b3c:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    4b3e:	bf44      	itt	mi
    4b40:	f06f 0201 	mvnmi.w	r2, #1
    4b44:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4b48:	4b28      	ldr	r3, [pc, #160]	; (4bec <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    4b4a:	681b      	ldr	r3, [r3, #0]
    4b4c:	2b08      	cmp	r3, #8
    4b4e:	d10e      	bne.n	4b6e <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4b50:	4b27      	ldr	r3, [pc, #156]	; (4bf0 <SystemInit+0x1b4>)
    4b52:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    4b54:	2b05      	cmp	r3, #5
    4b56:	d802      	bhi.n	4b5e <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    4b58:	4a26      	ldr	r2, [pc, #152]	; (4bf4 <SystemInit+0x1b8>)
    4b5a:	5cd3      	ldrb	r3, [r2, r3]
    4b5c:	b13b      	cbz	r3, 4b6e <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    4b5e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    4b62:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    4b66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b6a:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4b6e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    4b72:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    4b76:	2a00      	cmp	r2, #0
    4b78:	db03      	blt.n	4b82 <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    4b7a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4b7e:	2b00      	cmp	r3, #0
    4b80:	da22      	bge.n	4bc8 <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    4b82:	491d      	ldr	r1, [pc, #116]	; (4bf8 <SystemInit+0x1bc>)
    4b84:	2301      	movs	r3, #1
    4b86:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    4b8a:	f7ff ff4f 	bl	4a2c <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    4b8e:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    4b92:	2412      	movs	r4, #18
    4b94:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    4b98:	f7ff ff48 	bl	4a2c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    4b9c:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    4ba0:	f7ff ff44 	bl	4a2c <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    4ba4:	2300      	movs	r3, #0
    4ba6:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    4baa:	f7ff ff3f 	bl	4a2c <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    4bae:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    4bb2:	4912      	ldr	r1, [pc, #72]	; (4bfc <SystemInit+0x1c0>)
    4bb4:	4b12      	ldr	r3, [pc, #72]	; (4c00 <SystemInit+0x1c4>)
    4bb6:	68ca      	ldr	r2, [r1, #12]
    4bb8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4bbc:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    4bbe:	60cb      	str	r3, [r1, #12]
    4bc0:	f3bf 8f4f 	dsb	sy
    __NOP();
    4bc4:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    4bc6:	e7fd      	b.n	4bc4 <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    4bc8:	4b0e      	ldr	r3, [pc, #56]	; (4c04 <SystemInit+0x1c8>)
    4bca:	4a0f      	ldr	r2, [pc, #60]	; (4c08 <SystemInit+0x1cc>)
    4bcc:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    4bce:	bd10      	pop	{r4, pc}
    4bd0:	4000c000 	.word	0x4000c000
    4bd4:	4000568c 	.word	0x4000568c
    4bd8:	00038148 	.word	0x00038148
    4bdc:	4000f000 	.word	0x4000f000
    4be0:	40000ee4 	.word	0x40000ee4
    4be4:	10000258 	.word	0x10000258
    4be8:	40029640 	.word	0x40029640
    4bec:	10000130 	.word	0x10000130
    4bf0:	10000134 	.word	0x10000134
    4bf4:	00007571 	.word	0x00007571
    4bf8:	4001e000 	.word	0x4001e000
    4bfc:	e000ed00 	.word	0xe000ed00
    4c00:	05fa0004 	.word	0x05fa0004
    4c04:	2000016c 	.word	0x2000016c
    4c08:	03d09000 	.word	0x03d09000

00004c0c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    4c0c:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    4c0e:	4c14      	ldr	r4, [pc, #80]	; (4c60 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    4c10:	4a14      	ldr	r2, [pc, #80]	; (4c64 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    4c12:	4915      	ldr	r1, [pc, #84]	; (4c68 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    4c14:	2303      	movs	r3, #3
    4c16:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    4c18:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4c1a:	4b14      	ldr	r3, [pc, #80]	; (4c6c <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    4c1c:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4c1e:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    4c20:	f44f 6380 	mov.w	r3, #1024	; 0x400
    4c24:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    4c26:	2300      	movs	r3, #0
    4c28:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    4c2a:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4c2c:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    4c2e:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    4c30:	4a0f      	ldr	r2, [pc, #60]	; (4c70 <_DoInit+0x64>)
    4c32:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    4c34:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    4c36:	2210      	movs	r2, #16
    4c38:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    4c3a:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    4c3c:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4c3e:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    4c40:	f001 fc21 	bl	6486 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4c44:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    4c48:	490a      	ldr	r1, [pc, #40]	; (4c74 <_DoInit+0x68>)
    4c4a:	4620      	mov	r0, r4
    4c4c:	f001 fc1b 	bl	6486 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4c50:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    4c54:	2320      	movs	r3, #32
    4c56:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4c58:	f3bf 8f5f 	dmb	sy
}
    4c5c:	bd10      	pop	{r4, pc}
    4c5e:	bf00      	nop
    4c60:	20000b30 	.word	0x20000b30
    4c64:	0000757d 	.word	0x0000757d
    4c68:	00007586 	.word	0x00007586
    4c6c:	20000c3b 	.word	0x20000c3b
    4c70:	20000c2b 	.word	0x20000c2b
    4c74:	0000758a 	.word	0x0000758a

00004c78 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4c78:	4b0e      	ldr	r3, [pc, #56]	; (4cb4 <z_sys_init_run_level+0x3c>)
{
    4c7a:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4c7c:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    4c80:	3001      	adds	r0, #1
    4c82:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    4c86:	42a6      	cmp	r6, r4
    4c88:	d800      	bhi.n	4c8c <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    4c8a:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    4c8c:	e9d4 3500 	ldrd	r3, r5, [r4]
    4c90:	4628      	mov	r0, r5
    4c92:	4798      	blx	r3
		if (dev != NULL) {
    4c94:	b165      	cbz	r5, 4cb0 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    4c96:	68eb      	ldr	r3, [r5, #12]
    4c98:	b130      	cbz	r0, 4ca8 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    4c9a:	2800      	cmp	r0, #0
    4c9c:	bfb8      	it	lt
    4c9e:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    4ca0:	28ff      	cmp	r0, #255	; 0xff
    4ca2:	bfa8      	it	ge
    4ca4:	20ff      	movge	r0, #255	; 0xff
    4ca6:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    4ca8:	785a      	ldrb	r2, [r3, #1]
    4caa:	f042 0201 	orr.w	r2, r2, #1
    4cae:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4cb0:	3408      	adds	r4, #8
    4cb2:	e7e8      	b.n	4c86 <z_sys_init_run_level+0xe>
    4cb4:	00007198 	.word	0x00007198

00004cb8 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    4cb8:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    4cba:	4605      	mov	r5, r0
    4cbc:	b910      	cbnz	r0, 4cc4 <z_impl_device_get_binding+0xc>
		return NULL;
    4cbe:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    4cc0:	4620      	mov	r0, r4
    4cc2:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    4cc4:	7803      	ldrb	r3, [r0, #0]
    4cc6:	2b00      	cmp	r3, #0
    4cc8:	d0f9      	beq.n	4cbe <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    4cca:	4a0f      	ldr	r2, [pc, #60]	; (4d08 <z_impl_device_get_binding+0x50>)
    4ccc:	4c0f      	ldr	r4, [pc, #60]	; (4d0c <z_impl_device_get_binding+0x54>)
    4cce:	4616      	mov	r6, r2
    4cd0:	4294      	cmp	r4, r2
    4cd2:	d108      	bne.n	4ce6 <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    4cd4:	4c0d      	ldr	r4, [pc, #52]	; (4d0c <z_impl_device_get_binding+0x54>)
    4cd6:	42b4      	cmp	r4, r6
    4cd8:	d0f1      	beq.n	4cbe <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    4cda:	4620      	mov	r0, r4
    4cdc:	f001 fe7b 	bl	69d6 <z_device_ready>
    4ce0:	b950      	cbnz	r0, 4cf8 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    4ce2:	3418      	adds	r4, #24
    4ce4:	e7f7      	b.n	4cd6 <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    4ce6:	4620      	mov	r0, r4
    4ce8:	f001 fe75 	bl	69d6 <z_device_ready>
    4cec:	b110      	cbz	r0, 4cf4 <z_impl_device_get_binding+0x3c>
    4cee:	6823      	ldr	r3, [r4, #0]
    4cf0:	42ab      	cmp	r3, r5
    4cf2:	d0e5      	beq.n	4cc0 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    4cf4:	3418      	adds	r4, #24
    4cf6:	e7eb      	b.n	4cd0 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    4cf8:	6821      	ldr	r1, [r4, #0]
    4cfa:	4628      	mov	r0, r5
    4cfc:	f001 fbdd 	bl	64ba <strcmp>
    4d00:	2800      	cmp	r0, #0
    4d02:	d1ee      	bne.n	4ce2 <z_impl_device_get_binding+0x2a>
    4d04:	e7dc      	b.n	4cc0 <z_impl_device_get_binding+0x8>
    4d06:	bf00      	nop
    4d08:	00006e78 	.word	0x00006e78
    4d0c:	00006dd0 	.word	0x00006dd0

00004d10 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    4d10:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    4d12:	4c09      	ldr	r4, [pc, #36]	; (4d38 <idle+0x28>)
	__asm__ volatile(
    4d14:	f04f 0220 	mov.w	r2, #32
    4d18:	f3ef 8311 	mrs	r3, BASEPRI
    4d1c:	f382 8812 	msr	BASEPRI_MAX, r2
    4d20:	f3bf 8f6f 	isb	sy
    4d24:	f001 ffc4 	bl	6cb0 <z_get_next_timeout_expiry>
    4d28:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    4d2a:	f7fd fa67 	bl	21fc <pm_system_suspend>
    4d2e:	2800      	cmp	r0, #0
    4d30:	d1f0      	bne.n	4d14 <idle+0x4>
	arch_cpu_idle();
    4d32:	f7fd fb19 	bl	2368 <arch_cpu_idle>
}
    4d36:	e7ed      	b.n	4d14 <idle+0x4>
    4d38:	20000bd8 	.word	0x20000bd8

00004d3c <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    4d3c:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    4d3e:	2300      	movs	r3, #0
{
    4d40:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    4d42:	2201      	movs	r2, #1
    4d44:	e9cd 2304 	strd	r2, r3, [sp, #16]
    4d48:	220f      	movs	r2, #15
    4d4a:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    4d4e:	4c0d      	ldr	r4, [pc, #52]	; (4d84 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4d50:	4a0d      	ldr	r2, [pc, #52]	; (4d88 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    4d52:	9301      	str	r3, [sp, #4]
    4d54:	490d      	ldr	r1, [pc, #52]	; (4d8c <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4d56:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    4d58:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4d5c:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    4d60:	f44f 75b0 	mov.w	r5, #352	; 0x160
    4d64:	9300      	str	r3, [sp, #0]
    4d66:	fb05 1100 	mla	r1, r5, r0, r1
    4d6a:	4b09      	ldr	r3, [pc, #36]	; (4d90 <init_idle_thread+0x54>)
    4d6c:	f44f 72a0 	mov.w	r2, #320	; 0x140
    4d70:	4620      	mov	r0, r4
    4d72:	f000 fd61 	bl	5838 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4d76:	7b63      	ldrb	r3, [r4, #13]
    4d78:	f023 0304 	bic.w	r3, r3, #4
    4d7c:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    4d7e:	b007      	add	sp, #28
    4d80:	bd30      	pop	{r4, r5, pc}
    4d82:	bf00      	nop
    4d84:	200003e8 	.word	0x200003e8
    4d88:	20000bd8 	.word	0x20000bd8
    4d8c:	20002280 	.word	0x20002280
    4d90:	00004d11 	.word	0x00004d11

00004d94 <bg_thread_main>:
{
    4d94:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    4d96:	4b0a      	ldr	r3, [pc, #40]	; (4dc0 <bg_thread_main+0x2c>)
    4d98:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4d9a:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    4d9c:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4d9e:	f7ff ff6b 	bl	4c78 <z_sys_init_run_level>
	boot_banner();
    4da2:	f001 f821 	bl	5de8 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    4da6:	2003      	movs	r0, #3
    4da8:	f7ff ff66 	bl	4c78 <z_sys_init_run_level>
	z_init_static_threads();
    4dac:	f000 fda2 	bl	58f4 <z_init_static_threads>
	main();
    4db0:	f7fc fbba 	bl	1528 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    4db4:	4a03      	ldr	r2, [pc, #12]	; (4dc4 <bg_thread_main+0x30>)
    4db6:	7b13      	ldrb	r3, [r2, #12]
    4db8:	f023 0301 	bic.w	r3, r3, #1
    4dbc:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    4dbe:	bd08      	pop	{r3, pc}
    4dc0:	2000103b 	.word	0x2000103b
    4dc4:	20000468 	.word	0x20000468

00004dc8 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    4dc8:	4802      	ldr	r0, [pc, #8]	; (4dd4 <z_bss_zero+0xc>)
    4dca:	4a03      	ldr	r2, [pc, #12]	; (4dd8 <z_bss_zero+0x10>)
    4dcc:	2100      	movs	r1, #0
    4dce:	1a12      	subs	r2, r2, r0
    4dd0:	f001 bb8a 	b.w	64e8 <memset>
    4dd4:	20000248 	.word	0x20000248
    4dd8:	200011f8 	.word	0x200011f8

00004ddc <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4ddc:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    4dde:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 4eb8 <z_cstart+0xdc>
    4de2:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    4de4:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    4de8:	4d2d      	ldr	r5, [pc, #180]	; (4ea0 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    4dea:	4e2e      	ldr	r6, [pc, #184]	; (4ea4 <z_cstart+0xc8>)
    4dec:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4dee:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 4ebc <z_cstart+0xe0>
    4df2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4df6:	2400      	movs	r4, #0
    4df8:	616b      	str	r3, [r5, #20]
    4dfa:	23e0      	movs	r3, #224	; 0xe0
    4dfc:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    4e00:	77ec      	strb	r4, [r5, #31]
    4e02:	762c      	strb	r4, [r5, #24]
    4e04:	766c      	strb	r4, [r5, #25]
    4e06:	76ac      	strb	r4, [r5, #26]
    4e08:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    4e0c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4e0e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    4e12:	626b      	str	r3, [r5, #36]	; 0x24
    4e14:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    4e18:	f7fd fd00 	bl	281c <z_arm_fault_init>
	z_arm_cpu_idle_init();
    4e1c:	f7fd fa9e 	bl	235c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    4e20:	f04f 33ff 	mov.w	r3, #4294967295
    4e24:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    4e26:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    4e28:	f7fd fdee 	bl	2a08 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    4e2c:	f7fd fd5e 	bl	28ec <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    4e30:	f240 1301 	movw	r3, #257	; 0x101
    4e34:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    4e38:	ab06      	add	r3, sp, #24
    4e3a:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    4e3c:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    4e40:	f001 fdc8 	bl	69d4 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    4e44:	4620      	mov	r0, r4
    4e46:	f7ff ff17 	bl	4c78 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4e4a:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    4e4c:	4d16      	ldr	r5, [pc, #88]	; (4ea8 <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4e4e:	f7ff ff13 	bl	4c78 <z_sys_init_run_level>
	z_sched_init();
    4e52:	f000 fb9b 	bl	558c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4e56:	4b15      	ldr	r3, [pc, #84]	; (4eac <z_cstart+0xd0>)
    4e58:	9305      	str	r3, [sp, #20]
    4e5a:	2301      	movs	r3, #1
    4e5c:	4914      	ldr	r1, [pc, #80]	; (4eb0 <z_cstart+0xd4>)
    4e5e:	9400      	str	r4, [sp, #0]
    4e60:	e9cd 4303 	strd	r4, r3, [sp, #12]
    4e64:	f44f 6280 	mov.w	r2, #1024	; 0x400
    4e68:	464b      	mov	r3, r9
    4e6a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    4e6e:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    4e70:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4e72:	f000 fce1 	bl	5838 <z_setup_new_thread>
    4e76:	7b6a      	ldrb	r2, [r5, #13]
    4e78:	f022 0204 	bic.w	r2, r2, #4
    4e7c:	736a      	strb	r2, [r5, #13]
    4e7e:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    4e80:	4628      	mov	r0, r5
    4e82:	f001 fe61 	bl	6b48 <z_ready_thread>
		init_idle_thread(i);
    4e86:	4620      	mov	r0, r4
    4e88:	f7ff ff58 	bl	4d3c <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    4e8c:	4b09      	ldr	r3, [pc, #36]	; (4eb4 <z_cstart+0xd8>)
    4e8e:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4e90:	464a      	mov	r2, r9
    4e92:	4639      	mov	r1, r7
    4e94:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    4e96:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    4e98:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4e9c:	f7fd fb7c 	bl	2598 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    4ea0:	e000ed00 	.word	0xe000ed00
    4ea4:	20000bd8 	.word	0x20000bd8
    4ea8:	20000468 	.word	0x20000468
    4eac:	00007591 	.word	0x00007591
    4eb0:	20001e60 	.word	0x20001e60
    4eb4:	200003e8 	.word	0x200003e8
    4eb8:	20002c00 	.word	0x20002c00
    4ebc:	00004d95 	.word	0x00004d95

00004ec0 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    4ec0:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4ec2:	4b0e      	ldr	r3, [pc, #56]	; (4efc <init_mem_slab_module+0x3c>)
    4ec4:	4c0e      	ldr	r4, [pc, #56]	; (4f00 <init_mem_slab_module+0x40>)
    4ec6:	42a3      	cmp	r3, r4
    4ec8:	d301      	bcc.n	4ece <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
    4eca:	2000      	movs	r0, #0
	return rc;
}
    4ecc:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4ece:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    4ed2:	ea41 0200 	orr.w	r2, r1, r0
    4ed6:	f012 0203 	ands.w	r2, r2, #3
    4eda:	d10b      	bne.n	4ef4 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    4edc:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    4ede:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4ee0:	42aa      	cmp	r2, r5
    4ee2:	d101      	bne.n	4ee8 <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4ee4:	331c      	adds	r3, #28
    4ee6:	e7ee      	b.n	4ec6 <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    4ee8:	695e      	ldr	r6, [r3, #20]
    4eea:	600e      	str	r6, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    4eec:	3201      	adds	r2, #1
		slab->free_list = p;
    4eee:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    4ef0:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    4ef2:	e7f5      	b.n	4ee0 <init_mem_slab_module+0x20>
		return -EINVAL;
    4ef4:	f06f 0015 	mvn.w	r0, #21
	return rc;
    4ef8:	e7e8      	b.n	4ecc <init_mem_slab_module+0xc>
    4efa:	bf00      	nop
    4efc:	200001f4 	.word	0x200001f4
    4f00:	200001f4 	.word	0x200001f4

00004f04 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    4f04:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
    4f06:	460c      	mov	r4, r1
    4f08:	4616      	mov	r6, r2
    4f0a:	461f      	mov	r7, r3
    4f0c:	f04f 0320 	mov.w	r3, #32
    4f10:	f3ef 8111 	mrs	r1, BASEPRI
    4f14:	f383 8812 	msr	BASEPRI_MAX, r3
    4f18:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    4f1c:	6943      	ldr	r3, [r0, #20]
    4f1e:	b15b      	cbz	r3, 4f38 <k_mem_slab_alloc+0x34>
		/* take a free block */
		*mem = slab->free_list;
    4f20:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    4f22:	681b      	ldr	r3, [r3, #0]
    4f24:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    4f26:	6983      	ldr	r3, [r0, #24]
    4f28:	3301      	adds	r3, #1
    4f2a:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    4f2c:	2000      	movs	r0, #0
	__asm__ volatile(
    4f2e:	f381 8811 	msr	BASEPRI, r1
    4f32:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    4f36:	e011      	b.n	4f5c <k_mem_slab_alloc+0x58>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    4f38:	ea56 0207 	orrs.w	r2, r6, r7
    4f3c:	d103      	bne.n	4f46 <k_mem_slab_alloc+0x42>
		*mem = NULL;
    4f3e:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    4f40:	f06f 000b 	mvn.w	r0, #11
    4f44:	e7f3      	b.n	4f2e <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    4f46:	4602      	mov	r2, r0
    4f48:	e9cd 6700 	strd	r6, r7, [sp]
    4f4c:	3008      	adds	r0, #8
    4f4e:	f000 fa6f 	bl	5430 <z_pend_curr>
		if (result == 0) {
    4f52:	b918      	cbnz	r0, 4f5c <k_mem_slab_alloc+0x58>
			*mem = _current->base.swap_data;
    4f54:	4b02      	ldr	r3, [pc, #8]	; (4f60 <k_mem_slab_alloc+0x5c>)
    4f56:	689b      	ldr	r3, [r3, #8]
    4f58:	695b      	ldr	r3, [r3, #20]
    4f5a:	6023      	str	r3, [r4, #0]
}
    4f5c:	b002      	add	sp, #8
    4f5e:	bdd0      	pop	{r4, r6, r7, pc}
    4f60:	20000bd8 	.word	0x20000bd8

00004f64 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    4f64:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    4f68:	4604      	mov	r4, r0
    4f6a:	4616      	mov	r6, r2
    4f6c:	461f      	mov	r7, r3
	__asm__ volatile(
    4f6e:	f04f 0320 	mov.w	r3, #32
    4f72:	f3ef 8811 	mrs	r8, BASEPRI
    4f76:	f383 8812 	msr	BASEPRI_MAX, r3
    4f7a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    4f7e:	68c3      	ldr	r3, [r0, #12]
    4f80:	4a35      	ldr	r2, [pc, #212]	; (5058 <z_impl_k_mutex_lock+0xf4>)
    4f82:	b16b      	cbz	r3, 4fa0 <z_impl_k_mutex_lock+0x3c>
    4f84:	6880      	ldr	r0, [r0, #8]
    4f86:	6891      	ldr	r1, [r2, #8]
    4f88:	4288      	cmp	r0, r1
    4f8a:	d019      	beq.n	4fc0 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    4f8c:	ea56 0307 	orrs.w	r3, r6, r7
    4f90:	d118      	bne.n	4fc4 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    4f92:	f388 8811 	msr	BASEPRI, r8
    4f96:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    4f9a:	f06f 000f 	mvn.w	r0, #15
    4f9e:	e00c      	b.n	4fba <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    4fa0:	6891      	ldr	r1, [r2, #8]
    4fa2:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    4fa6:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    4fa8:	3301      	adds	r3, #1
    4faa:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    4fac:	6893      	ldr	r3, [r2, #8]
    4fae:	60a3      	str	r3, [r4, #8]
    4fb0:	f388 8811 	msr	BASEPRI, r8
    4fb4:	f3bf 8f6f 	isb	sy
		return 0;
    4fb8:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    4fba:	b002      	add	sp, #8
    4fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    4fc0:	6921      	ldr	r1, [r4, #16]
    4fc2:	e7f0      	b.n	4fa6 <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    4fc4:	f991 100e 	ldrsb.w	r1, [r1, #14]
    4fc8:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    4fcc:	4299      	cmp	r1, r3
    4fce:	bfa8      	it	ge
    4fd0:	4619      	movge	r1, r3
    4fd2:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    4fd6:	4291      	cmp	r1, r2
    4fd8:	bfb8      	it	lt
    4fda:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    4fdc:	428b      	cmp	r3, r1
    4fde:	dd2f      	ble.n	5040 <z_impl_k_mutex_lock+0xdc>
		return z_set_prio(mutex->owner, new_prio);
    4fe0:	f000 fa3a 	bl	5458 <z_set_prio>
    4fe4:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    4fe6:	e9cd 6700 	strd	r6, r7, [sp]
    4fea:	481c      	ldr	r0, [pc, #112]	; (505c <z_impl_k_mutex_lock+0xf8>)
    4fec:	4622      	mov	r2, r4
    4fee:	4641      	mov	r1, r8
    4ff0:	f000 fa1e 	bl	5430 <z_pend_curr>
	if (got_mutex == 0) {
    4ff4:	2800      	cmp	r0, #0
    4ff6:	d0e0      	beq.n	4fba <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    4ff8:	f04f 0320 	mov.w	r3, #32
    4ffc:	f3ef 8611 	mrs	r6, BASEPRI
    5000:	f383 8812 	msr	BASEPRI_MAX, r3
    5004:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    5008:	6823      	ldr	r3, [r4, #0]
    500a:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    500c:	429c      	cmp	r4, r3
    500e:	d00a      	beq.n	5026 <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    5010:	b14b      	cbz	r3, 5026 <z_impl_k_mutex_lock+0xc2>
    5012:	f993 300e 	ldrsb.w	r3, [r3, #14]
    5016:	4299      	cmp	r1, r3
    5018:	bfa8      	it	ge
    501a:	4619      	movge	r1, r3
    501c:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    5020:	4299      	cmp	r1, r3
    5022:	bfb8      	it	lt
    5024:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    5026:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    5028:	f990 300e 	ldrsb.w	r3, [r0, #14]
    502c:	4299      	cmp	r1, r3
    502e:	d109      	bne.n	5044 <z_impl_k_mutex_lock+0xe0>
	if (resched) {
    5030:	b16d      	cbz	r5, 504e <z_impl_k_mutex_lock+0xea>
		z_reschedule(&lock, key);
    5032:	480a      	ldr	r0, [pc, #40]	; (505c <z_impl_k_mutex_lock+0xf8>)
    5034:	4631      	mov	r1, r6
    5036:	f000 f8a1 	bl	517c <z_reschedule>
	return -EAGAIN;
    503a:	f06f 000a 	mvn.w	r0, #10
    503e:	e7bc      	b.n	4fba <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    5040:	2500      	movs	r5, #0
    5042:	e7d0      	b.n	4fe6 <z_impl_k_mutex_lock+0x82>
		return z_set_prio(mutex->owner, new_prio);
    5044:	f000 fa08 	bl	5458 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    5048:	2800      	cmp	r0, #0
    504a:	d1f2      	bne.n	5032 <z_impl_k_mutex_lock+0xce>
    504c:	e7f0      	b.n	5030 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
    504e:	f386 8811 	msr	BASEPRI, r6
    5052:	f3bf 8f6f 	isb	sy
    5056:	e7f0      	b.n	503a <z_impl_k_mutex_lock+0xd6>
    5058:	20000bd8 	.word	0x20000bd8
    505c:	2000103c 	.word	0x2000103c

00005060 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    5060:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    5062:	6883      	ldr	r3, [r0, #8]
{
    5064:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    5066:	2b00      	cmp	r3, #0
    5068:	d036      	beq.n	50d8 <z_impl_k_mutex_unlock+0x78>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    506a:	4a1e      	ldr	r2, [pc, #120]	; (50e4 <z_impl_k_mutex_unlock+0x84>)
    506c:	6892      	ldr	r2, [r2, #8]
    506e:	4293      	cmp	r3, r2
    5070:	d135      	bne.n	50de <z_impl_k_mutex_unlock+0x7e>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    5072:	7bda      	ldrb	r2, [r3, #15]
    5074:	3a01      	subs	r2, #1
    5076:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    5078:	68c3      	ldr	r3, [r0, #12]
    507a:	2b01      	cmp	r3, #1
    507c:	d905      	bls.n	508a <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    507e:	3b01      	subs	r3, #1
    5080:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    5082:	f000 fa67 	bl	5554 <k_sched_unlock>

	return 0;
    5086:	2000      	movs	r0, #0
}
    5088:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    508a:	f04f 0320 	mov.w	r3, #32
    508e:	f3ef 8511 	mrs	r5, BASEPRI
    5092:	f383 8812 	msr	BASEPRI_MAX, r3
    5096:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    509a:	6901      	ldr	r1, [r0, #16]
    509c:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    509e:	f990 300e 	ldrsb.w	r3, [r0, #14]
    50a2:	4299      	cmp	r1, r3
    50a4:	d001      	beq.n	50aa <z_impl_k_mutex_unlock+0x4a>
		return z_set_prio(mutex->owner, new_prio);
    50a6:	f000 f9d7 	bl	5458 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    50aa:	4620      	mov	r0, r4
    50ac:	f001 fdc0 	bl	6c30 <z_unpend_first_thread>
	mutex->owner = new_owner;
    50b0:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    50b2:	b158      	cbz	r0, 50cc <z_impl_k_mutex_unlock+0x6c>
		mutex->owner_orig_prio = new_owner->base.prio;
    50b4:	f990 200e 	ldrsb.w	r2, [r0, #14]
    50b8:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    50ba:	2200      	movs	r2, #0
    50bc:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    50be:	f001 fd43 	bl	6b48 <z_ready_thread>
		z_reschedule(&lock, key);
    50c2:	4809      	ldr	r0, [pc, #36]	; (50e8 <z_impl_k_mutex_unlock+0x88>)
    50c4:	4629      	mov	r1, r5
    50c6:	f000 f859 	bl	517c <z_reschedule>
    50ca:	e7da      	b.n	5082 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    50cc:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    50ce:	f385 8811 	msr	BASEPRI, r5
    50d2:	f3bf 8f6f 	isb	sy
    50d6:	e7d4      	b.n	5082 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    50d8:	f06f 0015 	mvn.w	r0, #21
    50dc:	e7d4      	b.n	5088 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    50de:	f04f 30ff 	mov.w	r0, #4294967295
    50e2:	e7d1      	b.n	5088 <z_impl_k_mutex_unlock+0x28>
    50e4:	20000bd8 	.word	0x20000bd8
    50e8:	2000103c 	.word	0x2000103c

000050ec <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    50ec:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    50ee:	4c08      	ldr	r4, [pc, #32]	; (5110 <z_reset_time_slice+0x24>)
    50f0:	6823      	ldr	r3, [r4, #0]
    50f2:	b15b      	cbz	r3, 510c <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    50f4:	f7fe ff26 	bl	3f44 <sys_clock_elapsed>
    50f8:	4603      	mov	r3, r0
    50fa:	6820      	ldr	r0, [r4, #0]
    50fc:	4a05      	ldr	r2, [pc, #20]	; (5114 <z_reset_time_slice+0x28>)
    50fe:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    5100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    5104:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    5106:	2100      	movs	r1, #0
    5108:	f001 bde2 	b.w	6cd0 <z_set_timeout_expiry>
}
    510c:	bd10      	pop	{r4, pc}
    510e:	bf00      	nop
    5110:	20000c08 	.word	0x20000c08
    5114:	20000bd8 	.word	0x20000bd8

00005118 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    5118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    511a:	4604      	mov	r4, r0
    511c:	460d      	mov	r5, r1
	__asm__ volatile(
    511e:	f04f 0320 	mov.w	r3, #32
    5122:	f3ef 8611 	mrs	r6, BASEPRI
    5126:	f383 8812 	msr	BASEPRI_MAX, r3
    512a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    512e:	4b10      	ldr	r3, [pc, #64]	; (5170 <k_sched_time_slice_set+0x58>)
    5130:	2200      	movs	r2, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    5132:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    5136:	f240 30e7 	movw	r0, #999	; 0x3e7
    513a:	2100      	movs	r1, #0
    513c:	611a      	str	r2, [r3, #16]
    513e:	fbe7 0104 	umlal	r0, r1, r7, r4
    5142:	2300      	movs	r3, #0
    5144:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    5148:	f7fb fe4e 	bl	de8 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    514c:	2c00      	cmp	r4, #0
    514e:	4b09      	ldr	r3, [pc, #36]	; (5174 <k_sched_time_slice_set+0x5c>)
    5150:	dc09      	bgt.n	5166 <k_sched_time_slice_set+0x4e>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    5152:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    5154:	4b08      	ldr	r3, [pc, #32]	; (5178 <k_sched_time_slice_set+0x60>)
    5156:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    5158:	f7ff ffc8 	bl	50ec <z_reset_time_slice>
	__asm__ volatile(
    515c:	f386 8811 	msr	BASEPRI, r6
    5160:	f3bf 8f6f 	isb	sy
	}
}
    5164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    5166:	2802      	cmp	r0, #2
    5168:	bfb8      	it	lt
    516a:	2002      	movlt	r0, #2
    516c:	e7f1      	b.n	5152 <k_sched_time_slice_set+0x3a>
    516e:	bf00      	nop
    5170:	20000bd8 	.word	0x20000bd8
    5174:	20000c08 	.word	0x20000c08
    5178:	20000c04 	.word	0x20000c04

0000517c <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    517c:	b949      	cbnz	r1, 5192 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    517e:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    5182:	b930      	cbnz	r0, 5192 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    5184:	4b05      	ldr	r3, [pc, #20]	; (519c <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    5186:	69da      	ldr	r2, [r3, #28]
    5188:	689b      	ldr	r3, [r3, #8]
    518a:	429a      	cmp	r2, r3
    518c:	d001      	beq.n	5192 <z_reschedule+0x16>
	ret = arch_swap(key);
    518e:	f7fd b9b3 	b.w	24f8 <arch_swap>
    5192:	f381 8811 	msr	BASEPRI, r1
    5196:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    519a:	4770      	bx	lr
    519c:	20000bd8 	.word	0x20000bd8

000051a0 <k_sched_lock>:
	__asm__ volatile(
    51a0:	f04f 0320 	mov.w	r3, #32
    51a4:	f3ef 8111 	mrs	r1, BASEPRI
    51a8:	f383 8812 	msr	BASEPRI_MAX, r3
    51ac:	f3bf 8f6f 	isb	sy
    51b0:	4b04      	ldr	r3, [pc, #16]	; (51c4 <k_sched_lock+0x24>)
    51b2:	689a      	ldr	r2, [r3, #8]
    51b4:	7bd3      	ldrb	r3, [r2, #15]
    51b6:	3b01      	subs	r3, #1
    51b8:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    51ba:	f381 8811 	msr	BASEPRI, r1
    51be:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    51c2:	4770      	bx	lr
    51c4:	20000bd8 	.word	0x20000bd8

000051c8 <update_cache>:
{
    51c8:	b538      	push	{r3, r4, r5, lr}
    51ca:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    51cc:	480c      	ldr	r0, [pc, #48]	; (5200 <update_cache+0x38>)
    51ce:	4d0d      	ldr	r5, [pc, #52]	; (5204 <update_cache+0x3c>)
    51d0:	f001 fcb0 	bl	6b34 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    51d4:	4604      	mov	r4, r0
    51d6:	b900      	cbnz	r0, 51da <update_cache+0x12>
    51d8:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    51da:	68ab      	ldr	r3, [r5, #8]
    51dc:	b94a      	cbnz	r2, 51f2 <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    51de:	7b5a      	ldrb	r2, [r3, #13]
    51e0:	06d2      	lsls	r2, r2, #27
    51e2:	d106      	bne.n	51f2 <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    51e4:	69a2      	ldr	r2, [r4, #24]
    51e6:	b922      	cbnz	r2, 51f2 <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    51e8:	89da      	ldrh	r2, [r3, #14]
    51ea:	2a7f      	cmp	r2, #127	; 0x7f
    51ec:	d901      	bls.n	51f2 <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    51ee:	61eb      	str	r3, [r5, #28]
}
    51f0:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    51f2:	429c      	cmp	r4, r3
    51f4:	d001      	beq.n	51fa <update_cache+0x32>
			z_reset_time_slice();
    51f6:	f7ff ff79 	bl	50ec <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    51fa:	61ec      	str	r4, [r5, #28]
}
    51fc:	e7f8      	b.n	51f0 <update_cache+0x28>
    51fe:	bf00      	nop
    5200:	20000bf8 	.word	0x20000bf8
    5204:	20000bd8 	.word	0x20000bd8

00005208 <move_thread_to_end_of_prio_q>:
{
    5208:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    520a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    520e:	7b43      	ldrb	r3, [r0, #13]
    5210:	2a00      	cmp	r2, #0
{
    5212:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    5214:	da04      	bge.n	5220 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5216:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    521a:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    521c:	f001 fc52 	bl	6ac4 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    5220:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    5222:	4a17      	ldr	r2, [pc, #92]	; (5280 <move_thread_to_end_of_prio_q+0x78>)
    5224:	f063 037f 	orn	r3, r3, #127	; 0x7f
    5228:	4610      	mov	r0, r2
    522a:	734b      	strb	r3, [r1, #13]
    522c:	f850 3f20 	ldr.w	r3, [r0, #32]!
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5230:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5232:	4283      	cmp	r3, r0
    5234:	bf08      	it	eq
    5236:	2300      	moveq	r3, #0
    5238:	2b00      	cmp	r3, #0
    523a:	bf38      	it	cc
    523c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    523e:	b1cb      	cbz	r3, 5274 <move_thread_to_end_of_prio_q+0x6c>
	int32_t b1 = thread_1->base.prio;
    5240:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    5244:	f993 400e 	ldrsb.w	r4, [r3, #14]
	if (b1 != b2) {
    5248:	42a6      	cmp	r6, r4
    524a:	d00f      	beq.n	526c <move_thread_to_end_of_prio_q+0x64>
		return b2 - b1;
    524c:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    524e:	2c00      	cmp	r4, #0
    5250:	dd0c      	ble.n	526c <move_thread_to_end_of_prio_q+0x64>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    5252:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    5254:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    5258:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    525a:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    525c:	6890      	ldr	r0, [r2, #8]
    525e:	1a43      	subs	r3, r0, r1
    5260:	4258      	negs	r0, r3
}
    5262:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    5266:	4158      	adcs	r0, r3
    5268:	f7ff bfae 	b.w	51c8 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    526c:	42ab      	cmp	r3, r5
    526e:	d001      	beq.n	5274 <move_thread_to_end_of_prio_q+0x6c>
    5270:	681b      	ldr	r3, [r3, #0]
    5272:	e7e4      	b.n	523e <move_thread_to_end_of_prio_q+0x36>
	node->prev = tail;
    5274:	e9c1 0500 	strd	r0, r5, [r1]
	tail->next = node;
    5278:	6029      	str	r1, [r5, #0]
	list->tail = node;
    527a:	6251      	str	r1, [r2, #36]	; 0x24
}
    527c:	e7ee      	b.n	525c <move_thread_to_end_of_prio_q+0x54>
    527e:	bf00      	nop
    5280:	20000bd8 	.word	0x20000bd8

00005284 <z_time_slice>:
{
    5284:	b570      	push	{r4, r5, r6, lr}
    5286:	4601      	mov	r1, r0
	__asm__ volatile(
    5288:	f04f 0320 	mov.w	r3, #32
    528c:	f3ef 8411 	mrs	r4, BASEPRI
    5290:	f383 8812 	msr	BASEPRI_MAX, r3
    5294:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    5298:	4b16      	ldr	r3, [pc, #88]	; (52f4 <z_time_slice+0x70>)
    529a:	4a17      	ldr	r2, [pc, #92]	; (52f8 <z_time_slice+0x74>)
    529c:	6898      	ldr	r0, [r3, #8]
    529e:	6815      	ldr	r5, [r2, #0]
    52a0:	42a8      	cmp	r0, r5
    52a2:	461d      	mov	r5, r3
    52a4:	d106      	bne.n	52b4 <z_time_slice+0x30>
			z_reset_time_slice();
    52a6:	f7ff ff21 	bl	50ec <z_reset_time_slice>
	__asm__ volatile(
    52aa:	f384 8811 	msr	BASEPRI, r4
    52ae:	f3bf 8f6f 	isb	sy
}
    52b2:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    52b4:	2600      	movs	r6, #0
    52b6:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    52b8:	4a10      	ldr	r2, [pc, #64]	; (52fc <z_time_slice+0x78>)
    52ba:	6812      	ldr	r2, [r2, #0]
    52bc:	b1ba      	cbz	r2, 52ee <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    52be:	89c2      	ldrh	r2, [r0, #14]
    52c0:	2a7f      	cmp	r2, #127	; 0x7f
    52c2:	d814      	bhi.n	52ee <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    52c4:	7b42      	ldrb	r2, [r0, #13]
    52c6:	06d2      	lsls	r2, r2, #27
    52c8:	d111      	bne.n	52ee <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    52ca:	4a0d      	ldr	r2, [pc, #52]	; (5300 <z_time_slice+0x7c>)
    52cc:	f990 600e 	ldrsb.w	r6, [r0, #14]
    52d0:	6812      	ldr	r2, [r2, #0]
    52d2:	4296      	cmp	r6, r2
    52d4:	db0b      	blt.n	52ee <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    52d6:	4a0b      	ldr	r2, [pc, #44]	; (5304 <z_time_slice+0x80>)
    52d8:	4290      	cmp	r0, r2
    52da:	d008      	beq.n	52ee <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    52dc:	691a      	ldr	r2, [r3, #16]
    52de:	428a      	cmp	r2, r1
    52e0:	dc02      	bgt.n	52e8 <z_time_slice+0x64>
			move_thread_to_end_of_prio_q(_current);
    52e2:	f7ff ff91 	bl	5208 <move_thread_to_end_of_prio_q>
    52e6:	e7de      	b.n	52a6 <z_time_slice+0x22>
			_current_cpu->slice_ticks -= ticks;
    52e8:	1a52      	subs	r2, r2, r1
    52ea:	611a      	str	r2, [r3, #16]
    52ec:	e7dd      	b.n	52aa <z_time_slice+0x26>
		_current_cpu->slice_ticks = 0;
    52ee:	2300      	movs	r3, #0
    52f0:	612b      	str	r3, [r5, #16]
    52f2:	e7da      	b.n	52aa <z_time_slice+0x26>
    52f4:	20000bd8 	.word	0x20000bd8
    52f8:	20000c00 	.word	0x20000c00
    52fc:	20000c08 	.word	0x20000c08
    5300:	20000c04 	.word	0x20000c04
    5304:	200003e8 	.word	0x200003e8

00005308 <ready_thread>:
{
    5308:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    530a:	f990 300d 	ldrsb.w	r3, [r0, #13]
    530e:	7b42      	ldrb	r2, [r0, #13]
    5310:	2b00      	cmp	r3, #0
    5312:	db2d      	blt.n	5370 <ready_thread+0x68>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5314:	06d3      	lsls	r3, r2, #27
    5316:	d12b      	bne.n	5370 <ready_thread+0x68>

int z_abort_timeout(struct _timeout *to);

static inline bool z_is_inactive_timeout(const struct _timeout *to)
{
	return !sys_dnode_is_linked(&to->node);
    5318:	6983      	ldr	r3, [r0, #24]
    531a:	bb4b      	cbnz	r3, 5370 <ready_thread+0x68>
	return list->head == list;
    531c:	4915      	ldr	r1, [pc, #84]	; (5374 <ready_thread+0x6c>)
	thread->base.thread_state |= _THREAD_QUEUED;
    531e:	f062 027f 	orn	r2, r2, #127	; 0x7f
    5322:	7342      	strb	r2, [r0, #13]
    5324:	460a      	mov	r2, r1
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5326:	6a4d      	ldr	r5, [r1, #36]	; 0x24
	return list->head == list;
    5328:	f852 4f20 	ldr.w	r4, [r2, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    532c:	4294      	cmp	r4, r2
    532e:	bf18      	it	ne
    5330:	4623      	movne	r3, r4
    5332:	2b00      	cmp	r3, #0
    5334:	bf38      	it	cc
    5336:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5338:	b1ab      	cbz	r3, 5366 <ready_thread+0x5e>
	int32_t b1 = thread_1->base.prio;
    533a:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    533e:	f993 400e 	ldrsb.w	r4, [r3, #14]
	if (b1 != b2) {
    5342:	42a6      	cmp	r6, r4
    5344:	d00b      	beq.n	535e <ready_thread+0x56>
		return b2 - b1;
    5346:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    5348:	2c00      	cmp	r4, #0
    534a:	dd08      	ble.n	535e <ready_thread+0x56>
	sys_dnode_t *const prev = successor->prev;
    534c:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    534e:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    5352:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    5354:	6058      	str	r0, [r3, #4]
}
    5356:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    5358:	2000      	movs	r0, #0
    535a:	f7ff bf35 	b.w	51c8 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    535e:	42ab      	cmp	r3, r5
    5360:	d001      	beq.n	5366 <ready_thread+0x5e>
    5362:	681b      	ldr	r3, [r3, #0]
    5364:	e7e8      	b.n	5338 <ready_thread+0x30>
	node->prev = tail;
    5366:	e9c0 2500 	strd	r2, r5, [r0]
	tail->next = node;
    536a:	6028      	str	r0, [r5, #0]
	list->tail = node;
    536c:	6248      	str	r0, [r1, #36]	; 0x24
}
    536e:	e7f2      	b.n	5356 <ready_thread+0x4e>
}
    5370:	bc70      	pop	{r4, r5, r6}
    5372:	4770      	bx	lr
    5374:	20000bd8 	.word	0x20000bd8

00005378 <z_sched_start>:
{
    5378:	b510      	push	{r4, lr}
	__asm__ volatile(
    537a:	f04f 0220 	mov.w	r2, #32
    537e:	f3ef 8411 	mrs	r4, BASEPRI
    5382:	f382 8812 	msr	BASEPRI_MAX, r2
    5386:	f3bf 8f6f 	isb	sy
	if (z_has_thread_started(thread)) {
    538a:	7b42      	ldrb	r2, [r0, #13]
    538c:	0751      	lsls	r1, r2, #29
    538e:	d404      	bmi.n	539a <z_sched_start+0x22>
	__asm__ volatile(
    5390:	f384 8811 	msr	BASEPRI, r4
    5394:	f3bf 8f6f 	isb	sy
}
    5398:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    539a:	f022 0204 	bic.w	r2, r2, #4
    539e:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    53a0:	f7ff ffb2 	bl	5308 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    53a4:	4621      	mov	r1, r4
    53a6:	4802      	ldr	r0, [pc, #8]	; (53b0 <z_sched_start+0x38>)
}
    53a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    53ac:	f7ff bee6 	b.w	517c <z_reschedule>
    53b0:	2000103c 	.word	0x2000103c

000053b4 <unready_thread>:
{
    53b4:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    53b6:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    53ba:	7b43      	ldrb	r3, [r0, #13]
    53bc:	2a00      	cmp	r2, #0
{
    53be:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    53c0:	da04      	bge.n	53cc <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    53c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    53c6:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    53c8:	f001 fb7c 	bl	6ac4 <sys_dlist_remove>
	update_cache(thread == _current);
    53cc:	4b04      	ldr	r3, [pc, #16]	; (53e0 <unready_thread+0x2c>)
    53ce:	6898      	ldr	r0, [r3, #8]
    53d0:	1a43      	subs	r3, r0, r1
    53d2:	4258      	negs	r0, r3
    53d4:	4158      	adcs	r0, r3
}
    53d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    53da:	f7ff bef5 	b.w	51c8 <update_cache>
    53de:	bf00      	nop
    53e0:	20000bd8 	.word	0x20000bd8

000053e4 <pend>:
{
    53e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    53e8:	4606      	mov	r6, r0
    53ea:	4614      	mov	r4, r2
    53ec:	461d      	mov	r5, r3
	__asm__ volatile(
    53ee:	f04f 0320 	mov.w	r3, #32
    53f2:	f3ef 8711 	mrs	r7, BASEPRI
    53f6:	f383 8812 	msr	BASEPRI_MAX, r3
    53fa:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    53fe:	f001 fbd5 	bl	6bac <add_to_waitq_locked>
	__asm__ volatile(
    5402:	f387 8811 	msr	BASEPRI, r7
    5406:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    540a:	1c6b      	adds	r3, r5, #1
    540c:	bf08      	it	eq
    540e:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    5412:	d008      	beq.n	5426 <pend+0x42>

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    5414:	4622      	mov	r2, r4
    5416:	462b      	mov	r3, r5
    5418:	f106 0018 	add.w	r0, r6, #24
    541c:	4903      	ldr	r1, [pc, #12]	; (542c <pend+0x48>)
}
    541e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    5422:	f000 bb15 	b.w	5a50 <z_add_timeout>
    5426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    542a:	bf00      	nop
    542c:	00006b69 	.word	0x00006b69

00005430 <z_pend_curr>:
{
    5430:	b510      	push	{r4, lr}
	pending_current = _current;
    5432:	4b07      	ldr	r3, [pc, #28]	; (5450 <z_pend_curr+0x20>)
    5434:	6898      	ldr	r0, [r3, #8]
    5436:	4b07      	ldr	r3, [pc, #28]	; (5454 <z_pend_curr+0x24>)
{
    5438:	460c      	mov	r4, r1
	pending_current = _current;
    543a:	6018      	str	r0, [r3, #0]
{
    543c:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    543e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    5442:	f7ff ffcf 	bl	53e4 <pend>
    5446:	4620      	mov	r0, r4
}
    5448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    544c:	f7fd b854 	b.w	24f8 <arch_swap>
    5450:	20000bd8 	.word	0x20000bd8
    5454:	20000c00 	.word	0x20000c00

00005458 <z_set_prio>:
{
    5458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    545a:	4604      	mov	r4, r0
	__asm__ volatile(
    545c:	f04f 0320 	mov.w	r3, #32
    5460:	f3ef 8611 	mrs	r6, BASEPRI
    5464:	f383 8812 	msr	BASEPRI_MAX, r3
    5468:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    546c:	7b43      	ldrb	r3, [r0, #13]
    546e:	06da      	lsls	r2, r3, #27
    5470:	b249      	sxtb	r1, r1
    5472:	d138      	bne.n	54e6 <z_set_prio+0x8e>
	return !sys_dnode_is_linked(&to->node);
    5474:	6985      	ldr	r5, [r0, #24]
		if (need_sched) {
    5476:	2d00      	cmp	r5, #0
    5478:	d135      	bne.n	54e6 <z_set_prio+0x8e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    547a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    547e:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    5480:	f001 fb20 	bl	6ac4 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    5484:	7b43      	ldrb	r3, [r0, #13]
				thread->base.prio = prio;
    5486:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    5488:	f063 037f 	orn	r3, r3, #127	; 0x7f
    548c:	7343      	strb	r3, [r0, #13]
	return list->head == list;
    548e:	4817      	ldr	r0, [pc, #92]	; (54ec <z_set_prio+0x94>)
    5490:	4603      	mov	r3, r0
    5492:	f853 7f20 	ldr.w	r7, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5496:	429f      	cmp	r7, r3
    5498:	bf18      	it	ne
    549a:	463d      	movne	r5, r7
    549c:	2d00      	cmp	r5, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    549e:	6a47      	ldr	r7, [r0, #36]	; 0x24
    54a0:	461a      	mov	r2, r3
    54a2:	462b      	mov	r3, r5
    54a4:	bf38      	it	cc
    54a6:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    54a8:	b1c3      	cbz	r3, 54dc <z_set_prio+0x84>
	int32_t b2 = thread_2->base.prio;
    54aa:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    54ae:	42a9      	cmp	r1, r5
    54b0:	d010      	beq.n	54d4 <z_set_prio+0x7c>
		return b2 - b1;
    54b2:	1a6d      	subs	r5, r5, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    54b4:	2d00      	cmp	r5, #0
    54b6:	dd0d      	ble.n	54d4 <z_set_prio+0x7c>
	sys_dnode_t *const prev = successor->prev;
    54b8:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    54ba:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    54be:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    54c0:	605c      	str	r4, [r3, #4]
			update_cache(1);
    54c2:	2001      	movs	r0, #1
    54c4:	f7ff fe80 	bl	51c8 <update_cache>
    54c8:	2001      	movs	r0, #1
	__asm__ volatile(
    54ca:	f386 8811 	msr	BASEPRI, r6
    54ce:	f3bf 8f6f 	isb	sy
}
    54d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    54d4:	42bb      	cmp	r3, r7
    54d6:	d001      	beq.n	54dc <z_set_prio+0x84>
    54d8:	681b      	ldr	r3, [r3, #0]
    54da:	e7e5      	b.n	54a8 <z_set_prio+0x50>
	node->prev = tail;
    54dc:	e9c4 2700 	strd	r2, r7, [r4]
	tail->next = node;
    54e0:	603c      	str	r4, [r7, #0]
	list->tail = node;
    54e2:	6244      	str	r4, [r0, #36]	; 0x24
}
    54e4:	e7ed      	b.n	54c2 <z_set_prio+0x6a>
			thread->base.prio = prio;
    54e6:	73a1      	strb	r1, [r4, #14]
    54e8:	2000      	movs	r0, #0
    54ea:	e7ee      	b.n	54ca <z_set_prio+0x72>
    54ec:	20000bd8 	.word	0x20000bd8

000054f0 <z_impl_k_thread_suspend>:
{
    54f0:	b570      	push	{r4, r5, r6, lr}
    54f2:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    54f4:	3018      	adds	r0, #24
    54f6:	f001 fbc5 	bl	6c84 <z_abort_timeout>
	__asm__ volatile(
    54fa:	f04f 0320 	mov.w	r3, #32
    54fe:	f3ef 8611 	mrs	r6, BASEPRI
    5502:	f383 8812 	msr	BASEPRI_MAX, r3
    5506:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    550a:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    550e:	7b63      	ldrb	r3, [r4, #13]
    5510:	2a00      	cmp	r2, #0
    5512:	da05      	bge.n	5520 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5514:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5518:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    551a:	4620      	mov	r0, r4
    551c:	f001 fad2 	bl	6ac4 <sys_dlist_remove>
		update_cache(thread == _current);
    5520:	4d0b      	ldr	r5, [pc, #44]	; (5550 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    5522:	7b63      	ldrb	r3, [r4, #13]
    5524:	68a8      	ldr	r0, [r5, #8]
    5526:	f043 0310 	orr.w	r3, r3, #16
    552a:	7363      	strb	r3, [r4, #13]
    552c:	1b03      	subs	r3, r0, r4
    552e:	4258      	negs	r0, r3
    5530:	4158      	adcs	r0, r3
    5532:	f7ff fe49 	bl	51c8 <update_cache>
	__asm__ volatile(
    5536:	f386 8811 	msr	BASEPRI, r6
    553a:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    553e:	68ab      	ldr	r3, [r5, #8]
    5540:	42a3      	cmp	r3, r4
    5542:	d103      	bne.n	554c <z_impl_k_thread_suspend+0x5c>
}
    5544:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    5548:	f001 baea 	b.w	6b20 <z_reschedule_unlocked>
}
    554c:	bd70      	pop	{r4, r5, r6, pc}
    554e:	bf00      	nop
    5550:	20000bd8 	.word	0x20000bd8

00005554 <k_sched_unlock>:
{
    5554:	b510      	push	{r4, lr}
	__asm__ volatile(
    5556:	f04f 0320 	mov.w	r3, #32
    555a:	f3ef 8411 	mrs	r4, BASEPRI
    555e:	f383 8812 	msr	BASEPRI_MAX, r3
    5562:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    5566:	4b08      	ldr	r3, [pc, #32]	; (5588 <k_sched_unlock+0x34>)
    5568:	689a      	ldr	r2, [r3, #8]
    556a:	7bd3      	ldrb	r3, [r2, #15]
    556c:	3301      	adds	r3, #1
    556e:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    5570:	2000      	movs	r0, #0
    5572:	f7ff fe29 	bl	51c8 <update_cache>
	__asm__ volatile(
    5576:	f384 8811 	msr	BASEPRI, r4
    557a:	f3bf 8f6f 	isb	sy
}
    557e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    5582:	f001 bacd 	b.w	6b20 <z_reschedule_unlocked>
    5586:	bf00      	nop
    5588:	20000bd8 	.word	0x20000bd8

0000558c <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    558c:	4b04      	ldr	r3, [pc, #16]	; (55a0 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    558e:	2100      	movs	r1, #0
    5590:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    5594:	e9c3 2208 	strd	r2, r2, [r3, #32]
    5598:	4608      	mov	r0, r1
    559a:	f7ff bdbd 	b.w	5118 <k_sched_time_slice_set>
    559e:	bf00      	nop
    55a0:	20000bd8 	.word	0x20000bd8

000055a4 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    55a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    55a6:	f04f 0320 	mov.w	r3, #32
    55aa:	f3ef 8411 	mrs	r4, BASEPRI
    55ae:	f383 8812 	msr	BASEPRI_MAX, r3
    55b2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    55b6:	491b      	ldr	r1, [pc, #108]	; (5624 <z_impl_k_yield+0x80>)
    55b8:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    55ba:	7b43      	ldrb	r3, [r0, #13]
    55bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    55c0:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    55c2:	f001 fa7f 	bl	6ac4 <sys_dlist_remove>
	}
	queue_thread(_current);
    55c6:	688a      	ldr	r2, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    55c8:	7b53      	ldrb	r3, [r2, #13]
	return list->head == list;
    55ca:	4608      	mov	r0, r1
    55cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
    55d0:	7353      	strb	r3, [r2, #13]
    55d2:	f850 3f20 	ldr.w	r3, [r0, #32]!
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    55d6:	6a4e      	ldr	r6, [r1, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    55d8:	4283      	cmp	r3, r0
    55da:	bf08      	it	eq
    55dc:	2300      	moveq	r3, #0
    55de:	2b00      	cmp	r3, #0
    55e0:	bf38      	it	cc
    55e2:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    55e4:	b1cb      	cbz	r3, 561a <z_impl_k_yield+0x76>
	int32_t b1 = thread_1->base.prio;
    55e6:	f992 700e 	ldrsb.w	r7, [r2, #14]
	int32_t b2 = thread_2->base.prio;
    55ea:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    55ee:	42af      	cmp	r7, r5
    55f0:	d00f      	beq.n	5612 <z_impl_k_yield+0x6e>
		return b2 - b1;
    55f2:	1bed      	subs	r5, r5, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    55f4:	2d00      	cmp	r5, #0
    55f6:	dd0c      	ble.n	5612 <z_impl_k_yield+0x6e>
	sys_dnode_t *const prev = successor->prev;
    55f8:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    55fa:	e9c2 3100 	strd	r3, r1, [r2]
	prev->next = node;
    55fe:	600a      	str	r2, [r1, #0]
	successor->prev = node;
    5600:	605a      	str	r2, [r3, #4]
	update_cache(1);
    5602:	2001      	movs	r0, #1
    5604:	f7ff fde0 	bl	51c8 <update_cache>
    5608:	4620      	mov	r0, r4
	z_swap(&sched_spinlock, key);
}
    560a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    560e:	f7fc bf73 	b.w	24f8 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    5612:	42b3      	cmp	r3, r6
    5614:	d001      	beq.n	561a <z_impl_k_yield+0x76>
    5616:	681b      	ldr	r3, [r3, #0]
    5618:	e7e4      	b.n	55e4 <z_impl_k_yield+0x40>
	node->prev = tail;
    561a:	e9c2 0600 	strd	r0, r6, [r2]
	tail->next = node;
    561e:	6032      	str	r2, [r6, #0]
	list->tail = node;
    5620:	624a      	str	r2, [r1, #36]	; 0x24
}
    5622:	e7ee      	b.n	5602 <z_impl_k_yield+0x5e>
    5624:	20000bd8 	.word	0x20000bd8

00005628 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    5628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    562c:	4604      	mov	r4, r0
    562e:	460d      	mov	r5, r1
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    5630:	ea54 0105 	orrs.w	r1, r4, r5
    5634:	d104      	bne.n	5640 <z_tick_sleep+0x18>
	z_impl_k_yield();
    5636:	f7ff ffb5 	bl	55a4 <z_impl_k_yield>
		k_yield();
		return 0;
    563a:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    563c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    5640:	f06f 0101 	mvn.w	r1, #1
    5644:	1a0a      	subs	r2, r1, r0
    5646:	f04f 31ff 	mov.w	r1, #4294967295
    564a:	eb61 0305 	sbc.w	r3, r1, r5
    564e:	2a01      	cmp	r2, #1
    5650:	f173 0300 	sbcs.w	r3, r3, #0
    5654:	da2a      	bge.n	56ac <z_tick_sleep+0x84>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    5656:	f001 fb55 	bl	6d04 <sys_clock_tick_get_32>
    565a:	1906      	adds	r6, r0, r4
    565c:	f04f 0320 	mov.w	r3, #32
    5660:	f3ef 8811 	mrs	r8, BASEPRI
    5664:	f383 8812 	msr	BASEPRI_MAX, r3
    5668:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    566c:	4f11      	ldr	r7, [pc, #68]	; (56b4 <z_tick_sleep+0x8c>)
    566e:	4b12      	ldr	r3, [pc, #72]	; (56b8 <z_tick_sleep+0x90>)
    5670:	68b8      	ldr	r0, [r7, #8]
    5672:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    5674:	f7ff fe9e 	bl	53b4 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    5678:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    567a:	4910      	ldr	r1, [pc, #64]	; (56bc <z_tick_sleep+0x94>)
    567c:	4622      	mov	r2, r4
    567e:	462b      	mov	r3, r5
    5680:	3018      	adds	r0, #24
    5682:	f000 f9e5 	bl	5a50 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    5686:	68ba      	ldr	r2, [r7, #8]
    5688:	7b53      	ldrb	r3, [r2, #13]
    568a:	f043 0310 	orr.w	r3, r3, #16
    568e:	7353      	strb	r3, [r2, #13]
    5690:	4640      	mov	r0, r8
    5692:	f7fc ff31 	bl	24f8 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    5696:	f001 fb35 	bl	6d04 <sys_clock_tick_get_32>
    569a:	1a30      	subs	r0, r6, r0
    569c:	eb66 0106 	sbc.w	r1, r6, r6
	if (ticks > 0) {
    56a0:	2801      	cmp	r0, #1
    56a2:	f171 0300 	sbcs.w	r3, r1, #0
		return ticks;
    56a6:	bfb8      	it	lt
    56a8:	2000      	movlt	r0, #0
    56aa:	e7c7      	b.n	563c <z_tick_sleep+0x14>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    56ac:	f06f 0601 	mvn.w	r6, #1
    56b0:	1a36      	subs	r6, r6, r0
    56b2:	e7d3      	b.n	565c <z_tick_sleep+0x34>
    56b4:	20000bd8 	.word	0x20000bd8
    56b8:	20000c00 	.word	0x20000c00
    56bc:	00006b69 	.word	0x00006b69

000056c0 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    56c0:	b508      	push	{r3, lr}
    56c2:	460b      	mov	r3, r1
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    56c4:	3301      	adds	r3, #1
    56c6:	bf08      	it	eq
    56c8:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    56cc:	d106      	bne.n	56dc <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    56ce:	4b08      	ldr	r3, [pc, #32]	; (56f0 <z_impl_k_sleep+0x30>)
    56d0:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    56d2:	f7ff ff0d 	bl	54f0 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    56d6:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    56da:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    56dc:	f7ff ffa4 	bl	5628 <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    56e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    56e4:	fb80 2303 	smull	r2, r3, r0, r3
    56e8:	0bd0      	lsrs	r0, r2, #15
    56ea:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    56ee:	e7f4      	b.n	56da <z_impl_k_sleep+0x1a>
    56f0:	20000bd8 	.word	0x20000bd8

000056f4 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    56f4:	4b01      	ldr	r3, [pc, #4]	; (56fc <z_impl_z_current_get+0x8>)
    56f6:	6898      	ldr	r0, [r3, #8]
    56f8:	4770      	bx	lr
    56fa:	bf00      	nop
    56fc:	20000bd8 	.word	0x20000bd8

00005700 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    5700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5704:	4604      	mov	r4, r0
    5706:	f04f 0320 	mov.w	r3, #32
    570a:	f3ef 8611 	mrs	r6, BASEPRI
    570e:	f383 8812 	msr	BASEPRI_MAX, r3
    5712:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    5716:	7b43      	ldrb	r3, [r0, #13]
    5718:	071a      	lsls	r2, r3, #28
    571a:	d505      	bpl.n	5728 <z_thread_abort+0x28>
	__asm__ volatile(
    571c:	f386 8811 	msr	BASEPRI, r6
    5720:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    5724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    5728:	f023 0220 	bic.w	r2, r3, #32
    572c:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    5730:	09d2      	lsrs	r2, r2, #7
    5732:	d120      	bne.n	5776 <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    5734:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    5736:	68a3      	ldr	r3, [r4, #8]
    5738:	b113      	cbz	r3, 5740 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    573a:	4620      	mov	r0, r4
    573c:	f001 f9ca 	bl	6ad4 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    5740:	f104 0018 	add.w	r0, r4, #24
    5744:	f001 fa9e 	bl	6c84 <z_abort_timeout>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    5748:	f104 0758 	add.w	r7, r4, #88	; 0x58
    574c:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    5750:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5752:	42bd      	cmp	r5, r7
    5754:	d000      	beq.n	5758 <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    5756:	b9b5      	cbnz	r5, 5786 <z_thread_abort+0x86>
		update_cache(1);
    5758:	2001      	movs	r0, #1
    575a:	f7ff fd35 	bl	51c8 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    575e:	4b10      	ldr	r3, [pc, #64]	; (57a0 <z_thread_abort+0xa0>)
    5760:	689b      	ldr	r3, [r3, #8]
    5762:	42a3      	cmp	r3, r4
    5764:	d1da      	bne.n	571c <z_thread_abort+0x1c>
    5766:	f3ef 8305 	mrs	r3, IPSR
    576a:	2b00      	cmp	r3, #0
    576c:	d1d6      	bne.n	571c <z_thread_abort+0x1c>
    576e:	4630      	mov	r0, r6
    5770:	f7fc fec2 	bl	24f8 <arch_swap>
	return ret;
    5774:	e7d2      	b.n	571c <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5776:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    577a:	f043 0308 	orr.w	r3, r3, #8
    577e:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    5780:	f001 f9a0 	bl	6ac4 <sys_dlist_remove>
}
    5784:	e7d7      	b.n	5736 <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    5786:	4628      	mov	r0, r5
    5788:	f001 f9a4 	bl	6ad4 <unpend_thread_no_timeout>
    578c:	f105 0018 	add.w	r0, r5, #24
    5790:	f001 fa78 	bl	6c84 <z_abort_timeout>
    5794:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    5798:	4628      	mov	r0, r5
    579a:	f7ff fdb5 	bl	5308 <ready_thread>
    579e:	e7d7      	b.n	5750 <z_thread_abort+0x50>
    57a0:	20000bd8 	.word	0x20000bd8

000057a4 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    57a4:	b538      	push	{r3, r4, r5, lr}
    57a6:	4604      	mov	r4, r0
	__asm__ volatile(
    57a8:	f04f 0320 	mov.w	r3, #32
    57ac:	f3ef 8511 	mrs	r5, BASEPRI
    57b0:	f383 8812 	msr	BASEPRI_MAX, r3
    57b4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    57b8:	f001 fa3a 	bl	6c30 <z_unpend_first_thread>

	if (thread != NULL) {
    57bc:	b148      	cbz	r0, 57d2 <z_impl_k_sem_give+0x2e>
    57be:	2200      	movs	r2, #0
    57c0:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    57c2:	f001 f9c1 	bl	6b48 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    57c6:	4629      	mov	r1, r5
    57c8:	4805      	ldr	r0, [pc, #20]	; (57e0 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    57ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    57ce:	f7ff bcd5 	b.w	517c <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    57d2:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    57d6:	429a      	cmp	r2, r3
    57d8:	bf18      	it	ne
    57da:	3301      	addne	r3, #1
    57dc:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    57de:	e7f2      	b.n	57c6 <z_impl_k_sem_give+0x22>
    57e0:	2000103c 	.word	0x2000103c

000057e4 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    57e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    57e6:	4614      	mov	r4, r2
    57e8:	461d      	mov	r5, r3
    57ea:	f04f 0320 	mov.w	r3, #32
    57ee:	f3ef 8111 	mrs	r1, BASEPRI
    57f2:	f383 8812 	msr	BASEPRI_MAX, r3
    57f6:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    57fa:	6883      	ldr	r3, [r0, #8]
    57fc:	b143      	cbz	r3, 5810 <z_impl_k_sem_take+0x2c>
		sem->count--;
    57fe:	3b01      	subs	r3, #1
    5800:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    5802:	f381 8811 	msr	BASEPRI, r1
    5806:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    580a:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    580c:	b003      	add	sp, #12
    580e:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    5810:	ea54 0305 	orrs.w	r3, r4, r5
    5814:	d106      	bne.n	5824 <z_impl_k_sem_take+0x40>
    5816:	f381 8811 	msr	BASEPRI, r1
    581a:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    581e:	f06f 000f 	mvn.w	r0, #15
    5822:	e7f3      	b.n	580c <z_impl_k_sem_take+0x28>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    5824:	4602      	mov	r2, r0
    5826:	e9cd 4500 	strd	r4, r5, [sp]
    582a:	4802      	ldr	r0, [pc, #8]	; (5834 <z_impl_k_sem_take+0x50>)
    582c:	f7ff fe00 	bl	5430 <z_pend_curr>
	return ret;
    5830:	e7ec      	b.n	580c <z_impl_k_sem_take+0x28>
    5832:	bf00      	nop
    5834:	2000103c 	.word	0x2000103c

00005838 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    5838:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    583c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    583e:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    5840:	2604      	movs	r6, #4
    5842:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    5844:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    5846:	7386      	strb	r6, [r0, #14]
	sys_dlist_init(&w->waitq);
    5848:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    584c:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    584e:	1dd6      	adds	r6, r2, #7
	list->tail = (sys_dnode_t *)list;
    5850:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5854:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    5856:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    5858:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    585c:	3720      	adds	r7, #32
	node->prev = NULL;
    585e:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    5862:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    5866:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    5868:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    586a:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    586c:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5870:	9202      	str	r2, [sp, #8]
    5872:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5874:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    5876:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    587a:	9200      	str	r2, [sp, #0]
    587c:	4642      	mov	r2, r8
{
    587e:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5880:	f7fc fe54 	bl	252c <arch_new_thread>
	if (!_current) {
    5884:	4b04      	ldr	r3, [pc, #16]	; (5898 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    5886:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    5888:	689b      	ldr	r3, [r3, #8]
    588a:	b103      	cbz	r3, 588e <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    588c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    588e:	6723      	str	r3, [r4, #112]	; 0x70
}
    5890:	4640      	mov	r0, r8
    5892:	b004      	add	sp, #16
    5894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5898:	20000bd8 	.word	0x20000bd8

0000589c <z_impl_k_thread_create>:
{
    589c:	b5f0      	push	{r4, r5, r6, r7, lr}
    589e:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    58a0:	2500      	movs	r5, #0
    58a2:	9505      	str	r5, [sp, #20]
    58a4:	9d10      	ldr	r5, [sp, #64]	; 0x40
    58a6:	9504      	str	r5, [sp, #16]
    58a8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    58aa:	9503      	str	r5, [sp, #12]
    58ac:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    58ae:	9502      	str	r5, [sp, #8]
{
    58b0:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    58b4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    58b6:	9501      	str	r5, [sp, #4]
    58b8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    58ba:	9500      	str	r5, [sp, #0]
{
    58bc:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    58be:	f7ff ffbb 	bl	5838 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    58c2:	1c7b      	adds	r3, r7, #1
    58c4:	bf08      	it	eq
    58c6:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    58ca:	d005      	beq.n	58d8 <z_impl_k_thread_create+0x3c>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    58cc:	ea56 0307 	orrs.w	r3, r6, r7
    58d0:	d105      	bne.n	58de <z_impl_k_thread_create+0x42>
	z_sched_start(thread);
    58d2:	4620      	mov	r0, r4
    58d4:	f7ff fd50 	bl	5378 <z_sched_start>
}
    58d8:	4620      	mov	r0, r4
    58da:	b007      	add	sp, #28
    58dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    58de:	4904      	ldr	r1, [pc, #16]	; (58f0 <z_impl_k_thread_create+0x54>)
    58e0:	4632      	mov	r2, r6
    58e2:	463b      	mov	r3, r7
    58e4:	f104 0018 	add.w	r0, r4, #24
    58e8:	f000 f8b2 	bl	5a50 <z_add_timeout>
    58ec:	e7f4      	b.n	58d8 <z_impl_k_thread_create+0x3c>
    58ee:	bf00      	nop
    58f0:	00006b69 	.word	0x00006b69

000058f4 <z_init_static_threads>:
{
    58f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    58f8:	4e2a      	ldr	r6, [pc, #168]	; (59a4 <z_init_static_threads+0xb0>)
    58fa:	4d2b      	ldr	r5, [pc, #172]	; (59a8 <z_init_static_threads+0xb4>)
{
    58fc:	b086      	sub	sp, #24
    58fe:	46b0      	mov	r8, r6
	_FOREACH_STATIC_THREAD(thread_data) {
    5900:	42b5      	cmp	r5, r6
    5902:	f105 0430 	add.w	r4, r5, #48	; 0x30
    5906:	d310      	bcc.n	592a <z_init_static_threads+0x36>
	k_sched_lock();
    5908:	f7ff fc4a 	bl	51a0 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    590c:	4c26      	ldr	r4, [pc, #152]	; (59a8 <z_init_static_threads+0xb4>)
    590e:	f8df a09c 	ldr.w	sl, [pc, #156]	; 59ac <z_init_static_threads+0xb8>
    5912:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    5916:	f240 36e7 	movw	r6, #999	; 0x3e7
    591a:	2700      	movs	r7, #0
    591c:	4544      	cmp	r4, r8
    591e:	d321      	bcc.n	5964 <z_init_static_threads+0x70>
}
    5920:	b006      	add	sp, #24
    5922:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	k_sched_unlock();
    5926:	f7ff be15 	b.w	5554 <k_sched_unlock>
		z_setup_new_thread(
    592a:	f854 3c04 	ldr.w	r3, [r4, #-4]
    592e:	9305      	str	r3, [sp, #20]
    5930:	f854 3c10 	ldr.w	r3, [r4, #-16]
    5934:	9304      	str	r3, [sp, #16]
    5936:	f854 3c14 	ldr.w	r3, [r4, #-20]
    593a:	9303      	str	r3, [sp, #12]
    593c:	f854 3c18 	ldr.w	r3, [r4, #-24]
    5940:	9302      	str	r3, [sp, #8]
    5942:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    5946:	9301      	str	r3, [sp, #4]
    5948:	f854 3c20 	ldr.w	r3, [r4, #-32]
    594c:	9300      	str	r3, [sp, #0]
    594e:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    5952:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    5956:	f7ff ff6f 	bl	5838 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    595a:	f854 3c30 	ldr.w	r3, [r4, #-48]
    595e:	655d      	str	r5, [r3, #84]	; 0x54
    5960:	4625      	mov	r5, r4
    5962:	e7cd      	b.n	5900 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    5964:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5966:	1c5a      	adds	r2, r3, #1
    5968:	d00d      	beq.n	5986 <z_init_static_threads+0x92>
					    K_MSEC(thread_data->init_delay));
    596a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    596e:	4630      	mov	r0, r6
    5970:	4639      	mov	r1, r7
    5972:	fbc9 0103 	smlal	r0, r1, r9, r3
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    5976:	42b9      	cmp	r1, r7
    5978:	bf08      	it	eq
    597a:	42b0      	cmpeq	r0, r6
			schedule_new_thread(thread_data->init_thread,
    597c:	6825      	ldr	r5, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    597e:	d104      	bne.n	598a <z_init_static_threads+0x96>
	z_sched_start(thread);
    5980:	4628      	mov	r0, r5
    5982:	f7ff fcf9 	bl	5378 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    5986:	3430      	adds	r4, #48	; 0x30
    5988:	e7c8      	b.n	591c <z_init_static_threads+0x28>
    598a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    598e:	2300      	movs	r3, #0
    5990:	f7fb fa2a 	bl	de8 <__aeabi_uldivmod>
    5994:	4602      	mov	r2, r0
    5996:	460b      	mov	r3, r1
    5998:	f105 0018 	add.w	r0, r5, #24
    599c:	4651      	mov	r1, sl
    599e:	f000 f857 	bl	5a50 <z_add_timeout>
    59a2:	e7f0      	b.n	5986 <z_init_static_threads+0x92>
    59a4:	200001f4 	.word	0x200001f4
    59a8:	200001f4 	.word	0x200001f4
    59ac:	00006b69 	.word	0x00006b69

000059b0 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    59b0:	4b03      	ldr	r3, [pc, #12]	; (59c0 <elapsed+0x10>)
    59b2:	681b      	ldr	r3, [r3, #0]
    59b4:	b90b      	cbnz	r3, 59ba <elapsed+0xa>
    59b6:	f7fe bac5 	b.w	3f44 <sys_clock_elapsed>
}
    59ba:	2000      	movs	r0, #0
    59bc:	4770      	bx	lr
    59be:	bf00      	nop
    59c0:	20000c0c 	.word	0x20000c0c

000059c4 <remove_timeout>:
{
    59c4:	b530      	push	{r4, r5, lr}
    59c6:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    59c8:	b168      	cbz	r0, 59e6 <remove_timeout+0x22>
    59ca:	4a0a      	ldr	r2, [pc, #40]	; (59f4 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    59cc:	6852      	ldr	r2, [r2, #4]
    59ce:	4290      	cmp	r0, r2
    59d0:	d009      	beq.n	59e6 <remove_timeout+0x22>
	if (next(t) != NULL) {
    59d2:	b143      	cbz	r3, 59e6 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    59d4:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    59d8:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    59dc:	1912      	adds	r2, r2, r4
    59de:	eb45 0101 	adc.w	r1, r5, r1
    59e2:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    59e6:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    59e8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    59ea:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    59ec:	2300      	movs	r3, #0
	node->prev = NULL;
    59ee:	e9c0 3300 	strd	r3, r3, [r0]
}
    59f2:	bd30      	pop	{r4, r5, pc}
    59f4:	20000170 	.word	0x20000170

000059f8 <next_timeout>:

static int32_t next_timeout(void)
{
    59f8:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    59fa:	4b13      	ldr	r3, [pc, #76]	; (5a48 <next_timeout+0x50>)
    59fc:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    59fe:	429c      	cmp	r4, r3
    5a00:	bf08      	it	eq
    5a02:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    5a04:	f7ff ffd4 	bl	59b0 <elapsed>
    5a08:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    5a0a:	b1bc      	cbz	r4, 5a3c <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    5a0c:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    5a10:	1b40      	subs	r0, r0, r5
    5a12:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    5a16:	2801      	cmp	r0, #1
    5a18:	f171 0300 	sbcs.w	r3, r1, #0
    5a1c:	db11      	blt.n	5a42 <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    5a1e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    5a22:	2300      	movs	r3, #0
    5a24:	4282      	cmp	r2, r0
    5a26:	eb73 0401 	sbcs.w	r4, r3, r1
    5a2a:	da00      	bge.n	5a2e <next_timeout+0x36>
    5a2c:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    5a2e:	4b07      	ldr	r3, [pc, #28]	; (5a4c <next_timeout+0x54>)
    5a30:	691b      	ldr	r3, [r3, #16]
    5a32:	b113      	cbz	r3, 5a3a <next_timeout+0x42>
    5a34:	4298      	cmp	r0, r3
    5a36:	bfa8      	it	ge
    5a38:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    5a3a:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    5a3c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    5a40:	e7f5      	b.n	5a2e <next_timeout+0x36>
    5a42:	2000      	movs	r0, #0
    5a44:	e7f3      	b.n	5a2e <next_timeout+0x36>
    5a46:	bf00      	nop
    5a48:	20000170 	.word	0x20000170
    5a4c:	20000bd8 	.word	0x20000bd8

00005a50 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5a50:	f1b3 3fff 	cmp.w	r3, #4294967295
    5a54:	bf08      	it	eq
    5a56:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    5a5a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5a5e:	4604      	mov	r4, r0
    5a60:	4692      	mov	sl, r2
    5a62:	469b      	mov	fp, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5a64:	d073      	beq.n	5b4e <z_add_timeout+0xfe>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    5a66:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    5a68:	f04f 0320 	mov.w	r3, #32
    5a6c:	f3ef 8511 	mrs	r5, BASEPRI
    5a70:	f383 8812 	msr	BASEPRI_MAX, r3
    5a74:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    5a78:	f06f 0301 	mvn.w	r3, #1
    5a7c:	ebb3 080a 	subs.w	r8, r3, sl
    5a80:	f04f 32ff 	mov.w	r2, #4294967295
    5a84:	eb62 090b 	sbc.w	r9, r2, fp
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    5a88:	f1b8 0f00 	cmp.w	r8, #0
    5a8c:	f179 0100 	sbcs.w	r1, r9, #0
    5a90:	db1c      	blt.n	5acc <z_add_timeout+0x7c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    5a92:	4830      	ldr	r0, [pc, #192]	; (5b54 <z_add_timeout+0x104>)
    5a94:	e9d0 1000 	ldrd	r1, r0, [r0]
    5a98:	1a5b      	subs	r3, r3, r1
    5a9a:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    5a9e:	ebb3 060a 	subs.w	r6, r3, sl
    5aa2:	eb62 070b 	sbc.w	r7, r2, fp
    5aa6:	2e01      	cmp	r6, #1
    5aa8:	f177 0300 	sbcs.w	r3, r7, #0
    5aac:	bfbc      	itt	lt
    5aae:	2601      	movlt	r6, #1
    5ab0:	2700      	movlt	r7, #0
    5ab2:	e9c4 6704 	strd	r6, r7, [r4, #16]
	return list->head == list;
    5ab6:	4a28      	ldr	r2, [pc, #160]	; (5b58 <z_add_timeout+0x108>)
    5ab8:	e9d2 3c00 	ldrd	r3, ip, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5abc:	4293      	cmp	r3, r2
    5abe:	d11e      	bne.n	5afe <z_add_timeout+0xae>
	node->prev = tail;
    5ac0:	e9c4 2c00 	strd	r2, ip, [r4]
	tail->next = node;
    5ac4:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    5ac8:	6054      	str	r4, [r2, #4]
}
    5aca:	e02d      	b.n	5b28 <z_add_timeout+0xd8>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    5acc:	f7ff ff70 	bl	59b0 <elapsed>
    5ad0:	f11a 0301 	adds.w	r3, sl, #1
    5ad4:	9300      	str	r3, [sp, #0]
    5ad6:	f14b 0300 	adc.w	r3, fp, #0
    5ada:	9301      	str	r3, [sp, #4]
    5adc:	e9dd 2300 	ldrd	r2, r3, [sp]
    5ae0:	1812      	adds	r2, r2, r0
    5ae2:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    5ae6:	e9c4 2304 	strd	r2, r3, [r4, #16]
    5aea:	e7e4      	b.n	5ab6 <z_add_timeout+0x66>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    5aec:	ebb6 0008 	subs.w	r0, r6, r8
    5af0:	eb67 0109 	sbc.w	r1, r7, r9
	return (node == list->tail) ? NULL : node->next;
    5af4:	4563      	cmp	r3, ip
    5af6:	e9c4 0104 	strd	r0, r1, [r4, #16]
    5afa:	d0e1      	beq.n	5ac0 <z_add_timeout+0x70>
    5afc:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    5afe:	2b00      	cmp	r3, #0
    5b00:	d0de      	beq.n	5ac0 <z_add_timeout+0x70>
			if (t->dticks > to->dticks) {
    5b02:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
    5b06:	e9d4 6704 	ldrd	r6, r7, [r4, #16]
    5b0a:	4546      	cmp	r6, r8
    5b0c:	eb77 0109 	sbcs.w	r1, r7, r9
    5b10:	daec      	bge.n	5aec <z_add_timeout+0x9c>
				t->dticks -= to->dticks;
    5b12:	ebb8 0006 	subs.w	r0, r8, r6
    5b16:	eb69 0107 	sbc.w	r1, r9, r7
    5b1a:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    5b1e:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    5b20:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    5b24:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    5b26:	605c      	str	r4, [r3, #4]
	return list->head == list;
    5b28:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5b2a:	4293      	cmp	r3, r2
    5b2c:	d00b      	beq.n	5b46 <z_add_timeout+0xf6>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    5b2e:	429c      	cmp	r4, r3
    5b30:	d109      	bne.n	5b46 <z_add_timeout+0xf6>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    5b32:	f7ff ff61 	bl	59f8 <next_timeout>

			if (next_time == 0 ||
    5b36:	b118      	cbz	r0, 5b40 <z_add_timeout+0xf0>
			    _current_cpu->slice_ticks != next_time) {
    5b38:	4b08      	ldr	r3, [pc, #32]	; (5b5c <z_add_timeout+0x10c>)
			if (next_time == 0 ||
    5b3a:	691b      	ldr	r3, [r3, #16]
    5b3c:	4283      	cmp	r3, r0
    5b3e:	d002      	beq.n	5b46 <z_add_timeout+0xf6>
				sys_clock_set_timeout(next_time, false);
    5b40:	2100      	movs	r1, #0
    5b42:	f7fe f9cf 	bl	3ee4 <sys_clock_set_timeout>
	__asm__ volatile(
    5b46:	f385 8811 	msr	BASEPRI, r5
    5b4a:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    5b4e:	b003      	add	sp, #12
    5b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5b54:	200004e8 	.word	0x200004e8
    5b58:	20000170 	.word	0x20000170
    5b5c:	20000bd8 	.word	0x20000bd8

00005b60 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    5b60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5b64:	4606      	mov	r6, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    5b66:	f7ff fb8d 	bl	5284 <z_time_slice>
	__asm__ volatile(
    5b6a:	f04f 0320 	mov.w	r3, #32
    5b6e:	f3ef 8411 	mrs	r4, BASEPRI
    5b72:	f383 8812 	msr	BASEPRI_MAX, r3
    5b76:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    5b7a:	4d2c      	ldr	r5, [pc, #176]	; (5c2c <sys_clock_announce+0xcc>)
    5b7c:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 5c30 <sys_clock_announce+0xd0>
	return list->head == list;
    5b80:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 5c34 <sys_clock_announce+0xd4>
    5b84:	602e      	str	r6, [r5, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    5b86:	4651      	mov	r1, sl
    5b88:	f8d5 c000 	ldr.w	ip, [r5]
    5b8c:	f8db 0000 	ldr.w	r0, [fp]
    5b90:	4662      	mov	r2, ip
    5b92:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5b94:	4558      	cmp	r0, fp
    5b96:	e9da 8900 	ldrd	r8, r9, [sl]
    5b9a:	e9cd 2300 	strd	r2, r3, [sp]
    5b9e:	d00d      	beq.n	5bbc <sys_clock_announce+0x5c>
    5ba0:	b160      	cbz	r0, 5bbc <sys_clock_announce+0x5c>
    5ba2:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    5ba6:	45b4      	cmp	ip, r6
    5ba8:	41bb      	sbcs	r3, r7
    5baa:	da1e      	bge.n	5bea <sys_clock_announce+0x8a>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    5bac:	9b00      	ldr	r3, [sp, #0]
    5bae:	ebb6 0c03 	subs.w	ip, r6, r3
    5bb2:	9b01      	ldr	r3, [sp, #4]
    5bb4:	eb67 0603 	sbc.w	r6, r7, r3
    5bb8:	e9c0 c604 	strd	ip, r6, [r0, #16]
	}

	curr_tick += announce_remaining;
    5bbc:	9b00      	ldr	r3, [sp, #0]
    5bbe:	eb13 0208 	adds.w	r2, r3, r8
    5bc2:	9b01      	ldr	r3, [sp, #4]
	announce_remaining = 0;
    5bc4:	f04f 0600 	mov.w	r6, #0
	curr_tick += announce_remaining;
    5bc8:	eb43 0309 	adc.w	r3, r3, r9
    5bcc:	e9c1 2300 	strd	r2, r3, [r1]
	announce_remaining = 0;
    5bd0:	602e      	str	r6, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    5bd2:	f7ff ff11 	bl	59f8 <next_timeout>
    5bd6:	4631      	mov	r1, r6
    5bd8:	f7fe f984 	bl	3ee4 <sys_clock_set_timeout>
	__asm__ volatile(
    5bdc:	f384 8811 	msr	BASEPRI, r4
    5be0:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    5be4:	b003      	add	sp, #12
    5be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    5bea:	eb18 0806 	adds.w	r8, r8, r6
		t->dticks = 0;
    5bee:	f04f 0200 	mov.w	r2, #0
    5bf2:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    5bf6:	eb49 79e6 	adc.w	r9, r9, r6, asr #31
		t->dticks = 0;
    5bfa:	e9c0 2304 	strd	r2, r3, [r0, #16]
		announce_remaining -= dt;
    5bfe:	ebac 0606 	sub.w	r6, ip, r6
		curr_tick += dt;
    5c02:	e9ca 8900 	strd	r8, r9, [sl]
		announce_remaining -= dt;
    5c06:	602e      	str	r6, [r5, #0]
		remove_timeout(t);
    5c08:	f7ff fedc 	bl	59c4 <remove_timeout>
    5c0c:	f384 8811 	msr	BASEPRI, r4
    5c10:	f3bf 8f6f 	isb	sy
		t->fn(t);
    5c14:	6883      	ldr	r3, [r0, #8]
    5c16:	4798      	blx	r3
	__asm__ volatile(
    5c18:	f04f 0320 	mov.w	r3, #32
    5c1c:	f3ef 8411 	mrs	r4, BASEPRI
    5c20:	f383 8812 	msr	BASEPRI_MAX, r3
    5c24:	f3bf 8f6f 	isb	sy

	/* Note that we need to use the underlying arch-specific lock
	 * implementation.  The "irq_lock()" API in SMP context is
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();
    5c28:	4901      	ldr	r1, [pc, #4]	; (5c30 <sys_clock_announce+0xd0>)
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    5c2a:	e7ad      	b.n	5b88 <sys_clock_announce+0x28>
    5c2c:	20000c0c 	.word	0x20000c0c
    5c30:	200004e8 	.word	0x200004e8
    5c34:	20000170 	.word	0x20000170

00005c38 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    5c38:	b510      	push	{r4, lr}
    5c3a:	f04f 0320 	mov.w	r3, #32
    5c3e:	f3ef 8411 	mrs	r4, BASEPRI
    5c42:	f383 8812 	msr	BASEPRI_MAX, r3
    5c46:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    5c4a:	f7fe f97b 	bl	3f44 <sys_clock_elapsed>
    5c4e:	4b06      	ldr	r3, [pc, #24]	; (5c68 <sys_clock_tick_get+0x30>)
    5c50:	e9d3 2300 	ldrd	r2, r3, [r3]
    5c54:	1812      	adds	r2, r2, r0
    5c56:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    5c5a:	f384 8811 	msr	BASEPRI, r4
    5c5e:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    5c62:	4610      	mov	r0, r2
    5c64:	4619      	mov	r1, r3
    5c66:	bd10      	pop	{r4, pc}
    5c68:	200004e8 	.word	0x200004e8

00005c6c <z_timer_expiration_handler>:
 * @param t  Timeout used by the timer.
 *
 * @return N/A
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    5c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c6e:	4604      	mov	r4, r0
	__asm__ volatile(
    5c70:	f04f 0320 	mov.w	r3, #32
    5c74:	f3ef 8511 	mrs	r5, BASEPRI
    5c78:	f383 8812 	msr	BASEPRI_MAX, r3
    5c7c:	f3bf 8f6f 	isb	sy

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    5c80:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
    5c84:	1c56      	adds	r6, r2, #1
    5c86:	f143 0700 	adc.w	r7, r3, #0
    5c8a:	2f00      	cmp	r7, #0
    5c8c:	bf08      	it	eq
    5c8e:	2e02      	cmpeq	r6, #2
    5c90:	d302      	bcc.n	5c98 <z_timer_expiration_handler+0x2c>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    5c92:	4917      	ldr	r1, [pc, #92]	; (5cf0 <z_timer_expiration_handler+0x84>)
    5c94:	f7ff fedc 	bl	5a50 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    5c98:	6b23      	ldr	r3, [r4, #48]	; 0x30
    5c9a:	3301      	adds	r3, #1
    5c9c:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    5c9e:	6a23      	ldr	r3, [r4, #32]
    5ca0:	b173      	cbz	r3, 5cc0 <z_timer_expiration_handler+0x54>
	__asm__ volatile(
    5ca2:	f385 8811 	msr	BASEPRI, r5
    5ca6:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    5caa:	6a23      	ldr	r3, [r4, #32]
    5cac:	4620      	mov	r0, r4
    5cae:	4798      	blx	r3
	__asm__ volatile(
    5cb0:	f04f 0320 	mov.w	r3, #32
    5cb4:	f3ef 8511 	mrs	r5, BASEPRI
    5cb8:	f383 8812 	msr	BASEPRI_MAX, r3
    5cbc:	f3bf 8f6f 	isb	sy
	return list->head == list;
    5cc0:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5cc4:	42a6      	cmp	r6, r4
    5cc6:	d000      	beq.n	5cca <z_timer_expiration_handler+0x5e>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    5cc8:	b926      	cbnz	r6, 5cd4 <z_timer_expiration_handler+0x68>
	__asm__ volatile(
    5cca:	f385 8811 	msr	BASEPRI, r5
    5cce:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    5cd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	z_unpend_thread_no_timeout(thread);
    5cd4:	4630      	mov	r0, r6
    5cd6:	f000 ff07 	bl	6ae8 <z_unpend_thread_no_timeout>
    5cda:	2300      	movs	r3, #0
    5cdc:	67b3      	str	r3, [r6, #120]	; 0x78
    5cde:	f385 8811 	msr	BASEPRI, r5
    5ce2:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    5ce6:	4630      	mov	r0, r6
}
    5ce8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_ready_thread(thread);
    5cec:	f000 bf2c 	b.w	6b48 <z_ready_thread>
    5cf0:	00005c6d 	.word	0x00005c6d

00005cf4 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    5cf4:	e92d 4f73 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, lr}
    5cf8:	4619      	mov	r1, r3
    5cfa:	4606      	mov	r6, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    5cfc:	1c4c      	adds	r4, r1, #1
{
    5cfe:	4610      	mov	r0, r2
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    5d00:	bf08      	it	eq
    5d02:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    5d06:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
    5d0a:	4680      	mov	r8, r0
    5d0c:	4689      	mov	r9, r1
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    5d0e:	d04c      	beq.n	5daa <z_impl_k_timer_start+0xb6>
    5d10:	461d      	mov	r5, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    5d12:	1c6b      	adds	r3, r5, #1
    5d14:	bf08      	it	eq
    5d16:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    5d1a:	4614      	mov	r4, r2
    5d1c:	d019      	beq.n	5d52 <z_impl_k_timer_start+0x5e>
    5d1e:	ea54 0305 	orrs.w	r3, r4, r5
    5d22:	d016      	beq.n	5d52 <z_impl_k_timer_start+0x5e>
	    Z_TICK_ABS(period.ticks) < 0) {
    5d24:	f06f 0301 	mvn.w	r3, #1
    5d28:	ebb3 0a02 	subs.w	sl, r3, r2
    5d2c:	f04f 33ff 	mov.w	r3, #4294967295
    5d30:	eb63 0b05 	sbc.w	fp, r3, r5
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    5d34:	f1ba 0f00 	cmp.w	sl, #0
    5d38:	f17b 0300 	sbcs.w	r3, fp, #0
    5d3c:	da09      	bge.n	5d52 <z_impl_k_timer_start+0x5e>
		period.ticks = MAX(period.ticks - 1, 1);
    5d3e:	f112 34ff 	adds.w	r4, r2, #4294967295
    5d42:	f145 35ff 	adc.w	r5, r5, #4294967295
    5d46:	2c01      	cmp	r4, #1
    5d48:	f175 0300 	sbcs.w	r3, r5, #0
    5d4c:	bfbc      	itt	lt
    5d4e:	2401      	movlt	r4, #1
    5d50:	2500      	movlt	r5, #0
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    5d52:	f06f 0301 	mvn.w	r3, #1
    5d56:	1a1b      	subs	r3, r3, r0
    5d58:	9300      	str	r3, [sp, #0]
    5d5a:	f04f 33ff 	mov.w	r3, #4294967295
    5d5e:	eb63 0301 	sbc.w	r3, r3, r1
    5d62:	9301      	str	r3, [sp, #4]
    5d64:	e9dd 2300 	ldrd	r2, r3, [sp]
    5d68:	2a00      	cmp	r2, #0
    5d6a:	f173 0300 	sbcs.w	r3, r3, #0
    5d6e:	da0c      	bge.n	5d8a <z_impl_k_timer_start+0x96>
		duration.ticks = MAX(duration.ticks - 1, 0);
    5d70:	f110 38ff 	adds.w	r8, r0, #4294967295
    5d74:	f141 39ff 	adc.w	r9, r1, #4294967295
    5d78:	f1b8 0f00 	cmp.w	r8, #0
    5d7c:	f179 0300 	sbcs.w	r3, r9, #0
    5d80:	bfbc      	itt	lt
    5d82:	f04f 0800 	movlt.w	r8, #0
    5d86:	f04f 0900 	movlt.w	r9, #0
	}

	(void)z_abort_timeout(&timer->timeout);
    5d8a:	4630      	mov	r0, r6
    5d8c:	f000 ff7a 	bl	6c84 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    5d90:	2300      	movs	r3, #0

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    5d92:	4907      	ldr	r1, [pc, #28]	; (5db0 <z_impl_k_timer_start+0xbc>)
	timer->status = 0U;
    5d94:	6333      	str	r3, [r6, #48]	; 0x30
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    5d96:	4642      	mov	r2, r8
    5d98:	464b      	mov	r3, r9
    5d9a:	4630      	mov	r0, r6
	timer->period = period;
    5d9c:	e9c6 450a 	strd	r4, r5, [r6, #40]	; 0x28
		     duration);
}
    5da0:	b002      	add	sp, #8
    5da2:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    5da6:	f7ff be53 	b.w	5a50 <z_add_timeout>
}
    5daa:	b002      	add	sp, #8
    5dac:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
    5db0:	00005c6d 	.word	0x00005c6d

00005db4 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    5db4:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    5db6:	4806      	ldr	r0, [pc, #24]	; (5dd0 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    5db8:	4a06      	ldr	r2, [pc, #24]	; (5dd4 <z_data_copy+0x20>)
    5dba:	4907      	ldr	r1, [pc, #28]	; (5dd8 <z_data_copy+0x24>)
    5dbc:	1a12      	subs	r2, r2, r0
    5dbe:	f000 fb88 	bl	64d2 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    5dc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    5dc6:	4a05      	ldr	r2, [pc, #20]	; (5ddc <z_data_copy+0x28>)
    5dc8:	4905      	ldr	r1, [pc, #20]	; (5de0 <z_data_copy+0x2c>)
    5dca:	4806      	ldr	r0, [pc, #24]	; (5de4 <z_data_copy+0x30>)
    5dcc:	f000 bb81 	b.w	64d2 <memcpy>
    5dd0:	20000000 	.word	0x20000000
    5dd4:	20000244 	.word	0x20000244
    5dd8:	000075cc 	.word	0x000075cc
    5ddc:	00000000 	.word	0x00000000
    5de0:	000075cc 	.word	0x000075cc
    5de4:	20000000 	.word	0x20000000

00005de8 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    5de8:	4a02      	ldr	r2, [pc, #8]	; (5df4 <boot_banner+0xc>)
    5dea:	4903      	ldr	r1, [pc, #12]	; (5df8 <boot_banner+0x10>)
    5dec:	4803      	ldr	r0, [pc, #12]	; (5dfc <boot_banner+0x14>)
    5dee:	f000 bb18 	b.w	6422 <printk>
    5df2:	bf00      	nop
    5df4:	00007286 	.word	0x00007286
    5df8:	00007596 	.word	0x00007596
    5dfc:	000075a5 	.word	0x000075a5

00005e00 <nrf_cc3xx_platform_init_no_rng>:
    5e00:	b510      	push	{r4, lr}
    5e02:	4c0a      	ldr	r4, [pc, #40]	; (5e2c <nrf_cc3xx_platform_init_no_rng+0x2c>)
    5e04:	6823      	ldr	r3, [r4, #0]
    5e06:	b11b      	cbz	r3, 5e10 <nrf_cc3xx_platform_init_no_rng+0x10>
    5e08:	2301      	movs	r3, #1
    5e0a:	6023      	str	r3, [r4, #0]
    5e0c:	2000      	movs	r0, #0
    5e0e:	bd10      	pop	{r4, pc}
    5e10:	f000 f8d6 	bl	5fc0 <CC_LibInitNoRng>
    5e14:	2800      	cmp	r0, #0
    5e16:	d0f7      	beq.n	5e08 <nrf_cc3xx_platform_init_no_rng+0x8>
    5e18:	3801      	subs	r0, #1
    5e1a:	2806      	cmp	r0, #6
    5e1c:	d803      	bhi.n	5e26 <nrf_cc3xx_platform_init_no_rng+0x26>
    5e1e:	4b04      	ldr	r3, [pc, #16]	; (5e30 <nrf_cc3xx_platform_init_no_rng+0x30>)
    5e20:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    5e24:	bd10      	pop	{r4, pc}
    5e26:	4803      	ldr	r0, [pc, #12]	; (5e34 <nrf_cc3xx_platform_init_no_rng+0x34>)
    5e28:	bd10      	pop	{r4, pc}
    5e2a:	bf00      	nop
    5e2c:	20000c10 	.word	0x20000c10
    5e30:	000071b0 	.word	0x000071b0
    5e34:	ffff8ffe 	.word	0xffff8ffe

00005e38 <nrf_cc3xx_platform_abort>:
    5e38:	f3bf 8f4f 	dsb	sy
    5e3c:	4905      	ldr	r1, [pc, #20]	; (5e54 <nrf_cc3xx_platform_abort+0x1c>)
    5e3e:	4b06      	ldr	r3, [pc, #24]	; (5e58 <nrf_cc3xx_platform_abort+0x20>)
    5e40:	68ca      	ldr	r2, [r1, #12]
    5e42:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5e46:	4313      	orrs	r3, r2
    5e48:	60cb      	str	r3, [r1, #12]
    5e4a:	f3bf 8f4f 	dsb	sy
    5e4e:	bf00      	nop
    5e50:	e7fd      	b.n	5e4e <nrf_cc3xx_platform_abort+0x16>
    5e52:	bf00      	nop
    5e54:	e000ed00 	.word	0xe000ed00
    5e58:	05fa0004 	.word	0x05fa0004

00005e5c <CC_PalAbort>:
    5e5c:	b4f0      	push	{r4, r5, r6, r7}
    5e5e:	4f09      	ldr	r7, [pc, #36]	; (5e84 <CC_PalAbort+0x28>)
    5e60:	4e09      	ldr	r6, [pc, #36]	; (5e88 <CC_PalAbort+0x2c>)
    5e62:	4c0a      	ldr	r4, [pc, #40]	; (5e8c <CC_PalAbort+0x30>)
    5e64:	4a0a      	ldr	r2, [pc, #40]	; (5e90 <CC_PalAbort+0x34>)
    5e66:	4d0b      	ldr	r5, [pc, #44]	; (5e94 <CC_PalAbort+0x38>)
    5e68:	490b      	ldr	r1, [pc, #44]	; (5e98 <CC_PalAbort+0x3c>)
    5e6a:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    5e6e:	603b      	str	r3, [r7, #0]
    5e70:	6852      	ldr	r2, [r2, #4]
    5e72:	6033      	str	r3, [r6, #0]
    5e74:	6023      	str	r3, [r4, #0]
    5e76:	2400      	movs	r4, #0
    5e78:	602b      	str	r3, [r5, #0]
    5e7a:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    5e7e:	bcf0      	pop	{r4, r5, r6, r7}
    5e80:	4710      	bx	r2
    5e82:	bf00      	nop
    5e84:	5002b400 	.word	0x5002b400
    5e88:	5002b404 	.word	0x5002b404
    5e8c:	5002b408 	.word	0x5002b408
    5e90:	20000178 	.word	0x20000178
    5e94:	5002b40c 	.word	0x5002b40c
    5e98:	5002a000 	.word	0x5002a000

00005e9c <nrf_cc3xx_platform_set_abort>:
    5e9c:	e9d0 1200 	ldrd	r1, r2, [r0]
    5ea0:	4b01      	ldr	r3, [pc, #4]	; (5ea8 <nrf_cc3xx_platform_set_abort+0xc>)
    5ea2:	e9c3 1200 	strd	r1, r2, [r3]
    5ea6:	4770      	bx	lr
    5ea8:	20000178 	.word	0x20000178

00005eac <mutex_free>:
    5eac:	b510      	push	{r4, lr}
    5eae:	4604      	mov	r4, r0
    5eb0:	b130      	cbz	r0, 5ec0 <mutex_free+0x14>
    5eb2:	6863      	ldr	r3, [r4, #4]
    5eb4:	06db      	lsls	r3, r3, #27
    5eb6:	d502      	bpl.n	5ebe <mutex_free+0x12>
    5eb8:	2300      	movs	r3, #0
    5eba:	6023      	str	r3, [r4, #0]
    5ebc:	6063      	str	r3, [r4, #4]
    5ebe:	bd10      	pop	{r4, pc}
    5ec0:	4b02      	ldr	r3, [pc, #8]	; (5ecc <mutex_free+0x20>)
    5ec2:	4803      	ldr	r0, [pc, #12]	; (5ed0 <mutex_free+0x24>)
    5ec4:	685b      	ldr	r3, [r3, #4]
    5ec6:	4798      	blx	r3
    5ec8:	e7f3      	b.n	5eb2 <mutex_free+0x6>
    5eca:	bf00      	nop
    5ecc:	20000178 	.word	0x20000178
    5ed0:	000071cc 	.word	0x000071cc

00005ed4 <mutex_unlock>:
    5ed4:	b168      	cbz	r0, 5ef2 <mutex_unlock+0x1e>
    5ed6:	6843      	ldr	r3, [r0, #4]
    5ed8:	b13b      	cbz	r3, 5eea <mutex_unlock+0x16>
    5eda:	06db      	lsls	r3, r3, #27
    5edc:	d507      	bpl.n	5eee <mutex_unlock+0x1a>
    5ede:	f3bf 8f5f 	dmb	sy
    5ee2:	2300      	movs	r3, #0
    5ee4:	6003      	str	r3, [r0, #0]
    5ee6:	4618      	mov	r0, r3
    5ee8:	4770      	bx	lr
    5eea:	4803      	ldr	r0, [pc, #12]	; (5ef8 <mutex_unlock+0x24>)
    5eec:	4770      	bx	lr
    5eee:	4803      	ldr	r0, [pc, #12]	; (5efc <mutex_unlock+0x28>)
    5ef0:	4770      	bx	lr
    5ef2:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    5ef6:	4770      	bx	lr
    5ef8:	ffff8fea 	.word	0xffff8fea
    5efc:	ffff8fe9 	.word	0xffff8fe9

00005f00 <mutex_init>:
    5f00:	b510      	push	{r4, lr}
    5f02:	4604      	mov	r4, r0
    5f04:	b120      	cbz	r0, 5f10 <mutex_init+0x10>
    5f06:	2200      	movs	r2, #0
    5f08:	2311      	movs	r3, #17
    5f0a:	6022      	str	r2, [r4, #0]
    5f0c:	6063      	str	r3, [r4, #4]
    5f0e:	bd10      	pop	{r4, pc}
    5f10:	4801      	ldr	r0, [pc, #4]	; (5f18 <mutex_init+0x18>)
    5f12:	f7ff ffa3 	bl	5e5c <CC_PalAbort>
    5f16:	e7f6      	b.n	5f06 <mutex_init+0x6>
    5f18:	000071f4 	.word	0x000071f4

00005f1c <mutex_lock>:
    5f1c:	b1c0      	cbz	r0, 5f50 <mutex_lock+0x34>
    5f1e:	6843      	ldr	r3, [r0, #4]
    5f20:	b1a3      	cbz	r3, 5f4c <mutex_lock+0x30>
    5f22:	06db      	lsls	r3, r3, #27
    5f24:	d510      	bpl.n	5f48 <mutex_lock+0x2c>
    5f26:	2201      	movs	r2, #1
    5f28:	f3bf 8f5b 	dmb	ish
    5f2c:	e850 3f00 	ldrex	r3, [r0]
    5f30:	e840 2100 	strex	r1, r2, [r0]
    5f34:	2900      	cmp	r1, #0
    5f36:	d1f9      	bne.n	5f2c <mutex_lock+0x10>
    5f38:	f3bf 8f5b 	dmb	ish
    5f3c:	2b01      	cmp	r3, #1
    5f3e:	d0f3      	beq.n	5f28 <mutex_lock+0xc>
    5f40:	f3bf 8f5f 	dmb	sy
    5f44:	2000      	movs	r0, #0
    5f46:	4770      	bx	lr
    5f48:	4803      	ldr	r0, [pc, #12]	; (5f58 <mutex_lock+0x3c>)
    5f4a:	4770      	bx	lr
    5f4c:	4803      	ldr	r0, [pc, #12]	; (5f5c <mutex_lock+0x40>)
    5f4e:	4770      	bx	lr
    5f50:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    5f54:	4770      	bx	lr
    5f56:	bf00      	nop
    5f58:	ffff8fe9 	.word	0xffff8fe9
    5f5c:	ffff8fea 	.word	0xffff8fea

00005f60 <nrf_cc3xx_platform_set_mutexes>:
    5f60:	b570      	push	{r4, r5, r6, lr}
    5f62:	e9d0 2300 	ldrd	r2, r3, [r0]
    5f66:	4c13      	ldr	r4, [pc, #76]	; (5fb4 <nrf_cc3xx_platform_set_mutexes+0x54>)
    5f68:	4d13      	ldr	r5, [pc, #76]	; (5fb8 <nrf_cc3xx_platform_set_mutexes+0x58>)
    5f6a:	e9c4 2300 	strd	r2, r3, [r4]
    5f6e:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    5f72:	e9c4 6302 	strd	r6, r3, [r4, #8]
    5f76:	4b11      	ldr	r3, [pc, #68]	; (5fbc <nrf_cc3xx_platform_set_mutexes+0x5c>)
    5f78:	6808      	ldr	r0, [r1, #0]
    5f7a:	6018      	str	r0, [r3, #0]
    5f7c:	6848      	ldr	r0, [r1, #4]
    5f7e:	6058      	str	r0, [r3, #4]
    5f80:	6888      	ldr	r0, [r1, #8]
    5f82:	6098      	str	r0, [r3, #8]
    5f84:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    5f88:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    5f8c:	60de      	str	r6, [r3, #12]
    5f8e:	6118      	str	r0, [r3, #16]
    5f90:	06cb      	lsls	r3, r1, #27
    5f92:	d50d      	bpl.n	5fb0 <nrf_cc3xx_platform_set_mutexes+0x50>
    5f94:	2300      	movs	r3, #0
    5f96:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    5f9a:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    5f9e:	f505 7088 	add.w	r0, r5, #272	; 0x110
    5fa2:	4790      	blx	r2
    5fa4:	6823      	ldr	r3, [r4, #0]
    5fa6:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    5faa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5fae:	4718      	bx	r3
    5fb0:	bd70      	pop	{r4, r5, r6, pc}
    5fb2:	bf00      	nop
    5fb4:	20000188 	.word	0x20000188
    5fb8:	2000103c 	.word	0x2000103c
    5fbc:	20000198 	.word	0x20000198

00005fc0 <CC_LibInitNoRng>:
    5fc0:	b510      	push	{r4, lr}
    5fc2:	f000 f833 	bl	602c <CC_HalInit>
    5fc6:	b120      	cbz	r0, 5fd2 <CC_LibInitNoRng+0x12>
    5fc8:	2403      	movs	r4, #3
    5fca:	f000 f867 	bl	609c <CC_PalTerminate>
    5fce:	4620      	mov	r0, r4
    5fd0:	bd10      	pop	{r4, pc}
    5fd2:	f000 f835 	bl	6040 <CC_PalInit>
    5fd6:	b990      	cbnz	r0, 5ffe <CC_LibInitNoRng+0x3e>
    5fd8:	f000 f8b0 	bl	613c <CC_PalPowerSaveModeSelect>
    5fdc:	b990      	cbnz	r0, 6004 <CC_LibInitNoRng+0x44>
    5fde:	4b0f      	ldr	r3, [pc, #60]	; (601c <CC_LibInitNoRng+0x5c>)
    5fe0:	681b      	ldr	r3, [r3, #0]
    5fe2:	0e1b      	lsrs	r3, r3, #24
    5fe4:	2bf0      	cmp	r3, #240	; 0xf0
    5fe6:	d108      	bne.n	5ffa <CC_LibInitNoRng+0x3a>
    5fe8:	4a0d      	ldr	r2, [pc, #52]	; (6020 <CC_LibInitNoRng+0x60>)
    5fea:	4b0e      	ldr	r3, [pc, #56]	; (6024 <CC_LibInitNoRng+0x64>)
    5fec:	6812      	ldr	r2, [r2, #0]
    5fee:	429a      	cmp	r2, r3
    5ff0:	d00a      	beq.n	6008 <CC_LibInitNoRng+0x48>
    5ff2:	2407      	movs	r4, #7
    5ff4:	f000 f81c 	bl	6030 <CC_HalTerminate>
    5ff8:	e7e7      	b.n	5fca <CC_LibInitNoRng+0xa>
    5ffa:	2406      	movs	r4, #6
    5ffc:	e7fa      	b.n	5ff4 <CC_LibInitNoRng+0x34>
    5ffe:	2404      	movs	r4, #4
    6000:	4620      	mov	r0, r4
    6002:	bd10      	pop	{r4, pc}
    6004:	2400      	movs	r4, #0
    6006:	e7f5      	b.n	5ff4 <CC_LibInitNoRng+0x34>
    6008:	2001      	movs	r0, #1
    600a:	f000 f897 	bl	613c <CC_PalPowerSaveModeSelect>
    600e:	4604      	mov	r4, r0
    6010:	2800      	cmp	r0, #0
    6012:	d1f7      	bne.n	6004 <CC_LibInitNoRng+0x44>
    6014:	4b04      	ldr	r3, [pc, #16]	; (6028 <CC_LibInitNoRng+0x68>)
    6016:	6018      	str	r0, [r3, #0]
    6018:	e7d9      	b.n	5fce <CC_LibInitNoRng+0xe>
    601a:	bf00      	nop
    601c:	5002b928 	.word	0x5002b928
    6020:	5002ba24 	.word	0x5002ba24
    6024:	20e00000 	.word	0x20e00000
    6028:	5002ba0c 	.word	0x5002ba0c

0000602c <CC_HalInit>:
    602c:	2000      	movs	r0, #0
    602e:	4770      	bx	lr

00006030 <CC_HalTerminate>:
    6030:	2000      	movs	r0, #0
    6032:	4770      	bx	lr

00006034 <CC_HalMaskInterrupt>:
    6034:	4b01      	ldr	r3, [pc, #4]	; (603c <CC_HalMaskInterrupt+0x8>)
    6036:	6018      	str	r0, [r3, #0]
    6038:	4770      	bx	lr
    603a:	bf00      	nop
    603c:	5002ba04 	.word	0x5002ba04

00006040 <CC_PalInit>:
    6040:	b510      	push	{r4, lr}
    6042:	4811      	ldr	r0, [pc, #68]	; (6088 <CC_PalInit+0x48>)
    6044:	f000 f848 	bl	60d8 <CC_PalMutexCreate>
    6048:	b100      	cbz	r0, 604c <CC_PalInit+0xc>
    604a:	bd10      	pop	{r4, pc}
    604c:	480f      	ldr	r0, [pc, #60]	; (608c <CC_PalInit+0x4c>)
    604e:	f000 f843 	bl	60d8 <CC_PalMutexCreate>
    6052:	2800      	cmp	r0, #0
    6054:	d1f9      	bne.n	604a <CC_PalInit+0xa>
    6056:	4c0e      	ldr	r4, [pc, #56]	; (6090 <CC_PalInit+0x50>)
    6058:	4620      	mov	r0, r4
    605a:	f000 f83d 	bl	60d8 <CC_PalMutexCreate>
    605e:	2800      	cmp	r0, #0
    6060:	d1f3      	bne.n	604a <CC_PalInit+0xa>
    6062:	4b0c      	ldr	r3, [pc, #48]	; (6094 <CC_PalInit+0x54>)
    6064:	480c      	ldr	r0, [pc, #48]	; (6098 <CC_PalInit+0x58>)
    6066:	601c      	str	r4, [r3, #0]
    6068:	f000 f836 	bl	60d8 <CC_PalMutexCreate>
    606c:	4601      	mov	r1, r0
    606e:	2800      	cmp	r0, #0
    6070:	d1eb      	bne.n	604a <CC_PalInit+0xa>
    6072:	f000 f82d 	bl	60d0 <CC_PalDmaInit>
    6076:	4604      	mov	r4, r0
    6078:	b108      	cbz	r0, 607e <CC_PalInit+0x3e>
    607a:	4620      	mov	r0, r4
    607c:	bd10      	pop	{r4, pc}
    607e:	f000 f83f 	bl	6100 <CC_PalPowerSaveModeInit>
    6082:	4620      	mov	r0, r4
    6084:	e7fa      	b.n	607c <CC_PalInit+0x3c>
    6086:	bf00      	nop
    6088:	200001d0 	.word	0x200001d0
    608c:	200001c4 	.word	0x200001c4
    6090:	200001cc 	.word	0x200001cc
    6094:	200001d4 	.word	0x200001d4
    6098:	200001c8 	.word	0x200001c8

0000609c <CC_PalTerminate>:
    609c:	b508      	push	{r3, lr}
    609e:	4808      	ldr	r0, [pc, #32]	; (60c0 <CC_PalTerminate+0x24>)
    60a0:	f000 f824 	bl	60ec <CC_PalMutexDestroy>
    60a4:	4807      	ldr	r0, [pc, #28]	; (60c4 <CC_PalTerminate+0x28>)
    60a6:	f000 f821 	bl	60ec <CC_PalMutexDestroy>
    60aa:	4807      	ldr	r0, [pc, #28]	; (60c8 <CC_PalTerminate+0x2c>)
    60ac:	f000 f81e 	bl	60ec <CC_PalMutexDestroy>
    60b0:	4806      	ldr	r0, [pc, #24]	; (60cc <CC_PalTerminate+0x30>)
    60b2:	f000 f81b 	bl	60ec <CC_PalMutexDestroy>
    60b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    60ba:	f000 b80b 	b.w	60d4 <CC_PalDmaTerminate>
    60be:	bf00      	nop
    60c0:	200001d0 	.word	0x200001d0
    60c4:	200001c4 	.word	0x200001c4
    60c8:	200001cc 	.word	0x200001cc
    60cc:	200001c8 	.word	0x200001c8

000060d0 <CC_PalDmaInit>:
    60d0:	2000      	movs	r0, #0
    60d2:	4770      	bx	lr

000060d4 <CC_PalDmaTerminate>:
    60d4:	4770      	bx	lr
    60d6:	bf00      	nop

000060d8 <CC_PalMutexCreate>:
    60d8:	b508      	push	{r3, lr}
    60da:	4b03      	ldr	r3, [pc, #12]	; (60e8 <CC_PalMutexCreate+0x10>)
    60dc:	6802      	ldr	r2, [r0, #0]
    60de:	681b      	ldr	r3, [r3, #0]
    60e0:	6810      	ldr	r0, [r2, #0]
    60e2:	4798      	blx	r3
    60e4:	2000      	movs	r0, #0
    60e6:	bd08      	pop	{r3, pc}
    60e8:	20000188 	.word	0x20000188

000060ec <CC_PalMutexDestroy>:
    60ec:	b508      	push	{r3, lr}
    60ee:	4b03      	ldr	r3, [pc, #12]	; (60fc <CC_PalMutexDestroy+0x10>)
    60f0:	6802      	ldr	r2, [r0, #0]
    60f2:	685b      	ldr	r3, [r3, #4]
    60f4:	6810      	ldr	r0, [r2, #0]
    60f6:	4798      	blx	r3
    60f8:	2000      	movs	r0, #0
    60fa:	bd08      	pop	{r3, pc}
    60fc:	20000188 	.word	0x20000188

00006100 <CC_PalPowerSaveModeInit>:
    6100:	b570      	push	{r4, r5, r6, lr}
    6102:	4c09      	ldr	r4, [pc, #36]	; (6128 <CC_PalPowerSaveModeInit+0x28>)
    6104:	4d09      	ldr	r5, [pc, #36]	; (612c <CC_PalPowerSaveModeInit+0x2c>)
    6106:	6920      	ldr	r0, [r4, #16]
    6108:	68ab      	ldr	r3, [r5, #8]
    610a:	4798      	blx	r3
    610c:	b118      	cbz	r0, 6116 <CC_PalPowerSaveModeInit+0x16>
    610e:	4b08      	ldr	r3, [pc, #32]	; (6130 <CC_PalPowerSaveModeInit+0x30>)
    6110:	4808      	ldr	r0, [pc, #32]	; (6134 <CC_PalPowerSaveModeInit+0x34>)
    6112:	685b      	ldr	r3, [r3, #4]
    6114:	4798      	blx	r3
    6116:	4a08      	ldr	r2, [pc, #32]	; (6138 <CC_PalPowerSaveModeInit+0x38>)
    6118:	68eb      	ldr	r3, [r5, #12]
    611a:	6920      	ldr	r0, [r4, #16]
    611c:	2100      	movs	r1, #0
    611e:	6011      	str	r1, [r2, #0]
    6120:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    6124:	4718      	bx	r3
    6126:	bf00      	nop
    6128:	20000198 	.word	0x20000198
    612c:	20000188 	.word	0x20000188
    6130:	20000178 	.word	0x20000178
    6134:	00007218 	.word	0x00007218
    6138:	20000c24 	.word	0x20000c24

0000613c <CC_PalPowerSaveModeSelect>:
    613c:	b570      	push	{r4, r5, r6, lr}
    613e:	4d1a      	ldr	r5, [pc, #104]	; (61a8 <CC_PalPowerSaveModeSelect+0x6c>)
    6140:	4e1a      	ldr	r6, [pc, #104]	; (61ac <CC_PalPowerSaveModeSelect+0x70>)
    6142:	4604      	mov	r4, r0
    6144:	68b2      	ldr	r2, [r6, #8]
    6146:	6928      	ldr	r0, [r5, #16]
    6148:	4790      	blx	r2
    614a:	b9f0      	cbnz	r0, 618a <CC_PalPowerSaveModeSelect+0x4e>
    614c:	b15c      	cbz	r4, 6166 <CC_PalPowerSaveModeSelect+0x2a>
    614e:	4c18      	ldr	r4, [pc, #96]	; (61b0 <CC_PalPowerSaveModeSelect+0x74>)
    6150:	6823      	ldr	r3, [r4, #0]
    6152:	b1ab      	cbz	r3, 6180 <CC_PalPowerSaveModeSelect+0x44>
    6154:	2b01      	cmp	r3, #1
    6156:	d01a      	beq.n	618e <CC_PalPowerSaveModeSelect+0x52>
    6158:	3b01      	subs	r3, #1
    615a:	6023      	str	r3, [r4, #0]
    615c:	6928      	ldr	r0, [r5, #16]
    615e:	68f3      	ldr	r3, [r6, #12]
    6160:	4798      	blx	r3
    6162:	2000      	movs	r0, #0
    6164:	bd70      	pop	{r4, r5, r6, pc}
    6166:	4c12      	ldr	r4, [pc, #72]	; (61b0 <CC_PalPowerSaveModeSelect+0x74>)
    6168:	6821      	ldr	r1, [r4, #0]
    616a:	b939      	cbnz	r1, 617c <CC_PalPowerSaveModeSelect+0x40>
    616c:	4b11      	ldr	r3, [pc, #68]	; (61b4 <CC_PalPowerSaveModeSelect+0x78>)
    616e:	4a12      	ldr	r2, [pc, #72]	; (61b8 <CC_PalPowerSaveModeSelect+0x7c>)
    6170:	2001      	movs	r0, #1
    6172:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    6176:	6813      	ldr	r3, [r2, #0]
    6178:	2b00      	cmp	r3, #0
    617a:	d1fc      	bne.n	6176 <CC_PalPowerSaveModeSelect+0x3a>
    617c:	3101      	adds	r1, #1
    617e:	6021      	str	r1, [r4, #0]
    6180:	68f3      	ldr	r3, [r6, #12]
    6182:	6928      	ldr	r0, [r5, #16]
    6184:	4798      	blx	r3
    6186:	2000      	movs	r0, #0
    6188:	bd70      	pop	{r4, r5, r6, pc}
    618a:	480c      	ldr	r0, [pc, #48]	; (61bc <CC_PalPowerSaveModeSelect+0x80>)
    618c:	bd70      	pop	{r4, r5, r6, pc}
    618e:	4a0a      	ldr	r2, [pc, #40]	; (61b8 <CC_PalPowerSaveModeSelect+0x7c>)
    6190:	6813      	ldr	r3, [r2, #0]
    6192:	2b00      	cmp	r3, #0
    6194:	d1fc      	bne.n	6190 <CC_PalPowerSaveModeSelect+0x54>
    6196:	4a07      	ldr	r2, [pc, #28]	; (61b4 <CC_PalPowerSaveModeSelect+0x78>)
    6198:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    619c:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    61a0:	f7ff ff48 	bl	6034 <CC_HalMaskInterrupt>
    61a4:	6823      	ldr	r3, [r4, #0]
    61a6:	e7d7      	b.n	6158 <CC_PalPowerSaveModeSelect+0x1c>
    61a8:	20000198 	.word	0x20000198
    61ac:	20000188 	.word	0x20000188
    61b0:	20000c24 	.word	0x20000c24
    61b4:	5002a000 	.word	0x5002a000
    61b8:	5002b910 	.word	0x5002b910
    61bc:	ffff8fe9 	.word	0xffff8fe9

000061c0 <encode_uint>:
{
    61c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    61c4:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    61c6:	78d3      	ldrb	r3, [r2, #3]
{
    61c8:	4614      	mov	r4, r2
	switch (specifier) {
    61ca:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    61cc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    61d0:	4606      	mov	r6, r0
    61d2:	460f      	mov	r7, r1
    61d4:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    61d6:	d02d      	beq.n	6234 <encode_uint+0x74>
    61d8:	d828      	bhi.n	622c <encode_uint+0x6c>
		return 16;
    61da:	2b58      	cmp	r3, #88	; 0x58
    61dc:	bf14      	ite	ne
    61de:	250a      	movne	r5, #10
    61e0:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    61e2:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    61e6:	46aa      	mov	sl, r5
    61e8:	f04f 0b00 	mov.w	fp, #0
    61ec:	4652      	mov	r2, sl
    61ee:	465b      	mov	r3, fp
    61f0:	4630      	mov	r0, r6
    61f2:	4639      	mov	r1, r7
    61f4:	f7fa fdf8 	bl	de8 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    61f8:	2a09      	cmp	r2, #9
    61fa:	b2d3      	uxtb	r3, r2
    61fc:	d81f      	bhi.n	623e <encode_uint+0x7e>
    61fe:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    6200:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6202:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    6204:	bf08      	it	eq
    6206:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6208:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    620c:	d301      	bcc.n	6212 <encode_uint+0x52>
    620e:	45c8      	cmp	r8, r9
    6210:	d812      	bhi.n	6238 <encode_uint+0x78>
	if (conv->flag_hash) {
    6212:	7823      	ldrb	r3, [r4, #0]
    6214:	069b      	lsls	r3, r3, #26
    6216:	d505      	bpl.n	6224 <encode_uint+0x64>
		if (radix == 8) {
    6218:	2d08      	cmp	r5, #8
    621a:	d116      	bne.n	624a <encode_uint+0x8a>
			conv->altform_0 = true;
    621c:	78a3      	ldrb	r3, [r4, #2]
    621e:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    6222:	70a3      	strb	r3, [r4, #2]
}
    6224:	4640      	mov	r0, r8
    6226:	b003      	add	sp, #12
    6228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    622c:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    6230:	2b70      	cmp	r3, #112	; 0x70
    6232:	e7d3      	b.n	61dc <encode_uint+0x1c>
	switch (specifier) {
    6234:	2508      	movs	r5, #8
    6236:	e7d4      	b.n	61e2 <encode_uint+0x22>
		value /= radix;
    6238:	4606      	mov	r6, r0
    623a:	460f      	mov	r7, r1
    623c:	e7d6      	b.n	61ec <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    623e:	9a01      	ldr	r2, [sp, #4]
    6240:	2a19      	cmp	r2, #25
    6242:	bf94      	ite	ls
    6244:	3337      	addls	r3, #55	; 0x37
    6246:	3357      	addhi	r3, #87	; 0x57
    6248:	e7da      	b.n	6200 <encode_uint+0x40>
		} else if (radix == 16) {
    624a:	2d10      	cmp	r5, #16
    624c:	d1ea      	bne.n	6224 <encode_uint+0x64>
			conv->altform_0c = true;
    624e:	78a3      	ldrb	r3, [r4, #2]
    6250:	f043 0310 	orr.w	r3, r3, #16
    6254:	e7e5      	b.n	6222 <encode_uint+0x62>

00006256 <outs>:
{
    6256:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    625a:	4607      	mov	r7, r0
    625c:	4688      	mov	r8, r1
    625e:	4615      	mov	r5, r2
    6260:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    6262:	4614      	mov	r4, r2
    6264:	42b4      	cmp	r4, r6
    6266:	eba4 0005 	sub.w	r0, r4, r5
    626a:	d302      	bcc.n	6272 <outs+0x1c>
    626c:	b93e      	cbnz	r6, 627e <outs+0x28>
    626e:	7823      	ldrb	r3, [r4, #0]
    6270:	b12b      	cbz	r3, 627e <outs+0x28>
		int rc = out((int)*sp++, ctx);
    6272:	f814 0b01 	ldrb.w	r0, [r4], #1
    6276:	4641      	mov	r1, r8
    6278:	47b8      	blx	r7
		if (rc < 0) {
    627a:	2800      	cmp	r0, #0
    627c:	daf2      	bge.n	6264 <outs+0xe>
}
    627e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006282 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    6282:	4770      	bx	lr

00006284 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    6284:	4603      	mov	r3, r0
    6286:	b158      	cbz	r0, 62a0 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    6288:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    628a:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    628e:	2a01      	cmp	r2, #1
    6290:	d003      	beq.n	629a <sys_notify_validate+0x16>
    6292:	2a03      	cmp	r2, #3
    6294:	d104      	bne.n	62a0 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    6296:	6802      	ldr	r2, [r0, #0]
    6298:	b112      	cbz	r2, 62a0 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    629a:	2000      	movs	r0, #0
    629c:	6098      	str	r0, [r3, #8]
    629e:	4770      	bx	lr
		return -EINVAL;
    62a0:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    62a4:	4770      	bx	lr

000062a6 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    62a6:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    62a8:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    62aa:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    62ae:	2a03      	cmp	r2, #3
    62b0:	f04f 0200 	mov.w	r2, #0
{
    62b4:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    62b6:	bf0c      	ite	eq
    62b8:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    62ba:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    62bc:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    62be:	4770      	bx	lr

000062c0 <abort_function>:
{
    62c0:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    62c2:	2000      	movs	r0, #0
    62c4:	f7fc f836 	bl	2334 <sys_reboot>

000062c8 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    62c8:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    62ca:	f013 0307 	ands.w	r3, r3, #7
    62ce:	d105      	bne.n	62dc <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    62d0:	6803      	ldr	r3, [r0, #0]
    62d2:	2b00      	cmp	r3, #0
		evt = EVT_START;
    62d4:	bf0c      	ite	eq
    62d6:	2000      	moveq	r0, #0
    62d8:	2003      	movne	r0, #3
    62da:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    62dc:	2b02      	cmp	r3, #2
    62de:	d105      	bne.n	62ec <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    62e0:	8b43      	ldrh	r3, [r0, #26]
    62e2:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    62e4:	bf14      	ite	ne
    62e6:	2000      	movne	r0, #0
    62e8:	2004      	moveq	r0, #4
    62ea:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    62ec:	2b01      	cmp	r3, #1
    62ee:	d105      	bne.n	62fc <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    62f0:	6803      	ldr	r3, [r0, #0]
    62f2:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    62f4:	bf0c      	ite	eq
    62f6:	2000      	moveq	r0, #0
    62f8:	2005      	movne	r0, #5
    62fa:	4770      	bx	lr
	int evt = EVT_NOP;
    62fc:	2000      	movs	r0, #0
}
    62fe:	4770      	bx	lr

00006300 <notify_one>:
{
    6300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6304:	460d      	mov	r5, r1
    6306:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    6308:	4619      	mov	r1, r3
    630a:	1d28      	adds	r0, r5, #4
{
    630c:	4690      	mov	r8, r2
    630e:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    6310:	f7ff ffc9 	bl	62a6 <sys_notify_finalize>
	if (cb) {
    6314:	4604      	mov	r4, r0
    6316:	b138      	cbz	r0, 6328 <notify_one+0x28>
		cb(mgr, cli, state, res);
    6318:	4633      	mov	r3, r6
    631a:	4642      	mov	r2, r8
    631c:	4629      	mov	r1, r5
    631e:	4638      	mov	r0, r7
    6320:	46a4      	mov	ip, r4
}
    6322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    6326:	4760      	bx	ip
}
    6328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000632c <transition_complete>:
{
    632c:	b410      	push	{r4}
	__asm__ volatile(
    632e:	f04f 0420 	mov.w	r4, #32
    6332:	f3ef 8211 	mrs	r2, BASEPRI
    6336:	f384 8812 	msr	BASEPRI_MAX, r4
    633a:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    633e:	6141      	str	r1, [r0, #20]
}
    6340:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    6342:	2101      	movs	r1, #1
    6344:	f7fb bde2 	b.w	1f0c <process_event>

00006348 <validate_args>:
{
    6348:	b510      	push	{r4, lr}
    634a:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    634c:	b140      	cbz	r0, 6360 <validate_args+0x18>
    634e:	b139      	cbz	r1, 6360 <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    6350:	1d08      	adds	r0, r1, #4
    6352:	f7ff ff97 	bl	6284 <sys_notify_validate>
	if ((rv == 0)
    6356:	b928      	cbnz	r0, 6364 <validate_args+0x1c>
	    && ((cli->notify.flags
    6358:	68a3      	ldr	r3, [r4, #8]
    635a:	f033 0303 	bics.w	r3, r3, #3
    635e:	d001      	beq.n	6364 <validate_args+0x1c>
		rv = -EINVAL;
    6360:	f06f 0015 	mvn.w	r0, #21
}
    6364:	bd10      	pop	{r4, pc}

00006366 <onoff_manager_init>:
{
    6366:	b538      	push	{r3, r4, r5, lr}
    6368:	460c      	mov	r4, r1
	if ((mgr == NULL)
    636a:	4605      	mov	r5, r0
    636c:	b158      	cbz	r0, 6386 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    636e:	b151      	cbz	r1, 6386 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    6370:	680b      	ldr	r3, [r1, #0]
    6372:	b143      	cbz	r3, 6386 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    6374:	684b      	ldr	r3, [r1, #4]
    6376:	b133      	cbz	r3, 6386 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    6378:	221c      	movs	r2, #28
    637a:	2100      	movs	r1, #0
    637c:	f000 f8b4 	bl	64e8 <memset>
    6380:	612c      	str	r4, [r5, #16]
	return 0;
    6382:	2000      	movs	r0, #0
}
    6384:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    6386:	f06f 0015 	mvn.w	r0, #21
    638a:	e7fb      	b.n	6384 <onoff_manager_init+0x1e>

0000638c <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    638c:	b570      	push	{r4, r5, r6, lr}
    638e:	4604      	mov	r4, r0
    6390:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    6392:	f7ff ffd9 	bl	6348 <validate_args>

	if (rv < 0) {
    6396:	1e05      	subs	r5, r0, #0
    6398:	db31      	blt.n	63fe <onoff_request+0x72>
    639a:	f04f 0320 	mov.w	r3, #32
    639e:	f3ef 8111 	mrs	r1, BASEPRI
    63a2:	f383 8812 	msr	BASEPRI_MAX, r3
    63a6:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    63aa:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    63ac:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    63ae:	f64f 75ff 	movw	r5, #65535	; 0xffff
    63b2:	42ab      	cmp	r3, r5
    63b4:	f000 0207 	and.w	r2, r0, #7
    63b8:	d02e      	beq.n	6418 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    63ba:	2a02      	cmp	r2, #2
    63bc:	d10e      	bne.n	63dc <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    63be:	3301      	adds	r3, #1
    63c0:	8363      	strh	r3, [r4, #26]
	rv = state;
    63c2:	4615      	mov	r5, r2
		notify = true;
    63c4:	2301      	movs	r3, #1
	__asm__ volatile(
    63c6:	f381 8811 	msr	BASEPRI, r1
    63ca:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    63ce:	b1b3      	cbz	r3, 63fe <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    63d0:	2300      	movs	r3, #0
    63d2:	4631      	mov	r1, r6
    63d4:	4620      	mov	r0, r4
    63d6:	f7ff ff93 	bl	6300 <notify_one>
    63da:	e010      	b.n	63fe <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    63dc:	0783      	lsls	r3, r0, #30
    63de:	d001      	beq.n	63e4 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    63e0:	2a06      	cmp	r2, #6
    63e2:	d10e      	bne.n	6402 <onoff_request+0x76>
	parent->next = child;
    63e4:	2300      	movs	r3, #0
    63e6:	6033      	str	r3, [r6, #0]
Z_GENLIST_APPEND(slist, snode)
    63e8:	6863      	ldr	r3, [r4, #4]
    63ea:	b993      	cbnz	r3, 6412 <onoff_request+0x86>
	list->head = node;
    63ec:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    63f0:	4615      	mov	r5, r2
    63f2:	b962      	cbnz	r2, 640e <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    63f4:	460a      	mov	r2, r1
    63f6:	4620      	mov	r0, r4
    63f8:	2102      	movs	r1, #2
    63fa:	f7fb fd87 	bl	1f0c <process_event>
		}
	}

	return rv;
}
    63fe:	4628      	mov	r0, r5
    6400:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    6402:	2a05      	cmp	r2, #5
    6404:	bf0c      	ite	eq
    6406:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    640a:	f06f 0504 	mvnne.w	r5, #4
    640e:	2300      	movs	r3, #0
    6410:	e7d9      	b.n	63c6 <onoff_request+0x3a>
	parent->next = child;
    6412:	601e      	str	r6, [r3, #0]
	list->tail = node;
    6414:	6066      	str	r6, [r4, #4]
}
    6416:	e7eb      	b.n	63f0 <onoff_request+0x64>
		rv = -EAGAIN;
    6418:	f06f 050a 	mvn.w	r5, #10
    641c:	e7f7      	b.n	640e <onoff_request+0x82>

0000641e <arch_printk_char_out>:
}
    641e:	2000      	movs	r0, #0
    6420:	4770      	bx	lr

00006422 <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    6422:	b40f      	push	{r0, r1, r2, r3}
    6424:	b507      	push	{r0, r1, r2, lr}
    6426:	a904      	add	r1, sp, #16
    6428:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    642c:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    642e:	f7fb ff73 	bl	2318 <vprintk>
	}
	va_end(ap);
}
    6432:	b003      	add	sp, #12
    6434:	f85d eb04 	ldr.w	lr, [sp], #4
    6438:	b004      	add	sp, #16
    643a:	4770      	bx	lr

0000643c <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    643c:	2200      	movs	r2, #0
    643e:	e9c0 2200 	strd	r2, r2, [r0]
    6442:	6082      	str	r2, [r0, #8]
}
    6444:	4770      	bx	lr

00006446 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    6446:	4604      	mov	r4, r0
    6448:	b508      	push	{r3, lr}
    644a:	4608      	mov	r0, r1
    644c:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    644e:	461a      	mov	r2, r3
    6450:	47a0      	blx	r4
	return z_impl_z_current_get();
    6452:	f7ff f94f 	bl	56f4 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    6456:	f7fc fa37 	bl	28c8 <z_impl_k_thread_abort>

0000645a <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    645a:	f000 bac6 	b.w	69ea <z_fatal_error>

0000645e <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    645e:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    6460:	6800      	ldr	r0, [r0, #0]
    6462:	f000 bac2 	b.w	69ea <z_fatal_error>

00006466 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    6466:	2100      	movs	r1, #0
    6468:	2001      	movs	r0, #1
    646a:	f7ff bff6 	b.w	645a <z_arm_fatal_error>

0000646e <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    646e:	b508      	push	{r3, lr}
	handler();
    6470:	f7fb ffb2 	bl	23d8 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    6474:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    6478:	f7fc b8a4 	b.w	25c4 <z_arm_exc_exit>

0000647c <_stdout_hook_default>:
}
    647c:	f04f 30ff 	mov.w	r0, #4294967295
    6480:	4770      	bx	lr

00006482 <fputc>:
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&c, *(uintptr_t *)&stream, K_SYSCALL_ZEPHYR_FPUTC);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_fputc(c, stream);
    6482:	f7fc bb07 	b.w	2a94 <z_impl_zephyr_fputc>

00006486 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    6486:	3901      	subs	r1, #1
    6488:	4603      	mov	r3, r0
    648a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    648e:	b90a      	cbnz	r2, 6494 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    6490:	701a      	strb	r2, [r3, #0]

	return dest;
}
    6492:	4770      	bx	lr
		*d = *s;
    6494:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    6498:	e7f7      	b.n	648a <strcpy+0x4>

0000649a <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    649a:	4603      	mov	r3, r0
	size_t n = 0;
    649c:	2000      	movs	r0, #0

	while (*s != '\0') {
    649e:	5c1a      	ldrb	r2, [r3, r0]
    64a0:	b902      	cbnz	r2, 64a4 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    64a2:	4770      	bx	lr
		n++;
    64a4:	3001      	adds	r0, #1
    64a6:	e7fa      	b.n	649e <strlen+0x4>

000064a8 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    64a8:	4603      	mov	r3, r0
	size_t n = 0;
    64aa:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    64ac:	5c1a      	ldrb	r2, [r3, r0]
    64ae:	b10a      	cbz	r2, 64b4 <strnlen+0xc>
    64b0:	4288      	cmp	r0, r1
    64b2:	d100      	bne.n	64b6 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    64b4:	4770      	bx	lr
		n++;
    64b6:	3001      	adds	r0, #1
    64b8:	e7f8      	b.n	64ac <strnlen+0x4>

000064ba <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    64ba:	1e43      	subs	r3, r0, #1
    64bc:	3901      	subs	r1, #1
    64be:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    64c2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    64c6:	4282      	cmp	r2, r0
    64c8:	d101      	bne.n	64ce <strcmp+0x14>
    64ca:	2a00      	cmp	r2, #0
    64cc:	d1f7      	bne.n	64be <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    64ce:	1a10      	subs	r0, r2, r0
    64d0:	4770      	bx	lr

000064d2 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    64d2:	b510      	push	{r4, lr}
    64d4:	1e43      	subs	r3, r0, #1
    64d6:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    64d8:	4291      	cmp	r1, r2
    64da:	d100      	bne.n	64de <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    64dc:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    64de:	f811 4b01 	ldrb.w	r4, [r1], #1
    64e2:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    64e6:	e7f7      	b.n	64d8 <memcpy+0x6>

000064e8 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    64e8:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    64ea:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    64ec:	4603      	mov	r3, r0
	while (n > 0) {
    64ee:	4293      	cmp	r3, r2
    64f0:	d100      	bne.n	64f4 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    64f2:	4770      	bx	lr
		*(d_byte++) = c_byte;
    64f4:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    64f8:	e7f9      	b.n	64ee <memset+0x6>

000064fa <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    64fa:	b084      	sub	sp, #16
    64fc:	ab04      	add	r3, sp, #16
    64fe:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    6502:	f89d 3004 	ldrb.w	r3, [sp, #4]
    6506:	2b06      	cmp	r3, #6
    6508:	d108      	bne.n	651c <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    650a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    650e:	2201      	movs	r2, #1
    6510:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    6514:	f3bf 8f4f 	dsb	sy
        __WFE();
    6518:	bf20      	wfe
    while (true)
    651a:	e7fd      	b.n	6518 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    651c:	b004      	add	sp, #16
    651e:	4770      	bx	lr

00006520 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    6520:	b084      	sub	sp, #16
    6522:	ab04      	add	r3, sp, #16
    6524:	e903 0007 	stmdb	r3, {r0, r1, r2}
    6528:	2300      	movs	r3, #0
    652a:	f383 8811 	msr	BASEPRI, r3
    652e:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    6532:	b004      	add	sp, #16
    6534:	4770      	bx	lr

00006536 <adc_context_on_timer_expired>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    6536:	f1a0 0308 	sub.w	r3, r0, #8
    653a:	f3bf 8f5b 	dmb	ish
    653e:	e853 2f00 	ldrex	r2, [r3]
    6542:	1c51      	adds	r1, r2, #1
    6544:	e843 1c00 	strex	ip, r1, [r3]
    6548:	f1bc 0f00 	cmp.w	ip, #0
    654c:	d1f7      	bne.n	653e <adc_context_on_timer_expired+0x8>
    654e:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&ctx->sampling_requested) == 0) {
    6552:	b91a      	cbnz	r2, 655c <adc_context_on_timer_expired+0x26>
		adc_context_start_sampling(ctx);
    6554:	f890 006e 	ldrb.w	r0, [r0, #110]	; 0x6e
    6558:	f7fc bafa 	b.w	2b50 <adc_context_start_sampling.isra.0>
		ctx->status = -EBUSY;
    655c:	f06f 030f 	mvn.w	r3, #15
    6560:	6583      	str	r3, [r0, #88]	; 0x58
}
    6562:	4770      	bx	lr

00006564 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    6564:	6902      	ldr	r2, [r0, #16]
    6566:	b2cb      	uxtb	r3, r1
    6568:	210c      	movs	r1, #12
    656a:	fb03 2101 	mla	r1, r3, r1, r2
    656e:	6c08      	ldr	r0, [r1, #64]	; 0x40
}
    6570:	f000 0007 	and.w	r0, r0, #7
    6574:	4770      	bx	lr

00006576 <set_off_state>:
	__asm__ volatile(
    6576:	f04f 0320 	mov.w	r3, #32
    657a:	f3ef 8211 	mrs	r2, BASEPRI
    657e:	f383 8812 	msr	BASEPRI_MAX, r3
    6582:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    6586:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    6588:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    658c:	d001      	beq.n	6592 <set_off_state+0x1c>
    658e:	428b      	cmp	r3, r1
    6590:	d107      	bne.n	65a2 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    6592:	2301      	movs	r3, #1
    6594:	6003      	str	r3, [r0, #0]
	int err = 0;
    6596:	2000      	movs	r0, #0
	__asm__ volatile(
    6598:	f382 8811 	msr	BASEPRI, r2
    659c:	f3bf 8f6f 	isb	sy
}
    65a0:	4770      	bx	lr
		err = -EPERM;
    65a2:	f04f 30ff 	mov.w	r0, #4294967295
    65a6:	e7f7      	b.n	6598 <set_off_state+0x22>

000065a8 <set_starting_state>:
{
    65a8:	b510      	push	{r4, lr}
	__asm__ volatile(
    65aa:	f04f 0320 	mov.w	r3, #32
    65ae:	f3ef 8211 	mrs	r2, BASEPRI
    65b2:	f383 8812 	msr	BASEPRI_MAX, r3
    65b6:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    65ba:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    65bc:	f003 0407 	and.w	r4, r3, #7
    65c0:	2c01      	cmp	r4, #1
    65c2:	d106      	bne.n	65d2 <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    65c4:	6001      	str	r1, [r0, #0]
	int err = 0;
    65c6:	2000      	movs	r0, #0
	__asm__ volatile(
    65c8:	f382 8811 	msr	BASEPRI, r2
    65cc:	f3bf 8f6f 	isb	sy
}
    65d0:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    65d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    65d6:	428b      	cmp	r3, r1
		err = -EALREADY;
    65d8:	bf14      	ite	ne
    65da:	f04f 30ff 	movne.w	r0, #4294967295
    65de:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    65e2:	e7f1      	b.n	65c8 <set_starting_state+0x20>

000065e4 <set_on_state>:
	__asm__ volatile(
    65e4:	f04f 0320 	mov.w	r3, #32
    65e8:	f3ef 8211 	mrs	r2, BASEPRI
    65ec:	f383 8812 	msr	BASEPRI_MAX, r3
    65f0:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    65f4:	6803      	ldr	r3, [r0, #0]
    65f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    65fa:	f043 0302 	orr.w	r3, r3, #2
    65fe:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    6600:	f382 8811 	msr	BASEPRI, r2
    6604:	f3bf 8f6f 	isb	sy
}
    6608:	4770      	bx	lr

0000660a <onoff_started_callback>:
	return &data->mgr[type];
    660a:	6900      	ldr	r0, [r0, #16]
{
    660c:	b410      	push	{r4}
	return &data->mgr[type];
    660e:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    6610:	241c      	movs	r4, #28
    6612:	fb03 0004 	mla	r0, r3, r4, r0
    6616:	2100      	movs	r1, #0
}
    6618:	bc10      	pop	{r4}
	notify(mgr, 0);
    661a:	4710      	bx	r2

0000661c <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    661c:	2000      	movs	r0, #0
    661e:	f7fd bcab 	b.w	3f78 <nrfx_clock_start>

00006622 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    6622:	2000      	movs	r0, #0
    6624:	f7fd bcda 	b.w	3fdc <nrfx_clock_stop>

00006628 <blocking_start_callback>:
{
    6628:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    662a:	f7ff b8bb 	b.w	57a4 <z_impl_k_sem_give>

0000662e <api_stop>:
{
    662e:	b538      	push	{r3, r4, r5, lr}
    6630:	b2cc      	uxtb	r4, r1
	err = set_off_state(&subdata->flags, ctx);
    6632:	230c      	movs	r3, #12
{
    6634:	4605      	mov	r5, r0
	err = set_off_state(&subdata->flags, ctx);
    6636:	4363      	muls	r3, r4
    6638:	6900      	ldr	r0, [r0, #16]
    663a:	3340      	adds	r3, #64	; 0x40
    663c:	2180      	movs	r1, #128	; 0x80
    663e:	4418      	add	r0, r3
    6640:	f7ff ff99 	bl	6576 <set_off_state>
	if (err < 0) {
    6644:	2800      	cmp	r0, #0
    6646:	db05      	blt.n	6654 <api_stop+0x26>
	get_sub_config(dev, type)->stop();
    6648:	6869      	ldr	r1, [r5, #4]
    664a:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    664e:	6863      	ldr	r3, [r4, #4]
    6650:	4798      	blx	r3
	return 0;
    6652:	2000      	movs	r0, #0
}
    6654:	bd38      	pop	{r3, r4, r5, pc}

00006656 <api_start>:
{
    6656:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    665a:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    665c:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    665e:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    6660:	436f      	muls	r7, r5
{
    6662:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    6664:	f107 0040 	add.w	r0, r7, #64	; 0x40
    6668:	2180      	movs	r1, #128	; 0x80
    666a:	4420      	add	r0, r4
{
    666c:	4690      	mov	r8, r2
    666e:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    6670:	f7ff ff9a 	bl	65a8 <set_starting_state>
	if (err < 0) {
    6674:	2800      	cmp	r0, #0
    6676:	db07      	blt.n	6688 <api_start+0x32>
	subdata->cb = cb;
    6678:	443c      	add	r4, r7
	subdata->user_data = user_data;
    667a:	e9c4 890e 	strd	r8, r9, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    667e:	6873      	ldr	r3, [r6, #4]
    6680:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    6684:	4798      	blx	r3
	return 0;
    6686:	2000      	movs	r0, #0
}
    6688:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000668c <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    668c:	6843      	ldr	r3, [r0, #4]
    668e:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    6690:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    6694:	600b      	str	r3, [r1, #0]
}
    6696:	2000      	movs	r0, #0
    6698:	4770      	bx	lr

0000669a <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    669a:	6843      	ldr	r3, [r0, #4]
    669c:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    669e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    66a2:	4042      	eors	r2, r0
    66a4:	400a      	ands	r2, r1
    66a6:	4042      	eors	r2, r0
    p_reg->OUT = value;
    66a8:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    66ac:	2000      	movs	r0, #0
    66ae:	4770      	bx	lr

000066b0 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    66b0:	6843      	ldr	r3, [r0, #4]
    66b2:	685b      	ldr	r3, [r3, #4]
}
    66b4:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    66b6:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    66ba:	4770      	bx	lr

000066bc <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    66bc:	6843      	ldr	r3, [r0, #4]
    66be:	685b      	ldr	r3, [r3, #4]
}
    66c0:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    66c2:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    66c6:	4770      	bx	lr

000066c8 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    66c8:	6843      	ldr	r3, [r0, #4]
    66ca:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    66cc:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    66d0:	404b      	eors	r3, r1
    p_reg->OUT = value;
    66d2:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    66d6:	2000      	movs	r0, #0
    66d8:	4770      	bx	lr

000066da <gpio_nrfx_manage_callback>:
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    66da:	6903      	ldr	r3, [r0, #16]
Z_GENLIST_IS_EMPTY(slist)
    66dc:	6858      	ldr	r0, [r3, #4]
{
    66de:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    66e0:	b158      	cbz	r0, 66fa <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    66e2:	2400      	movs	r4, #0
    66e4:	4281      	cmp	r1, r0
    66e6:	d113      	bne.n	6710 <gpio_nrfx_manage_callback+0x36>
Z_GENLIST_REMOVE(slist, snode)
    66e8:	6808      	ldr	r0, [r1, #0]
    66ea:	b95c      	cbnz	r4, 6704 <gpio_nrfx_manage_callback+0x2a>
    66ec:	689c      	ldr	r4, [r3, #8]
	list->head = node;
    66ee:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    66f0:	42a1      	cmp	r1, r4
    66f2:	d100      	bne.n	66f6 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    66f4:	6098      	str	r0, [r3, #8]
	parent->next = child;
    66f6:	2000      	movs	r0, #0
    66f8:	6008      	str	r0, [r1, #0]
	if (set) {
    66fa:	b972      	cbnz	r2, 671a <gpio_nrfx_manage_callback+0x40>
	return 0;
    66fc:	2000      	movs	r0, #0
}
    66fe:	bd30      	pop	{r4, r5, pc}
    6700:	4628      	mov	r0, r5
    6702:	e7ef      	b.n	66e4 <gpio_nrfx_manage_callback+0xa>
    6704:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    6706:	6898      	ldr	r0, [r3, #8]
    6708:	4281      	cmp	r1, r0
	list->tail = node;
    670a:	bf08      	it	eq
    670c:	609c      	streq	r4, [r3, #8]
}
    670e:	e7f2      	b.n	66f6 <gpio_nrfx_manage_callback+0x1c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    6710:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    6712:	4604      	mov	r4, r0
    6714:	2d00      	cmp	r5, #0
    6716:	d1f3      	bne.n	6700 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    6718:	b13a      	cbz	r2, 672a <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_PREPEND(slist, snode)
    671a:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    671c:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    671e:	6898      	ldr	r0, [r3, #8]
	list->head = node;
    6720:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    6722:	2800      	cmp	r0, #0
    6724:	d1ea      	bne.n	66fc <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    6726:	6099      	str	r1, [r3, #8]
}
    6728:	e7e9      	b.n	66fe <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    672a:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    672e:	e7e6      	b.n	66fe <gpio_nrfx_manage_callback+0x24>

00006730 <any_other_channel_is_active>:
{
    6730:	b530      	push	{r4, r5, lr}
    6732:	2300      	movs	r3, #0
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    6734:	1d0c      	adds	r4, r1, #4
		if (i != channel && pwm_channel_is_active(i, data)) {
    6736:	b2da      	uxtb	r2, r3
    6738:	4282      	cmp	r2, r0
    673a:	d007      	beq.n	674c <any_other_channel_is_active+0x1c>
	uint16_t pulse_cycle =
    673c:	f834 2013 	ldrh.w	r2, [r4, r3, lsl #1]
    6740:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    6744:	b112      	cbz	r2, 674c <any_other_channel_is_active+0x1c>
    6746:	898d      	ldrh	r5, [r1, #12]
    6748:	4295      	cmp	r5, r2
    674a:	d804      	bhi.n	6756 <any_other_channel_is_active+0x26>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    674c:	3301      	adds	r3, #1
    674e:	2b04      	cmp	r3, #4
    6750:	d1f1      	bne.n	6736 <any_other_channel_is_active+0x6>
	return false;
    6752:	2000      	movs	r0, #0
}
    6754:	bd30      	pop	{r4, r5, pc}
			return true;
    6756:	2001      	movs	r0, #1
    6758:	e7fc      	b.n	6754 <any_other_channel_is_active+0x24>

0000675a <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    675a:	6843      	ldr	r3, [r0, #4]
    675c:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    675e:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    6762:	05d1      	lsls	r1, r2, #23
    6764:	d518      	bpl.n	6798 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6766:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    676a:	b1aa      	cbz	r2, 6798 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    676c:	f04f 0120 	mov.w	r1, #32
    6770:	f3ef 8211 	mrs	r2, BASEPRI
    6774:	f381 8812 	msr	BASEPRI_MAX, r1
    6778:	f3bf 8f6f 	isb	sy
    677c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    6780:	b131      	cbz	r1, 6790 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6782:	2100      	movs	r1, #0
    6784:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    6788:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    678c:	2101      	movs	r1, #1
    678e:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    6790:	f382 8811 	msr	BASEPRI, r2
    6794:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6798:	6842      	ldr	r2, [r0, #4]
    679a:	6852      	ldr	r2, [r2, #4]
    679c:	06d2      	lsls	r2, r2, #27
    679e:	d515      	bpl.n	67cc <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    67a0:	f04f 0120 	mov.w	r1, #32
    67a4:	f3ef 8211 	mrs	r2, BASEPRI
    67a8:	f381 8812 	msr	BASEPRI_MAX, r1
    67ac:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    67b0:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    67b4:	b111      	cbz	r1, 67bc <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    67b6:	2100      	movs	r1, #0
    67b8:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    67bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    67c0:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    67c4:	f382 8811 	msr	BASEPRI, r2
    67c8:	f3bf 8f6f 	isb	sy
}
    67cc:	4770      	bx	lr

000067ce <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    67ce:	6902      	ldr	r2, [r0, #16]
{
    67d0:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    67d2:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    67d6:	e883 0003 	stmia.w	r3, {r0, r1}
}
    67da:	2000      	movs	r0, #0
    67dc:	4770      	bx	lr

000067de <uarte_nrfx_err_check>:
	return config->uarte_regs;
    67de:	6843      	ldr	r3, [r0, #4]
    67e0:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    67e2:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    67e6:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    67ea:	4770      	bx	lr

000067ec <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    67ec:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    67ee:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    67f0:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    67f4:	b940      	cbnz	r0, 6808 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    67f6:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    67f8:	0792      	lsls	r2, r2, #30
    67fa:	d406      	bmi.n	680a <is_tx_ready+0x1e>
    67fc:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    6800:	3800      	subs	r0, #0
    6802:	bf18      	it	ne
    6804:	2001      	movne	r0, #1
    6806:	4770      	bx	lr
    6808:	2001      	movs	r0, #1
}
    680a:	4770      	bx	lr

0000680c <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    680c:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    680e:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    6810:	681b      	ldr	r3, [r3, #0]
    6812:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    6816:	b148      	cbz	r0, 682c <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    6818:	7c52      	ldrb	r2, [r2, #17]
    681a:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    681c:	2000      	movs	r0, #0
    681e:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    6822:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6826:	2201      	movs	r2, #1
    6828:	601a      	str	r2, [r3, #0]
	return 0;
    682a:	4770      	bx	lr
		return -1;
    682c:	f04f 30ff 	mov.w	r0, #4294967295
}
    6830:	4770      	bx	lr

00006832 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    6832:	b510      	push	{r4, lr}
    6834:	2200      	movs	r2, #0
    6836:	4604      	mov	r4, r0
    6838:	2101      	movs	r1, #1
    683a:	2002      	movs	r0, #2
    683c:	f7fb fe28 	bl	2490 <z_arm_irq_priority_set>
    6840:	2002      	movs	r0, #2
    6842:	f7fb fe07 	bl	2454 <arch_irq_enable>
    6846:	4620      	mov	r0, r4
    6848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    684c:	f7fd b89a 	b.w	3984 <uarte_instance_init.isra.0>

00006850 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    6850:	b510      	push	{r4, lr}
    6852:	2200      	movs	r2, #0
    6854:	4604      	mov	r4, r0
    6856:	2101      	movs	r1, #1
    6858:	2028      	movs	r0, #40	; 0x28
    685a:	f7fb fe19 	bl	2490 <z_arm_irq_priority_set>
    685e:	2028      	movs	r0, #40	; 0x28
    6860:	f7fb fdf8 	bl	2454 <arch_irq_enable>
    6864:	4620      	mov	r0, r4
    6866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    686a:	f7fd b88b 	b.w	3984 <uarte_instance_init.isra.0>

0000686e <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    686e:	4770      	bx	lr

00006870 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    6870:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    6872:	2000      	movs	r0, #0
    6874:	f7fc f94c 	bl	2b10 <sys_arch_reboot>

00006878 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    6878:	f7ff bac2 	b.w	5e00 <nrf_cc3xx_platform_init_no_rng>

0000687c <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    687c:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    687e:	f7fb fa7b 	bl	1d78 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    6882:	f7fb fb2d 	bl	1ee0 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    6886:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    688a:	f7ff bab9 	b.w	5e00 <nrf_cc3xx_platform_init_no_rng>

0000688e <nrfx_clock_enable>:
{
    688e:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    6890:	2000      	movs	r0, #0
    6892:	f7fb fdef 	bl	2474 <arch_irq_is_enabled>
    6896:	b918      	cbnz	r0, 68a0 <nrfx_clock_enable+0x12>
}
    6898:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    689c:	f7fb bdda 	b.w	2454 <arch_irq_enable>
    68a0:	bd08      	pop	{r3, pc}

000068a2 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    68a2:	4700      	bx	r0

000068a4 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    68a4:	f000 ba34 	b.w	6d10 <z_impl_k_busy_wait>

000068a8 <nrf_gpio_reconfigure>:
{
    68a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    68aa:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    68ac:	a801      	add	r0, sp, #4
{
    68ae:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
    68b2:	4617      	mov	r7, r2
    68b4:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    68b6:	f7fd fc51 	bl	415c <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    68ba:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    68bc:	2f00      	cmp	r7, #0
    68be:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    68c2:	bf14      	ite	ne
    68c4:	2302      	movne	r3, #2
    68c6:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    68c8:	2900      	cmp	r1, #0
    68ca:	bf18      	it	ne
    68cc:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    68d0:	2d00      	cmp	r5, #0
    68d2:	bf14      	ite	ne
    68d4:	f04f 0c0c 	movne.w	ip, #12
    68d8:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    68dc:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    68de:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    68e2:	bf14      	ite	ne
    68e4:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    68e8:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    68ec:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    68ee:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    68f2:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    68f6:	bf14      	ite	ne
    68f8:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    68fc:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    6900:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    6904:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    6908:	b101      	cbz	r1, 690c <nrf_gpio_reconfigure+0x64>
    690a:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    690c:	b10f      	cbz	r7, 6912 <nrf_gpio_reconfigure+0x6a>
    690e:	783f      	ldrb	r7, [r7, #0]
    6910:	007f      	lsls	r7, r7, #1
    6912:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    6914:	b10d      	cbz	r5, 691a <nrf_gpio_reconfigure+0x72>
    6916:	782d      	ldrb	r5, [r5, #0]
    6918:	00ad      	lsls	r5, r5, #2
    691a:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    691c:	b10c      	cbz	r4, 6922 <nrf_gpio_reconfigure+0x7a>
    691e:	7822      	ldrb	r2, [r4, #0]
    6920:	0214      	lsls	r4, r2, #8
    6922:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    6924:	b10e      	cbz	r6, 692a <nrf_gpio_reconfigure+0x82>
    6926:	7836      	ldrb	r6, [r6, #0]
    6928:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    692a:	432c      	orrs	r4, r5
    692c:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    692e:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    6932:	b003      	add	sp, #12
    6934:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006936 <nrf_gpio_cfg_sense_set>:
{
    6936:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6938:	f10d 030f 	add.w	r3, sp, #15
    693c:	9301      	str	r3, [sp, #4]
    693e:	2300      	movs	r3, #0
{
    6940:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6944:	9300      	str	r3, [sp, #0]
    6946:	461a      	mov	r2, r3
    6948:	4619      	mov	r1, r3
    694a:	f7ff ffad 	bl	68a8 <nrf_gpio_reconfigure>
}
    694e:	b005      	add	sp, #20
    6950:	f85d fb04 	ldr.w	pc, [sp], #4

00006954 <start_playback.isra.0>:
static uint32_t start_playback(nrfx_pwm_t const * p_instance,
    6954:	b510      	push	{r4, lr}
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    6956:	2402      	movs	r4, #2
    6958:	720c      	strb	r4, [r1, #8]
    p_cb->flags = flags;
    695a:	724a      	strb	r2, [r1, #9]
    if (p_cb->handler)
    695c:	6809      	ldr	r1, [r1, #0]
    695e:	b171      	cbz	r1, 697e <start_playback.isra.0+0x2a>
            int_mask |= NRF_PWM_INT_SEQEND0_MASK;
    6960:	f012 0f04 	tst.w	r2, #4
    6964:	bf0c      	ite	eq
    6966:	2182      	moveq	r1, #130	; 0x82
    6968:	2192      	movne	r1, #146	; 0x92
        if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1)
    696a:	0714      	lsls	r4, r2, #28
            int_mask |= NRF_PWM_INT_SEQEND1_MASK;
    696c:	bf48      	it	mi
    696e:	f041 0120 	orrmi.w	r1, r1, #32
        if (flags & NRFX_PWM_FLAG_NO_EVT_FINISHED)
    6972:	06d4      	lsls	r4, r2, #27
            int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
    6974:	bf48      	it	mi
    6976:	f021 0180 	bicmi.w	r1, r1, #128	; 0x80
    p_reg->INTEN = mask;
    697a:	f8c0 1300 	str.w	r1, [r0, #768]	; 0x300
    if (flags & NRFX_PWM_FLAG_START_VIA_TASK)
    697e:	0612      	lsls	r2, r2, #24
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6980:	f04f 0100 	mov.w	r1, #0
    6984:	f8c0 1104 	str.w	r1, [r0, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6988:	bf58      	it	pl
    698a:	2201      	movpl	r2, #1
    698c:	f8d0 4104 	ldr.w	r4, [r0, #260]	; 0x104
    6990:	bf56      	itet	pl
    6992:	50c2      	strpl	r2, [r0, r3]
    return ((uint32_t)p_reg + (uint32_t)task);
    6994:	18c0      	addmi	r0, r0, r3
    return 0;
    6996:	4608      	movpl	r0, r1
}
    6998:	bd10      	pop	{r4, pc}

0000699a <nrfx_pwm_stop>:
{
    699a:	b538      	push	{r3, r4, r5, lr}
    nrf_pwm_shorts_set(p_instance->p_registers, 0);
    699c:	6803      	ldr	r3, [r0, #0]
    p_reg->SHORTS = mask;
    699e:	2200      	movs	r2, #0
    69a0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    69a4:	2201      	movs	r2, #1
    69a6:	605a      	str	r2, [r3, #4]
{
    69a8:	4605      	mov	r5, r0
    69aa:	460c      	mov	r4, r1
    if (nrfx_pwm_is_stopped(p_instance))
    69ac:	f7fe f80c 	bl	49c8 <nrfx_pwm_is_stopped>
    69b0:	b938      	cbnz	r0, 69c2 <nrfx_pwm_stop+0x28>
            if (nrfx_pwm_is_stopped(p_instance))
    69b2:	4628      	mov	r0, r5
    69b4:	f7fe f808 	bl	49c8 <nrfx_pwm_is_stopped>
    69b8:	b918      	cbnz	r0, 69c2 <nrfx_pwm_stop+0x28>
        } while (wait_until_stopped);
    69ba:	2c00      	cmp	r4, #0
    69bc:	d1f9      	bne.n	69b2 <nrfx_pwm_stop+0x18>
}
    69be:	4620      	mov	r0, r4
    69c0:	bd38      	pop	{r3, r4, r5, pc}
        ret_val = true;
    69c2:	2401      	movs	r4, #1
    69c4:	e7fb      	b.n	69be <nrfx_pwm_stop+0x24>

000069c6 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    69c6:	f7fe b921 	b.w	4c0c <_DoInit>

000069ca <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    69ca:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    69cc:	f7ff fffb 	bl	69c6 <SEGGER_RTT_Init>

	return 0;
}
    69d0:	2000      	movs	r0, #0
    69d2:	bd08      	pop	{r3, pc}

000069d4 <z_device_state_init>:
}
    69d4:	4770      	bx	lr

000069d6 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    69d6:	b138      	cbz	r0, 69e8 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    69d8:	68c3      	ldr	r3, [r0, #12]
    69da:	8818      	ldrh	r0, [r3, #0]
    69dc:	f3c0 0008 	ubfx	r0, r0, #0, #9
    69e0:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    69e4:	4258      	negs	r0, r3
    69e6:	4158      	adcs	r0, r3
}
    69e8:	4770      	bx	lr

000069ea <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    69ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    69ec:	4605      	mov	r5, r0
    69ee:	460e      	mov	r6, r1
	__asm__ volatile(
    69f0:	f04f 0320 	mov.w	r3, #32
    69f4:	f3ef 8711 	mrs	r7, BASEPRI
    69f8:	f383 8812 	msr	BASEPRI_MAX, r3
    69fc:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    6a00:	f7fe fe78 	bl	56f4 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    6a04:	4631      	mov	r1, r6
    6a06:	4604      	mov	r4, r0
    6a08:	4628      	mov	r0, r5
    6a0a:	f7ff ff31 	bl	6870 <k_sys_fatal_error_handler>
	__asm__ volatile(
    6a0e:	f387 8811 	msr	BASEPRI, r7
    6a12:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    6a16:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    6a18:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    6a1c:	f7fb bf54 	b.w	28c8 <z_impl_k_thread_abort>

00006a20 <z_pm_save_idle_exit>:
{
    6a20:	b508      	push	{r3, lr}
	pm_system_resume();
    6a22:	f7fb fba7 	bl	2174 <pm_system_resume>
}
    6a26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    6a2a:	f7ff bf20 	b.w	686e <sys_clock_idle_exit>

00006a2e <k_mem_slab_init>:
{
    6a2e:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    6a30:	2400      	movs	r4, #0
    6a32:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    6a34:	ea41 0402 	orr.w	r4, r1, r2
    6a38:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    6a3c:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    6a40:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    6a42:	d10c      	bne.n	6a5e <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    6a44:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    6a46:	42a3      	cmp	r3, r4
    6a48:	d103      	bne.n	6a52 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    6a4a:	e9c0 0000 	strd	r0, r0, [r0]
}
    6a4e:	2000      	movs	r0, #0
}
    6a50:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    6a52:	6945      	ldr	r5, [r0, #20]
    6a54:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    6a56:	3401      	adds	r4, #1
		slab->free_list = p;
    6a58:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    6a5a:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    6a5c:	e7f3      	b.n	6a46 <k_mem_slab_init+0x18>
		return -EINVAL;
    6a5e:	f06f 0015 	mvn.w	r0, #21
	return rc;
    6a62:	e7f5      	b.n	6a50 <k_mem_slab_init+0x22>

00006a64 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    6a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a66:	4604      	mov	r4, r0
    6a68:	460d      	mov	r5, r1
	__asm__ volatile(
    6a6a:	f04f 0320 	mov.w	r3, #32
    6a6e:	f3ef 8611 	mrs	r6, BASEPRI
    6a72:	f383 8812 	msr	BASEPRI_MAX, r3
    6a76:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    6a7a:	6947      	ldr	r7, [r0, #20]
    6a7c:	b977      	cbnz	r7, 6a9c <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    6a7e:	f000 f8d7 	bl	6c30 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    6a82:	b158      	cbz	r0, 6a9c <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    6a84:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    6a86:	6142      	str	r2, [r0, #20]
    6a88:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    6a8a:	f000 f85d 	bl	6b48 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    6a8e:	4631      	mov	r1, r6
    6a90:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    6a94:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    6a98:	f7fe bb70 	b.w	517c <z_reschedule>
	**(char ***) mem = slab->free_list;
    6a9c:	682b      	ldr	r3, [r5, #0]
    6a9e:	6962      	ldr	r2, [r4, #20]
    6aa0:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    6aa2:	682b      	ldr	r3, [r5, #0]
    6aa4:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    6aa6:	69a3      	ldr	r3, [r4, #24]
    6aa8:	3b01      	subs	r3, #1
    6aaa:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    6aac:	f386 8811 	msr	BASEPRI, r6
    6ab0:	f3bf 8f6f 	isb	sy
}
    6ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006ab6 <z_impl_k_mutex_init>:
{
    6ab6:	4603      	mov	r3, r0
	mutex->owner = NULL;
    6ab8:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    6aba:	e9c3 0002 	strd	r0, r0, [r3, #8]
    6abe:	e9c3 3300 	strd	r3, r3, [r3]
}
    6ac2:	4770      	bx	lr

00006ac4 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    6ac4:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    6ac8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6aca:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6acc:	2300      	movs	r3, #0
	node->prev = NULL;
    6ace:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    6ad2:	4770      	bx	lr

00006ad4 <unpend_thread_no_timeout>:
{
    6ad4:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    6ad6:	f7ff fff5 	bl	6ac4 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    6ada:	7b43      	ldrb	r3, [r0, #13]
    6adc:	f023 0302 	bic.w	r3, r3, #2
    6ae0:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    6ae2:	2300      	movs	r3, #0
    6ae4:	6083      	str	r3, [r0, #8]
}
    6ae6:	bd08      	pop	{r3, pc}

00006ae8 <z_unpend_thread_no_timeout>:
{
    6ae8:	b508      	push	{r3, lr}
	__asm__ volatile(
    6aea:	f04f 0320 	mov.w	r3, #32
    6aee:	f3ef 8111 	mrs	r1, BASEPRI
    6af2:	f383 8812 	msr	BASEPRI_MAX, r3
    6af6:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    6afa:	f7ff ffeb 	bl	6ad4 <unpend_thread_no_timeout>
	__asm__ volatile(
    6afe:	f381 8811 	msr	BASEPRI, r1
    6b02:	f3bf 8f6f 	isb	sy
}
    6b06:	bd08      	pop	{r3, pc}

00006b08 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6b08:	4603      	mov	r3, r0
    6b0a:	b920      	cbnz	r0, 6b16 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6b0c:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    6b10:	b90a      	cbnz	r2, 6b16 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    6b12:	f7fb bcf1 	b.w	24f8 <arch_swap>
    6b16:	f383 8811 	msr	BASEPRI, r3
    6b1a:	f3bf 8f6f 	isb	sy
}
    6b1e:	4770      	bx	lr

00006b20 <z_reschedule_unlocked>:
	__asm__ volatile(
    6b20:	f04f 0320 	mov.w	r3, #32
    6b24:	f3ef 8011 	mrs	r0, BASEPRI
    6b28:	f383 8812 	msr	BASEPRI_MAX, r3
    6b2c:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    6b30:	f7ff bfea 	b.w	6b08 <z_reschedule_irqlock>

00006b34 <z_priq_dumb_best>:
{
    6b34:	4603      	mov	r3, r0
	return list->head == list;
    6b36:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6b38:	4283      	cmp	r3, r0
    6b3a:	d003      	beq.n	6b44 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    6b3c:	2800      	cmp	r0, #0
    6b3e:	bf38      	it	cc
    6b40:	2000      	movcc	r0, #0
    6b42:	4770      	bx	lr
	struct k_thread *thread = NULL;
    6b44:	2000      	movs	r0, #0
}
    6b46:	4770      	bx	lr

00006b48 <z_ready_thread>:
{
    6b48:	b510      	push	{r4, lr}
    6b4a:	f04f 0320 	mov.w	r3, #32
    6b4e:	f3ef 8411 	mrs	r4, BASEPRI
    6b52:	f383 8812 	msr	BASEPRI_MAX, r3
    6b56:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    6b5a:	f7fe fbd5 	bl	5308 <ready_thread>
	__asm__ volatile(
    6b5e:	f384 8811 	msr	BASEPRI, r4
    6b62:	f3bf 8f6f 	isb	sy
}
    6b66:	bd10      	pop	{r4, pc}

00006b68 <z_thread_timeout>:
{
    6b68:	b510      	push	{r4, lr}
    6b6a:	4601      	mov	r1, r0
	__asm__ volatile(
    6b6c:	f04f 0320 	mov.w	r3, #32
    6b70:	f3ef 8411 	mrs	r4, BASEPRI
    6b74:	f383 8812 	msr	BASEPRI_MAX, r3
    6b78:	f3bf 8f6f 	isb	sy
		if (!killed) {
    6b7c:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    6b80:	f013 0f28 	tst.w	r3, #40	; 0x28
    6b84:	d10d      	bne.n	6ba2 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    6b86:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    6b8a:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    6b8c:	b10b      	cbz	r3, 6b92 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    6b8e:	f7ff ffa1 	bl	6ad4 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6b92:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    6b96:	f023 0314 	bic.w	r3, r3, #20
    6b9a:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    6b9e:	f7fe fbb3 	bl	5308 <ready_thread>
	__asm__ volatile(
    6ba2:	f384 8811 	msr	BASEPRI, r4
    6ba6:	f3bf 8f6f 	isb	sy
}
    6baa:	bd10      	pop	{r4, pc}

00006bac <add_to_waitq_locked>:
{
    6bac:	b538      	push	{r3, r4, r5, lr}
    6bae:	4604      	mov	r4, r0
    6bb0:	460d      	mov	r5, r1
	unready_thread(thread);
    6bb2:	f7fe fbff 	bl	53b4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6bb6:	7b63      	ldrb	r3, [r4, #13]
    6bb8:	f043 0302 	orr.w	r3, r3, #2
    6bbc:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    6bbe:	b1b5      	cbz	r5, 6bee <add_to_waitq_locked+0x42>
	return list->head == list;
    6bc0:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    6bc2:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6bc4:	429d      	cmp	r5, r3
    6bc6:	bf08      	it	eq
    6bc8:	2300      	moveq	r3, #0
    6bca:	2b00      	cmp	r3, #0
    6bcc:	bf38      	it	cc
    6bce:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6bd0:	b19b      	cbz	r3, 6bfa <add_to_waitq_locked+0x4e>
	int32_t b1 = thread_1->base.prio;
    6bd2:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6bd6:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    6bda:	4291      	cmp	r1, r2
    6bdc:	d008      	beq.n	6bf0 <add_to_waitq_locked+0x44>
		return b2 - b1;
    6bde:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    6be0:	2a00      	cmp	r2, #0
    6be2:	dd05      	ble.n	6bf0 <add_to_waitq_locked+0x44>
	sys_dnode_t *const prev = successor->prev;
    6be4:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6be6:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6bea:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6bec:	605c      	str	r4, [r3, #4]
}
    6bee:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    6bf0:	686a      	ldr	r2, [r5, #4]
    6bf2:	4293      	cmp	r3, r2
    6bf4:	d001      	beq.n	6bfa <add_to_waitq_locked+0x4e>
    6bf6:	681b      	ldr	r3, [r3, #0]
    6bf8:	e7ea      	b.n	6bd0 <add_to_waitq_locked+0x24>
	sys_dnode_t *const tail = list->tail;
    6bfa:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    6bfc:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    6c00:	601c      	str	r4, [r3, #0]
	list->tail = node;
    6c02:	606c      	str	r4, [r5, #4]
    6c04:	e7f3      	b.n	6bee <add_to_waitq_locked+0x42>

00006c06 <z_unpend1_no_timeout>:
{
    6c06:	b510      	push	{r4, lr}
	__asm__ volatile(
    6c08:	f04f 0320 	mov.w	r3, #32
    6c0c:	f3ef 8411 	mrs	r4, BASEPRI
    6c10:	f383 8812 	msr	BASEPRI_MAX, r3
    6c14:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    6c18:	f7ff ff8c 	bl	6b34 <z_priq_dumb_best>
		if (thread != NULL) {
    6c1c:	4601      	mov	r1, r0
    6c1e:	b108      	cbz	r0, 6c24 <z_unpend1_no_timeout+0x1e>
			unpend_thread_no_timeout(thread);
    6c20:	f7ff ff58 	bl	6ad4 <unpend_thread_no_timeout>
	__asm__ volatile(
    6c24:	f384 8811 	msr	BASEPRI, r4
    6c28:	f3bf 8f6f 	isb	sy
}
    6c2c:	4608      	mov	r0, r1
    6c2e:	bd10      	pop	{r4, pc}

00006c30 <z_unpend_first_thread>:
{
    6c30:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6c32:	f04f 0320 	mov.w	r3, #32
    6c36:	f3ef 8511 	mrs	r5, BASEPRI
    6c3a:	f383 8812 	msr	BASEPRI_MAX, r3
    6c3e:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    6c42:	f7ff ff77 	bl	6b34 <z_priq_dumb_best>
		if (thread != NULL) {
    6c46:	4604      	mov	r4, r0
    6c48:	b120      	cbz	r0, 6c54 <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    6c4a:	f7ff ff43 	bl	6ad4 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    6c4e:	3018      	adds	r0, #24
    6c50:	f000 f818 	bl	6c84 <z_abort_timeout>
	__asm__ volatile(
    6c54:	f385 8811 	msr	BASEPRI, r5
    6c58:	f3bf 8f6f 	isb	sy
}
    6c5c:	4620      	mov	r0, r4
    6c5e:	bd38      	pop	{r3, r4, r5, pc}

00006c60 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    6c60:	b13a      	cbz	r2, 6c72 <z_impl_k_sem_init+0x12>
    6c62:	428a      	cmp	r2, r1
    6c64:	d305      	bcc.n	6c72 <z_impl_k_sem_init+0x12>
	sem->limit = limit;
    6c66:	e9c0 1202 	strd	r1, r2, [r0, #8]
	list->tail = (sys_dnode_t *)list;
    6c6a:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
    6c6e:	2000      	movs	r0, #0
    6c70:	4770      	bx	lr
		return -EINVAL;
    6c72:	f06f 0015 	mvn.w	r0, #21
}
    6c76:	4770      	bx	lr

00006c78 <k_is_in_isr>:
    6c78:	f3ef 8005 	mrs	r0, IPSR
}
    6c7c:	3800      	subs	r0, #0
    6c7e:	bf18      	it	ne
    6c80:	2001      	movne	r0, #1
    6c82:	4770      	bx	lr

00006c84 <z_abort_timeout>:
{
    6c84:	b510      	push	{r4, lr}
	__asm__ volatile(
    6c86:	f04f 0220 	mov.w	r2, #32
    6c8a:	f3ef 8411 	mrs	r4, BASEPRI
    6c8e:	f382 8812 	msr	BASEPRI_MAX, r2
    6c92:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    6c96:	6803      	ldr	r3, [r0, #0]
    6c98:	b13b      	cbz	r3, 6caa <z_abort_timeout+0x26>
			remove_timeout(to);
    6c9a:	f7fe fe93 	bl	59c4 <remove_timeout>
			ret = 0;
    6c9e:	2000      	movs	r0, #0
	__asm__ volatile(
    6ca0:	f384 8811 	msr	BASEPRI, r4
    6ca4:	f3bf 8f6f 	isb	sy
}
    6ca8:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    6caa:	f06f 0015 	mvn.w	r0, #21
    6cae:	e7f7      	b.n	6ca0 <z_abort_timeout+0x1c>

00006cb0 <z_get_next_timeout_expiry>:
{
    6cb0:	b510      	push	{r4, lr}
	__asm__ volatile(
    6cb2:	f04f 0320 	mov.w	r3, #32
    6cb6:	f3ef 8411 	mrs	r4, BASEPRI
    6cba:	f383 8812 	msr	BASEPRI_MAX, r3
    6cbe:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    6cc2:	f7fe fe99 	bl	59f8 <next_timeout>
	__asm__ volatile(
    6cc6:	f384 8811 	msr	BASEPRI, r4
    6cca:	f3bf 8f6f 	isb	sy
}
    6cce:	bd10      	pop	{r4, pc}

00006cd0 <z_set_timeout_expiry>:
{
    6cd0:	b570      	push	{r4, r5, r6, lr}
    6cd2:	4604      	mov	r4, r0
    6cd4:	460d      	mov	r5, r1
	__asm__ volatile(
    6cd6:	f04f 0320 	mov.w	r3, #32
    6cda:	f3ef 8611 	mrs	r6, BASEPRI
    6cde:	f383 8812 	msr	BASEPRI_MAX, r3
    6ce2:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    6ce6:	f7fe fe87 	bl	59f8 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    6cea:	2801      	cmp	r0, #1
    6cec:	dd05      	ble.n	6cfa <z_set_timeout_expiry+0x2a>
    6cee:	42a0      	cmp	r0, r4
    6cf0:	db03      	blt.n	6cfa <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    6cf2:	4629      	mov	r1, r5
    6cf4:	4620      	mov	r0, r4
    6cf6:	f7fd f8f5 	bl	3ee4 <sys_clock_set_timeout>
	__asm__ volatile(
    6cfa:	f386 8811 	msr	BASEPRI, r6
    6cfe:	f3bf 8f6f 	isb	sy
}
    6d02:	bd70      	pop	{r4, r5, r6, pc}

00006d04 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    6d04:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    6d06:	f7fe ff97 	bl	5c38 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    6d0a:	bd08      	pop	{r3, pc}

00006d0c <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    6d0c:	f7fe bf94 	b.w	5c38 <sys_clock_tick_get>

00006d10 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    6d10:	b108      	cbz	r0, 6d16 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    6d12:	f7fb bf13 	b.w	2b3c <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    6d16:	4770      	bx	lr

00006d18 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    6d18:	b510      	push	{r4, lr}
    6d1a:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    6d1c:	f7ff ffb2 	bl	6c84 <z_abort_timeout>

	if (inactive) {
    6d20:	b9b0      	cbnz	r0, 6d50 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    6d22:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6d24:	b10b      	cbz	r3, 6d2a <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    6d26:	4620      	mov	r0, r4
    6d28:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    6d2a:	f104 0018 	add.w	r0, r4, #24
    6d2e:	f7ff ff6a 	bl	6c06 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    6d32:	b168      	cbz	r0, 6d50 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    6d34:	f7ff ff08 	bl	6b48 <z_ready_thread>
	__asm__ volatile(
    6d38:	f04f 0320 	mov.w	r3, #32
    6d3c:	f3ef 8011 	mrs	r0, BASEPRI
    6d40:	f383 8812 	msr	BASEPRI_MAX, r3
    6d44:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    6d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	(void) z_reschedule_irqlock(arch_irq_lock());
    6d4c:	f7ff bedc 	b.w	6b08 <z_reschedule_irqlock>
    6d50:	bd10      	pop	{r4, pc}

00006d52 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    6d52:	4770      	bx	lr

00006d54 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    6d54:	f7fd be72 	b.w	4a3c <SystemInit>
