$date
	Tue Jan  9 19:01:02 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module crap_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module U0 $end
$var wire 1 % clk $end
$var wire 1 & enable $end
$var wire 1 ' reset $end
$var reg 4 ( count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
0&
0%
0$
0#
0"
bx !
$end
#5
1"
1%
#10
0"
0%
#15
1"
1%
#20
0"
0%
#25
1"
1%
#30
0"
0%
#35
1"
1%
#40
0"
0%
#45
1"
1%
#50
0"
0%
#55
1"
1%
#60
0"
0%
#65
1"
1%
#70
0"
0%
#75
1"
1%
#80
0"
0%
#85
1"
1%
#90
0"
0%
#95
1"
1%
#100
0"
0%
