$date
	Sat Nov 10 10:15:14 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module simu_RegFile $end
$var wire 32 ! oB [31:0] $end
$var wire 32 " oA [31:0] $end
$var reg 1 # clock $end
$var reg 5 $ rA [4:0] $end
$var reg 5 % rB [4:0] $end
$var reg 5 & wR [4:0] $end
$var reg 32 ' wd [31:0] $end
$var reg 1 ( wt $end
$scope module testReg $end
$var wire 32 ) ReadData1 [31:0] $end
$var wire 32 * ReadData2 [31:0] $end
$var wire 5 + ReadReg1 [4:0] $end
$var wire 5 , ReadReg2 [4:0] $end
$var wire 1 ( RegWrite $end
$var wire 32 - WriteData [31:0] $end
$var wire 5 . WriteReg [4:0] $end
$var wire 1 # clock $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 .
b0 -
bx ,
bx +
bx *
bx )
0(
b0 '
b1 &
bx %
bx $
1#
bx "
bx !
$end
#15000
0#
#30000
1#
1(
b11 &
b11 .
b10 '
b10 -
#45000
0#
#60000
1#
b11111 &
b11111 .
b11 '
b11 -
#75000
0#
#90000
1#
0(
#105000
0#
#120000
1#
b11 !
b11 *
b11111 %
b11111 ,
b0 "
b0 )
b0 $
b0 +
b1 &
b1 .
#135000
0#
#150000
1#
1(
#165000
0#
#180000
1#
0(
b100 &
b100 .
b11111111111111111111111111111111 '
b11111111111111111111111111111111 -
#195000
0#
#210000
1#
1(
#225000
0#
#240000
1#
0(
b10 !
b10 *
b11 %
b11 ,
b11111111111111111111111111111111 "
b11111111111111111111111111111111 )
b100 $
b100 +
#250000
