import "primitives/std.lib";


component main () -> () {
  cells {
    x1 = prim std_mem_d4(32, 2, 4, 8, 32, 2, 3, 4, 6);
    x = prim std_mem_d4(32, 2, 4, 8, 32, 2, 3, 4, 6);
    comp_relu0 = relu0;
  }
  wires {
    group run_relu0 {
      x.addr0 = comp_relu0.x0_0_0_0_addr0;
      comp_relu0.x0_0_0_0_read_data = x.read_data;
      x.addr1 = comp_relu0.x0_0_0_0_addr1;
      x.addr2 = comp_relu0.x0_0_0_0_addr2;
      x.addr3 = comp_relu0.x0_0_0_0_addr3;
      x1.addr0 = comp_relu0.x10_0_0_0_addr0;
      x1.addr1 = comp_relu0.x10_0_0_0_addr1;
      x1.addr2 = comp_relu0.x10_0_0_0_addr2;
      x1.addr3 = comp_relu0.x10_0_0_0_addr3;
      x1.write_data = comp_relu0.x10_0_0_0_write_data;
      x1.write_en = comp_relu0.x10_0_0_0_write_en;
      comp_relu0.x10_0_0_0_done = x1.done;
      comp_relu0.go = 1'd1;
      run_relu0[done] = comp_relu0.done ? 1'd1;
    }
  }
  control {
    seq {
      run_relu0;
    }
  }
}
