

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3'
================================================================
* Date:           Thu Apr 27 10:52:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.145 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_2_VITIS_LOOP_74_3  |       12|       12|         5|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    241|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     149|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     149|    345|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1695_1_fu_316_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln1695_2_fu_337_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln1695_3_fu_348_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln1695_fu_305_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln73_1_fu_152_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln73_fu_164_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln74_fu_192_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln83_fu_288_p2       |         +|   0|  0|   7|           4|           4|
    |sub_ln1695_1_fu_279_p2   |         -|   0|  0|  14|           6|           6|
    |sub_ln1695_fu_247_p2     |         -|   0|  0|  14|           6|           6|
    |sub_ln83_fu_227_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln1695_1_fu_373_p2  |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln1695_2_fu_383_p2  |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln1695_fu_359_p2    |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln73_fu_146_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln74_fu_170_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln73_fu_253_p2        |        or|   0|  0|   3|           3|           1|
    |or_ln79_fu_327_p2        |        or|   0|  0|   3|           3|           1|
    |select_ln73_1_fu_184_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln73_fu_176_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln80_1_fu_377_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln80_2_fu_388_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln80_fu_365_p3    |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 241|         115|         150|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_58                                 |   9|          2|    2|          4|
    |indvar_flatten20_fu_62                  |   9|          2|    4|          8|
    |j_fu_54                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   18|         36|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln83_reg_438                  |   4|   0|    4|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |conv_out_buf_V_0_load_2_reg_469   |  15|   0|   15|          0|
    |conv_out_buf_V_0_load_3_reg_475   |  15|   0|   15|          0|
    |i_fu_58                           |   2|   0|    2|          0|
    |indvar_flatten20_fu_62            |   4|   0|    4|          0|
    |j_fu_54                           |   2|   0|    2|          0|
    |select_ln73_1_reg_430             |   2|   0|    2|          0|
    |select_ln73_reg_424               |   2|   0|    2|          0|
    |select_ln80_2_reg_481             |  15|   0|   15|          0|
    |select_ln80_reg_463               |  15|   0|   15|          0|
    |add_ln83_reg_438                  |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 149|  32|   89|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3|  return value|
|max_pool_out_buf_V_0_address0  |  out|    4|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_ce0       |  out|    1|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_we0       |  out|    1|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_d0        |  out|   15|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|conv_out_buf_V_0_address0      |  out|    6|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_ce0           |  out|    1|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_q0            |   in|   15|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_address1      |  out|    6|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_ce1           |  out|    1|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_q1            |   in|   15|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_address2      |  out|    6|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_ce2           |  out|    1|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_q2            |   in|   15|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_address3      |  out|    6|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_ce3           |  out|    1|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_q3            |   in|   15|   ap_memory|                                     conv_out_buf_V_0|         array|
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

