================================================================================ 
Commit: 20335963e9177d2ab1bdc8f9df1f3f77f7d18aa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:34:09 2022 +0800 
-------------------------------------------------------------------------------- 
update SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a94615e4bc6426f0955c14799349843504920076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:43 2022 +0800 
-------------------------------------------------------------------------------- 
update the bios version to 3361_14

[Issue Description]
update the bios version to 3361_14

[Resolution]
update the bios version to 3361_14

Package/Module:

[Impacted Platform]
U, Px, H.

Hsd-es-id: N/A
Original commit date: Tue Nov 15 23:04:21 2022 +0800
Change-Id: I4a411edadd5ea9ddd03f697d45a1cb642460dfee
Original commit hash: 66ac2024d8b680f2a8fdc9a07a9edd65afb9eba1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a51e4b2f8026133612672b261067a4c671a1dd37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:40 2022 +0800 
-------------------------------------------------------------------------------- 
update the bios version to 3361_13

[Issue Description]
update the bios version to 3361_13

[Resolution]
update the bios version to 3361_13

Package/Module:

[Impacted Platform]
U, Px, H.

Hsd-es-id: N/A
Original commit date: Tue Nov 15 17:48:51 2022 +0800
Change-Id: I9e7f777b8802795886b896e7e2dcaf7d3147cf9a
Original commit hash: 81872121d1af9307da20f31afa12fae4ca4cfa2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8c570b61276c42098fbabffd6d3f8122a2f2ed9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:39 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.110

Hsd-es-id: N/A
Original commit date: Thu Nov 10 13:20:53 2022 +0800
Original commit hash: 9e4c96515bce8df5bdc2a8249f050b8d8ba59cd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23518d70d8d303fab27551823d9b02d42e21c235 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:38 2022 +0800 
-------------------------------------------------------------------------------- 
RD DQS VOC training and RD ODT offset training

[Feature Description]
RD DQS VOC training and RD ODT offset training
1. DqsVoc training to center RX DQS VOC + guard band 3
2. Initial RD ODT offset -3
3. RD ODT offset training to train RD DQS ODT offset.

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016153491
Original commit date: Sat Oct 22 13:28:56 2022 +0800
Change-Id: I0a803e56de845dd784081afe2c8c0ce52cb3dc81
Original commit hash: 2654ee7fd0d2e0fd26899c160934089893ee3c39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 92c4f73deccc169da725800ab956b8c948b994f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:34 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.109

Hsd-es-id: N/A
Original commit date: Fri Nov 4 19:10:24 2022 +0800
Original commit hash: f7bc0bfe63e3aa0802bfdbd6163bfccd1b8b2f1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f85ac79ad32a7e883d0eeb944ac09f153ab967a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:33 2022 +0800 
-------------------------------------------------------------------------------- 
Update stepping string

[Feature Description]
Update stepping string

[Impacted Area]
Log display

[Register Impacted]
NA

Hsd-es-id: 14017907388
Original commit date: Fri Nov 4 14:12:17 2022 +0800
Change-Id: I24eb4a3ccf9d9b185ebdc3aff0a25dde28386171
Original commit hash: 2a0713d7ad5422977ce93b285a6fdfb65728bb82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 11c6ee38bcef9f84be33d13088357612c0b96ac3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.108

Hsd-es-id: N/A
Original commit date: Tue Nov 1 22:35:37 2022 -0700
Original commit hash: 7e6a8a22ae2c32a696dd254f990a007ed21c5d7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b8dfc80a658d64bfc18181020a64cf89f7893863 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:29 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.107

Hsd-es-id: N/A
Original commit date: Sat Oct 29 05:34:34 2022 +0800
Original commit hash: 4bdb36b404caad0aca604dda3959e128ea8b7fc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9126c28ba64e081f6ec7f05a422b70f59498dae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:27 2022 +0800 
-------------------------------------------------------------------------------- 
2DPC DDR5 2Rx8 5600 DIMM low margin fix

[Feature Description]
2DPC DDR5 2Rx8 5600 DIMM low margin fix

[Impacted Area]
DDR5 2DPC Margin when SAGV disabled

[Register Impacted]
DRAM

Hsd-es-id: 22016089295
Original commit date: Mon Apr 18 01:18:51 2022 +0800
Change-Id: I3b57e4ff6baf85d682cdccc0d5434d783e0d51bf
Original commit hash: f7eecf97e49c12f7c7876c820450f7678733a03c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: ab041f611010fbc4014f13b678c00f84c9da4705 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:25 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix the errors flagged by static analysis tool

[Issue Description]
Fix the errors flagged by static analysis tool

[Resolution]
fix following errors queried by tool


Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 15012058216
Original commit date: Wed Oct 5 17:48:12 2022 +0800
Change-Id: I4d0cc5006eaf3db843dffc754b806d9e5208c984
Original commit hash: 0e8085e5f93f894116cb62ee46662e35eddd6b2b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 31e93be8257ac09a0e6259f9aedb1c7221477ae5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:20 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.106

Hsd-es-id: N/A
Original commit date: Thu Oct 27 12:19:07 2022 +0800
Original commit hash: c06b5a58e0b8ff5745fee9f42834834f8ba0671b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b131ee1f0fdf6b703e2eaecdc972026f1120b922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:19 2022 +0800 
-------------------------------------------------------------------------------- 
2DPC 1R1R low margin fix for udimm 8GB

[Feature Description]
2DPC 1R1R low margin fix for udimm 8GB

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016081096
Original commit date: Wed Aug 17 23:00:58 2022 +0800
Change-Id: I497e5fa3195fca2a0cefcfde691f5afbb44b47d6
Original commit hash: 22992dda5c2f3f924baec3942d90490a8cd39692

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 82dfb83aa3b619630df298ff307310302ad3f123 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:16 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.105

Hsd-es-id: N/A
Original commit date: Thu Oct 27 06:34:59 2022 +0800
Original commit hash: 7945a5c4a74af359bd66635bd660e3992eac64d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: beae4f5f9ad557d15f51f72b60f96e451064ff08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:15 2022 +0800 
-------------------------------------------------------------------------------- 
Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean.

[Feature Description]
Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean. It's only for Txt Clean flow.
Clear the sticky scratchpad bit SSKPD_PCU_SKPD_MRC_RUNNING to indicate that MRC is finished, so that we can run Fast flow on the next boot

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 15012208596
Original commit date: Fri Sep 30 01:45:51 2022 +0800
Change-Id: I2c06eadebd993c8e52c2cc64db6cb29b43303c92
Original commit hash: e548fad73b7aa5fd92ebd30ffb0c913b8b5837da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: ebdbecb42a5ba5acda512c99fac39a71158bd6f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:14 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.104

Hsd-es-id: N/A
Original commit date: Tue Oct 25 11:25:33 2022 +0800
Original commit hash: 43c5c89a301918993795a1ff42f615c42e03fdd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5121a0c939ec9a3c36188cf3d809c1dcbb4becf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:12 2022 +0800 
-------------------------------------------------------------------------------- 
LP5 frequency update for 282

[Feature Description]
LP5 frequency update for 282

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016071117
Original commit date: Tue Oct 25 01:07:51 2022 +0800
Change-Id: Ia77ac55097e7a28a809e91880f78ee7eb0ca99a9
Original commit hash: e10a5e27c6336f245b6bcfd8296b794c3800685f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6351a1dbae23ed7cc250bdb39a13e06edfbdf9d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:11 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xC

[Feature Description]
Add uCode m_c0_b06a2_0000410c.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Fri Oct 28 09:24:29 2022 +0800
Change-Id: I5193f4d2daddd46b04bbc345c9178628424d497f
Original commit hash: ed75478443e0025b8ba98ff612632a40efad0f38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 24d7486dd59db211e84d32e910dd8d8998c1948c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:09 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xB

[Feature Description]
Add uCode m_c0_b06a2_0000410b.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Tue Oct 25 08:55:50 2022 +0800
Change-Id: I94bd1c467692d6d096714d813211b24537b0c9bd
Original commit hash: 502ed63eed24d0d2d711b087b3470268d185cc8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d5dba709eb25977ae27084789e78dc02df78f966 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:07 2022 +0800 
-------------------------------------------------------------------------------- 
RPL-P] Add uCode support for RPL-P J0 - 0xA

[Feature Description]
Add uCode m_c0_b06a2_0000410a.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Mon Oct 24 09:58:35 2022 +0800
Change-Id: I5bfc9f707303c8b529cb228843c1862ff2ad394a
Original commit hash: 1abbc12f9f8be621bfa824aabb65f45250e37bc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e8b0ecc172cfe17357b4716dd16319ec360342cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:31:05 2022 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert back to 3361_12

[Issue Description]
Revert the BIOS version to 3361_12

[Resolution]
Update the BIOS version to 3361_12

Package/Module:

[Impacted Platform]
H,U,P,Px

Hsd-es-id: N/A
Original commit date: Tue Nov 15 16:52:57 2022 +0800
Change-Id: I07e045c2e4c6c94c54edea28875a48c57364dc2f
Original commit hash: 4c28356308516de092a8d45273fd56d8ce8e97cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpKeemBayDeviceRtd3Hook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlMUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSimicsUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/Upd/UpdListAdln/FSPM.txt
AlderLakeFspPkg/Upd/UpdListAdln/FSPS.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/Thermal.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/FspHelperLib.inf
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.inf
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h
ClientOneSiliconPkg/Include/Library/TelemetryLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.nasm
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/Readme.md

================================================================================ 
Commit: c98d4b7a1a683be115f20d9f9b454dad5f209471 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:30:53 2022 +0800 
-------------------------------------------------------------------------------- 
Update the BIOS version to 3441_03

[Issue Description]
Update the BIOS version to 3441_03

[Resolution]
Update the BIOS version to 3441_03

Package/Module:

[Impacted Platform]
All

Hsd-es-id: N/A
Original commit date: Tue Nov 15 13:26:40 2022 +0800
Change-Id: I3e57954ad0a95b88eac6b3f3205ce26ca72e71eb
Original commit hash: 86fd865c13e040580ff97fc92aa15ca9f579c5c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc7ba61d35652cb48c0ae148d7e395a7bc9ebbae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:30:51 2022 +0800 
-------------------------------------------------------------------------------- 
Skip the _OFF before _ON of Keembay RootPort S3/S4 resume

[Feature Description]
When resume from S3/S4, OS ACPI driver may call the _OFF method
of PCIe RootPort to power off the RootPort and the downstream
device. After that OS ACPI driver may call _ON to power on the
PCIe RootPort and downstream device. But for KeemBay RootPort,
the _OFF would not remove the power. The short time between
_OFF and _ON for KeemBay RootPort would make the KeemBay firmware
work in a unsteady state. Which may cause cat-error, yellow bang,
device disappear issues.
Skip the _OFF before _ON of KeemBay RootPort when OS resume from
S3/S4 to make the KeemBay work in D0 steady state.

Package/Module:
AlderLakeBoardPkg/Platform.asl
AlderLakeBoardPkg/SsdtRtd3

[Impacted Platform]
RPL-P, RPL-Px.

Hsd-es-id: 15012240229
Original commit date: Fri Oct 28 02:21:48 2022 +0800
Change-Id: I9bd1103fc019ed1c82df71ea06f46aadf651f929
Original commit hash: 39bebbdb95c37d5eddee0e6a1b388a2dad23cf98

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpKeemBayDeviceRtd3Hook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl

================================================================================ 
Commit: 09672b9273efa46bcd47f83252e868029de88e3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:30:50 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Add power up sequence for KeemBay

[Feature Description]
KeemBay power up sequnence requirement (KeemBay cold boot):
Pull power pin and PERST pin to low for 200ms
Pull up power pin
Delay 120ms
De-assert (pull up) PERST

Package/Module:
AlderLakeBoardPkg/BoardInitLib
AlderLakeBoardPkg/Gpio
AlderLakePlatSamplePkg/Setup

[Impacted Platform]
RPL-P, RPL-Px.

Hsd-es-id: 15012086686
Original commit date: Fri Nov 4 19:17:56 2022 +0800
Change-Id: I2b4904cee7f308d693f79209432ce6a3ff59c4f3
Original commit hash: 34c964aef3c42b44262a870fdcb5d9ba1feca38c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 6b8008c68bddcf7088e457ca3f3ef9d740586507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:30:48 2022 +0800 
-------------------------------------------------------------------------------- 
BIOS shall send clear command depends on BIOS knob

[Feature Description]
Add BIOS knob to control sending CPU crashlog clear command

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15012186470
Original commit date: Thu Nov 3 01:34:48 2022 +0800
Change-Id: If76fde418bf49b19aea215816ecb029780076b04
Original commit hash: e380e7b141145f82faca9d139b8843f4d2f3779f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 0e74078537d6ed27aee8ac22b3509bfe4b578d48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:30:46 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Skip power on and delay for KeemBay

[Feature Description]
KeemBay device require to resume from D3 state to
D0 within 250ms. During D3 and D0 state the full
card power off pin should be always high. So the
put full card power pin to high and the 100ms
delay between de-assert PERST can be removed to
support the short latency requirement.

Package/Module:
AlderLakeBoardPkg/SsdtRtd3

[Impacted Platform]
RPL-P.

Hsd-es-id: 15012086683
Original commit date: Tue Oct 18 12:56:13 2022 +0800
Change-Id: I2cf36dedf7bd2f857545984202346ffce9546abe
Original commit hash: 2f36e139ae31e08990ae5e45570fa9da920ee073

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 53f46e6c46834eb406a4046df7abd10c0d0e69e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:30:45 2022 +0800 
-------------------------------------------------------------------------------- 
Disable L1 Substate when clkreq is incorrectly configured.

[Issue Description]
BIOS is not disabling L1 Substate even after detecting that clkreq
was incorrectly configured.

[Resolution]
Updated the code to disable L1Substate when clkreq is
incorrectly configured.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018656433, 15012226984
Original commit date: Tue Nov 8 09:58:35 2022 +0530
Change-Id: Ie8b74d724b094f1f8035f66b3f6bebde306de4cc
Original commit hash: 246c4e06fc566e92cdd0b788e2e200a6e651970a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 0f78f3ded00b63bf789ab71cddbe99ef67ae4f50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:30:43 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix extended BIOS issue to decrease time consumed.

[Issue Description]
Slow POST issue when BIOS extended decode range is enabled

[Resolution]
Add a new driver for setting MTRR, this driver depends on
gExtendedBiosDecodeReadyPpiGuid,after set MTRR done, produce
a new PPI. FV[0] and FV[1] depends on the new PPI.

Package/Module: AlderLakeBoardPkg/Library/PeiReportFvLib

[Impacted Platform]
Default ALL

Hsd-es-id: 15012262666
Original commit date: Fri Nov 4 14:22:48 2022 +0800
Change-Id: I5639f2c6da46ac1a334139792781aeb60bc4dec8
Original commit hash: 5ec53865198f340f2ea30042de97aae163ff5395

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf

================================================================================ 
Commit: 816cb1d6f9b93ae4122668877516e75f41a889fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 18 10:30:41 2022 +0800 
-------------------------------------------------------------------------------- 
Atom ACPI Maximum performance percentage miscalculation

[Issue Description]
WinOS Task Manager's maximum performance and percentage miscalculation

[Resolution]
Solution based on WOS team confirm in the Nominal Performance field,
Both P and E cores need to enumerate performance at the same
Nominal Frequency

Revert "[ADL] Celeron 7305 base frequency in system setting and
task manager is displayed as 1.11GHz, can't meet SPEC 1.1GHZ.
(F/R:2/2 unit,10/10 times,100%)"
This reverts commit 5ccdd093fcea94708241bf2c2078c84b1455b6c2.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 13010228294
Original commit date: Mon Nov 7 04:33:20 2022 -0800
Change-Id: I12d78da50e5a65ada3bc275d96c135f03c4e01f9
Original commit hash: 62ba07f55bba66cbd94f59e76d0f05e108d6e1dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
