
*** Running vivado
    with args -log bd_929b_eth_buf_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_929b_eth_buf_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bd_929b_eth_buf_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 375.137 ; gain = 84.258
INFO: [Synth 8-638] synthesizing module 'bd_929b_eth_buf_0' [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (15#1) [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (16#1) [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (17#1) [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0dfc/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (29#1) [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0dfc/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0dfc/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized0' (29#1) [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0dfc/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized1' [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0dfc/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized1' (55#1) [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0dfc/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized2' [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0dfc/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized2' (56#1) [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/0dfc/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'bd_929b_eth_buf_0' (61#1) [c:/Users/Jaimin/XilinxProjects/MicroBlazeServer/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.vhd:166]
Finished RTL Elaboration : Time (s): cpu = 00:04:12 ; elapsed = 00:04:16 . Memory (MB): peak = 652.027 ; gain = 361.148
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:12 ; elapsed = 00:04:17 . Memory (MB): peak = 652.027 ; gain = 361.148
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 824.426 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:35 ; elapsed = 00:04:42 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:35 ; elapsed = 00:04:42 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:35 ; elapsed = 00:04:42 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:41 ; elapsed = 00:04:48 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:57 ; elapsed = 00:05:05 . Memory (MB): peak = 824.426 ; gain = 533.547
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+----------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name     | RTL Object                                                                                                                 | Inference      | Size (Depth x Width) | Primitives   | 
+----------------+----------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|U0/RCV_INTFCE_I | RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 36              | RAM32M x 6   | 
+----------------+----------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:14 ; elapsed = 00:05:21 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished Timing Optimization : Time (s): cpu = 00:05:15 ; elapsed = 00:05:22 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished Technology Mapping : Time (s): cpu = 00:05:18 ; elapsed = 00:05:26 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished IO Insertion : Time (s): cpu = 00:05:20 ; elapsed = 00:05:28 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished Renaming Generated Instances : Time (s): cpu = 00:05:20 ; elapsed = 00:05:28 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:21 ; elapsed = 00:05:29 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished Renaming Generated Ports : Time (s): cpu = 00:05:21 ; elapsed = 00:05:29 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished Handling Custom Attributes : Time (s): cpu = 00:05:21 ; elapsed = 00:05:29 . Memory (MB): peak = 824.426 ; gain = 533.547
Finished Renaming Generated Nets : Time (s): cpu = 00:05:21 ; elapsed = 00:05:29 . Memory (MB): peak = 824.426 ; gain = 533.547

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    61|
|2     |LUT1       |    90|
|3     |LUT2       |   148|
|4     |LUT3       |   142|
|5     |LUT4       |   291|
|6     |LUT5       |   313|
|7     |LUT6       |   621|
|8     |MUXF7      |     4|
|9     |RAM32M     |     6|
|10    |RAMB36E1   |     3|
|11    |RAMB36E1_1 |     1|
|12    |SRL16E     |     4|
|13    |SRLC32E    |     1|
|14    |FDPE       |   125|
|15    |FDRE       |  2520|
|16    |FDSE       |   106|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:21 ; elapsed = 00:05:29 . Memory (MB): peak = 824.426 ; gain = 533.547
synth_design: Time (s): cpu = 00:05:27 ; elapsed = 00:05:35 . Memory (MB): peak = 824.426 ; gain = 533.984
