/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  reg [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = { celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z } != { celloutsig_1_5z[2:0], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_13z } != in_data[132:125];
  assign celloutsig_0_4z = { in_data[90], celloutsig_0_0z, celloutsig_0_1z } != { in_data[70], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[64], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } != { in_data[44:42], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z } != { in_data[74:66], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_10z = in_data[5:1] != { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z } != { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z } != { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[152:145] != { in_data[146:140], celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[176:170] != in_data[153:147];
  assign celloutsig_1_10z = { in_data[174], celloutsig_1_8z, celloutsig_1_4z } != { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_11z = { celloutsig_1_5z[3:1], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z } != { in_data[115:111], celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_3z } != { in_data[162], celloutsig_1_11z };
  assign celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_11z } != { in_data[141:137], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_0z = | in_data[49:41];
  assign celloutsig_0_12z = | { in_data[27:22], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_14z = | in_data[67:42];
  assign celloutsig_0_17z = | { celloutsig_0_16z[3:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_2z = | { in_data[184:179], celloutsig_1_1z };
  assign celloutsig_1_3z = | { in_data[126:123], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = | { in_data[143:128], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_3z = ^ { in_data[44:41], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_15z = ^ { celloutsig_1_5z[1:0], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_7z = ^ { in_data[90:88], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_9z = ^ { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_1z = ^ in_data[52:40];
  assign celloutsig_1_8z = ^ { in_data[130:126], celloutsig_1_1z };
  assign celloutsig_1_9z = ^ { in_data[175:168], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_5z = ~((celloutsig_0_0z & celloutsig_0_1z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_2z = ~((in_data[35] & celloutsig_0_0z) | (celloutsig_0_1z & in_data[68]));
  assign celloutsig_1_0z = ~((in_data[166] & in_data[149]) | (in_data[150] & in_data[136]));
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_3z) | (in_data[173] & celloutsig_1_3z));
  assign celloutsig_1_14z = ~((celloutsig_1_11z & celloutsig_1_6z) | (in_data[186] & celloutsig_1_8z));
  assign { out_data[131:128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
