#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Jun 11 09:21:30 2023
# Process ID: 31100
# Log file: F:/ZYNQ/new_iic_ip_lzk/project_1/vivado.log
# Journal file: F:/ZYNQ/new_iic_ip_lzk/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ/new_iic_ip_lzk/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ZYNQ/new_iic_ip_lzk/ip_repo/i2c_ip_lzk_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 850.004 ; gain = 186.660
open_bd_design {F:/ZYNQ/new_iic_ip_lzk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:i2c_ip_lzk:1.0 - i2c_ip_lzk_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <F:/ZYNQ/new_iic_ip_lzk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 09:22:02 2023...
