Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 15:40:24 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.854ns  (required time - arrival time)
  Source:                 expmod/intermediate_reg[23][16]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/running_total0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        15.224ns  (logic 9.643ns (63.340%)  route 5.581ns (36.660%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=3 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5480, unplaced)      0.584     2.920    expmod/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/intermediate_reg[23][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  expmod/intermediate_reg[23][16]/Q
                         net (fo=1, unplaced)         0.965     4.341    expmod/square_block/intermediate0_i_35_4[16]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.636 r  expmod/square_block/intermediate0_i_285/O
                         net (fo=1, unplaced)         0.000     4.636    expmod/square_block/intermediate0_i_285_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.881 r  expmod/square_block/intermediate0_i_95/O
                         net (fo=1, unplaced)         0.905     5.786    expmod/square_block/intermediate0_i_95_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     6.084 r  expmod/square_block/intermediate0_i_17/O
                         net (fo=8, unplaced)         0.800     6.884    expmod/intermediate[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.735 r  expmod/running_total0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.790    expmod/running_total0__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.503 r  expmod/running_total0__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000    12.503    expmod/running_total0__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[36])
                                                      1.518    14.021 r  expmod/running_total0__5/P[36]
                         net (fo=3, unplaced)         0.800    14.820    expmod/running_total0__5_n_69
                         LUT3 (Prop_lut3_I1_O)        0.124    14.944 r  expmod/running_total0_i_35/O
                         net (fo=1, unplaced)         0.639    15.583    expmod/running_total0_i_35_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.090 r  expmod/running_total0_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    16.090    expmod/running_total0_i_18_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.419 r  expmod/running_total0_i_17/O[3]
                         net (fo=1, unplaced)         0.618    17.037    expmod/modulus_block/running_total_reg[60][3]
                         LUT4 (Prop_lut4_I2_O)        0.307    17.344 r  expmod/modulus_block/running_total0_i_5/O
                         net (fo=2, unplaced)         0.800    18.144    expmod/modulus_block_n_5
                         DSP48E1                                      r  expmod/running_total0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5480, unplaced)      0.439    12.660    expmod/clk_100mhz_IBUF_BUFG
                         DSP48E1                                      r  expmod/running_total0/CLK
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    12.290    expmod/running_total0
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                 -5.854    




