behavior model next gener test system defin inform requir automat test system frequent involv descript system behavior facilit captur requir behavior inform context test formal model behavior develop use test system approach taken defin behavior model base inform model deriv recent work formal method hardwar softwar design commun specif inform model develop express captur relationship essenti entiti character behavior paper provid high level descript behavior inform model sever exampl appli model test environ b introduct defin inform requir automat test system frequent involv descript system behavior one way anoth behavior characterist entiti describ entiti act react within context environ within context test system behavior defin observ result test recent work defin architectur next gener test system determin behavior descript relev least five context 1 character expect behavior product 2 defin test requir defin resourc capabl requir defin behavior test strategi 5 guid system diagnost facilit captur requir behavior inform context inform model defin behavior develop paper provid high level descript behavior inform model sever exampl appli model test environ specif focu appli model captur test requir resourc capabl approach taken defin behavior model deriv recent work formal method hardwar softwar design commun cook 1992 hall 1990 thoma 1993 formal method mathematicallybas languag use captur essenti attribut system design method use typic guid process design verif proofofcorrect formal method appli declar approach specifi system declar approach specifi system state logic properti relationship among entiti within system abramski hank 1987 hogger 1984 process instanti design correspond assign legal valu paramet within system descript properti relationship defin descript consist approach taken defin behavior model develop express inform model captur relationship essenti entiti character behavior 10303111994 approach declar simplest case process use behavior model consist match implement model verifi two correspond one anoth thu case select appropri resourc perform test model requir behavior instanti compar model possibl behavior provid avail resourc resourc select match requir behavior follow section discuss simplifi view express behavior model well slightli detail view discuss put context trivial test program highlight describ major entiti model follow introduct provid sever exampl use behavior model context test requir test program synthesi resourc behavior trigger event simplifi view behavior model shown figur 1 simplifi model expand later suffici explain basic concept five entiti model 1 locat captur someth happen current model locat port unit test uut cell uut 2 behavior captur someth happen entiti distinct whole behavior model limit identifi span time someth occur entiti defin start stop attribut 3 signal captur happen type signal includ dcsignal acsign well standard program data type eg integ real boolean 4 constraint defin rule constrain restrict valu may appear signal 5 time exist model sole support definit behavior entiti subtyp properti entiti defin use type start stop attribut behavior behavior model use describ requir test program capabl test resourc time constraint locat behavior signal start stop constrain figur 1 simplifi behavior model detail view behavior inform model shown figur 2 figur five entiti figur 1 shown plu sever addit entiti captur constraint inform signific figur observ behavior composit lowerlevel behavior ultim contain zero signal behavior signal character set properti constrain way addit constraint appli signal constraint also appli behavior final current version behavior model identifi four type constraint rang constraint limit properti lie within rang legal valu accuraci constraint identifi accept variat properti valu specifi refer time constraint indic legal order time relationship respect anoth variabl valu constraint indic possibl legal valu discret valu arbitrari relationship constraint defin constraint supertyp without need instanti one subtyp first glanc appear behavior model describ exampl test program must execut almost quit correct behavior realli provid set criteria one determin test program execut properli see distinct import consid uut two power suppli may use establish type time constraint behavior signal start properti time rang accuraci stoploc includ constrainedbi s0 prop s0 prop s0 locat locat constrainedbi valu figur 2 detail behavior model power ground establish test may done uut power suppli establish situat shown flow chart figur 3 branch label ps 1 ps 2 execut concurr sequentiallyth constraint branch begin establish ground complet run test begin power suppli branch complet consid hypothet test program test program sequenti might look someth like establish ground establish ps1 establish ps2 run test establish psx routin decompos basic set statement consist exampl setup appli statement follow version program also legal establish ground setup ps1 setup ps2 appli ps1 appli ps2 run test mani differ legal execut path may taken test program would inappropri behavior specif state exactli one path correct other incorrect approach would improperli restrict legal path 1 behavior model describ desir result test program rather test program previou exampl provid pseudo code test whose object verif specifi behavior exampl execut real signal would gener 1 howev may compel administr reason insist upon particular order eg procedur reusabl test consist establish ground run test figur 3 flow chart provid power test test equip appli uut real signal would observ measur ultim behavior model specifi requir signal suppos follow execut test program complet record signal interfac uut avail sake discuss assum signal record infinit precis record call execut trace test program exampl execut trace would includ voltag current ground power suppli pin uut test program execut execut trace examin see voltag time test behavior model defin constraint execut trace constraint appli directli test programthey influenc decis made configur execut test program model declar represent behavior explicitli prescrib behavior test program might expect imper eg procedur function descript instead describ behavior expect program psuedolanguag invent illustr purpos use demonstr structur behavior model associ properti behavior behavior class therefor instanc behavior name declar behavior may includ behavior ie subbehavior well signal constraint properti format use pseudolanguag follow behaviornam properti definit properti definit may includ subbehavior signal associ behavior locat constraint defin behavior properti follow discuss pseudolanguag use present sever exampl declar fragment let us refin element behavior model exampl first use phrase establish ground must clarifi tester mean ground pin uut connect digit analog system ground tester next consid mean establish ps1 mean stabl voltag proper valu proper pin uut brokent two piec declar voltag uut pin constraint valu voltag establishps1 signal vcc1 dcsignal locat hips1pin logndpin constrain vcc1voltag 475v vcc1voltag 525v point four five entiti simplifi behavior model evid signal name vcc1 type signal dcsignal type extens simplifi model shown figur 2 two locat name ps1pin gndpin signal vcc1 occur constraint restrict voltag attribut vcc1 lie 475v 525v behavior name establishps1 defin period properti definit activ 2 behavior model state voltag two pin uut voltag must lie within rang 475v 525v behavior provid actual valu voltag even constrain valu constant durat behavior howev constanc impli type dcsignal given model test program verifi satisfi object constraint model therebi verifi test program behav specifi formal test program verifi rather test program run result execut trace examin execut trace voltag correspond signal vcc1 determin ensur voltag lie within proper rang durat establishps1 behavior notic time entiti defin exampl test program behavior establishps1 begin time later end specif valu assign exampl start stop time identifi examin execut trace program rather includ test program prescrib specif behavior occur consid whole test program howev one find start stop time specifi term time constraint exampl wholetestprogram behavior ps1 establishps1 behavior ps2 establishps2 behavior rt runtest constrain ps1stop rtstart ps2stop rtstart exampl behavior defin wholetestprogram contain three subbehavior name ps1 ps2 rt behavior wholetestprogram also contain constraint relat start stop time three subbehavior order behavior conform flow chart figur 3 notic start stop time specifi constraint valu specifi anywher describ actual valu deriv execut trace test program applic behavior follow section provid sever exampl use constraint model exampl necessarili simplifi serv illustr concept introduc previou section behavior model appli test requir specif synthesi verif common thread applic use behavior model test program specif test resourc alloc fourth applic occur test 2 exampl specif durat specifi program develop ie static alloc test program execut ie dynam alloc applic expect model becom wide use test requir specif behavior model use captur test requir test requir context requir test program requir test develop process nagi newberg 1994 atkin rolinc 1994 behavior model address test requir safetoturnon test must perform test test must run rang ambient temperatur frequenc stabil must measur 1250000 mhz use requir exampl demonstr repres requir behavior model use requir test program synthesi verif test requir provid english although understand engin difficult comput understand first step specifi requir machineunderst way add detail statement express formal safetoturnon test requir safetoturnon stto test defin behavior preced behavior test program test program repres enclos behavior includ stto test test stto behavior typic test short power ground direct resist measur test excess current uut power stto return valu determin whether test may run specif stto behavior repres wholetestprogram behavior st safetoturnonsafetotest boolean behavior rt runtest constrain rtexecut rtstart ststop constrain rtexecut stsafetotest model behavior defin wholetestprogram contain two sub behavior st rt behavior st instanc safetoturnon behavior defin st return paramet call safetotest behavior rt simpli encapsul test test program 3 exampl introduc rtexecut notat rtexecut true subbehavior rt actual execut fals otherwis howev subbehavior declar insid behavior mean subbehavior actual execut addit constraint requir ensur subbehavior execut mani time necessari first constraint ensur rt actual execut rt follow st second constraint ensur rt execut behavior st return true safetotest paramet constraint look backward behavior suppos occur rtexecut appear test statement behavior suppos occur appear claus behavior descript declarativethey prescrib execut test program describ must true test program execut test program execut execut trace valu rtexecut stsafetotest way constraint satisfi stsafetotest rtexecut true rtexecut fals notic rt requir actual run instead requir rt run unless uut safetoturnon test test test requir product typic temperatur rang expect oper normal impli product must test one ambient temperatur let us assum exampl product test three temperatur room temperatur low temperatur high temperatur assumpt captur first expand definit runtest behavior includ notion ambient temperatur runtest signal ambient temperatur next definit wholetestprogram expand requir runtest execut least temperatur around room temperatur temperatur near low end rang temperatur near high end rang wholetestprogram behavior st safetoturnonsafetotest boolean behavior rtroom runtest constrain rtroomexecut rtroomstart ststop constrain rtroomexecut stsafetotest constrain rtroomexecut rtambient roomrang behavior rtlow runtest constrain rtlowexecut rtlowstart ststop constrain rtlowexecut stsafetotest constrain rtlowexecut rtambient lowrang behavior runtest constrain rthighexecut rthighstart ststop constrain rthighexecut stsafetotest constrain rthighexecut rtambient highrang wholetestprogram descript modifi includ three copi runtest constrain run within particular temperatur rang denot name roomrang lowrang highrang would defin full model note sequenc constraint variou runtest implement free pick whatev temperatur sequenc deem appropri also notic none runtest requir execut particular exampl decis execut left diagnost control diagnost control might instanc decid test high low temperatur room temperatur test fail decis entir consist test requir exampl frequenc stabil test requir frequenc stabil test might verifi uut output signal constant frequenc term constant must qualifi mean constant within error test requir captur defin term behavior one approach specifi behavior frequencyst signal osc acsign locat hioscpin logndpin constrain ab oscfrequ 125 mhz freqerror model defin behavior frequencyst one signal type acsign singl constraint forc frequenc close 125 mhz close defin within freqerror unfortun descript incorrect one know oscil realli stabl forc stabl current descript demand oscil stabl invalid observ behavior oscil stabl descript need report whether oscil stabl rather forc stabil oscil focu describ rather prescrib behavior exampl frequencyst properti oscok boolean signal osc acsign locat hioscpin logndpin descript say oscok properti true oscil frequenc stabl fals otherwis notic oscok requir true true faultfre uut may fals faulti uut behavior frequencyst permit take either valu reason expect diagnost use oscok among other indic whether uut faulti test declar behavior descript usual captur enough inform directli gener code test program howev behavior use guid test program gener papachrist carletta 1995 gener code synthesi process follow constraint satisfact process coupl code gener side effect dechter 1992 pearl 1988 exampl determin order execut rt st legal valu rang valu need instanti rtstart ststop variabl side effect instanti valu code gener determin function associ rt st must gener sequenc accord legal valu illustr consid exampl previou section describ stto test exampl synthesi begin code implement wholetestprogram must gener might involv includ standard startup code may includ gener sitespecif user interfac test requir behavior descript silent issu synthesi program expect gener detail sourc inform separ test requir depend uut inform test equip local test procedur deliber princip advantag use behavior model remain discuss assum synthesi program ad local inform talk term satisfi test requir begun wholetestprogram one must select compon test program synthes four statement wholetestprogram two behavior two constraint note first constraint prohibit run rt run st also note second constraint evalu st execut therefor st synthes first exactli common sens would dictat branch execut rt st return true safetotest paramet synthes use program languag like c code wholetestprogram would resembl follow skeleton void wholetestprogram void boolean safetotest execut safetoturnon get safetotest paramet back safetoturnon safetotest execut runtest safetotest true safetotest note constraint st run rt ensur order safetoturnon runtest routin call test program also note c program execut runtest safetotest true even though test requir demand test program often constrain test requir due consider oper conveni test time minim concern directli relat requir test test program verif process compar exist test program set test requir ensur program satisfi requir caunegr abraham 1995 discuss earlier behavior descript test program constrain execut trace execut trace truli verifi howev impract ineffici verifi execut trace therefor altern analyz test program predict whether execut trace produc test program correct aspect execut trace predict high confid gross time relationship good exampl follow exampl behavior sometest two subbehavior b1 b2 b2 must occur b1 sometest behavior b1 testa behavior b2 testb constraint b2start b1stop correspond test program written sequenti program languag c b1 b2 implement subroutin code sometest might look like sometest void case b2 guarante follow b1 unless catastroph failur occur compil host comput aspect execut trace predict less certainti exampl consid behavior contain signal whose voltag constrain small rang around 33v somevoltagetest signal vcc dcsignal locat hips1pin logndpin constrain absvccvoltag 33v 01v behavior might implement code program power suppli 33v analysi test program code would show power suppli program consist behavior howev execut trace would consist behavior select power suppli adequ accuraci precis line loss suppli uut neglig concern test engin deal daili basi must consid analysi sometim analysi test program code yield enough inform conclud anyth expect execut trace eg interact select test resourc interfac test adapt predict easili case simul test program also call virtual test gener predict execut trace test program miegler wolz 1996 predict execut trace verifi respect behavior enough simul test program could declar accept test resourc alloc test resourc alloc identifi candid resourc determin candid suitabl requir task hardenburg nichol 1995 test resourc alloc import function test develop autom function import autom test program gener process autom alloc also enabl dynam alloc test resourc turn lead portabl test program test program one requir must satisfi test resourc test resourc set capabl resourc capabl satisfi requir resourc function suitabl behavior model support test function suitabl act specif test requir test resourc capabl exampl suppos follow test requir appli amplifi gain two sometest signal v1 dcsignal signal vin dcsignal locat hiinpin logndpin signal vout dcsignal locat hioutpin logndpin signal v2 dcsignal properti ampok boolean constrain absv1voltag 4v 05v constrain absvinvoltag v1voltag 2mv constrain absv2voltag voutvoltag 2mv four signal behavior 1 v1 input voltag amplifi program program 2 v2 output voltag report instrument 3 vin actual input voltag amplifi 4 vout actual output voltag amplifi also four constraint behavior 1 program input voltag valu rang 35v 45v 2 actual input voltag must within 2mv program voltag 3 report output voltag must within 2mv actual output voltag 4 boolean properti ampok true amplifi gain calcul program report voltag two plu minu one tenth one percent descript three thing sometest observ first use signal program report voltag allow behavior model captur accuraci requir relationship vin v1 one accuraci constraint relationship v2 vout second behavior model allow test program test amplifi voltag one volt rang eg 35v 45v accuraci overal test requir rel high requir specifi simpl rang vin third implicit constraint vin vout sinc vin constrain rel v1 vout constrain rel v2 explicit constraint exist v1 v2 constraint similar form v1 v2 might classifi product requir test resourc requir implement behavior specifi model obtain requir behavior two resourc probabl requiredon appli input voltag one measur output voltag sake discuss consid measur resourc input resourc would treat similarli possibl behavior model describ measur resourc properti offset voltag properti toler real signal vmea dcsignal locat hiinputpin logndpin signal vread dcsignal constrain 10v vmea vmea 10v constrain absvmea vread offset constrain 0v offset offset 100uv toler toler 2e4 resourc two signalsth voltag appear input voltag report resourc behavior four constraint first limit rang input voltag plu minu 10v last three constraint limit measur error first express resourc accuraci linear function offset toler second limit legal rang offset third limit legal rang toler notic behavior state offset exampl 100uv instead behavior state offset 100uv interpret model measurespec behavior state behavior resourc give inform control resourc one approach control resourc resourc separ set method provid program control approach taken one would expect find method return vreadvoltag method return vmeasvoltag offset toler would method set properti signal set method entir consist control real resourc assum process chosen resourc associ measurespec implement test requir sometest resourc connect uut new behavior specifi union origin behavior sometestusingresourc behavior x sometest behavior measurespec constrain absxvoutvoltag yvmeasvoltag italoss instanc sometest instanc measurespec subbehavior x constrain simultan constraint omit simplic addit constraint coupl uut output voltag test resourc input voltag correspond wire interfac test adapt constraint say two voltag equal rather state two voltag closer factor call italoss test resourc compat test requir conflict constraint constraint number conveni coupl connect resourc uut signal v1 dcsignal signal vin dcsignal locat hiinpin logndpin signal vout dcsignal locat hioutpin logndpin signal v2 dcsignal properti ampok boolean 1 constrain absv1voltag 4v 05v 2 constrain absvinvoltag v1voltag 2mv 3 constrain absv2voltag voutvoltag 2mv 4 constrain properti offset voltag properti toler real signal vmea dcsignal locat hiinputpin logndpin signal vread dcsignal 5 constrain 10v vmea vmea 10v 6 constrain absvmea vread offset 7 constrain 0v offset offset 100uv 8 constrain 0 toler toler 2e4 9 constrain absvoutvoltag vmeasvoltag italoss uut good one deduc model output voltag may rang approxim 7v 8v output may actual rang 6992502v 9008502v deriv constraint 1 2 4 lie comfort within resourc input rang given constraint 5 note rang vout constrain therefor one certain vmea lie within 10v rang present exampl one could probabl clamp vout protect resourc input without affect valid test program uut good one also deduc model vread adequ substitut v2 provid italoss less 100uv maximum error resourc given vread respect vmea occur 9v 19mv specifi constraint 6 7 8 maximum error permit v2 given v2 respect vout 2mv specifi constraint 3 maximum error vout vmea italoss specifi constraint 9 therefor italoss 100uv vread resourc substitut v2 constraint 4 exampl illustr analyz behavior specif test requir resourc capabl verifi resourc satisfi requir use test program provid ita loss kept low enough differ valu constraint could lead differ conclus trigger event one reason issu behavior model address represent event includ variou trigger timer behavior model quit readili repres concept recogn special way trigger defin precis time relationship two action exampl trigger establish relationship rise edg voltag signal start oscil shown figur 4 behavior model captur trigger follow assum sever subbehavior oscillatoron oscillatoroff dclow dchigh defin oscillatortrigg behavior oscoff oscillatoroff behavior oscon oscillatoron constrain oscoffstart oscillatortriggerstart constrain osconstart oscoffstop constrain osconstop oscillatortriggerstop behavior trigdown dclow behavior trigup dchigh constrain trigdownstart oscillatortriggerstart figur 5 pair two oscil oscil voltag delay figur 4 trigger initi oscil constrain trigupstart trigdownstop constrain trigupstop trigupstart trigdelay constrain osconstart trigupstart trigdelay four subbehavior oscillatortrigg two govern behavior oscil must occur sequenti ie oscon start soon oscoff stop togeth two subbehavior span entir contain behavior two subbehavior govern trigger signal two subbehavior also sequenti need run end contain behavior exampl oscil run trigger signal chang without affect oscil final constraint impos oscil turn delay follow rise edg trigger signal delay name trigdelay exampl would normal pass paramet behavior notic oscillatortrigg describ simpl time relationship indic relationship implement could implement trigger softwar sideeffect someth els test program behavior model describ constraint satisfi constraint real world equal constraint difficult realiz exampl oscillatortrigg requir time differ trigupstart osconstart exactli trigdelay time differ would never exactli trigdelay real test program matter instead actual time differ measur execut trace trigdelay within error captur follow constraint constrain absosconstart trigupstart trigdelay trigerror new constraint say differ actual delay osconstart trigupstart desir delay trigdelay must less allow error trigerror complic constraint use captur asymmetr toler ie toler symmetr distribut expect valu return exampl evid behavior model adequ describ relationship implement event trigger also evid behavior model distinguish time relationship implement hardwar eg trigger softwar eg softwar delay loop primari differ hardwar trigger softwar time potenti error trigger delay test programm select voltag delay delay figur 6 implement two pair oscil hardwar implement get precis delay concern issu access alloc control hardwar obtain desir delay hand test programm select softwar implement precis less import eas program test program would normal use behavior oscillatortrigg trigger signal exampl probabl implement detail like scenario behavior two oscil start within fix time illustr figur 5 might implement figur 6 behavior properli describ requir oscil begin time implement detail referenc common rise edg paper provid descript behavior inform model propos next gener test system architectur develop ari model facilit specif behavior relat test subject test requir test strategi test resourc product diagnost use declar approach behavior model provid formal approach specifi behavior therebi facilit specif develop reusabl transport test program r abstract interpret declar languag trsl standard support current futur test process achiev simulationbas test program verif fault simul capabl mixedsign system formal methodsmathemat theori recip constraint network survey seven myth formal method ieee abbet lower layer definit statu introduct logic program develop test program virtual test environ captur boardlevel test requir gener format test synthesi behavior domain probabilist reason intellig system inform model express way industri use formal method tr