
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002501                       # Number of seconds simulated
sim_ticks                                  2500776500                       # Number of ticks simulated
final_tick                                 2500776500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  15856                       # Simulator instruction rate (inst/s)
host_op_rate                                    39390                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17660111                       # Simulator tick rate (ticks/s)
host_mem_usage                                2712984                       # Number of bytes of host memory used
host_seconds                                   141.61                       # Real time elapsed on the host
sim_insts                                     2245250                       # Number of instructions simulated
sim_ops                                       5577922                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0        85824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             85824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0        16384                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          16384                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0         1341                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1341                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0          256                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               256                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0     34318941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             34318941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0      6551565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             6551565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0     40870506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            40870506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                       1341                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       256                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     2682                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     512                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                 85824                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  15904                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  85824                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               16384                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              254                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              468                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              404                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              504                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              182                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              184                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               97                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              128                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              128                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              128                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                      365                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                   2500464000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                 2682                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                 512                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   1263                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   1265                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     63                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     63                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                   190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                   188                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          575                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   176.473043                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   132.730030                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   153.220113                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-63            1      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          193     33.57%     33.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          240     41.74%     75.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           28      4.87%     80.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           10      1.74%     82.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            7      1.22%     83.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            5      0.87%     84.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            6      1.04%     85.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575           85     14.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          575                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean          2636                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean  2636.000000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev          nan                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2560-2687            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean           497                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean   497.000000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev          nan                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::496-503            1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                    36731996                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat               90371996                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                  13410000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    13695.75                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33695.75                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                       34.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        6.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    34.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     6.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                      6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.64                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.17                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                    2137                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    464                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                79.68                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.62                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                   1565725.74                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   81.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                 1026375                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                  540960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                3144624                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                465192                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy            15571920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy            37492692                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        54042292.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy          112284055.800000                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower            44.911152                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE   1636542500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     83720000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT    779893500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl0        86528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             86528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl0        16384                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          16384                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl0         1352                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1352                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl0          256                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               256                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl0     34600453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             34600453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl0      6551565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             6551565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl0     41152018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            41152018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                       1353                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       256                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     2706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     512                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                 86592                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  15488                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  86592                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               16384                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              268                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              486                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              472                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              406                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              510                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              198                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              176                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              190                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               82                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               18                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              128                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        1                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                   2500720000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                 2706                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                 512                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   1266                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1273                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     68                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     63                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                   182                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                   176                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          587                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   173.247019                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.889886                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   152.004486                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          212     36.12%     36.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          234     39.86%     75.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           26      4.43%     80.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           12      2.04%     82.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            6      1.02%     83.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447           10      1.70%     85.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            3      0.51%     85.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575           84     14.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          587                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean          2646                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean  2646.000000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev          nan                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2560-2687            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean           484                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean   484.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev          nan                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::480-487            1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                    39076002                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat               93196002                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                  13530000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    14440.50                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34440.50                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                       34.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        6.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    34.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     6.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                      6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.64                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.17                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                    2148                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    451                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                79.38                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.09                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                   1554207.58                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   80.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                 1047795                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            552249.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                3168144                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                453024                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy            15571920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy            40182444                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        52066185.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy          113041762.200000                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower            45.213540                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE   1575807500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     83720000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    840729500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                1440067                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1440067                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           257056                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              211863                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 209587                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.925721                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  26678                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               135                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.workload.num_syscalls                  24                       # Number of system calls
system.cpu0.numCycles                         5001554                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     1                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   1                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2450985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       5393576                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1440067                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            236265                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      2250787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 514229                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                3711                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          421                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles         2898                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   849070                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               247067                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           4965924                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.175175                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.286538                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 3142903     63.29%     63.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  315178      6.35%     69.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   25549      0.51%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   28653      0.58%     70.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   62681      1.26%     71.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  290876      5.86%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   61353      1.24%     79.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   33549      0.68%     79.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1005182     20.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             4965924                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.287924                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.078380                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2645665                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               513094                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1529419                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                20632                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                257114                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              10480556                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                257114                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 2900795                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 397089                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2426                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1286056                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               122444                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               8508902                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   23                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 33476                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 40792                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 40993                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           10030556                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             24516848                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        13120045                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           210737                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              6222336                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 3808220                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            38                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   151751                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              479938                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             448763                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             8686                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores              62                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   6432084                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 89                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  6511296                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1187                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         854251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      1261458                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            63                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      4965924                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.311195                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.871414                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            2732971     55.03%     55.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             666184     13.42%     68.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             465973      9.38%     77.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             200593      4.04%     81.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             487375      9.81%     91.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             204236      4.11%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             130210      2.62%     98.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              67609      1.36%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              10773      0.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        4965924                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  52924     48.58%     48.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     48.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     48.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 8219      7.54%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 47740     43.82%     99.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                   53      0.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           549936      8.45%      8.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4651268     71.43%     79.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               23752      0.36%     80.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   29      0.00%     80.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             100405      1.54%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              741764     11.39%     93.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             444142      6.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               6511296                       # Type of FU issued
system.cpu0.iq.rate                          1.301855                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     108936                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.016730                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          17795399                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          7158528                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      6010465                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             303240                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            127911                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       126032                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               5914418                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 155878                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           12864                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       114278                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        20709                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       344373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                257114                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 200104                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               185392                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            6432173                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts          1969147                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               479938                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              448763                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  2370                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               182292                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1106                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       256175                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              257281                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              6489525                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               741356                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            21771                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     1185145                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  860737                       # Number of branches executed
system.cpu0.iew.exec_stores                    443789                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.297502                       # Inst execution rate
system.cpu0.iew.wb_sent                       6136762                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      6136497                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  3887778                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  6938131                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.226918                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.560349                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         854253                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           257097                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      4635682                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.203258                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.120499                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      3033849     65.45%     65.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       377367      8.14%     73.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       256852      5.54%     79.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       263921      5.69%     84.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       350776      7.57%     92.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        74770      1.61%     94.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        49296      1.06%     95.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         8450      0.18%     95.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       220401      4.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      4635682                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             2245250                       # Number of instructions committed
system.cpu0.commit.committedOps               5577922                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        793714                       # Number of memory references committed
system.cpu0.commit.loads                       365660                       # Number of loads committed
system.cpu0.commit.membars                          0                       # Number of memory barriers committed
system.cpu0.commit.branches                    852890                       # Number of branches committed
system.cpu0.commit.fp_insts                    125787                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  5199490                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               24788                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       295359      5.30%      5.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4364893     78.25%     83.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          23718      0.43%     83.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              28      0.00%     83.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        100210      1.80%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         365660      6.56%     92.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        428054      7.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          5577922                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               220401                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    10847443                       # The number of ROB reads
system.cpu0.rob.rob_writes                   13194607                       # The number of ROB writes
system.cpu0.timesIdled                            304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          35630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    2245250                       # Number of Instructions Simulated
system.cpu0.committedOps                      5577922                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.227616                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.227616                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.448910                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.448910                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 9265797                       # number of integer regfile reads
system.cpu0.int_regfile_writes                4476165                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   209319                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  100487                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  5203781                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 1980216                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                2381207                       # number of misc regfile reads
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu1.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu1.iq.rate                               nan                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                       0                       # Number of branches executed
system.cpu1.iew.exec_stores                         0                       # Number of stores executed
system.cpu1.iew.exec_rate                         nan                       # Inst execution rate
system.cpu1.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                        0                       # num instructions producing a value
system.cpu1.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                 nan                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts                   0                       # Number of instructions committed
system.cpu1.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                             0                       # Number of memory references committed
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.branches                         0                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                           0                       # The number of ROB reads
system.cpu1.rob.rob_writes                          0                       # The number of ROB writes
system.cpu1.committedInsts                          0                       # Number of Instructions Simulated
system.cpu1.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu1.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                 nan                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                 nan                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.datapaths.clk_domain.clock                1000                       # Clock period in ticks
system.cache_queue_reads                            0                       # Number of reads to the cache_queue
system.cache_queue_writes                           0                       # Number of writes to the cache_queue
system.datapath272.total_loads                      0                       # Total number of dcache loads
system.datapath272.total_stores                     0                       # Total number of dcache stores.
system.datapath272.dma_setup_cycles                 0                       # Total number of cycles spent on setting up DMA transfers.
system.datapath272.tlb.hits                         0                       # TLB hits
system.datapath272.tlb.misses                       0                       # TLB misses
system.datapath272.tlb.reads                        0                       # TLB reads
system.datapath272.tlb.updates                      0                       # TLB updates
system.ruby.outstanding_req_hist::bucket_size            1                      
system.ruby.outstanding_req_hist::max_bucket            9                      
system.ruby.outstanding_req_hist::samples      1664147                      
system.ruby.outstanding_req_hist::mean       1.714150                      
system.ruby.outstanding_req_hist::gmean      1.582797                      
system.ruby.outstanding_req_hist::stdev      0.691876                      
system.ruby.outstanding_req_hist         |           0      0.00%      0.00% |      668400     40.16%     40.16% |      838090     50.36%     90.53% |      123131      7.40%     97.93% |       34145      2.05%     99.98% |         273      0.02%     99.99% |          80      0.00%    100.00% |          24      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist::total       1664147                      
system.ruby.latency_hist::bucket_size              64                      
system.ruby.latency_hist::max_bucket              639                      
system.ruby.latency_hist::samples             1664146                      
system.ruby.latency_hist::mean               3.304270                      
system.ruby.latency_hist::gmean              3.021286                      
system.ruby.latency_hist::stdev              7.590249                      
system.ruby.latency_hist                 |     1661421     99.84%     99.84% |          31      0.00%     99.84% |        1558      0.09%     99.93% |        1047      0.06%     99.99% |          14      0.00%    100.00% |          52      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist::total               1664146                      
system.ruby.hit_latency_hist::bucket_size            1                      
system.ruby.hit_latency_hist::max_bucket            9                      
system.ruby.hit_latency_hist::samples         1661199                      
system.ruby.hit_latency_hist::mean           3.000001                      
system.ruby.hit_latency_hist::gmean          3.000001                      
system.ruby.hit_latency_hist::stdev          0.000776                      
system.ruby.hit_latency_hist             |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |     1661198    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist::total           1661199                      
system.ruby.miss_latency_hist::bucket_size           64                      
system.ruby.miss_latency_hist::max_bucket          639                      
system.ruby.miss_latency_hist::samples           2947                      
system.ruby.miss_latency_hist::mean        174.818459                      
system.ruby.miss_latency_hist::gmean       162.543982                      
system.ruby.miss_latency_hist::stdev        55.359345                      
system.ruby.miss_latency_hist            |         222      7.53%      7.53% |          31      1.05%      8.59% |        1558     52.87%     61.45% |        1047     35.53%     96.98% |          14      0.48%     97.46% |          52      1.76%     99.22% |          16      0.54%     99.76% |           7      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist::total             2947                      
system.ruby.accel_l1_cntrl4.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.accel_l1_cntrl4.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.accel_l1_cntrl4.L1Dcache.demand_accesses            1                       # Number of cache demand accesses
system.ruby.accel_l1_cntrl4.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.accel_l1_cntrl4.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.accel_l1_cntrl4.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.crossbars.trans_dist::ReadReq         2694                       # Transaction distribution
system.ruby.crossbars.trans_dist::ReadResp         2693                       # Transaction distribution
system.ruby.crossbars.trans_dist::WriteReq          512                       # Transaction distribution
system.ruby.crossbars.trans_dist::WriteResp          512                       # Transaction distribution
system.ruby.crossbars.pkt_count_system.ruby.dir_cntrl0.memory::system.mem_ctrls0.port         3194                       # Packet count per connected master and slave (bytes)
system.ruby.crossbars.pkt_count_system.ruby.dir_cntrl0.memory::system.mem_ctrls1.port         3217                       # Packet count per connected master and slave (bytes)
system.ruby.crossbars.pkt_count_system.ruby.dir_cntrl0.memory::total         6411                       # Packet count per connected master and slave (bytes)
system.ruby.crossbars.pkt_count::total           6411                       # Packet count per connected master and slave (bytes)
system.ruby.crossbars.pkt_size_system.ruby.dir_cntrl0.memory::system.mem_ctrls0.port       102208                       # Cumulative packet size per connected master and slave (bytes)
system.ruby.crossbars.pkt_size_system.ruby.dir_cntrl0.memory::system.mem_ctrls1.port       102912                       # Cumulative packet size per connected master and slave (bytes)
system.ruby.crossbars.pkt_size_system.ruby.dir_cntrl0.memory::total       205120                       # Cumulative packet size per connected master and slave (bytes)
system.ruby.crossbars.pkt_size::total          205120                       # Cumulative packet size per connected master and slave (bytes)
system.ruby.crossbars.reqLayer0.occupancy      2225992                       # Layer occupancy (ticks)
system.ruby.crossbars.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.ruby.crossbars.reqLayer1.occupancy      2047818                       # Layer occupancy (ticks)
system.ruby.crossbars.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.ruby.crossbars.respLayer1.occupancy      5904001                       # Layer occupancy (ticks)
system.ruby.crossbars.respLayer1.utilization          0.2                       # Layer utilization (%)
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.probeFilter.num_data_array_reads         3719                       # number of data array reads
system.ruby.dir_cntrl0.probeFilter.num_data_array_writes         3717                       # number of data array writes
system.ruby.dir_cntrl0.probeFilter.num_data_array_stalls           33                       # number of stalls caused by data array
system.ruby.l1_cntrl0.L1Dcache.demand_hits       812677                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         2466                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       815143                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       848522                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          481                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       849003                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load          399                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store           24                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store         7234                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load       337092                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.fully_busy_cycles           503                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          252                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         2696                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses         2948                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.num_data_array_reads          831                       # number of data array reads
system.ruby.l2_cntrl0.L2cache.num_data_array_writes         1025                       # number of data array writes
system.ruby.l2_cntrl0.L2cache.num_tag_array_reads         5036                       # number of tag array reads
system.ruby.l2_cntrl0.L2cache.num_tag_array_writes         1537                       # number of tag array writes
system.ruby.l2_cntrl0.L2cache.num_tag_array_stalls         3303                       # number of stalls caused by tag array
system.ruby.l2_cntrl0.L2cache.num_data_array_stalls          915                       # number of stalls caused by data array
system.ruby.l2_cntrl0.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             3000                       # Clock period in ticks
system.ruby.network.ext_links0.int_node.percent_links_utilized     0.104152                      
system.ruby.network.ext_links0.int_node.msg_count.Request_Control::0         2948                      
system.ruby.network.ext_links0.int_node.msg_count.Request_Control::1         2694                      
system.ruby.network.ext_links0.int_node.msg_count.Response_Data::2         5939                      
system.ruby.network.ext_links0.int_node.msg_count.ResponseL2hit_Data::2          252                      
system.ruby.network.ext_links0.int_node.msg_count.ResponseLocal_Data::2          480                      
system.ruby.network.ext_links0.int_node.msg_count.Response_Control::2          481                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Data::2         1025                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::0         2122                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::1         1025                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::2         1024                      
system.ruby.network.ext_links0.int_node.msg_count.Forwarded_Control::0          490                      
system.ruby.network.ext_links0.int_node.msg_count.Forwarded_Control::1         1025                      
system.ruby.network.ext_links0.int_node.msg_count.Unblock_Control::2         6187                      
system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::0        23584                      
system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::1        21552                      
system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::2       427608                      
system.ruby.network.ext_links0.int_node.msg_bytes.ResponseL2hit_Data::2        18144                      
system.ruby.network.ext_links0.int_node.msg_bytes.ResponseLocal_Data::2        34560                      
system.ruby.network.ext_links0.int_node.msg_bytes.Response_Control::2         3848                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Data::2        73800                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::0        16976                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::1         8200                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::2         8192                      
system.ruby.network.ext_links0.int_node.msg_bytes.Forwarded_Control::0         3920                      
system.ruby.network.ext_links0.int_node.msg_bytes.Forwarded_Control::1         8200                      
system.ruby.network.ext_links0.int_node.msg_bytes.Unblock_Control::2        49496                      
system.ruby.network.ext_links3.int_node.percent_links_utilized     0.000640                      
system.ruby.network.ext_links3.int_node.msg_count.Request_Control::0         2948                      
system.ruby.network.ext_links3.int_node.msg_count.Response_Data::2         2701                      
system.ruby.network.ext_links3.int_node.msg_count.ResponseL2hit_Data::2          252                      
system.ruby.network.ext_links3.int_node.msg_count.ResponseLocal_Data::2          482                      
system.ruby.network.ext_links3.int_node.msg_count.Response_Control::2          481                      
system.ruby.network.ext_links3.int_node.msg_count.Writeback_Data::2         1025                      
system.ruby.network.ext_links3.int_node.msg_count.Writeback_Control::0         2122                      
system.ruby.network.ext_links3.int_node.msg_count.Forwarded_Control::0          490                      
system.ruby.network.ext_links3.int_node.msg_count.Unblock_Control::2         2983                      
system.ruby.network.ext_links3.int_node.msg_bytes.Request_Control::0        23584                      
system.ruby.network.ext_links3.int_node.msg_bytes.Response_Data::2       194472                      
system.ruby.network.ext_links3.int_node.msg_bytes.ResponseL2hit_Data::2        18144                      
system.ruby.network.ext_links3.int_node.msg_bytes.ResponseLocal_Data::2        34704                      
system.ruby.network.ext_links3.int_node.msg_bytes.Response_Control::2         3848                      
system.ruby.network.ext_links3.int_node.msg_bytes.Writeback_Data::2        73800                      
system.ruby.network.ext_links3.int_node.msg_bytes.Writeback_Control::0        16976                      
system.ruby.network.ext_links3.int_node.msg_bytes.Forwarded_Control::0         3920                      
system.ruby.network.ext_links3.int_node.msg_bytes.Unblock_Control::2        23864                      
system.ruby.network.msg_count.Request_Control         8590                      
system.ruby.network.msg_count.Response_Data         8640                      
system.ruby.network.msg_count.ResponseL2hit_Data          504                      
system.ruby.network.msg_count.ResponseLocal_Data          962                      
system.ruby.network.msg_count.Response_Control          962                      
system.ruby.network.msg_count.Writeback_Data         2050                      
system.ruby.network.msg_count.Writeback_Control         6293                      
system.ruby.network.msg_count.Forwarded_Control         2005                      
system.ruby.network.msg_count.Unblock_Control         9170                      
system.ruby.network.msg_byte.Request_Control        68720                      
system.ruby.network.msg_byte.Response_Data       622080                      
system.ruby.network.msg_byte.ResponseL2hit_Data        36288                      
system.ruby.network.msg_byte.ResponseLocal_Data        69264                      
system.ruby.network.msg_byte.Response_Control         7696                      
system.ruby.network.msg_byte.Writeback_Data       147600                      
system.ruby.network.msg_byte.Writeback_Control        50344                      
system.ruby.network.msg_byte.Forwarded_Control        16040                      
system.ruby.network.msg_byte.Unblock_Control        73360                      
system.ruby.network.ext_links0.int_node.throttle0.link_utilization     0.003283                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Request_Control::0         2948                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Data::2         2701                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Control::2          480                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Writeback_Data::2         1025                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Writeback_Control::0         1061                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Forwarded_Control::1         1025                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Unblock_Control::2         2982                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Request_Control::0        23584                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Data::2       194472                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Control::2         3840                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Writeback_Data::2        73800                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Writeback_Control::0         8488                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Forwarded_Control::1         8200                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Unblock_Control::2        23856                      
system.ruby.network.ext_links0.int_node.throttle1.link_utilization     0.410193                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Response_Data::2           33                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.ResponseLocal_Data::2          480                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Writeback_Control::2          512                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Response_Data::2         2376                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.ResponseLocal_Data::2        34560                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Writeback_Control::2         4096                      
system.ruby.network.ext_links0.int_node.throttle2.link_utilization     0.000941                      
system.ruby.network.ext_links0.int_node.throttle2.msg_count.Request_Control::1         2694                      
system.ruby.network.ext_links0.int_node.throttle2.msg_count.Response_Data::2          512                      
system.ruby.network.ext_links0.int_node.throttle2.msg_count.Writeback_Control::1         1025                      
system.ruby.network.ext_links0.int_node.throttle2.msg_count.Writeback_Control::2          512                      
system.ruby.network.ext_links0.int_node.throttle2.msg_count.Unblock_Control::2         3205                      
system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Request_Control::1        21552                      
system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Response_Data::2        36864                      
system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Writeback_Control::1         8200                      
system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Writeback_Control::2         4096                      
system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Unblock_Control::2        25640                      
system.ruby.network.ext_links0.int_node.throttle3.link_utilization     0.002191                      
system.ruby.network.ext_links0.int_node.throttle3.msg_count.Response_Data::2         2693                      
system.ruby.network.ext_links0.int_node.throttle3.msg_count.ResponseL2hit_Data::2          252                      
system.ruby.network.ext_links0.int_node.throttle3.msg_count.Response_Control::2            1                      
system.ruby.network.ext_links0.int_node.throttle3.msg_count.Writeback_Control::0         1061                      
system.ruby.network.ext_links0.int_node.throttle3.msg_count.Forwarded_Control::0          490                      
system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Response_Data::2       193896                      
system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.ResponseL2hit_Data::2        18144                      
system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Response_Control::2            8                      
system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Writeback_Control::0         8488                      
system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Forwarded_Control::0         3920                      
system.ruby.network.ext_links3.int_node.throttle0.link_utilization     0.002192                      
system.ruby.network.ext_links3.int_node.throttle0.msg_count.Response_Data::2         2693                      
system.ruby.network.ext_links3.int_node.throttle0.msg_count.ResponseL2hit_Data::2          252                      
system.ruby.network.ext_links3.int_node.throttle0.msg_count.ResponseLocal_Data::2            1                      
system.ruby.network.ext_links3.int_node.throttle0.msg_count.Writeback_Control::0         1061                      
system.ruby.network.ext_links3.int_node.throttle0.msg_count.Forwarded_Control::0          489                      
system.ruby.network.ext_links3.int_node.throttle0.msg_bytes.Response_Data::2       193896                      
system.ruby.network.ext_links3.int_node.throttle0.msg_bytes.ResponseL2hit_Data::2        18144                      
system.ruby.network.ext_links3.int_node.throttle0.msg_bytes.ResponseLocal_Data::2           72                      
system.ruby.network.ext_links3.int_node.throttle0.msg_bytes.Writeback_Control::0         8488                      
system.ruby.network.ext_links3.int_node.throttle0.msg_bytes.Forwarded_Control::0         3912                      
system.ruby.network.ext_links3.int_node.throttle1.link_utilization            0                      
system.ruby.network.ext_links3.int_node.throttle2.link_utilization            0                      
system.ruby.network.ext_links3.int_node.throttle3.link_utilization            0                      
system.ruby.network.ext_links3.int_node.throttle4.link_utilization     0.000001                      
system.ruby.network.ext_links3.int_node.throttle4.msg_count.ResponseLocal_Data::2            1                      
system.ruby.network.ext_links3.int_node.throttle4.msg_count.Response_Control::2            1                      
system.ruby.network.ext_links3.int_node.throttle4.msg_count.Forwarded_Control::0            1                      
system.ruby.network.ext_links3.int_node.throttle4.msg_bytes.ResponseLocal_Data::2           72                      
system.ruby.network.ext_links3.int_node.throttle4.msg_bytes.Response_Control::2            8                      
system.ruby.network.ext_links3.int_node.throttle4.msg_bytes.Forwarded_Control::0            8                      
system.ruby.network.ext_links3.int_node.throttle5.link_utilization     0.001647                      
system.ruby.network.ext_links3.int_node.throttle5.msg_count.Request_Control::0         2948                      
system.ruby.network.ext_links3.int_node.throttle5.msg_count.Response_Data::2            8                      
system.ruby.network.ext_links3.int_node.throttle5.msg_count.ResponseLocal_Data::2          480                      
system.ruby.network.ext_links3.int_node.throttle5.msg_count.Response_Control::2          480                      
system.ruby.network.ext_links3.int_node.throttle5.msg_count.Writeback_Data::2         1025                      
system.ruby.network.ext_links3.int_node.throttle5.msg_count.Writeback_Control::0         1061                      
system.ruby.network.ext_links3.int_node.throttle5.msg_count.Unblock_Control::2         2983                      
system.ruby.network.ext_links3.int_node.throttle5.msg_bytes.Request_Control::0        23584                      
system.ruby.network.ext_links3.int_node.throttle5.msg_bytes.Response_Data::2          576                      
system.ruby.network.ext_links3.int_node.throttle5.msg_bytes.ResponseLocal_Data::2        34560                      
system.ruby.network.ext_links3.int_node.throttle5.msg_bytes.Response_Control::2         3840                      
system.ruby.network.ext_links3.int_node.throttle5.msg_bytes.Writeback_Data::2        73800                      
system.ruby.network.ext_links3.int_node.throttle5.msg_bytes.Writeback_Control::0         8488                      
system.ruby.network.ext_links3.int_node.throttle5.msg_bytes.Unblock_Control::2        23864                      
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0
system.work_item_type0::mean               2423302500                       # Run time stat forwork_item_type0
system.work_item_type0::gmean            2423302500.000000                       # Run time stat forwork_item_type0
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0
system.work_item_type0::0-1.34218e+08               0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.34218e+08-2.68435e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.68435e+08-4.02653e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::4.02653e+08-5.36871e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.36871e+08-6.71089e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::6.71089e+08-8.05306e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.05306e+08-9.39524e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::9.39524e+08-1.07374e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.07374e+09-1.20796e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.20796e+09-1.34218e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.34218e+09-1.4764e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.4764e+09-1.61061e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.61061e+09-1.74483e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.74483e+09-1.87905e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.87905e+09-2.01327e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.01327e+09-2.14748e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.14748e+09-2.2817e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.2817e+09-2.41592e+09            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.41592e+09-2.55014e+09            1    100.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0
system.ruby.LD.latency_hist::bucket_size           64                      
system.ruby.LD.latency_hist::max_bucket           639                      
system.ruby.LD.latency_hist::samples           387027                      
system.ruby.LD.latency_hist::mean            3.330538                      
system.ruby.LD.latency_hist::gmean           3.021681                      
system.ruby.LD.latency_hist::stdev           8.251200                      
system.ruby.LD.latency_hist              |      386409     99.84%     99.84% |          16      0.00%     99.84% |          27      0.01%     99.85% |         558      0.14%    100.00% |           1      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist::total             387027                      
system.ruby.LD.hit_latency_hist::bucket_size            1                      
system.ruby.LD.hit_latency_hist::max_bucket            9                      
system.ruby.LD.hit_latency_hist::samples       386337                      
system.ruby.LD.hit_latency_hist::mean        3.000003                      
system.ruby.LD.hit_latency_hist::gmean       3.000002                      
system.ruby.LD.hit_latency_hist::stdev       0.001609                      
system.ruby.LD.hit_latency_hist          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |      386336    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist::total         386337                      
system.ruby.LD.miss_latency_hist::bucket_size           64                      
system.ruby.LD.miss_latency_hist::max_bucket          639                      
system.ruby.LD.miss_latency_hist::samples          690                      
system.ruby.LD.miss_latency_hist::mean     188.400000                      
system.ruby.LD.miss_latency_hist::gmean    170.269859                      
system.ruby.LD.miss_latency_hist::stdev     62.302479                      
system.ruby.LD.miss_latency_hist         |          72     10.43%     10.43% |          16      2.32%     12.75% |          27      3.91%     16.67% |         558     80.87%     97.54% |           1      0.14%     97.68% |          10      1.45%     99.13% |           4      0.58%     99.71% |           2      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist::total           690                      
system.ruby.ST.latency_hist::bucket_size           64                      
system.ruby.ST.latency_hist::max_bucket           639                      
system.ruby.ST.latency_hist::samples           428056                      
system.ruby.ST.latency_hist::mean            3.677509                      
system.ruby.ST.latency_hist::gmean           3.049563                      
system.ruby.ST.latency_hist::stdev          10.966185                      
system.ruby.ST.latency_hist              |      426398     99.61%     99.61% |          13      0.00%     99.62% |        1310      0.31%     99.92% |         286      0.07%     99.99% |           6      0.00%     99.99% |          32      0.01%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist::total             428056                      
system.ruby.ST.hit_latency_hist::bucket_size            1                      
system.ruby.ST.hit_latency_hist::max_bucket            9                      
system.ruby.ST.hit_latency_hist::samples       426286                      
system.ruby.ST.hit_latency_hist::mean               3                      
system.ruby.ST.hit_latency_hist::gmean       3.000000                      
system.ruby.ST.hit_latency_hist          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |      426286    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist::total         426286                      
system.ruby.ST.miss_latency_hist::bucket_size           64                      
system.ruby.ST.miss_latency_hist::max_bucket          639                      
system.ruby.ST.miss_latency_hist::samples         1770                      
system.ruby.ST.miss_latency_hist::mean     166.848588                      
system.ruby.ST.miss_latency_hist::gmean    157.815480                      
system.ruby.ST.miss_latency_hist::stdev     48.465039                      
system.ruby.ST.miss_latency_hist         |         112      6.33%      6.33% |          13      0.73%      7.06% |        1310     74.01%     81.07% |         286     16.16%     97.23% |           6      0.34%     97.57% |          32      1.81%     99.38% |           7      0.40%     99.77% |           4      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist::total          1770                      
system.ruby.IFETCH.latency_hist::bucket_size           64                      
system.ruby.IFETCH.latency_hist::max_bucket          639                      
system.ruby.IFETCH.latency_hist::samples       849002                      
system.ruby.IFETCH.latency_hist::mean        3.102750                      
system.ruby.IFETCH.latency_hist::gmean       3.006852                      
system.ruby.IFETCH.latency_hist::stdev       4.570356                      
system.ruby.IFETCH.latency_hist          |      848559     99.95%     99.95% |           2      0.00%     99.95% |         218      0.03%     99.97% |         200      0.02%    100.00% |           7      0.00%    100.00% |          10      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist::total         849002                      
system.ruby.IFETCH.hit_latency_hist::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist::samples       848522                      
system.ruby.IFETCH.hit_latency_hist::mean            3                      
system.ruby.IFETCH.hit_latency_hist::gmean     3.000000                      
system.ruby.IFETCH.hit_latency_hist      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |      848522    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist::total       848522                      
system.ruby.IFETCH.miss_latency_hist::bucket_size           64                      
system.ruby.IFETCH.miss_latency_hist::max_bucket          639                      
system.ruby.IFETCH.miss_latency_hist::samples          480                      
system.ruby.IFETCH.miss_latency_hist::mean   184.739583                      
system.ruby.IFETCH.miss_latency_hist::gmean   169.643266                      
system.ruby.IFETCH.miss_latency_hist::stdev    62.797957                      
system.ruby.IFETCH.miss_latency_hist     |          37      7.71%      7.71% |           2      0.42%      8.12% |         218     45.42%     53.54% |         200     41.67%     95.21% |           7      1.46%     96.67% |          10      2.08%     98.75% |           5      1.04%     99.79% |           1      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist::total          480                      
system.ruby.RMW_Read.latency_hist::bucket_size           32                      
system.ruby.RMW_Read.latency_hist::max_bucket          319                      
system.ruby.RMW_Read.latency_hist::samples           61                      
system.ruby.RMW_Read.latency_hist::mean     22.278689                      
system.ruby.RMW_Read.latency_hist::gmean     4.719621                      
system.ruby.RMW_Read.latency_hist::stdev    57.415483                      
system.ruby.RMW_Read.latency_hist        |          54     88.52%     88.52% |           1      1.64%     90.16% |           0      0.00%     90.16% |           0      0.00%     90.16% |           0      0.00%     90.16% |           3      4.92%     95.08% |           1      1.64%     96.72% |           2      3.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist::total           61                      
system.ruby.RMW_Read.hit_latency_hist::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist::samples           54                      
system.ruby.RMW_Read.hit_latency_hist::mean            3                      
system.ruby.RMW_Read.hit_latency_hist::gmean     3.000000                      
system.ruby.RMW_Read.hit_latency_hist    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          54    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist::total           54                      
system.ruby.RMW_Read.miss_latency_hist::bucket_size           32                      
system.ruby.RMW_Read.miss_latency_hist::max_bucket          319                      
system.ruby.RMW_Read.miss_latency_hist::samples            7                      
system.ruby.RMW_Read.miss_latency_hist::mean          171                      
system.ruby.RMW_Read.miss_latency_hist::gmean   155.585718                      
system.ruby.RMW_Read.miss_latency_hist::stdev    61.773781                      
system.ruby.RMW_Read.miss_latency_hist   |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           3     42.86%     57.14% |           1     14.29%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist::total            7                      
system.ruby.Directory_Controller.GETX            1651      0.00%      0.00%
system.ruby.Directory_Controller.GETS            1043      0.00%      0.00%
system.ruby.Directory_Controller.Unblock         1042      0.00%      0.00%
system.ruby.Directory_Controller.Exclusive_Unblock         2162      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2693      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack          512      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ          513      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE          512      0.00%      0.00%
system.ruby.Directory_Controller.DMA_ACK          513      0.00%      0.00%
system.ruby.Directory_Controller.Data             512      0.00%      0.00%
system.ruby.Directory_Controller.I.GETX          1122      0.00%      0.00%
system.ruby.Directory_Controller.I.GETS          1043      0.00%      0.00%
system.ruby.Directory_Controller.I.Memory_Ack          505      0.00%      0.00%
system.ruby.Directory_Controller.S.GETX           529      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ          513      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_WRITE          512      0.00%      0.00%
system.ruby.Directory_Controller.IS.Unblock         1042      0.00%      0.00%
system.ruby.Directory_Controller.IS.Memory_Data         1042      0.00%      0.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock         1650      0.00%      0.00%
system.ruby.Directory_Controller.MM.Memory_Data         1651      0.00%      0.00%
system.ruby.Directory_Controller.XI_U.Exclusive_Unblock          512      0.00%      0.00%
system.ruby.Directory_Controller.XI_U.Memory_Ack            7      0.00%      0.00%
system.ruby.Directory_Controller.OI_D.Data          512      0.00%      0.00%
system.ruby.Directory_Controller.MD.DMA_ACK          513      0.00%      0.00%
system.ruby.DMA_Controller.ReadRequest            513      0.00%      0.00%
system.ruby.DMA_Controller.WriteRequest           512      0.00%      0.00%
system.ruby.DMA_Controller.Data                   513      0.00%      0.00%
system.ruby.DMA_Controller.DMA_Ack                512      0.00%      0.00%
system.ruby.DMA_Controller.All_Acks               512      0.00%      0.00%
system.ruby.DMA_Controller.READY.ReadRequest          513      0.00%      0.00%
system.ruby.DMA_Controller.READY.WriteRequest          512      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_RD.Data           513      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.DMA_Ack          512      0.00%      0.00%
system.ruby.DMA_Controller.BUSY_WR.All_Acks          512      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |      387063    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       387063                      
system.ruby.L1Cache_Controller.Ifetch    |      849015    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       849015                      
system.ruby.L1Cache_Controller.Store     |      428133    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       428134                      
system.ruby.L1Cache_Controller.L1_Replacement |        1113    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1113                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            9                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.Fwd_DMA   |         480    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_DMA::total          480                      
system.ruby.L1Cache_Controller.Ack       |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            1                      
system.ruby.L1Cache_Controller.Data      |        1123    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total         1123                      
system.ruby.L1Cache_Controller.Exclusive_Data |        1823     99.95%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total         1824                      
system.ruby.L1Cache_Controller.Writeback_Ack |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total           36                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |        1025    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total         1025                      
system.ruby.L1Cache_Controller.All_acks  |        1776     99.94%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00%
system.ruby.L1Cache_Controller.All_acks::total         1777                      
system.ruby.L1Cache_Controller.Use_Timeout |        1822     99.95%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total         1823                      
system.ruby.L1Cache_Controller.I.Load    |         690    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          690                      
system.ruby.L1Cache_Controller.I.Ifetch  |         481    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          481                      
system.ruby.L1Cache_Controller.I.Store   |        1247     99.92%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00%
system.ruby.L1Cache_Controller.I.Store::total         1248                      
system.ruby.L1Cache_Controller.S.Load    |       79059    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        79059                      
system.ruby.L1Cache_Controller.S.Ifetch  |      848522    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       848522                      
system.ruby.L1Cache_Controller.S.Store   |         529    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          529                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         235    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          235                      
system.ruby.L1Cache_Controller.M.Load    |        9201    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         9201                      
system.ruby.L1Cache_Controller.M.Store   |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total           27                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            8                      
system.ruby.L1Cache_Controller.M_W.Load  |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total           24                      
system.ruby.L1Cache_Controller.M_W.Store |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total            3                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |          44    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total           44                      
system.ruby.L1Cache_Controller.MM.Load   |      295509    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total       295509                      
system.ruby.L1Cache_Controller.MM.Store  |      418741    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total       418741                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |         818    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total          818                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total            9                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.MM.Fwd_DMA |         480    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_DMA::total          480                      
system.ruby.L1Cache_Controller.MM_W.Load |        2544    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total         2544                      
system.ruby.L1Cache_Controller.MM_W.Store |        7569    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total         7569                      
system.ruby.L1Cache_Controller.MM_W.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |        1778     99.94%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total         1779                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            1                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |        1247     99.92%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total         1248                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |         529    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total          529                      
system.ruby.L1Cache_Controller.OM.All_acks |        1776     99.94%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total         1777                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |          51    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           51                      
system.ruby.L1Cache_Controller.IS.Data   |        1123    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total         1123                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |          47    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total           47                      
system.ruby.L1Cache_Controller.SI.Load   |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total           12                      
system.ruby.L1Cache_Controller.SI.Ifetch |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Ifetch::total           12                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total           36                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |         199    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total          199                      
system.ruby.L1Cache_Controller.MI.Load   |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           24                      
system.ruby.L1Cache_Controller.MI.Store  |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total           17                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |         826    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total          826                      
system.ruby.L2Cache_Controller.L1_GETS           1183      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           1781      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            826      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTS_only          235      0.00%      0.00%
system.ruby.L2Cache_Controller.Fwd_GETX           512      0.00%      0.00%
system.ruby.L2Cache_Controller.Fwd_DMA            513      0.00%      0.00%
system.ruby.L2Cache_Controller.All_Acks          1651      0.00%      0.00%
system.ruby.L2Cache_Controller.Data              2693      0.00%      0.00%
system.ruby.L2Cache_Controller.Data_Exclusive            8      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA          199      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA          826      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock           1159      0.00%      0.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock         1823      0.00%      0.00%
system.ruby.L2Cache_Controller.DmaAck             480      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1043      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         1122      0.00%      0.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX          523      0.00%      0.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only          199      0.00%      0.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX          826      0.00%      0.00%
system.ruby.L2Cache_Controller.ILX.Fwd_GETX            8      0.00%      0.00%
system.ruby.L2Cache_Controller.ILX.Fwd_DMA          480      0.00%      0.00%
system.ruby.L2Cache_Controller.S.L1_GETS           81      0.00%      0.00%
system.ruby.L2Cache_Controller.SLS.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only           36      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           46      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          125      0.00%      0.00%
system.ruby.L2Cache_Controller.M.Fwd_GETX          504      0.00%      0.00%
system.ruby.L2Cache_Controller.M.Fwd_DMA           33      0.00%      0.00%
system.ruby.L2Cache_Controller.IFGX.Data_Exclusive            8      0.00%      0.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA          199      0.00%      0.00%
system.ruby.L2Cache_Controller.SW.Unblock           36      0.00%      0.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS           11      0.00%      0.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA          826      0.00%      0.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.IGS.Data          1042      0.00%      0.00%
system.ruby.L2Cache_Controller.IGS.Unblock         1042      0.00%      0.00%
system.ruby.L2Cache_Controller.IGM.Data          1122      0.00%      0.00%
system.ruby.L2Cache_Controller.IGMLS.Data          529      0.00%      0.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks         1651      0.00%      0.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock         1650      0.00%      0.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock          125      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.Unblock           81      0.00%      0.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock           46      0.00%      0.00%
system.ruby.L2Cache_Controller.ILXD.DmaAck          480      0.00%      0.00%

---------- End Simulation Statistics   ----------
