# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Post_Lab_3.srcs/sources_1/new/sub_task_1.v" \
"../../../../Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v" \
"../../../../Post_Lab_3.srcs/sim_1/new/sub_task_1_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
