Running: F:\Xilinx_ISE\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/lab7/test_cpu_isim_beh.exe -prj E:/lab7/test_cpu_beh.prj work.test_cpu work.glbl 
ISim M.70d (signature 0x36e8438f)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"E:/lab7/regfile.v\" into library work
Analyzing Verilog file \"E:/lab7/pc_reg.v\" into library work
Analyzing Verilog file \"E:/lab7/mem_wb.v\" into library work
Analyzing Verilog file \"E:/lab7/mem.v\" into library work
Analyzing Verilog file \"E:/lab7/inst_rom.v\" into library work
Analyzing Verilog file \"E:/lab7/if_id.v\" into library work
Analyzing Verilog file \"E:/lab7/id_ex.v\" into library work
Analyzing Verilog file \"E:/lab7/id.v\" into library work
Analyzing Verilog file \"E:/lab7/hilo_reg.v\" into library work
Analyzing Verilog file \"E:/lab7/ex_mem.v\" into library work
Analyzing Verilog file \"E:/lab7/ex.v\" into library work
Analyzing Verilog file \"E:/lab7/data_ram.v\" into library work
Analyzing Verilog file \"E:/lab7/ctrl.v\" into library work
Analyzing Verilog file \"E:/lab7/cpu.v\" into library work
Analyzing Verilog file \"E:/lab7/test_cpu.v\" into library work
Analyzing Verilog file \"F:/Xilinx_ISE/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/lab7/cpu.v" Line 376: Size mismatch in connection of port <mem_ce_o>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "E:/lab7/cpu.v" Line 382: Size mismatch in connection of port <ce>. Formal port size is 1-bit while actual signal size is 4-bit.
Completed static elaboration
Fuse Memory Usage: 71348 KB
Fuse CPU Usage: 110 ms
Compiling module pc_reg
Compiling module inst_rom
Compiling module if_id
Compiling module id
Compiling module regfile
Compiling module id_ex
Compiling module ex
Compiling module ex_mem
Compiling module mem
Compiling module data_ram
Compiling module mem_wb
Compiling module hilo_reg
Compiling module ctrl
Compiling module cpu
Compiling module test_cpu
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 16 Verilog Units
Built simulation executable E:/lab7/test_cpu_isim_beh.exe
Fuse Memory Usage: 77496 KB
Fuse CPU Usage: 220 ms
