#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 26 23:14:07 2025
# Process ID: 26736
# Current directory: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_SobelY_accel_0_0_synth_1
# Command line: vivado.exe -log design_1_SobelY_accel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SobelY_accel_0_0.tcl
# Log file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_SobelY_accel_0_0_synth_1/design_1_SobelY_accel_0_0.vds
# Journal file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_SobelY_accel_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_SobelY_accel_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_SobelY_accel_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 474.402 ; gain = 99.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_SobelY_accel_0_0' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_SobelY_accel_0_0/synth/design_1_SobelY_accel_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'SobelY_accel' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/SobelY_accel.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Block_proc.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (1#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'plainStream2hlsMat_g' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/plainStream2hlsMat_g.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/plainStream2hlsMat_g.v:99]
INFO: [Synth 8-6155] done synthesizing module 'plainStream2hlsMat_g' (2#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/plainStream2hlsMat_g.v:10]
INFO: [Synth 8-6157] synthesizing module 'Sobel' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Sobel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Sobel.v:72]
INFO: [Synth 8-6157] synthesizing module 'Filter2D' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state15 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:55]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D_k_buf_0_bkb.v:53]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb_ram' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D_k_buf_0_bkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D_k_buf_0_bkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb_ram' (3#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D_k_buf_0_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb' (4#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D_k_buf_0_bkb.v:53]
INFO: [Synth 8-6157] synthesizing module 'SobelY_accel_mux_eOg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/SobelY_accel_mux_eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelY_accel_mux_eOg' (5#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/SobelY_accel_mux_eOg.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1209]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1387]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1393]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:1447]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D' (6#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Sobel' (7#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Sobel.v:10]
INFO: [Synth 8-6157] synthesizing module 'hlsMat2plainStream_g' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/hlsMat2plainStream_g.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/hlsMat2plainStream_g.v:63]
WARNING: [Synth 8-6014] Unused sequential element strm_out_V_dest_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/hlsMat2plainStream_g.v:292]
WARNING: [Synth 8-6014] Unused sequential element strm_out_V_id_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/hlsMat2plainStream_g.v:318]
WARNING: [Synth 8-6014] Unused sequential element strm_out_V_keep_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/hlsMat2plainStream_g.v:344]
WARNING: [Synth 8-6014] Unused sequential element strm_out_V_strb_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/hlsMat2plainStream_g.v:406]
WARNING: [Synth 8-6014] Unused sequential element strm_out_V_user_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/hlsMat2plainStream_g.v:432]
INFO: [Synth 8-6155] done synthesizing module 'hlsMat2plainStream_g' (8#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/hlsMat2plainStream_g.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w11_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w11_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A_shiftReg' (9#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w11_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A' (10#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w11_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w12_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w12_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A_shiftReg' (11#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w12_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A' (12#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w12_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (13#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (14#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_U0' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_Sobel_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_U0_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_Sobel_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_U0_shiftReg' (15#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_Sobel_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_U0' (16#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_Sobel_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_hlsMat2fYi' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_hlsMat2fYi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_hlsMat2fYi_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_hlsMat2fYi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_hlsMat2fYi_shiftReg' (17#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_hlsMat2fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_hlsMat2fYi' (18#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_hlsMat2fYi.v:45]
INFO: [Synth 8-6155] done synthesizing module 'SobelY_accel' (19#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/SobelY_accel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SobelY_accel_0_0' (20#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_SobelY_accel_0_0/synth/design_1_SobelY_accel_0_0.v:58]
WARNING: [Synth 8-3331] design Filter2D_k_buf_0_bkb has unconnected port reset
WARNING: [Synth 8-3331] design plainStream2hlsMat_g has unconnected port in_stream_TKEEP[0]
WARNING: [Synth 8-3331] design plainStream2hlsMat_g has unconnected port in_stream_TSTRB[0]
WARNING: [Synth 8-3331] design plainStream2hlsMat_g has unconnected port in_stream_TUSER[0]
WARNING: [Synth 8-3331] design plainStream2hlsMat_g has unconnected port in_stream_TLAST[0]
WARNING: [Synth 8-3331] design plainStream2hlsMat_g has unconnected port in_stream_TID[0]
WARNING: [Synth 8-3331] design plainStream2hlsMat_g has unconnected port in_stream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 534.340 ; gain = 159.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 534.340 ; gain = 159.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 534.340 ; gain = 159.113
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_SobelY_accel_0_0/constraints/SobelY_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_SobelY_accel_0_0/constraints/SobelY_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_SobelY_accel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_SobelY_accel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 901.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.871 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 903.438 ; gain = 2.043
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 903.438 ; gain = 528.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 903.438 ; gain = 528.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_SobelY_accel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 903.438 ; gain = 528.211
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1333_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1320_reg[10:0]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:683]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1339_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1320_reg[10:0]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:684]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1339_pp0_iter3_reg_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1333_pp0_iter3_reg_reg[10:0]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:660]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_1303_reg' and it is trimmed from '32' to '11' bits. [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:645]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_cast_reg_1160_reg' and it is trimmed from '31' to '10' bits. [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:761]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_109_1_fu_404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_fu_398_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_135_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_153_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 903.438 ; gain = 528.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 12    
	   3 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 10    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 37    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 92    
+---RAMs : 
	              10K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 22    
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 34    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 71    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module plainStream2hlsMat_g 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module Filter2D_k_buf_0_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module SobelY_accel_mux_eOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Filter2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 10    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 25    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module Sobel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module hlsMat2plainStream_g 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w12_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Sobel_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Sobel_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_hlsMat2fYi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_hlsMat2fYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'src_kernel_win_0_va_6_reg_1400_reg' and it is trimmed from '8' to '7' bits. [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v:751]
INFO: [Synth 8-5545] ROM "tmp_16_fu_398_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_109_1_fu_404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "hlsMat2plainStream_g_U0/exitcond_fu_153_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hlsMat2plainStream_g_U0/exitcond1_fu_135_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hlsMat2plainStream_g_U0/tmp_5_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hlsMat2plainStream_g_U0/tmp_3_fu_147_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design SobelY_accel has unconnected port in_stream_TKEEP[0]
WARNING: [Synth 8-3331] design SobelY_accel has unconnected port in_stream_TSTRB[0]
WARNING: [Synth 8-3331] design SobelY_accel has unconnected port in_stream_TUSER[0]
WARNING: [Synth 8-3331] design SobelY_accel has unconnected port in_stream_TLAST[0]
WARNING: [Synth 8-3331] design SobelY_accel has unconnected port in_stream_TID[0]
WARNING: [Synth 8-3331] design SobelY_accel has unconnected port in_stream_TDEST[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_40/tmp_13_cast_reg_1160_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_13_cast_reg_1160_reg[1]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_14_reg_1165_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/x_reg_1303_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_43_reg_1308_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/x_reg_1303_reg[1]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_43_reg_1308_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_26_reg_1232_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_assign_6_2_reg_1225_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_40/tmp_9_reg_1154_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_9_reg_1154_reg[1]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_6_reg_1148_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_22_reg_1215_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_19_reg_1208_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_1_cast_reg_1143_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hlsMat2plainStream_g_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_Result_s_reg_1410_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_46_reg_1416_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[10]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[11]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[12]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[13]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[14]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[15]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[16]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[17]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[18]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[19]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[20]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[21]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[22]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[23]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[24]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[25]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[26]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[27]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[28]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[29]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[30]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_rows_V_read_cas_reg_1128_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[11]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[12]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[13]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[14]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[15]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[16]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[17]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[18]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[19]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[20]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[21]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[22]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[23]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[24]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[25]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[26]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[27]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[28]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[29]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[30]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_40/ImagLoc_x_reg_1276_reg[31]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_40/tmp_41_reg_1282_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'inst/img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\plainStream2hlsMat_g_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_gray_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_gray_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_gray_in_cols_V_c_1_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_gray_in_cols_V_c_1_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\plainStream2hlsMat_g_U0/mat_out_cols_V_read_reg_200_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\plainStream2hlsMat_g_U0/mat_out_cols_V_read_reg_200_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_40/tmp_6_reg_1148_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_gray_in_rows_V_c_1_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_gray_in_cols_V_c_1_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_gray_in_cols_V_c_1_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_U0/p_src_cols_V_read_reg_57_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/p_src_cols_V_read_reg_57_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_40/p_src_cols_V_read_cas_reg_1122_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_40/tmp_cast_reg_1138_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_40/tmp_cast_reg_1138_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 903.438 ; gain = 528.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 903.438 ; gain = 528.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 928.094 ; gain = 552.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 933.727 ; gain = 558.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop Sobel_U0/grp_Filter2D_fu_40/tmp_31_reg_1242_reg[0] is being inverted and renamed to Sobel_U0/grp_Filter2D_fu_40/tmp_31_reg_1242_reg[0]_inv.
INFO: [Synth 8-5365] Flop Sobel_U0/grp_Filter2D_fu_40/tmp_31_reg_1242_reg[1] is being inverted and renamed to Sobel_U0/grp_Filter2D_fu_40/tmp_31_reg_1242_reg[1]_inv.
INFO: [Synth 8-5365] Flop Sobel_U0/grp_Filter2D_fu_40/tmp_39_reg_1247_reg[0] is being inverted and renamed to Sobel_U0/grp_Filter2D_fu_40/tmp_39_reg_1247_reg[0]_inv.
INFO: [Synth 8-5365] Flop Sobel_U0/grp_Filter2D_fu_40/tmp_39_reg_1247_reg[1] is being inverted and renamed to Sobel_U0/grp_Filter2D_fu_40/tmp_39_reg_1247_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 933.727 ; gain = 558.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 933.727 ; gain = 558.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 933.727 ; gain = 558.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 933.727 ; gain = 558.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 933.727 ; gain = 558.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 933.727 ; gain = 558.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|SobelY_accel | Sobel_U0/grp_Filter2D_fu_40/or_cond_i_reg_1295_pp0_iter5_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   116|
|2     |LUT1       |   213|
|3     |LUT2       |   170|
|4     |LUT3       |   131|
|5     |LUT4       |   115|
|6     |LUT5       |    64|
|7     |LUT6       |   117|
|8     |RAMB18E1_1 |     3|
|9     |SRL16E     |     1|
|10    |FDRE       |   743|
|11    |FDSE       |    28|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------+------+
|      |Instance                             |Module                     |Cells |
+------+-------------------------------------+---------------------------+------+
|1     |top                                  |                           |  1701|
|2     |  inst                               |SobelY_accel               |  1701|
|3     |    Sobel_U0                         |Sobel                      |  1281|
|4     |      grp_Filter2D_fu_40             |Filter2D                   |  1276|
|5     |        k_buf_0_val_3_U              |Filter2D_k_buf_0_bkb       |    19|
|6     |          Filter2D_k_buf_0_bkb_ram_U |Filter2D_k_buf_0_bkb_ram_7 |    19|
|7     |        k_buf_0_val_4_U              |Filter2D_k_buf_0_bkb_4     |    18|
|8     |          Filter2D_k_buf_0_bkb_ram_U |Filter2D_k_buf_0_bkb_ram_6 |    18|
|9     |        k_buf_0_val_5_U              |Filter2D_k_buf_0_bkb_5     |    15|
|10    |          Filter2D_k_buf_0_bkb_ram_U |Filter2D_k_buf_0_bkb_ram   |    15|
|11    |    hlsMat2plainStream_g_U0          |hlsMat2plainStream_g       |   164|
|12    |    img_gray_in_cols_V_c_1_U         |fifo_w12_d2_A              |     8|
|13    |    img_gray_in_cols_V_c_U           |fifo_w12_d2_A_0            |     9|
|14    |    img_gray_in_data_str_U           |fifo_w8_d2_A               |    32|
|15    |      U_fifo_w8_d2_A_ram             |fifo_w8_d2_A_shiftReg_3    |    24|
|16    |    img_gray_in_rows_V_c_1_U         |fifo_w11_d2_A              |     8|
|17    |    img_gray_in_rows_V_c_U           |fifo_w11_d2_A_1            |     8|
|18    |    img_gray_out_data_st_U           |fifo_w8_d2_A_2             |    32|
|19    |      U_fifo_w8_d2_A_ram             |fifo_w8_d2_A_shiftReg      |    24|
|20    |    plainStream2hlsMat_g_U0          |plainStream2hlsMat_g       |   138|
|21    |    start_for_Sobel_U0_U             |start_for_Sobel_U0         |    11|
|22    |    start_for_hlsMat2fYi_U           |start_for_hlsMat2fYi       |    10|
+------+-------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 933.727 ; gain = 558.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 933.727 ; gain = 189.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 933.727 ; gain = 558.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
221 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 933.727 ; gain = 569.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_SobelY_accel_0_0_synth_1/design_1_SobelY_accel_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_SobelY_accel_0_0, cache-ID = 201c93ccc83e5486
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 933.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_SobelY_accel_0_0_synth_1/design_1_SobelY_accel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_SobelY_accel_0_0_utilization_synth.rpt -pb design_1_SobelY_accel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 26 23:14:45 2025...
