{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523288119450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523288119466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 10:35:19 2018 " "Processing started: Mon Apr 09 10:35:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523288119466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288119466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_Sohail_M -c Lab4_Sohail_M " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_Sohail_M -c Lab4_Sohail_M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288119466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523288120199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523288120199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(12) " "Verilog HDL information at timer.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "../sim/timer.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/timer.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523288136264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_timer " "Found entity 1: t_timer" {  } { { "../sim/timer.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/tb_buttoninversion.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/tb_buttoninversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_button_inversion " "Found entity 1: testbench_button_inversion" {  } { { "../sim/tb_buttoninversion.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/tb_buttoninversion.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/tb_load_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/tb_load_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 testb_load_reg " "Found entity 1: testb_load_reg" {  } { { "../sim/tb_load_reg.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/tb_load_reg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/tb_button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/tb_button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_button_shaper " "Found entity 1: testbench_button_shaper" {  } { { "../sim/tb_button_shaper.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/tb_button_shaper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/tb_accesscontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/tb_accesscontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 testb_accesscontrol " "Found entity 1: testb_accesscontrol" {  } { { "../sim/tb_accesscontrol.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/tb_accesscontrol.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/shiftregister.v 0 0 " "Found 0 design units, including 0 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/shiftregister.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../sim/seven_seg.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/seven_seg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/rom_top_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/rom_top_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Top_Test " "Found entity 1: ROM_Top_Test" {  } { { "../sim/ROM_Top_Test.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/ROM_Top_Test.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/rng_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/rng_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_randomNumber " "Found entity 1: testbench_randomNumber" {  } { { "../sim/rng_test.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/rng_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/randomnumber.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/randomnumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 randomNumb " "Found entity 1: randomNumb" {  } { { "../sim/randomNumber.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/randomNumber.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136311 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "load_register.v(11) " "Verilog HDL information at load_register.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../sim/load_register.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/load_register.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523288136311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/load_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/load_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_register " "Found entity 1: load_register" {  } { { "../sim/load_register.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/load_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/lab3_sohail_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/lab3_sohail_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_Sohail_M " "Found entity 1: Lab4_Sohail_M" {  } { { "../sim/Lab3_Sohail_M.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_Sohail_M.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/lab3_accesscontrol_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/lab3_accesscontrol_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 accessControl_tb " "Found entity 1: accessControl_tb" {  } { { "../sim/Lab3_accessControl_test.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_accessControl_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/lab2_scrambler_sohailshareef_md.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/lab2_scrambler_sohailshareef_md.v" { { "Info" "ISGN_ENTITY_NAME" "1 unscramble " "Found entity 1: unscramble" {  } { { "../sim/Lab2_Scrambler_SohailShareef_Md.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab2_Scrambler_SohailShareef_Md.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../sim/counter.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/buttoninversion.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/buttoninversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_inv " "Found entity 1: button_inv" {  } { { "../sim/buttonInversion.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/buttonInversion.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_shaper " "Found entity 1: button_shaper" {  } { { "../sim/button_shaper.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/button_shaper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../sim/adder.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136367 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "access_control_lab4.v(20) " "Verilog HDL information at access_control_lab4.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../sim/access_control_lab4.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/access_control_lab4.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523288136367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/lab4_rngandrom_sohail_m/sim/access_control_lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/lab4_rngandrom_sohail_m/sim/access_control_lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 access_control " "Found entity 1: access_control" {  } { { "../sim/access_control_lab4.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/access_control_lab4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_Sohail_M " "Elaborating entity \"Lab4_Sohail_M\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523288136463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_shaper button_shaper:b1 " "Elaborating entity \"button_shaper\" for hierarchy \"button_shaper:b1\"" {  } { { "../sim/Lab3_Sohail_M.v" "b1" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_Sohail_M.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Top_Test ROM_Top_Test:rmt " "Elaborating entity \"ROM_Top_Test\" for hierarchy \"ROM_Top_Test:rmt\"" {  } { { "../sim/Lab3_Sohail_M.v" "rmt" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_Sohail_M.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_Top_Test:rmt\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_Top_Test:rmt\|altsyncram:altsyncram_component\"" {  } { { "../sim/ROM_Top_Test.v" "altsyncram_component" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/ROM_Top_Test.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_Top_Test:rmt\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_Top_Test:rmt\|altsyncram:altsyncram_component\"" {  } { { "../sim/ROM_Top_Test.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/ROM_Top_Test.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_Top_Test:rmt\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_Top_Test:rmt\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_top.mif " "Parameter \"init_file\" = \"ROM_top.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523288136609 ""}  } { { "../sim/ROM_Top_Test.v" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/ROM_Top_Test.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523288136609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2a91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2a91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2a91 " "Found entity 1: altsyncram_2a91" {  } { { "db/altsyncram_2a91.tdf" "" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/syn3/db/altsyncram_2a91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523288136679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288136679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2a91 ROM_Top_Test:rmt\|altsyncram:altsyncram_component\|altsyncram_2a91:auto_generated " "Elaborating entity \"altsyncram_2a91\" for hierarchy \"ROM_Top_Test:rmt\|altsyncram:altsyncram_component\|altsyncram_2a91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access_control access_control:a1 " "Elaborating entity \"access_control\" for hierarchy \"access_control:a1\"" {  } { { "../sim/Lab3_Sohail_M.v" "a1" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_Sohail_M.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unscramble unscramble:unscramblenum2 " "Elaborating entity \"unscramble\" for hierarchy \"unscramble:unscramblenum2\"" {  } { { "../sim/Lab3_Sohail_M.v" "unscramblenum2" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_Sohail_M.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumb randomNumb:rnb " "Elaborating entity \"randomNumb\" for hierarchy \"randomNumb:rnb\"" {  } { { "../sim/Lab3_Sohail_M.v" "rnb" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_Sohail_M.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_inv randomNumb:rnb\|button_inv:binv " "Elaborating entity \"button_inv\" for hierarchy \"randomNumb:rnb\|button_inv:binv\"" {  } { { "../sim/randomNumber.v" "binv" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/randomNumber.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter randomNumb:rnb\|counter:cuntr " "Elaborating entity \"counter\" for hierarchy \"randomNumb:rnb\|counter:cuntr\"" {  } { { "../sim/randomNumber.v" "cuntr" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/randomNumber.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_register load_register:l1 " "Elaborating entity \"load_register\" for hierarchy \"load_register:l1\"" {  } { { "../sim/Lab3_Sohail_M.v" "l1" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_Sohail_M.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:addnums " "Elaborating entity \"adder\" for hierarchy \"adder:addnums\"" {  } { { "../sim/Lab3_Sohail_M.v" "addnums" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_Sohail_M.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_timer t_timer:tim " "Elaborating entity \"t_timer\" for hierarchy \"t_timer:tim\"" {  } { { "../sim/Lab3_Sohail_M.v" "tim" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_Sohail_M.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:sevensegnum1 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:sevensegnum1\"" {  } { { "../sim/Lab3_Sohail_M.v" "sevensegnum1" { Text "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/sim/Lab3_Sohail_M.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288136804 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523288137740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523288137972 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523288138550 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/syn3/output_files/Lab4_Sohail_M.map.smsg " "Generated suppressed messages file C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/syn3/output_files/Lab4_Sohail_M.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288138599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523288138931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523288138931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523288139056 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523288139056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523288139056 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523288139056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523288139056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523288139087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 09 10:35:39 2018 " "Processing ended: Mon Apr 09 10:35:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523288139087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523288139087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523288139087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523288139087 ""}
