addimmediate r1 10 (91 0A)

rightshift r1 2 (71 22)

interrupt 0 (8000)

R1 == 2