<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="183" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project,Library/Basic Functions" />
 <window width="1920" height="1023" x="2691" y="-655" />
 <generation
   synthesis="VHDL"
   simulation="VHDL"
   testbench_system="SIMPLE"
   testbench_simulation="VHDL" />
 <hdlexample language="VERILOG" />
</preferences>
