// Seed: 1956937492
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5
);
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  nand (id_1, id_14, id_12);
  module_0(
      id_19, id_10, id_12, id_9
  );
endmodule
