{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.62133",
   "Default View_TopLeft":"-163,-134",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hydra_m -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port SMU_s -pg 1 -lvl 7 -x 1360 -y 310 -defaultsOSRD
preplace port ethernet_s -pg 1 -lvl 7 -x 1360 -y 330 -defaultsOSRD
preplace port hydra_S -pg 1 -lvl 7 -x 1360 -y 520 -defaultsOSRD
preplace port DDR_s -pg 1 -lvl 7 -x 1360 -y 460 -defaultsOSRD
preplace port MTMLAddr_s -pg 1 -lvl 7 -x 1360 -y 480 -defaultsOSRD
preplace port MTMLAddr_m -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD
preplace port XBAR2Addr_s -pg 1 -lvl 7 -x 1360 -y 500 -defaultsOSRD
preplace port XBAR2Addr_m -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port XBAR1Addr_m -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port XBAR1Addr_s -pg 1 -lvl 7 -x 1360 -y 350 -defaultsOSRD
preplace port UART_0 -pg 1 -lvl 7 -x 1360 -y 220 -defaultsOSRD
preplace port S00_AXI_0 -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_s_axi_aclk_0 -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_s_axi_aresetn_0 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_interrupt_0 -pg 1 -lvl 7 -x 1360 -y 200 -defaultsOSRD
preplace inst axi_dwidth_converter_0 -pg 1 -lvl 4 -x 600 -y 230 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 5 -x 940 -y 210 -defaultsOSRD
preplace inst axi_crossbar_0 -pg 1 -lvl 3 -x 260 -y 310 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 600 -y 90 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 940 -y 90 -defaultsOSRD
preplace inst axi_crossbar_1 -pg 1 -lvl 3 -x 260 -y 490 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -x 1220 -y 230 -defaultsOSRD
preplace netloc axi_uartlite_0_interrupt 1 6 1 1340 200n
preplace netloc s_axi_aclk_0_1 1 0 6 N 200 N 200 110 200 410 10 780 30 1090
preplace netloc s_axi_aresetn_0_1 1 0 6 N 220 N 220 120 210 420 320 780 290 1090
preplace netloc S00_AXI_0_1 1 0 3 NJ 450 N 450 N
preplace netloc S00_AXI_0_2 1 0 3 NJ 280 NJ 280 NJ
preplace netloc S01_AXI_0_1 1 0 3 NJ 470 N 470 N
preplace netloc S01_AXI_0_2 1 0 3 NJ 300 N 300 N
preplace netloc S02_AXI_0_1 1 0 3 NJ 490 N 490 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 NJ 90
preplace netloc axi_crossbar_0_M00_AXI 1 3 1 400 70n
preplace netloc axi_crossbar_0_M01_AXI 1 3 1 430 210n
preplace netloc axi_crossbar_0_M02_AXI 1 3 4 NJ 310 NJ 310 NJ 310 N
preplace netloc axi_crossbar_0_M03_AXI 1 3 4 NJ 330 NJ 330 NJ 330 N
preplace netloc axi_crossbar_0_M04_AXI 1 3 4 NJ 350 NJ 350 NJ 350 N
preplace netloc axi_crossbar_1_M00_AXI 1 3 4 N 460 N 460 NJ 460 N
preplace netloc axi_crossbar_1_M01_AXI 1 3 4 N 480 N 480 NJ 480 N
preplace netloc axi_crossbar_1_M02_AXI 1 3 4 N 500 N 500 NJ 500 N
preplace netloc axi_crossbar_1_M03_AXI 1 3 4 N 520 N 520 NJ 520 N
preplace netloc axi_dwidth_converter_0_M_AXI 1 4 1 770 190n
preplace netloc axi_protocol_convert_0_M_AXI 1 5 1 N 210
preplace netloc axi_uartlite_0_UART 1 6 1 N 220
levelinfo -pg 1 0 40 90 260 600 940 1220 1360
pagesize -pg 1 -db -bbox -sgen -170 0 1510 590
"
}
0
