// Copyright (c) 2025-2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

/// @file wavefront.h
/// @brief AMDGPU wavefront execution state and ISA-parameterized wavefront.

#pragma once

#include "rocjitsu/base/api.h"
#include "rocjitsu/isa/arch/amdgpu/shared/vgpr_msb.h"
#include "rocjitsu/isa/isa_traits.h"
#include "rocjitsu/vm/amdgpu/gpu_handles.h"
#include "rocjitsu/vm/amdgpu/gpu_vm.h"
#include "rocjitsu/vm/amdgpu/instruction_compute_unit_view.h"
#include "rocjitsu/vm/amdgpu/memory_wait_scoreboard.h"
#include "rocjitsu/vm/amdgpu/wait_counters.h"
#include "rocjitsu/vm/plugins/wavefront_state.h"
#include "rocjitsu/vm/thread_context.h"

#include <array>
#include <cassert>
#include <cstdint>
#include <memory>
#include <optional>
#include <span>
#include <string_view>
#include <vector>

namespace rocjitsu {
class ExecutionPluginGroup;

namespace amdgpu {

struct Pm4FailureState;

// Forward declaration - wavefront accesses registers through its CU.
class ComputeUnitCore;
class Lds;
enum class VmAccessOutcome : uint8_t;

/// @brief Wavefront execution state.
enum class WfState : uint8_t {
  HALTED,   ///< Slot is currently unused and is available for dispatch.
  RUNNING,  ///< In a running state and can be considered for scheduling.
  WAITCNT,  ///< Stalled at a waitcnt.
  VM_RETRY, ///< A prepared memory operation is waiting for backing availability.
  BARRIER,  ///< Stalled at a barrier.
  ENDING,   ///< s_endpgm executed but outstanding memory ops are draining.
};

/// @brief Simulator execution failures that are not architectural wave state.
enum class InstructionExecutionError : uint8_t {
  None,
  UnsupportedOperandValue,
  UnimplementedInstruction,
};

/// @brief Allocation slice within a register file.
struct RegAllocation {
  uint32_t base = 0;  ///< First register index in the physical file.
  uint32_t count = 0; ///< Number of registers allocated.

  [[nodiscard]] constexpr bool contains(uint32_t physical_base, uint32_t physical_count = 1) const {
    if (physical_count == 0 || physical_base < base)
      return false;
    const uint32_t offset = physical_base - base;
    return offset < count && physical_count <= count - offset;
  }
};

/// @brief AMDGPU wavefront execution state.
///
/// @details The wavefront does not own its register storage, the parent
/// ComputeUnitCore holds the physical SGPR and VGPR files. Callers access
/// registers through Operand or RegisterAccess in instruction code and through the owning CU in VM
/// code.
///
/// Each wavefront is permanently bound to a ComputeUnitCore and a slot index
/// (wf_id) at construction time. These persist across reset()/dispatch
/// cycles. Dynamic dispatch state (wg_id, pc, register allocations,
/// execution masks) is set when the slot is activated and reset by reset().
///
/// Plugin state (plugin_states_) is NOT cleared by reset(). Plugins must
/// set their per-wavefront state in onAmdgpuWorkgroupDispatched, which
/// fires before the wavefront's first instruction.
///
/// A slot is considered dispatched (active) when it has a nonzero register
/// allocation (sgpr_alloc_.count > 0). After clear(), the slot is idle.
///
/// wf_size and max register counts come from the ISA struct and are fixed
/// at construction. num_sgprs and num_vgprs are the per-dispatch allocation
/// sizes set from code object metadata.
///
/// Derives from ThreadContext so that instruction execute() methods can
/// static_cast the ThreadContext& parameter to Wavefront&.
class Wavefront : public ThreadContext {
public:
  ~Wavefront() override = default;

  /// @brief Return the number of lanes per wavefront.
  /// @returns Lanes in this dispatched architectural wavefront.
  uint32_t wf_size() const { return wf_size_; }

  /// @brief Return the descriptor-selected architectural wave width.
  uint32_t kernel_wave_size() const { return wf_size_; }

  /// @brief Return the ISA maximum SGPRs per wavefront.
  /// @returns Maximum scalar registers.
  uint32_t max_sgprs() const { return max_sgprs_; }

  /// @brief Return the ISA maximum VGPRs per wavefront.
  /// @returns Maximum vector registers.
  uint32_t max_vgprs() const { return max_vgprs_; }

  /// @brief Return the number of allocated scalar registers.
  /// @returns Per-dispatch SGPR allocation count.
  uint32_t num_sgprs() const { return num_sgprs_; }

  /// @brief Return the number of allocated vector registers.
  /// @returns Per-dispatch VGPR allocation count.
  uint32_t num_vgprs() const { return num_vgprs_; }

  /// @brief Read the raw status register value.
  /// @returns Status register as a raw uint32_t.
  uint32_t status_raw() const { return status_raw_; }

  /// @brief Write the raw status register value.
  /// @param val New status register value.
  void set_status_raw(uint32_t val) { status_raw_ = val; }

  /// @brief Read the raw MODE register value.
  uint32_t mode_raw() const { return mode_raw_; }

  /// @brief Write the raw MODE register value.
  void set_mode_raw(uint32_t val) {
    mode_raw_ = val;
    vgpr_msb_mode_ = mode_layout_to_set_vgpr_msb(
        static_cast<uint8_t>((val & VGPR_MSB_MODE_MASK) >> VGPR_MSB_MODE_SHIFT));
  }

  /// @brief Return current S_SET_VGPR_MSB-format VGPR high-bank bits.
  uint8_t vgpr_msb_mode() const { return vgpr_msb_mode_; }

  /// @brief Set current S_SET_VGPR_MSB-format VGPR high-bank bits.
  void set_vgpr_msb_mode(uint8_t val) {
    vgpr_msb_mode_ = val;
    uint32_t mode_bits = static_cast<uint32_t>(set_vgpr_msb_to_mode_layout(val))
                         << VGPR_MSB_MODE_SHIFT;
    mode_raw_ = (mode_raw_ & ~VGPR_MSB_MODE_MASK) | mode_bits;
  }

  /// @brief Arm the gfx1250 hazard for the instruction immediately following
  /// an S_SETREG_IMM32_B32 write to MODE.
  void arm_setreg_vgpr_msb_hazard() { setreg_vgpr_msb_hazard_ = true; }

  /// @brief Whether the next adjacent instruction is in the gfx1250 hazard window.
  bool setreg_vgpr_msb_hazard() const { return setreg_vgpr_msb_hazard_; }

  /// @brief Consume whether the immediately preceding instruction armed the
  /// gfx1250 S_SET_VGPR_MSB drop hazard.
  bool consume_setreg_vgpr_msb_hazard() {
    const bool armed = setreg_vgpr_msb_hazard_;
    setreg_vgpr_msb_hazard_ = false;
    return armed;
  }

  /// @brief Clear the adjacency hazard when an instruction bypasses the normal
  /// execution callback path.
  void clear_setreg_vgpr_msb_hazard() { setreg_vgpr_msb_hazard_ = false; }

  /// @brief Reserved raw WAVE_SCHED_MODE state for future WGP scheduling model.
  uint32_t wave_sched_mode_raw() const { return wave_sched_mode_raw_; }

  /// @brief Reserved raw WAVE_SCHED_MODE state for future WGP scheduling model.
  void set_wave_sched_mode_raw(uint32_t val) { wave_sched_mode_raw_ = val; }

  /// @brief Raw GFX12 exception flags that have no legacy TRAPSTS slot.
  uint32_t gfx12_excp_flag_user_extra_raw() const { return gfx12_excp_flag_user_extra_raw_; }

  /// @brief Set GFX12 exception flags that have no legacy TRAPSTS slot.
  void set_gfx12_excp_flag_user_extra_raw(uint32_t val) { gfx12_excp_flag_user_extra_raw_ = val; }

  /// @brief Whether this wave uses GFX12's dedicated TRAP_CTRL register.
  bool uses_separate_trap_ctrl() const;

  /// @brief Raw GFX12 trap enables, architecturally separate from MODE.
  uint32_t gfx12_trap_ctrl_raw() const { return gfx12_trap_ctrl_raw_; }

  /// @brief Set the raw GFX12 trap enables without changing MODE.VGPR_MSB.
  void set_gfx12_trap_ctrl_raw(uint32_t val) { gfx12_trap_ctrl_raw_ = val; }

  /// @brief Raw gfx12.5 XNACK replay state preserved by the trap handler.
  uint32_t gfx1250_xnack_state_priv_raw() const { return gfx1250_xnack_state_priv_raw_; }

  /// @brief Set the raw gfx12.5 XNACK replay state.
  void set_gfx1250_xnack_state_priv_raw(uint32_t val) { gfx1250_xnack_state_priv_raw_ = val; }

  /// @brief Raw gfx12.5 XNACK lane mask.
  uint32_t gfx1250_xnack_mask_raw() const { return gfx1250_xnack_mask_raw_; }

  /// @brief Set the raw gfx12.5 XNACK lane mask.
  void set_gfx1250_xnack_mask_raw(uint32_t val) { gfx1250_xnack_mask_raw_ = val; }

  /// @brief Return the two-bit VGPR high-bank selector for an operand role.
  uint32_t vgpr_msb_for_role(VgprMsbRole role) const {
    switch (role) {
    case VgprMsbRole::Src0:
      return vgpr_msb_mode_ & 0x3u;
    case VgprMsbRole::Src1:
      return (vgpr_msb_mode_ >> 2) & 0x3u;
    case VgprMsbRole::Src2:
      return (vgpr_msb_mode_ >> 4) & 0x3u;
    case VgprMsbRole::Dst:
      return (vgpr_msb_mode_ >> 6) & 0x3u;
    case VgprMsbRole::None:
      return 0;
    }
    return 0;
  }

  /// @brief Return the wavefront slot index within the CU.
  /// @returns Permanent slot index.
  uint32_t wf_id() const { return wf_id_; }

  /// @brief Generation of the current occupant of this reusable wave slot.
  uint64_t dispatch_generation() const { return dispatch_generation_; }

  /// @brief Return the workgroup ID assigned at dispatch.
  /// @returns Workgroup ID.
  uint32_t wg_id() const { return wg_id_; }
  const std::array<uint32_t, 3> &wg_coord() const { return wg_coord_; }
  void set_wg_coord(uint32_t x, uint32_t y, uint32_t z) { wg_coord_ = {x, y, z}; }

  /// @brief Return the dispatch ID assigned at dispatch.
  uint32_t dispatch_id() const { return dispatch_id_; }

  /// @brief Set the dispatch ID (called by DispatchController).
  void set_dispatch_id(uint32_t id) { dispatch_id_ = id; }

  /// @brief Return the AQL ring packet id (dispatch's ring index) for this wave.
  /// @details This is the queue read index at which the dispatch packet was
  /// fetched. rocm-dbgapi correlates a trapped wave to its dispatch by matching
  /// this against the queue's read/write dispatch ids (TTMP11[6:30]).
  uint32_t aql_packet_id() const { return aql_packet_id_; }

  /// @brief Set the AQL ring packet id (called at dispatch).
  void set_aql_packet_id(uint32_t id) { aql_packet_id_ = id; }

  /// @brief GPU load bias for code-object-relative function addresses.
  uint64_t code_load_bias() const { return code_load_bias_; }
  void set_code_load_bias(uint64_t bias) { code_load_bias_ = bias; }

  /// @brief Return this wave's position within its workgroup (0-based).
  uint32_t wave_in_group() const { return wave_in_group_; }

  /// @brief Set this wave's position within its workgroup (called at dispatch).
  void set_wave_in_group(uint32_t pos) { wave_in_group_ = pos; }

  /// @brief Return the KFD queue ID that launched this wave.
  uint32_t queue_id() const { return queue_id_; }

  /// @brief Set the KFD queue ID (called by the command processor at dispatch).
  /// @details Used by the debugger path to correlate a stopped wave with the
  /// queue whose context-save-restore area holds its saved state.
  void set_queue_id(uint32_t id) { queue_id_ = id; }

  /// @brief Return the owning process ID (PASID analog).
  uint32_t process_id() const { return process_id_; }

  /// @brief Set the owning process ID at dispatch time.
  void set_process_id(uint32_t id) { process_id_ = id; }

  /// @brief Return the generation-safe identity of the owning GPU address space.
  AddressSpaceHandle address_space() const { return address_space_; }

  /// @brief Set the owning GPU address space at dispatch time.
  void set_address_space(AddressSpaceHandle address_space) { address_space_ = address_space; }
  /// @brief Select host monotonic timestamps for PM4, modeled time for AQL.
  void set_system_clock(bool enabled) { use_system_clock_ = enabled; }
  /// @brief Read the realtime clock selected by the launch ABI.
  uint64_t realtime_timestamp() const;
  /// @brief Bind wave errors to the PM4 submission that launched this wave.
  void set_pm4_failure(std::shared_ptr<Pm4FailureState> failure) {
    pm4_failure_ = std::move(failure);
  }
  /// @brief Report a failed shader to its PM4 queue; returns false for an AQL wave.
  bool fail_pm4_submission();
  /// @brief Retain a PM4 scratch slot until this wave retires.
  void set_scratch_lease(std::shared_ptr<uint32_t> lease) { scratch_lease_ = std::move(lease); }

  /// @brief Return the per-WG LDS base offset assigned at dispatch.
  uint32_t lds_base() const { return lds_base_; }

  /// @brief Set the per-WG LDS base offset.
  void set_lds_base(uint32_t base) { lds_base_ = base; }

  /// @brief Initialize a workgroup named barrier from an ISA barrier operand.
  void barrier_init(int32_t barrier_id, uint32_t member_count);

  /// @brief Join one workgroup named barrier.
  void barrier_join(int32_t barrier_id);

  /// @brief Signal a barrier and report whether this is its first signal.
  bool barrier_signal(int32_t barrier_id, uint32_t member_count);

  /// @brief Read the packed architectural state of a barrier.
  uint32_t barrier_state(int32_t barrier_id) const;

  /// @brief Wait on a named, workgroup, trap, or cluster barrier.
  void barrier_wait(int32_t barrier_id);

  /// @brief Leave the currently joined named barrier.
  bool barrier_leave();

  /// @brief Return the aligned LDS allocation size for this workgroup.
  uint32_t lds_size() const { return lds_size_; }

  /// @brief Set the aligned LDS allocation size for this workgroup.
  void set_lds_size(uint32_t size) { lds_size_ = size; }

  /// @brief Return the LDS backing selected for this workgroup placement.
  ///
  /// CU-mode workgroups use their owning CU's LDS. WGP-mode workgroups can
  /// instead use a backing shared by the two sibling CUs in the WGP.
  Lds &lds();
  const Lds &lds() const;

  /// @brief Override the LDS backing for this workgroup placement.
  /// Passing nullptr restores the owning CU's LDS.
  void set_lds(Lds *lds) { lds_ = lds; }

  /// @brief Return whether this wave's compute unit has GPU memory backing.
  bool has_gpu_memory() const;

  /// @brief Capture the current translated address-space view for one operation.
  /// @details The returned access retains the translator, physical backing, and
  /// invalidation generation needed to resume an unavailable operation without
  /// exposing the owning compute unit or reclassifying the address through the
  /// legacy memory path.
  [[nodiscard]] std::optional<GpuVmAccess> snapshot_vm_access() const;

  /// @brief Read GPU memory in this wave's process address space.
  [[nodiscard]] VmAccessOutcome read_gpu_memory(uint64_t addr, std::span<uint8_t> dst) const;

  /// @brief Write GPU memory in this wave's process address space.
  [[nodiscard]] VmAccessOutcome write_gpu_memory(uint64_t addr, std::span<const uint8_t> src);

  /// @brief Return this workgroup's rank within its cluster.
  uint32_t cluster_rank() const { return cluster_rank_; }

  /// @brief Return the number of workgroups in this workgroup's cluster.
  uint32_t cluster_size() const { return cluster_size_; }

  /// @brief Set cluster placement metadata computed by the command processor.
  void set_cluster_info(uint32_t rank, uint32_t size) {
    cluster_rank_ = rank;
    cluster_size_ = size == 0 ? 1 : size;
  }

  /// @brief Return the SGPR register file allocation.
  /// @returns Const reference to the SGPR allocation slice.
  const RegAllocation &sgpr_alloc() const { return sgpr_alloc_; }

  /// @brief Return the VGPR register file allocation.
  /// @returns Const reference to the VGPR allocation slice.
  const RegAllocation &vgpr_alloc() const { return vgpr_alloc_; }

  /// @brief Return the instruction-facing compute-unit service view.
  /// @returns Narrow view over the owning compute unit.
  InstructionComputeUnitView &cu() { return cu_view_; }

  /// @returns Const narrow view over the owning compute unit.
  const InstructionComputeUnitView &cu() const { return cu_view_; }

  /// @brief Return the EXEC mask.
  /// @returns EXEC mask (one bit per lane, 1 = active).
  uint64_t exec() const {
    check_mask_memory_wait(RegClass::EXEC, lane_mask(), false);
    return exec_ & lane_mask();
  }

  /// @brief Read selected scalar words of EXEC, preserving the raw pair value.
  uint64_t read_exec(uint16_t index = 0, uint8_t width = 2) const {
    check_scalar_memory_wait({RegClass::EXEC, index, width});
    return exec_;
  }

  /// @brief Return the raw architectural EXEC register pair.
  ///
  /// Wave32 instructions may use EXEC_HI as scalar scratch even though its
  /// bits do not select active lanes. Operand decoding therefore needs the
  /// unmasked register value, while vector execution should use exec().
  uint64_t exec_raw() const { return exec_; }

  /// @brief Set the active-lane portion of the EXEC register pair.
  /// @param val New EXEC mask value.
  ///
  /// Wave32 leaves EXEC_HI available as scalar scratch. Vector instructions
  /// that update the execution mask must therefore preserve the non-lane bits.
  void set_exec(uint64_t val) {
    check_mask_memory_wait(RegClass::EXEC, lane_mask(), true);
    exec_ = (exec_ & ~lane_mask()) | (val & lane_mask());
  }

  /// @brief Write both architectural EXEC words as a scalar instruction result.
  void write_exec(uint64_t val) {
    check_scalar_memory_wait({RegClass::EXEC, 0, 2}, true);
    exec_ = val;
  }

  /// @brief Set the raw architectural EXEC register pair.
  void set_exec_raw(uint64_t val) { exec_ = val; }

  /// @brief Return the execution-local mask applied to VGPR write effects.
  /// @details DPP semantic helpers still evaluate every active lane so scalar
  /// side results see the complete operation. This mask suppresses both the
  /// architectural VGPR commit and its plugin observation for row/bank-masked
  /// or invalid-source lanes.
  uint64_t vgpr_write_mask() const { return vgpr_write_mask_ & lane_mask(); }

  /// @brief Set the execution-local VGPR write-effect mask.
  void set_vgpr_write_mask(uint64_t val) { vgpr_write_mask_ = val & lane_mask(); }

  /// @brief Return the raw architectural VCC register pair.
  /// @returns Raw VCC register value, including non-lane bits in wave32 mode.
  uint64_t vcc() const { return vcc_; }

  /// @brief Read selected scalar words of VCC, preserving the raw pair value.
  uint64_t read_vcc(uint16_t index = 0, uint8_t width = 2) const {
    check_scalar_memory_wait({RegClass::VCC, index, width});
    return vcc_;
  }

  /// @brief Return the active-lane portion of the VCC register pair.
  /// @returns VCC mask with non-lane bits cleared.
  uint64_t vcc_mask(uint64_t read_lanes = ~uint64_t{0}) const {
    check_mask_memory_wait(RegClass::VCC, read_lanes, false);
    return vcc_ & lane_mask();
  }

  /// @brief Set the active-lane portion of the VCC register pair.
  /// @param val New VCC mask value.
  ///
  /// Wave32 leaves VCC_HI available as scalar state. Mask-producing writes
  /// must therefore preserve the non-lane bits, matching set_exec().
  void set_vcc(uint64_t val) {
    check_mask_memory_wait(RegClass::VCC, lane_mask(), true);
    vcc_ = (vcc_ & ~lane_mask()) | (val & lane_mask());
  }

  /// @brief Set the raw architectural VCC register pair.
  void set_vcc_raw(uint64_t val) { vcc_ = val; }

  /// @brief Commit a wave-sized implicit VCC result.
  /// @details Vector mask-producing instructions write only the lanes present
  /// in the current wave. In Wave32, VCC_HI remains separately addressable
  /// scalar state and must not be clobbered by a low-half compare or carry
  /// result.
  /// @param val New per-lane VCC result.
  void set_vcc_mask(uint64_t val) { set_vcc(val); }

  /// @brief Return the M0 special register.
  /// @returns M0 register value.
  uint32_t m0() const {
    check_scalar_memory_wait({RegClass::M0, 0, 1});
    return m0_;
  }

  /// @brief Set the M0 special register.
  /// @param val New M0 value.
  void set_m0(uint32_t val) {
    check_scalar_memory_wait({RegClass::M0, 0, 1}, true);
    m0_ = val;
  }

  static constexpr uint32_t DX10_CLAMP_BIT = 1u << 8;
  static constexpr uint32_t IEEE_BIT = 1u << 9;
  static constexpr uint32_t GPR_IDX_EN_BIT = 1u << 27;
  static constexpr uint32_t FP16_OVFL_BIT = 1u << 23;

  /// STATUS.HALT. Bit 13 on every modelled architecture -- see StatusReg::HALT
  /// in each arch's isa.h, which all spell it member<13, 13>.
  static constexpr uint32_t kStatusHaltMask = 1u << 13;

  bool dx10_clamp() const { return (mode_raw_ & DX10_CLAMP_BIT) != 0; }
  bool ieee_mode() const { return (mode_raw_ & IEEE_BIT) != 0; }
  bool gpr_idx_en() const { return mode_has_gpr_idx_en_ && ((mode_raw_ & GPR_IDX_EN_BIT) != 0); }
  bool fp16_ovfl() const { return (mode_raw_ & FP16_OVFL_BIT) != 0; }
  uint32_t fp_round_mode_f32() const { return mode_raw_ & 0x3u; }
  uint32_t fp_round_mode_f16_f64() const { return (mode_raw_ >> 2) & 0x3u; }
  uint32_t fp_denorm_mode_f32() const { return (mode_raw_ >> 4) & 0x3u; }
  uint32_t fp_denorm_mode_f16_f64() const { return (mode_raw_ >> 6) & 0x3u; }
  uint32_t gpr_idx_offset() const { return m0() & 0xFF; }
  uint32_t gpr_idx_mode() const { return (m0() >> 12) & 0xF; }

  /// @brief Return the per-wavefront scratch (private segment) base address.
  /// @returns Byte address in GPU memory where this wavefront's scratch starts.
  uint64_t scratch_base() const { return scratch_base_; }

  /// @brief Read FLAT_SCRATCH as an instruction's address input.
  uint64_t read_scratch_base(uint16_t index = 0, uint8_t width = 2) const {
    check_scalar_memory_wait({RegClass::FLAT_SCRATCH, index, width});
    return scratch_base_;
  }

  /// @brief Set the per-wavefront scratch base address.
  /// @param val Scratch base byte address (set at dispatch by CP).
  void set_scratch_base(uint64_t val) { scratch_base_ = val; }

  /// @brief Return the per-lane private scratch allocation size in bytes.
  uint32_t scratch_lane_size() const { return scratch_lane_size_; }

  /// @brief Set the per-lane private scratch allocation size in bytes.
  void set_scratch_lane_size(uint32_t val) { scratch_lane_size_ = val; }

  /// @brief Return this wave's scratch scoreboard id (its slot in the queue's
  /// scratch allocation). rocm-dbgapi multiplies it by COMPUTE_TMPRING_SIZE's
  /// per-wave size to locate each wave's private memory.
  uint32_t scratch_scoreboard_id() const { return scratch_scoreboard_id_; }

  /// @brief Set this wave's scratch scoreboard id (set at dispatch by the CP).
  void set_scratch_scoreboard_id(uint32_t val) { scratch_scoreboard_id_ = val; }

  /// @brief Return the physical shader engine containing this wave.
  uint32_t shader_engine_id() const { return shader_engine_id_; }

  /// @brief Set the physical shader engine containing this wave.
  void set_shader_engine_id(uint32_t val) { shader_engine_id_ = val; }

  uint64_t shared_aperture_base() const { return shared_aperture_base_; }
  uint64_t shared_aperture_limit() const { return shared_aperture_limit_; }
  uint64_t private_aperture_base() const { return private_aperture_base_; }
  uint64_t private_aperture_limit() const { return private_aperture_limit_; }
  void set_apertures(uint64_t sb, uint64_t sl, uint64_t pb, uint64_t pl) {
    shared_aperture_base_ = sb;
    shared_aperture_limit_ = sl;
    private_aperture_base_ = pb;
    private_aperture_limit_ = pl;
  }

  /// @brief Observe an instruction's access to logical scalar register words.
  void check_scalar_memory_wait(RegisterRef reg, bool write = false) const {
    if (memory_wait_checks_enabled_ && memory_wait_shadow_.pending(reg, write))
      check_active_memory_wait(reg, ~uint64_t{0}, MemoryWaitScoreboard::kFullDwordByteMask, write);
  }

  /// Diagnostic readiness is independent of eager functional writeback.
  bool memory_wait_checks_enabled() const { return memory_wait_checks_enabled_; }
  const MemoryWaitShadow &memory_wait_shadow() const { return memory_wait_shadow_; }
  MemoryWaitScoreboard *memory_wait_scoreboard() const { return memory_wait_scoreboard_.get(); }
  MemoryWaitScoreboard &ensure_memory_wait_scoreboard() {
    assert(memory_wait_checks_enabled_ && "memory wait checking is disabled");
    if (!memory_wait_scoreboard_)
      memory_wait_scoreboard_ = std::make_unique<MemoryWaitScoreboard>(memory_wait_shadow_);
    return *memory_wait_scoreboard_;
  }

  /// @brief Return the wait counters for outstanding memory operations.
  /// @returns Reference to the wait counters.
  WaitCounters &wait_counters() { return wait_counters_; }

  /// @returns Const reference to the wait counters.
  const WaitCounters &wait_counters() const { return wait_counters_; }

  /// @brief Retire one outstanding wait-counter operation and wake the wave if ready.
  void release_wait_counter(WaitCounterType type);

  /// @brief Set the s_waitcnt target thresholds and stall if not yet satisfied.
  ///
  /// @details Used by GFX9 (CDNA1-4), GFX10 (RDNA1/2), and GFX11 (RDNA3/3.5)
  /// for the monolithic S_WAITCNT instruction.  Sets vmcnt, lgkmcnt, expcnt
  /// thresholds and transitions to WAITCNT if any counter currently exceeds
  /// its target.
  /// @param vmcnt VM counter threshold.
  /// @param lgkmcnt LGKM counter threshold.
  /// @param expcnt Export counter threshold.
  const WaitTarget &wait_target() const { return wait_target_; }

  /// Wait for every modeled memory pipeline, including stores and async DMA.
  void set_wait_all() {
    wait_target_ = {0, 0, 0, 0, 0, 0, 0, 0};
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  void set_wait_target(uint8_t vmcnt, uint8_t lgkmcnt, uint8_t expcnt) {
    wait_target_.vmcnt = vmcnt;
    wait_target_.lgkmcnt = lgkmcnt;
    wait_target_.expcnt = expcnt;
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  /// @brief Set the VSCNT target (GFX10 S_WAITCNT_VSCNT).
  void set_wait_target_vscnt(uint8_t threshold) {
    wait_target_.vscnt = threshold;
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  /// @brief Set the LOADCNT target (GFX11+ S_WAITCNT_VMCNT / S_WAIT_LOADCNT).
  void set_wait_target_loadcnt(uint8_t threshold) {
    wait_target_.vmcnt = threshold;
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  /// @brief Set the STORECNT target (GFX11+ S_WAITCNT_VSCNT / S_WAIT_STORECNT).
  void set_wait_target_storecnt(uint8_t threshold) {
    wait_target_.vscnt = threshold;
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  /// @brief Set the DSCNT target (GFX11+ S_WAITCNT_LGKMCNT / S_WAIT_DSCNT).
  void set_wait_target_dscnt(uint8_t threshold) {
    wait_target_.dscnt = threshold;
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  /// @brief Set the KMCNT target (GFX11+ S_WAIT_KMCNT).
  void set_wait_target_kmcnt(uint8_t threshold) {
    wait_target_.kmcnt = threshold;
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  /// @brief Set the TENSORCNT target (GFX12.5 S_WAIT_TENSORCNT).
  void set_wait_target_tensorcnt(uint8_t threshold) {
    wait_target_.tensorcnt = threshold;
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  /// @brief Set the ASYNCCNT target (GFX12.5 S_WAIT_ASYNCCNT).
  void set_wait_target_asynccnt(uint8_t threshold) {
    wait_target_.asynccnt = threshold;
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  /// @brief Set combined STORECNT + DSCNT targets (GFX12 S_WAIT_STORECNT_DSCNT).
  void set_wait_target_storecnt_dscnt(uint8_t storecnt, uint8_t dscnt) {
    wait_target_.vscnt = storecnt;
    wait_target_.dscnt = dscnt;
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  /// @brief Set combined LOADCNT + DSCNT targets (GFX12 S_WAIT_LOADCNT_DSCNT).
  void set_wait_target_loadcnt_dscnt(uint8_t loadcnt, uint8_t dscnt) {
    wait_target_.vmcnt = loadcnt;
    wait_target_.dscnt = dscnt;
    if (!wait_satisfied())
      set_state(WfState::WAITCNT);
  }

  /// @brief Set a single split-wait counter threshold by name.
  ///
  /// Used by the generated S_WAIT_* / S_WAITCNT_* instruction execute()
  /// bodies.  Maps the instruction's semantic name to the correct target.
  void set_wait_counter(const char *counter_name, uint16_t threshold) {
    using namespace std::string_view_literals;
    std::string_view name{counter_name};
    auto t = static_cast<uint8_t>(threshold);
    if (name == "wait_loadcnt")
      set_wait_target_loadcnt(t);
    else if (name == "wait_storecnt")
      set_wait_target_storecnt(t);
    else if (name == "wait_dscnt")
      set_wait_target_dscnt(t);
    else if (name == "wait_kmcnt")
      set_wait_target_kmcnt(t);
    else if (name == "wait_tensorcnt")
      set_wait_target_tensorcnt(t);
    else if (name == "wait_asynccnt")
      set_wait_target_asynccnt(t);
    else if (name == "wait_expcnt") {
      wait_target_.expcnt = static_cast<uint8_t>(threshold & 0x07);
      if (!wait_satisfied())
        set_state(WfState::WAITCNT);
    } else if (name == "wait_samplecnt" || name == "wait_bvhcnt") {
      wait_target_.vmcnt = t; // map to vmcnt
      if (!wait_satisfied())
        set_state(WfState::WAITCNT);
    } else if (name == "wait_loadcnt_dscnt") {
      set_wait_target_loadcnt_dscnt(static_cast<uint8_t>((threshold >> 8) & 0x3F),
                                    static_cast<uint8_t>(threshold & 0x3F));
    } else if (name == "wait_storecnt_dscnt") {
      set_wait_target_storecnt_dscnt(static_cast<uint8_t>((threshold >> 8) & 0x3F),
                                     static_cast<uint8_t>(threshold & 0x3F));
    }
  }

  /// @brief Check whether all wait counter thresholds are satisfied.
  /// @retval true All counters are at or below their targets.
  /// @retval false One or more counters exceed their targets.
  bool wait_satisfied() const { return wait_target_.satisfied(wait_counters_); }

  /// @brief Read the Scalar Condition Code (SCC) from the status register.
  /// @retval true SCC bit is set.
  /// @retval false SCC bit is clear.
  bool read_scc() const {
    check_scalar_memory_wait({RegClass::SCC, 0, 1});
    return status_raw() & 1u;
  }

  /// @brief Write the Scalar Condition Code (SCC) in the status register.
  /// @param val New SCC value.
  void write_scc(bool val) {
    check_scalar_memory_wait({RegClass::SCC, 0, 1}, true);
    uint32_t s = status_raw();
    set_status_raw(val ? (s | 1u) : (s & ~1u));
  }

  /// @brief STATUS.HALT, the architectural "this wave is halted" bit.
  /// @details Bit 13 on every architecture this emulator models (StatusReg::HALT
  /// in each arch's isa.h). s_sendmsghalt sets it and s_rfe reads it to decide
  /// whether the wave stays stopped on the way out of the trap handler, so it is
  /// live wave state that a debugger resume has to clear -- not a private flag.
  /// Named here so the bit position is written once instead of at each user.
  bool status_halt() const { return (status_raw() & kStatusHaltMask) != 0; }

  /// @brief Set or clear STATUS.HALT.
  /// @param val New STATUS.HALT value.
  void set_status_halt(bool val) {
    const uint32_t s = status_raw();
    set_status_raw(val ? (s | kStatusHaltMask) : (s & ~kStatusHaltMask));
  }

  /// @brief Return the current execution state.
  /// @returns Current WfState.
  WfState state() const { return state_; }

  /// @brief Set the execution state.
  /// @param s New execution state.
  void set_state(WfState s) {
    const bool was_active = !is_halted();
    state_ = s;
    if (was_active != !is_halted())
      update_activity_counts(was_active, was_active && !debug_paused());
  }

  /// @brief Check whether this wavefront slot is halted.
  /// @retval true Slot is halted and available for dispatch.
  /// @retval false Slot is active (running, waiting, or at a barrier).
  bool is_halted() const { return state_ == WfState::HALTED; }

  /// @brief Record a fail-closed instruction execution error.
  /// @details Execution callbacks use this for inputs whose architectural
  /// behavior is not implemented. Callers must not treat it as a hardware trap.
  void report_instruction_execution_error(InstructionExecutionError error) {
    instruction_execution_error_ = error;
  }

  InstructionExecutionError instruction_execution_error() const {
    return instruction_execution_error_;
  }

  bool instruction_execution_failed() const {
    return instruction_execution_error_ != InstructionExecutionError::None;
  }

  void clear_instruction_execution_error() {
    instruction_execution_error_ = InstructionExecutionError::None;
  }

  // -- KFD debugger (trap) state --
  //
  // These model the wave-level state the AMD trap handler maintains for
  // rocm-dbgapi: the trap temporary registers (TTMP0-15), the trap status
  // register (TRAPSTS), and the debug halt/single-step bits.

  /// @brief Read a trap temporary register (TTMP0-15).
  uint32_t ttmp(uint32_t idx) const { return idx < 16 ? ttmp_[idx] : 0; }

  /// @brief Write a trap temporary register (TTMP0-15).
  void set_ttmp(uint32_t idx, uint32_t val) {
    if (idx < 16)
      ttmp_[idx] = val;
  }

  /// @brief Cycles this wave still owes an in-flight s_sleep.
  /// @details S_SLEEP is a delay and nothing else: it has no register result,
  /// so retiring it in a single step gives it no architectural effect at all.
  /// A spin loop then runs at full speed and spends its time spread evenly
  /// over its own instructions rather than parked at the sleep, which changes
  /// where an asynchronous debugger suspend lands inside it.
  uint32_t sleep_cycles() const { return sleep_cycles_; }
  void set_sleep_cycles(uint32_t cycles) { sleep_cycles_ = cycles; }
  void tick_sleep() { --sleep_cycles_; }

  /// @brief Whether the wave is currently fetching from its configured TBA.
  bool in_trap_handler() const { return in_trap_handler_; }
  void set_in_trap_handler(bool value) { in_trap_handler_ = value; }

  bool trap_interrupt_sent() const { return trap_interrupt_sent_; }
  void set_trap_interrupt_sent(bool value) { trap_interrupt_sent_ = value; }

  uint64_t trap_queue_exception_status() const { return trap_queue_exception_status_; }
  void add_trap_queue_exception_status(uint64_t status) { trap_queue_exception_status_ |= status; }
  uint64_t trap_runtime_exception_status() const { return trap_runtime_exception_status_; }
  void add_trap_runtime_exception_status(uint64_t status) {
    trap_runtime_exception_status_ |= status;
  }
  void clear_trap_exception_status() {
    trap_queue_exception_status_ = 0;
    trap_runtime_exception_status_ = 0;
  }

  /// @brief Whether the live STATUS.HALT was raised by the wave's own
  /// s_sendmsghalt rather than by the trap handler's s_setreg.
  ///
  /// @details Both halt the wave inside the handler and both look identical in
  /// the CWSR record, but a debugger resume has to treat them oppositely. The
  /// ROCr handler's s_setreg raises HALT and *then* returns, so the bit is the
  /// handler's request that the wave stay stopped: clearing it on a resume
  /// loses the breakpoint. A wave halted at s_sendmsghalt has already reported
  /// and is waiting to be let go, so leaving the bit set is what strands it.
  /// The record cannot tell them apart, so record the provenance here at the
  /// point where it is still known.
  bool self_halted() const { return self_halted_; }
  void set_self_halted(bool value) { self_halted_ = value; }
  uint32_t trap_saved_status() const { return trap_saved_status_; }
  void set_trap_saved_status(uint32_t value) { trap_saved_status_ = value; }
  uint64_t trap_saved_exec() const { return trap_saved_exec_; }
  void set_trap_saved_exec(uint64_t value) { trap_saved_exec_ = value; }

  /// @brief Record the trap id supplied by hardware trap entry.
  void set_trap_id(uint32_t value) { trap_id_ = value; }

  /// @brief Read the trap status register (TRAPSTS / EXCP flags).
  uint32_t trapsts() const { return trapsts_; }

  /// @brief Write the trap status register.
  void set_trapsts(uint32_t val) { trapsts_ = val; }

  /// @brief EXCP causes raised by the instruction currently executing.
  /// @details TRAPSTS.EXCP is a sticky accumulator: hardware records a cause
  /// there and never clears it on its own, so it cannot say whether *this*
  /// instruction raised the cause. Trap delivery depends on that, and on
  /// hardware it depends only on the cause occurring while MODE.EXCP_EN has
  /// the bit set -- not on the sticky bit changing. Cause classifiers report
  /// here as well as into TRAPSTS so the CU has the transient mask.
  uint32_t pending_alu_causes() const { return pending_alu_causes_; }

  /// @brief Clear the transient mask, before executing the next instruction.
  void clear_pending_alu_causes() { pending_alu_causes_ = 0; }

  /// @brief Record EXCP causes raised by the instruction currently executing.
  void raise_alu_causes(uint32_t causes) { pending_alu_causes_ |= causes; }

  /// @brief Whether the debugger has stopped this wave (trapped or suspended).
  /// @details A debug-halted wave keeps its slot and all register state; the
  /// scheduler skips it so the CU can go quiescent without retiring the wave.
  bool debug_halted() const { return debug_halted_; }
  void set_debug_halted(bool v) {
    const bool was_runnable = !is_halted() && !debug_paused();
    debug_halted_ = v;
    if (was_runnable != (!is_halted() && !debug_paused()))
      update_activity_counts(!is_halted(), was_runnable);
  }

  /// @brief Whether KFD has temporarily suspended this wave's queue.
  /// @details Queue suspension freezes execution for a stable CWSR snapshot,
  /// but unlike debug_halted it does not imply an architectural stop reason.
  bool debug_suspended() const { return debug_suspended_; }
  void set_debug_suspended(bool v) {
    const bool was_runnable = !is_halted() && !debug_paused();
    debug_suspended_ = v;
    if (was_runnable != (!is_halted() && !debug_paused()))
      update_activity_counts(!is_halted(), was_runnable);
  }
  /// @brief Runtime-suspended: the queue's queue_percentage went to zero.
  /// @details A separate reason from the debugger's, because the two overlap.
  /// Sharing one bit let a runtime resume clear a debugger pause, and a
  /// debugger or CWSR resume clear an active runtime pause.
  bool runtime_suspended() const { return runtime_suspended_; }
  void set_runtime_suspended(bool v) {
    const bool was_runnable = !is_halted() && !debug_paused();
    runtime_suspended_ = v;
    if (was_runnable != (!is_halted() && !debug_paused()))
      update_activity_counts(!is_halted(), was_runnable);
  }

  /// @brief Whether a *debugger* currently holds this wave stopped.
  /// @details Deliberately excludes runtime_suspended_: KFD uses this to decide
  /// which waves it may serialize into a CWSR record, count in the SUSPEND /
  /// RESUME_QUEUES stopped set, and refuse to checkpoint. A queue the runtime
  /// throttled to queue_percentage 0 is none of those things, and folding it in
  /// makes RESUME_QUEUES fail its stopped-vs-restored count and publishes waves
  /// to rocm-dbgapi that no debugger ever stopped. Ask debug_paused() instead
  /// when the question is "may the scheduler issue this wave".
  bool debug_stopped() const { return debug_halted_ || debug_suspended_; }

  /// @brief Whether any reason currently keeps this wave from being issued.
  bool debug_paused() const { return debug_stopped() || runtime_suspended_; }
  bool fatal_exception_pending() const { return fatal_exception_pending_; }
  void set_fatal_exception_pending(bool pending) { fatal_exception_pending_ = pending; }
  bool fatal_exception_cwsr_valid() const { return fatal_exception_cwsr_valid_; }
  void set_fatal_exception_cwsr_valid(bool valid) { fatal_exception_cwsr_valid_ = valid; }

  /// @brief Whether a future debugger resume should request single-step mode.
  bool debug_single_step() const { return single_step_; }
  void set_debug_single_step(bool v) { single_step_ = v; }

  /// @brief The trap id recorded by the last s_trap (breakpoint = 1).
  uint32_t trap_id() const { return trap_id_; }

  /// @brief Stable, unique debugger wave id (planted into TTMP4:5 on stop).
  /// @details Zero until assigned. rocm-dbgapi reads this from the CWSR area as
  /// the wave's identity, so it must be stable across re-serialization of the
  /// same wave. Assigned lazily by the driver on the first stop.
  uint64_t debug_wave_id() const { return debug_wave_id_; }
  void set_debug_wave_id(uint64_t id) { debug_wave_id_ = id; }

  /// @brief Read one allocated SGPR for debugger state capture.
  uint32_t debug_read_sgpr(uint32_t reg) const;

  /// @brief Read one allocated VGPR lane for debugger state capture.
  uint32_t debug_read_vgpr(uint32_t reg, uint32_t lane) const;

  /// @brief Write one allocated SGPR from debugger state restore.
  void debug_write_sgpr(uint32_t reg, uint32_t value);

  /// @brief Write one allocated VGPR lane from debugger state restore.
  void debug_write_vgpr(uint32_t reg, uint32_t lane, uint32_t value);

  /// @brief Stop this wave in the debugger (models the trap handler entry).
  /// @param trap_id Trap id from the s_trap immediate (breakpoint = 1).
  /// @details Records the trap id and halts the wave for debugger inspection.
  /// The PC is advanced past the s_trap by the caller (issue_instruction), so
  /// the saved PC points just after the trap, matching the ROCr trap handler.
  void debug_trap(uint32_t trap_id) {
    trap_id_ = trap_id;
    set_debug_halted(true);
    single_step_ = false;
  }

  /// @brief The wave state a debug stop mutates, captured so it can be undone.
  ///
  /// @details A driver stop is claimed before the CWSR record that describes it
  /// can be written, because the serializer selects waves by debug_stopped().
  /// If publication then fails there is no debugger-visible record, so the stop
  /// has to be rolled back rather than left in place: a halted wave with no
  /// record is one the debugger cannot see, resume, or be told about, and the
  /// compute unit has already been told the access was handled.
  struct DebugStopState {
    uint32_t trapsts = 0;
    uint32_t mode_raw = 0;
    uint32_t gfx12_trap_ctrl_raw = 0;
    uint32_t trap_id = 0;
    bool debug_halted = false;
    bool single_step = false;
    bool fatal_exception_pending = false;
    bool fatal_exception_cwsr_valid = false;
  };

  /// @brief Capture the fields @ref restore_debug_stop_state puts back.
  DebugStopState debug_stop_state() const {
    return DebugStopState{
        trapsts_,      mode_raw_,    gfx12_trap_ctrl_raw_,     trap_id_,
        debug_halted_, single_step_, fatal_exception_pending_, fatal_exception_cwsr_valid_};
  }

  /// @brief Undo a debug stop captured by @ref debug_stop_state.
  void restore_debug_stop_state(const DebugStopState &saved) {
    trapsts_ = saved.trapsts;
    set_mode_raw(saved.mode_raw);
    gfx12_trap_ctrl_raw_ = saved.gfx12_trap_ctrl_raw;
    trap_id_ = saved.trap_id;
    set_debug_halted(saved.debug_halted);
    single_step_ = saved.single_step;
    fatal_exception_pending_ = saved.fatal_exception_pending;
    fatal_exception_cwsr_valid_ = saved.fatal_exception_cwsr_valid;
  }

  /// @brief Halt this wavefront and notify the CU for WG completion tracking.
  /// @details Transitions to HALTED and decrements the CU's per-WG refcount.
  /// When the refcount reaches zero (all WFs in the WG halted), the CU fires
  /// notify_wg_complete to the CP. This is the sole completion detection path —
  /// driven entirely by s_endpgm → end() → halt().
  /// @brief Whether halting should tell the command processor the workgroup
  /// finished.
  ///
  /// @details Suppressed only when the CP is already tearing the queue down and
  /// is holding, or about to take, hw_queue_mutex_. Notifying from there would
  /// make the caller acquire hw_queue_mutex_ while it holds the CU's wave-state
  /// lock, which is the reverse of the order handle_doorbell() uses
  /// (hw_queue_mutex_ -> dispatch_wf -> wave_state_mutex_) and deadlocks the
  /// two threads against each other.
  enum class CpCompletionNotice : uint8_t { Send, Suppress };

  void halt(CpCompletionNotice notice = CpCompletionNotice::Send);

  /// @brief End program execution. If all memory ops are drained, halts
  /// immediately. Otherwise, transitions to ENDING and lets the memory
  /// pipeline drain remaining ops before halting.
  void end() {
    if (wait_counters_.empty())
      halt();
    else
      set_state(WfState::ENDING);
  }

  /// @brief Log instruction count at end for trace/debug.
  void trace_end_summary() const;

  /// @brief Reset dynamic dispatch state so this slot can be reused.
  ///
  /// @details Resets register allocations, workgroup ID, and execution state back
  /// to defaults. Does not change permanent bindings (cu_, wf_id_) or ISA-fixed
  /// properties (wf_size_, max_sgprs_, max_vgprs_) or the status register.
  void reset() {
    // A slot can be reused for a different dispatch and plugin selection.
    // Retain the vector allocation, but never retain a published decision.
    hot_hook_subscriptions_valid_ = false;
    hot_hook_observer_count_ = 0;
    pc = 0;
    wg_id_ = 0;
    wg_coord_ = {};
    dispatch_id_ = 0;
    aql_packet_id_ = 0;
    code_load_bias_ = 0;
    wave_in_group_ = 0;
    address_space_ = {};
    process_id_ = 0;
    use_system_clock_ = false;
    scratch_lease_.reset();
    pm4_failure_.reset();
    lds_base_ = 0;
    lds_size_ = 0;
    lds_ = nullptr;
    cluster_rank_ = 0;
    cluster_size_ = 1;
    num_sgprs_ = 0;
    num_vgprs_ = 0;
    sgpr_alloc_ = {};
    vgpr_alloc_ = {};
    wf_size_ = default_wf_size_;
    exec_ = lane_mask();
    vgpr_write_mask_ = lane_mask();
    vcc_ = 0;
    m0_ = 0;
    set_mode_raw(0);
    setreg_vgpr_msb_hazard_ = false;
    set_wave_sched_mode_raw(0);
    gfx12_excp_flag_user_extra_raw_ = 0;
    gfx12_trap_ctrl_raw_ = 0;
    gfx1250_xnack_state_priv_raw_ = 0;
    gfx1250_xnack_mask_raw_ = 0;
    scratch_base_ = 0;
    scratch_lane_size_ = 0;
    scratch_scoreboard_id_ = 0;
    shader_engine_id_ = 0;
    shared_aperture_base_ = 0;
    shared_aperture_limit_ = 0;
    private_aperture_base_ = 0;
    private_aperture_limit_ = 0;
    named_barrier_id_ = 0;
    barrier_complete_.fill(false);
    waiting_barrier_bit_ = kNoBarrierWait;
    if (memory_wait_scoreboard_)
      memory_wait_scoreboard_->clear();
    wait_counters_ = {};
    wait_target_ = {};
    ready_cycle_ = 0;
    set_state(WfState::HALTED);
    for (auto &t : ttmp_)
      t = 0;
    trapsts_ = 0;
    pending_alu_causes_ = 0;
    instruction_execution_error_ = InstructionExecutionError::None;
    sleep_cycles_ = 0;
    in_trap_handler_ = false;
    trap_interrupt_sent_ = false;
    clear_trap_exception_status();
    self_halted_ = false;
    trap_saved_status_ = 0;
    trap_saved_exec_ = 0;
    debug_halted_ = false;
    debug_suspended_ = false;
    runtime_suspended_ = false;
    fatal_exception_pending_ = false;
    fatal_exception_cwsr_valid_ = false;
    single_step_ = false;
    trap_id_ = 0;
    debug_wave_id_ = 0;
    queue_id_ = 0;
  }

protected:
  /// @brief Construct a wavefront bound to a CU slot.
  /// @param cu Parent compute unit (permanent binding).
  /// @param wf_id Slot index within the CU (permanent binding).
  /// @param wf_size Lanes per wavefront (ISA-fixed).
  /// @param max_sgprs Maximum SGPRs per wavefront (ISA-fixed).
  /// @param max_vgprs Maximum VGPRs per wavefront (ISA-fixed).
  /// @param mode_has_gpr_idx_en Whether MODE bit 27 enables GPR indexing.
  Wavefront(ComputeUnitCore &cu, uint32_t wf_id, uint32_t default_wf_size, uint32_t max_wf_size,
            uint32_t max_sgprs, uint32_t max_vgprs, bool mode_has_gpr_idx_en);

  void update_activity_counts(bool was_active, bool was_runnable);
  bool activity_tracked_ = false;

  ComputeUnitCore &cu_; ///< Parent CU (permanent, set at construction).
  InstructionComputeUnitView cu_view_;
  uint32_t wf_id_ = 0;               ///< Slot index within the CU (permanent).
  uint64_t dispatch_generation_ = 0; ///< Incremented whenever this slot is dispatched.
  uint32_t wg_id_ = 0;               ///< Workgroup ID (set per dispatch).
  std::array<uint32_t, 3> wg_coord_{};
  uint32_t dispatch_id_ = 0;         ///< Dispatch ID (set per dispatch, unique per dispatch).
  uint32_t aql_packet_id_ = 0;       ///< AQL ring packet id of the dispatch (debugger correlation).
  uint64_t code_load_bias_ = 0;      ///< GPU load bias for code-object-relative call targets.
  uint32_t wave_in_group_ = 0;       ///< Position of this wave within its workgroup (debugger).
  AddressSpaceHandle address_space_; ///< Generation-safe GPU address-space identity.
  uint32_t process_id_ = 0;          ///< Owning process ID (PASID analog, set per dispatch).

  bool use_system_clock_ = false;                ///< PM4 shader timestamps use host monotonic time.
  std::shared_ptr<Pm4FailureState> pm4_failure_; ///< Null for AQL launches.
  std::shared_ptr<uint32_t> scratch_lease_;      ///< Resident PM4 scratch slot.
  uint32_t queue_id_ = 0; ///< KFD queue ID that launched this wave (debugger correlation).
  InstructionExecutionError instruction_execution_error_ = InstructionExecutionError::None;
  uint32_t lds_base_ = 0;     ///< Per-WG LDS base offset (set per dispatch).
  uint32_t lds_size_ = 0;     ///< Aligned per-WG LDS allocation size.
  Lds *lds_ = nullptr;        ///< Placement-selected LDS backing; nullptr means CU-local LDS.
  uint32_t cluster_rank_ = 0; ///< Workgroup rank inside the dispatch cluster.
  uint32_t cluster_size_ = 1; ///< Number of workgroups in the dispatch cluster.

  uint32_t wf_size_ = 0;         ///< Lanes in the current dispatched wavefront.
  uint32_t default_wf_size_ = 0; ///< ISA default wavefront width.
  uint32_t max_wf_size_ = 0;     ///< Maximum wavefront width supported by the ISA.
  uint32_t num_sgprs_ = 0;       ///< Allocated scalar registers (set at dispatch).
  uint32_t num_vgprs_ = 0;       ///< Allocated vector registers (set at dispatch).
  uint32_t max_sgprs_ = 0;       ///< ISA maximum SGPRs per wavefront.
  uint32_t max_vgprs_ = 0;       ///< ISA maximum VGPRs per wavefront.

  RegAllocation sgpr_alloc_; ///< Slice in CU's SGPR file.
  RegAllocation vgpr_alloc_; ///< Slice in CU's VGPR file.

private:
  ComputeUnitCore &raw_cu() { return cu_; }
  const ComputeUnitCore &raw_cu() const { return cu_; }

  /// @brief Check only the scalar words consumed by a wave mask operation.
  /// Raw access remains available for preserving the other half and observers.
  void check_mask_memory_wait(RegClass reg_class, uint64_t lanes, bool write) const {
    // Special-register halves share one shadow byte; records retain word indices.
    if (!memory_wait_checks_enabled_ || !memory_wait_shadow_.pending({reg_class, 0, 1}, write))
      return;
    lanes &= lane_mask();
    if (lanes & 0xffffffffu)
      check_active_memory_wait({reg_class, 0, 1}, ~uint64_t{0},
                               MemoryWaitScoreboard::kFullDwordByteMask, write);
    if (lanes >> 32)
      check_active_memory_wait({reg_class, 1, 1}, ~uint64_t{0},
                               MemoryWaitScoreboard::kFullDwordByteMask, write);
  }

  uint64_t lane_mask() const { return wf_size_ >= 64 ? ~0ULL : ((1ULL << wf_size_) - 1ULL); }

  uint64_t exec_ = ~0ULL;            ///< EXEC mask -- one bit per lane (1 = active).
  uint64_t vgpr_write_mask_ = ~0ULL; ///< Execution-local architectural and plugin write mask.
  uint64_t vcc_ = 0;                 ///< Vector condition code (per-lane comparison result).
  uint32_t m0_ = 0;                  ///< M0 special register (misc addressing).
  uint32_t status_raw_ = 0;          ///< STATUS register state.
  uint32_t mode_raw_ = 0;            ///< MODE register state.
  bool mode_has_gpr_idx_en_ = false; ///< True when MODE[27] is GPR_IDX_EN.
  // Immutable across wave reuse and helper execution. Disabled accesses skip
  // register indexing and shadow loads before consulting diagnostic state.
  const bool memory_wait_checks_enabled_;
  uint8_t vgpr_msb_mode_ = 0;           ///< S_SET_VGPR_MSB layout for MODE VGPR_MSB bits.
  bool setreg_vgpr_msb_hazard_ = false; ///< Drop an immediately following S_SET_VGPR_MSB.
  uint32_t wave_sched_mode_raw_ = 0;    ///< WAVE_SCHED_MODE register state.
  uint32_t gfx12_excp_flag_user_extra_raw_ = 0;
  uint32_t gfx12_trap_ctrl_raw_ = 0;
  uint32_t gfx1250_xnack_state_priv_raw_ = 0;
  uint32_t gfx1250_xnack_mask_raw_ = 0;
  uint64_t scratch_base_ = 0;      ///< Per-wavefront scratch (private segment) base address.
  uint32_t scratch_lane_size_ = 0; ///< Per-lane private scratch allocation size in bytes.
  /// Scratch slot within @ref shader_engine_id_ (debugger private-memory mapping).
  uint32_t scratch_scoreboard_id_ = 0;
  uint32_t shader_engine_id_ = 0; ///< Physical shader engine used by the scratch mapping.
  uint64_t shared_aperture_base_ = 0;
  uint64_t shared_aperture_limit_ = 0;
  uint64_t private_aperture_base_ = 0;
  uint64_t private_aperture_limit_ = 0;
  static constexpr uint8_t kNoBarrierWait = 0xff;
  uint32_t named_barrier_id_ = 0; ///< Currently joined named barrier.
  /// Completion bits: named, workgroup, workgroup trap, cluster, cluster trap.
  std::array<bool, 5> barrier_complete_{};
  uint8_t waiting_barrier_bit_ = kNoBarrierWait; ///< Completion bit awaited by split wait.
  WfState state_ = WfState::HALTED;              ///< Current execution state.
  MemoryWaitShadow memory_wait_shadow_;
  std::unique_ptr<MemoryWaitScoreboard> memory_wait_scoreboard_;
  WaitCounters wait_counters_; ///< Outstanding memory operation counters.

  uint32_t ttmp_[16] = {};                     ///< Trap temporary registers (TTMP0-15).
  uint32_t trapsts_ = 0;                       ///< Trap status register (EXCP flags).
  uint32_t pending_alu_causes_ = 0;            ///< EXCP causes from the current instruction.
  uint32_t sleep_cycles_ = 0;                  ///< Cycles left on an in-flight S_SLEEP.
  bool in_trap_handler_ = false;               ///< Executing the configured trap-handler shader.
  bool trap_interrupt_sent_ = false;           ///< Handler issued MSG_INTERRUPT for this entry.
  uint64_t trap_queue_exception_status_ = 0;   ///< Queue-exception bits reported by the handler.
  uint64_t trap_runtime_exception_status_ = 0; ///< Bits already forwarded to ROCr.
  bool self_halted_ = false;                   ///< STATUS.HALT came from this wave's s_sendmsghalt.
  uint32_t trap_saved_status_ = 0; ///< Interrupted STATUS restored after handler completion.
  uint64_t trap_saved_exec_ = 0;   ///< Interrupted EXEC restored after handler completion.
  bool debug_halted_ = false;      ///< Stopped by the debugger (skipped by scheduler).
  bool debug_suspended_ = false;   ///< Queue-suspended for a stable CWSR snapshot.
  bool runtime_suspended_ = false; ///< Queue-suspended by the runtime (queue_percentage 0).
  bool fatal_exception_pending_ = false;
  bool fatal_exception_cwsr_valid_ = false;
  bool single_step_ = false;   ///< Execute one instruction on resume, then re-stop.
  uint32_t trap_id_ = 0;       ///< Trap id from the last s_trap (breakpoint = 1).
  uint64_t debug_wave_id_ = 0; ///< Stable debugger wave id (TTMP4:5); 0 until assigned.

public:
  uint32_t trace_inst_count_ = 0; ///< Debug: instruction count for trace.

  /// @brief Cycle at which this WF became RUNNING (for scheduler priority).
  uint64_t ready_cycle() const { return ready_cycle_; }
  void set_ready_cycle(uint64_t c) { ready_cycle_ = c; }

  WavefrontState *plugin_state(uint32_t slot) const {
    assert(slot < plugin_states_.size());
    return plugin_states_[slot].get();
  }
  bool has_plugin_state(uint32_t slot) const {
    return slot < plugin_states_.size() && plugin_states_[slot] != nullptr;
  }
  void set_plugin_state(uint32_t slot, std::unique_ptr<WavefrontState> s) {
    if (plugin_states_.size() <= slot)
      plugin_states_.resize(slot + 1);
    plugin_states_[slot] = std::move(s);
  }
  void clear_plugin_state(uint32_t slot) {
    if (slot < plugin_states_.size())
      plugin_states_[slot].reset();
  }

private:
  // Mutable: plugin state is externally-attached observer state, not part of
  // the wavefront's GPU simulation contract. The SIMD register-read path is
  // const (it doesn't alter GPU state), but plugins need to update their own
  // tracking during reads.
  mutable std::vector<std::unique_ptr<WavefrontState>> plugin_states_;
  // ExecutionPluginGroup publishes one stable hot-hook decision per plugin
  // after all wave-dispatch callbacks have completed. Storage is retained
  // across slot reuse to avoid allocation on every dispatched wave.
  std::vector<uint8_t> hot_hook_subscriptions_;
  uint32_t hot_hook_observer_count_ = 0;
  bool hot_hook_subscriptions_valid_ = false;
  uint64_t ready_cycle_ = 0;
  WaitTarget wait_target_; ///< Current s_waitcnt thresholds.

  friend class ComputeUnitCore; // CU sets allocation fields during dispatch.
  friend class ::rocjitsu::ExecutionPluginGroup;

  // Memory pipelines complete deferred VM loads into physical SGPR/VGPR
  // storage. They intentionally bypass instruction read-observation because
  // completion writes produced memory results rather than instruction source
  // reads.
  friend class GlobalMemPipeline;
  friend class LocalMemPipeline;
  friend class ScalarMemPipeline;
};

/// @brief Return whether an M0 GPR_IDX selector enables one operand role.
[[nodiscard]] constexpr bool gpr_idx_role_enabled(uint32_t mode, VgprMsbRole role) {
  const std::optional<size_t> index = vgpr_msb_role_index(role);
  return index && (mode & (1u << *index));
}

/// @brief Apply the wave's GPR_IDX offset to one logical VALU operand role.
inline uint32_t apply_gpr_idx(const Wavefront &wf, uint32_t vgpr_off, VgprMsbRole role) {
  if (wf.gpr_idx_en() && gpr_idx_role_enabled(wf.gpr_idx_mode(), role))
    return vgpr_off + wf.gpr_idx_offset();
  return vgpr_off;
}

/// @brief ISA-parameterized concrete wavefront with fixed register limits.
///
/// @details The Isa trait provides wave widths, register limits, and MODE capabilities.
/// Register storage lives in the parent ComputeUnit's physical register files.
///
/// @tparam Isa ISA traits struct satisfying the GpuIsa concept.
template <GpuIsa Isa> class IsaWavefront final : public Wavefront {
public:
  /// @brief Construct a wavefront bound to a CU slot.
  /// @param cu Parent compute unit.
  /// @param wf_id Slot index within the CU.
  IsaWavefront(ComputeUnitCore &cu, uint32_t wf_id)
      : Wavefront(cu, wf_id, Isa::WF_SIZE, Isa::WF_SIZE_MAX, Isa::MAX_SGPRS_PER_WF,
                  Isa::MAX_VGPRS_PER_WF, Isa::MODE_HAS_GPR_IDX_EN) {}
};

} // namespace amdgpu
} // namespace rocjitsu
