{:input (genetic.crossover/dumb-crossover 1880007161 (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))) (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing_11 , \\wire1_10_11_:missing , \\wire:missing_edge , \\wire23_29_:missing_31 , wire24_17);\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing_11 ;\n  wire \\wire0_9_:missing_11 ;\n  wire \\wire10_:missing ;\n  wire \\wire13_:missing ;\n  wire \\wire13_:missing_15 ;\n  wire \\wire13_:missing_19 ;\n  wire wire18_17;\n  input \\wire1_10_11_:missing ;\n  wire \\wire1_10_11_:missing ;\n  wire wire22;\n  input \\wire23_29_:missing_31 ;\n  wire \\wire23_29_:missing_31 ;\n  output wire24_17;\n  wire wire24_17;\n  wire \\wire25_38_:missing_43 ;\n  wire \\wire26_:missing ;\n  wire \\wire27_:missing ;\n  wire wire28_39;\n  wire wire28_42;\n  wire wire32_33_35_19;\n  wire wire34_36_39;\n  wire wire35_36;\n  wire wire37_14;\n  wire wire37_15;\n  wire \\wire37_16_:missing_20_21 ;\n  wire wire37_17;\n  wire wire37_22;\n  wire wire37_34;\n  wire \\wire37_41_:missing ;\n  wire \\wire37_9_:missing ;\n  wire wire38;\n  wire wire41;\n  wire \\wire4_:missing_19 ;\n  wire wire5_12;\n  wire wire5_17;\n  wire wire6_11;\n  wire wire6_12;\n  wire \\wire7_17_:missing ;\n  wire \\wire7_:missing ;\n  wire wire8_17;\n  wire \\wire8_:missing ;\n  wire wire9_10;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_14_17 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_44 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_12 = 2'h1 >> wire5_17;\n  assign \\wire:missing_14  = 4'h8 >> { \\wire:missing_14_17 , wire37_14 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire37_16_:missing_20_21 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire37_16_:missing_20_21 ;\n  assign \\wire26_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire6_12 = 2'h1 >> wire6_11;\n  assign \\wire27_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire28_39 = 2'h1 >> wire28_42;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire23_29_:missing_31 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_31  = 4'h8 >> { \\wire:missing_edge , \\wire23_29_:missing_31  };\n  assign \\wire:missing_edge  = 4'h2 >> { wire32_33_35_19, wire32_33_35_19 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire32_33_35_19, wire32_33_35_19 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire37_34, wire34_36_39 };\n  assign wire35_36 = 4'h8 >> { wire32_33_35_19, wire32_33_35_19 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire34_36_39, wire35_36 };\n  assign \\wire7_:missing  = 2'h1 >> \\wire7_17_:missing ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire25_38_:missing_43 ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_17;\n  assign wire9_10 = 4'h6 >> { \\wire37_9_:missing , \\wire0_9_:missing_11  };\n  assign \\wire10_:missing  = 4'h6 >> { \\wire1_10_11_:missing , wire9_10 };\n  assign wire6_11 = 4'h8 >> { \\wire1_10_11_:missing , \\wire0_9_:missing_11  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire6_12, wire5_12 };\n  assign \\wire13_:missing  = 4'h4 >> { \\wire13_:missing_15 , \\wire13_:missing_19  };\n  assign \\wire4_:missing_19  = 1'h0;\n  assign \\wire25_38_:missing_43  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_44  = \\wire:missing_edge ;\n  assign wire28_42 = \\wire:missing_edge ;\n  assign wire41 = \\wire37_41_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire34_36_39 = wire28_39;\n  assign wire38 = \\wire25_38_:missing_43 ;\n  assign \\wire37_9_:missing  = \\wire37_41_:missing ;\n  assign wire22 = wire37_22;\n  assign \\wire13_:missing_19  = \\wire4_:missing_19 ;\n  assign \\wire:missing_edge  = wire18_17;\n  assign wire5_17 = wire37_17;\n  assign \\wire:missing_edge  = \\wire37_16_:missing_20_21 ;\n  assign \\wire13_:missing_15  = wire37_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:3.1-94.10\" *)\nmodule postsynth(\\wire0_9_:missing_11 , \\wire1_10_11_:missing , \\wire:missing_edge , \\wire23_29_:missing_31 , wire24_17);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:5.9-5.29\" *)\n  input \\wire0_9_:missing_11 ;\n  wire \\wire0_9_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:10.8-10.27\" *)\n  wire \\wire13_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:11.8-11.17\" *)\n  wire wire18_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:12.9-12.30\" *)\n  input \\wire1_10_11_:missing ;\n  wire \\wire1_10_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:15.9-15.31\" *)\n  input \\wire23_29_:missing_31 ;\n  wire \\wire23_29_:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:17.10-17.19\" *)\n  output wire24_17;\n  wire wire24_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:19.8-19.30\" *)\n  wire \\wire25_38_:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:20.8-20.24\" *)\n  wire \\wire26_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:21.8-21.24\" *)\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:22.8-22.17\" *)\n  wire wire28_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:23.8-23.17\" *)\n  wire wire28_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:25.8-25.20\" *)\n  wire wire34_36_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:29.8-29.33\" *)\n  wire \\wire37_16_:missing_20_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:35.8-35.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:37.8-37.26\" *)\n  wire \\wire4_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:49.8-49.24\" *)\n  wire \\wire:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:50.8-50.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/967F952F.v:51.10-51.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire13_:missing_19  = 1'h0;\n  assign wire18_17 = 1'hx;\n  assign wire24_17 = 1'hx;\n  assign \\wire25_38_:missing_43  = 1'h1;\n  assign \\wire26_:missing  = 1'hx;\n  assign \\wire27_:missing  = 1'hx;\n  assign wire28_39 = 1'hx;\n  assign wire28_42 = 1'hx;\n  assign wire34_36_39 = 1'hx;\n  assign \\wire37_16_:missing_20_21  = 1'hx;\n  assign wire38 = 1'h1;\n  assign \\wire4_:missing_19  = 1'h0;\n  assign \\wire:missing_31  = 1'hx;\n  assign \\wire:missing_44  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  2:51:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy/src/top.v'.\nSBY  2:51:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] Copy '/tmp/fuzzmount2DDF5D8C/967F952F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy/src/967F952F.v'.\nSBY  2:51:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] Copy '/tmp/fuzzmount2DDF5D8C/967F952F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy/src/967F952F.post.v'.\nSBY  2:51:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] engine_0: abc pdr\nSBY  2:51:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:51:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/967F952F.v:65$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/967F952F.v:65$35.Y and constant 1'x in presynth: Resolved using constant.\nSBY  2:51:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/967F952F.v:64$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/967F952F.v:64$34.Y and constant 1'x in presynth: Resolved using constant.\nSBY  2:51:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/967F952F.v:75$45_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/967F952F.v:75$45.Y and constant 1'x in presynth: Resolved using constant.\nSBY  2:51:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] base: Warning: Wire presynth.\\wire24_17 is used but has no driver.\nSBY  2:51:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:51:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:51:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] base: finished (returncode=0)\nSBY  2:51:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:51:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] aig: Warning: Wire presynth.\\wire24_17 is used but has no driver.\nSBY  2:51:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:51:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:51:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] aig: finished (returncode=0)\nSBY  2:51:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:51:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:51:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] engine_0: Warning: The network has no constraints.\nSBY  2:51:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:51:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] engine_0: finished (returncode=0)\nSBY  2:51:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] engine_0: Status returned by engine: FAIL\nSBY  2:51:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:51:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:51:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:51:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy'.\nSBY  2:51:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1ofcyriy] DONE (FAIL, rc=2)\n", :err ""}}}