@W: CD266 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd":57:23:57:29|clk_2hz is not readable.  This may cause a simulation mismatch.

