|overview
clk => Controller:control.clk
clk => READY~reg0.CLK
clk => WRITEENABLE.CLK
clk => ADDRESSRAM[0].CLK
clk => ADDRESSRAM[1].CLK
clk => ADDRESSRAM[2].CLK
clk => ADDRESSRAM[3].CLK
clk => ADDRESSRAM[4].CLK
clk => ADDRESSRAM[5].CLK
clk => ADDRESSRAM[6].CLK
clk => ADDRESSRAM[7].CLK
clk => Adder:add.clk
clk => Multiplier:multi.clk
clk => RamResult:RamWrite.clock
ADDERDEBUG[0] << Adder:add.RESULTADDER[0]
ADDERDEBUG[1] << Adder:add.RESULTADDER[1]
ADDERDEBUG[2] << Adder:add.RESULTADDER[2]
ADDERDEBUG[3] << Adder:add.RESULTADDER[3]
ADDERDEBUG[4] << Adder:add.RESULTADDER[4]
ADDERDEBUG[5] << Adder:add.RESULTADDER[5]
ADDERDEBUG[6] << Adder:add.RESULTADDER[6]
ADDERDEBUG[7] << Adder:add.RESULTADDER[7]
ADDERDEBUG[8] << Adder:add.RESULTADDER[8]
ADDERDEBUG[9] << Adder:add.RESULTADDER[9]
ADDERDEBUG[10] << Adder:add.RESULTADDER[10]
ADDERDEBUG[11] << Adder:add.RESULTADDER[11]
ADDERDEBUG[12] << Adder:add.RESULTADDER[12]
ADDERDEBUG[13] << Adder:add.RESULTADDER[13]
ADDERDEBUG[14] << Adder:add.RESULTADDER[14]
ADDERDEBUG[15] << Adder:add.RESULTADDER[15]
ADDERDEBUG[16] << Adder:add.RESULTADDER[16]
ADDERDEBUG[17] << Adder:add.RESULTADDER[17]
ADDERDEBUG[18] << Adder:add.RESULTADDER[18]
ADDERDEBUG[19] << Adder:add.RESULTADDER[19]
ADDERDEBUG[20] << Adder:add.RESULTADDER[20]
ADDERDEBUG[21] << Adder:add.RESULTADDER[21]
ADDERDEBUG[22] << Adder:add.RESULTADDER[22]
ADDERDEBUG[23] << Adder:add.RESULTADDER[23]
ADDERDEBUG[24] << Adder:add.RESULTADDER[24]
ADDERDEBUG[25] << Adder:add.RESULTADDER[25]
ADDERDEBUG[26] << Adder:add.RESULTADDER[26]
ADDERDEBUG[27] << Adder:add.RESULTADDER[27]
ADDERDEBUG[28] << Adder:add.RESULTADDER[28]
ADDERDEBUG[29] << Adder:add.RESULTADDER[29]
ADDERDEBUG[30] << Adder:add.RESULTADDER[30]
ADDERDEBUG[31] << Adder:add.RESULTADDER[31]
MULTIPLYDEBUG[0] << Multiplier:multi.RESULTMULTI[0]
MULTIPLYDEBUG[1] << Multiplier:multi.RESULTMULTI[1]
MULTIPLYDEBUG[2] << Multiplier:multi.RESULTMULTI[2]
MULTIPLYDEBUG[3] << Multiplier:multi.RESULTMULTI[3]
MULTIPLYDEBUG[4] << Multiplier:multi.RESULTMULTI[4]
MULTIPLYDEBUG[5] << Multiplier:multi.RESULTMULTI[5]
MULTIPLYDEBUG[6] << Multiplier:multi.RESULTMULTI[6]
MULTIPLYDEBUG[7] << Multiplier:multi.RESULTMULTI[7]
MULTIPLYDEBUG[8] << Multiplier:multi.RESULTMULTI[8]
MULTIPLYDEBUG[9] << Multiplier:multi.RESULTMULTI[9]
MULTIPLYDEBUG[10] << Multiplier:multi.RESULTMULTI[10]
MULTIPLYDEBUG[11] << Multiplier:multi.RESULTMULTI[11]
MULTIPLYDEBUG[12] << Multiplier:multi.RESULTMULTI[12]
MULTIPLYDEBUG[13] << Multiplier:multi.RESULTMULTI[13]
MULTIPLYDEBUG[14] << Multiplier:multi.RESULTMULTI[14]
MULTIPLYDEBUG[15] << Multiplier:multi.RESULTMULTI[15]
MULTIPLYDEBUG[16] << Multiplier:multi.RESULTMULTI[16]
MULTIPLYDEBUG[17] << Multiplier:multi.RESULTMULTI[17]
MULTIPLYDEBUG[18] << Multiplier:multi.RESULTMULTI[18]
MULTIPLYDEBUG[19] << Multiplier:multi.RESULTMULTI[19]
MULTIPLYDEBUG[20] << Multiplier:multi.RESULTMULTI[20]
MULTIPLYDEBUG[21] << Multiplier:multi.RESULTMULTI[21]
MULTIPLYDEBUG[22] << Multiplier:multi.RESULTMULTI[22]
MULTIPLYDEBUG[23] << Multiplier:multi.RESULTMULTI[23]
MULTIPLYDEBUG[24] << Multiplier:multi.RESULTMULTI[24]
MULTIPLYDEBUG[25] << Multiplier:multi.RESULTMULTI[25]
MULTIPLYDEBUG[26] << Multiplier:multi.RESULTMULTI[26]
MULTIPLYDEBUG[27] << Multiplier:multi.RESULTMULTI[27]
MULTIPLYDEBUG[28] << Multiplier:multi.RESULTMULTI[28]
MULTIPLYDEBUG[29] << Multiplier:multi.RESULTMULTI[29]
MULTIPLYDEBUG[30] << Multiplier:multi.RESULTMULTI[30]
MULTIPLYDEBUG[31] << Multiplier:multi.RESULTMULTI[31]
FINALDEBUG[0] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[1] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[2] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[3] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[4] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[5] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[6] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[7] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[8] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[9] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[10] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[11] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[12] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[13] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[14] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[15] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[16] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[17] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[18] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[19] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[20] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[21] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[22] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[23] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[24] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[25] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[26] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[27] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[28] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[29] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[30] << Add0.DB_MAX_OUTPUT_PORT_TYPE
FINALDEBUG[31] << Add0.DB_MAX_OUTPUT_PORT_TYPE
ROWDEBUG[0] << Controller:control.ROW[0]
ROWDEBUG[1] << Controller:control.ROW[1]
ROWDEBUG[2] << Controller:control.ROW[2]
ROWDEBUG[3] << Controller:control.ROW[3]
ROWDEBUG[4] << Controller:control.ROW[4]
ROWDEBUG[5] << Controller:control.ROW[5]
ROWDEBUG[6] << Controller:control.ROW[6]
ROWDEBUG[7] << Controller:control.ROW[7]
ROWDEBUG[8] << Controller:control.ROW[8]
ROWDEBUG[9] << Controller:control.ROW[9]
ROWDEBUG[10] << Controller:control.ROW[10]
ROWDEBUG[11] << Controller:control.ROW[11]
ROWDEBUG[12] << Controller:control.ROW[12]
ROWDEBUG[13] << Controller:control.ROW[13]
ROWDEBUG[14] << Controller:control.ROW[14]
ROWDEBUG[15] << Controller:control.ROW[15]
ROWDEBUG[16] << Controller:control.ROW[16]
ROWDEBUG[17] << Controller:control.ROW[17]
ROWDEBUG[18] << Controller:control.ROW[18]
ROWDEBUG[19] << Controller:control.ROW[19]
ROWDEBUG[20] << Controller:control.ROW[20]
ROWDEBUG[21] << Controller:control.ROW[21]
ROWDEBUG[22] << Controller:control.ROW[22]
ROWDEBUG[23] << Controller:control.ROW[23]
ROWDEBUG[24] << Controller:control.ROW[24]
ROWDEBUG[25] << Controller:control.ROW[25]
ROWDEBUG[26] << Controller:control.ROW[26]
ROWDEBUG[27] << Controller:control.ROW[27]
ROWDEBUG[28] << Controller:control.ROW[28]
ROWDEBUG[29] << Controller:control.ROW[29]
ROWDEBUG[30] << Controller:control.ROW[30]
ROWDEBUG[31] << Controller:control.ROW[31]
COLLUMNDEBUG[0] << Controller:control.COLLUMN[0]
COLLUMNDEBUG[1] << Controller:control.COLLUMN[1]
COLLUMNDEBUG[2] << Controller:control.COLLUMN[2]
COLLUMNDEBUG[3] << Controller:control.COLLUMN[3]
COLLUMNDEBUG[4] << Controller:control.COLLUMN[4]
COLLUMNDEBUG[5] << Controller:control.COLLUMN[5]
COLLUMNDEBUG[6] << Controller:control.COLLUMN[6]
COLLUMNDEBUG[7] << Controller:control.COLLUMN[7]
COLLUMNDEBUG[8] << Controller:control.COLLUMN[8]
COLLUMNDEBUG[9] << Controller:control.COLLUMN[9]
COLLUMNDEBUG[10] << Controller:control.COLLUMN[10]
COLLUMNDEBUG[11] << Controller:control.COLLUMN[11]
COLLUMNDEBUG[12] << Controller:control.COLLUMN[12]
COLLUMNDEBUG[13] << Controller:control.COLLUMN[13]
COLLUMNDEBUG[14] << Controller:control.COLLUMN[14]
COLLUMNDEBUG[15] << Controller:control.COLLUMN[15]
COLLUMNDEBUG[16] << Controller:control.COLLUMN[16]
COLLUMNDEBUG[17] << Controller:control.COLLUMN[17]
COLLUMNDEBUG[18] << Controller:control.COLLUMN[18]
COLLUMNDEBUG[19] << Controller:control.COLLUMN[19]
COLLUMNDEBUG[20] << Controller:control.COLLUMN[20]
COLLUMNDEBUG[21] << Controller:control.COLLUMN[21]
COLLUMNDEBUG[22] << Controller:control.COLLUMN[22]
COLLUMNDEBUG[23] << Controller:control.COLLUMN[23]
COLLUMNDEBUG[24] << Controller:control.COLLUMN[24]
COLLUMNDEBUG[25] << Controller:control.COLLUMN[25]
COLLUMNDEBUG[26] << Controller:control.COLLUMN[26]
COLLUMNDEBUG[27] << Controller:control.COLLUMN[27]
COLLUMNDEBUG[28] << Controller:control.COLLUMN[28]
COLLUMNDEBUG[29] << Controller:control.COLLUMN[29]
COLLUMNDEBUG[30] << Controller:control.COLLUMN[30]
COLLUMNDEBUG[31] << Controller:control.COLLUMN[31]
INDEXDEBUG[0] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[1] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[2] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[3] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[4] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[5] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[6] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[7] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[8] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[9] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[10] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[11] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[12] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[13] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[14] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[15] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[16] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[17] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[18] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[19] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[20] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[21] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[22] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[23] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[24] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[25] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[26] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[27] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[28] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[29] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[30] << Add2.DB_MAX_OUTPUT_PORT_TYPE
INDEXDEBUG[31] << Add2.DB_MAX_OUTPUT_PORT_TYPE
LastAddress << Controller:control.LASTADDRESS
FinalAdd << Adder:add.LastCalc
Finalmulti << Multiplier:multi.LastCalc
READY << READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|overview|Controller:control
clk => lastAddresssignal.CLK
clk => rowtemp[0].CLK
clk => rowtemp[1].CLK
clk => rowtemp[2].CLK
clk => rowtemp[3].CLK
clk => rowtemp[4].CLK
clk => rowtemp[5].CLK
clk => rowtemp[6].CLK
clk => rowtemp[7].CLK
clk => rowtemp[8].CLK
clk => rowtemp[9].CLK
clk => rowtemp[10].CLK
clk => rowtemp[11].CLK
clk => rowtemp[12].CLK
clk => rowtemp[13].CLK
clk => rowtemp[14].CLK
clk => rowtemp[15].CLK
clk => rowtemp[16].CLK
clk => rowtemp[17].CLK
clk => rowtemp[18].CLK
clk => rowtemp[19].CLK
clk => rowtemp[20].CLK
clk => rowtemp[21].CLK
clk => rowtemp[22].CLK
clk => rowtemp[23].CLK
clk => rowtemp[24].CLK
clk => rowtemp[25].CLK
clk => rowtemp[26].CLK
clk => rowtemp[27].CLK
clk => rowtemp[28].CLK
clk => rowtemp[29].CLK
clk => rowtemp[30].CLK
clk => rowtemp[31].CLK
clk => collumntemp[0].CLK
clk => collumntemp[1].CLK
clk => collumntemp[2].CLK
clk => collumntemp[3].CLK
clk => collumntemp[4].CLK
clk => collumntemp[5].CLK
clk => collumntemp[6].CLK
clk => collumntemp[7].CLK
clk => collumntemp[8].CLK
clk => collumntemp[9].CLK
clk => collumntemp[10].CLK
clk => collumntemp[11].CLK
clk => collumntemp[12].CLK
clk => collumntemp[13].CLK
clk => collumntemp[14].CLK
clk => collumntemp[15].CLK
clk => collumntemp[16].CLK
clk => collumntemp[17].CLK
clk => collumntemp[18].CLK
clk => collumntemp[19].CLK
clk => collumntemp[20].CLK
clk => collumntemp[21].CLK
clk => collumntemp[22].CLK
clk => collumntemp[23].CLK
clk => collumntemp[24].CLK
clk => collumntemp[25].CLK
clk => collumntemp[26].CLK
clk => collumntemp[27].CLK
clk => collumntemp[28].CLK
clk => collumntemp[29].CLK
clk => collumntemp[30].CLK
clk => collumntemp[31].CLK
ROW[0] <= rowtemp[0].DB_MAX_OUTPUT_PORT_TYPE
ROW[1] <= rowtemp[1].DB_MAX_OUTPUT_PORT_TYPE
ROW[2] <= rowtemp[2].DB_MAX_OUTPUT_PORT_TYPE
ROW[3] <= rowtemp[3].DB_MAX_OUTPUT_PORT_TYPE
ROW[4] <= rowtemp[4].DB_MAX_OUTPUT_PORT_TYPE
ROW[5] <= rowtemp[5].DB_MAX_OUTPUT_PORT_TYPE
ROW[6] <= rowtemp[6].DB_MAX_OUTPUT_PORT_TYPE
ROW[7] <= rowtemp[7].DB_MAX_OUTPUT_PORT_TYPE
ROW[8] <= rowtemp[8].DB_MAX_OUTPUT_PORT_TYPE
ROW[9] <= rowtemp[9].DB_MAX_OUTPUT_PORT_TYPE
ROW[10] <= rowtemp[10].DB_MAX_OUTPUT_PORT_TYPE
ROW[11] <= rowtemp[11].DB_MAX_OUTPUT_PORT_TYPE
ROW[12] <= rowtemp[12].DB_MAX_OUTPUT_PORT_TYPE
ROW[13] <= rowtemp[13].DB_MAX_OUTPUT_PORT_TYPE
ROW[14] <= rowtemp[14].DB_MAX_OUTPUT_PORT_TYPE
ROW[15] <= rowtemp[15].DB_MAX_OUTPUT_PORT_TYPE
ROW[16] <= rowtemp[16].DB_MAX_OUTPUT_PORT_TYPE
ROW[17] <= rowtemp[17].DB_MAX_OUTPUT_PORT_TYPE
ROW[18] <= rowtemp[18].DB_MAX_OUTPUT_PORT_TYPE
ROW[19] <= rowtemp[19].DB_MAX_OUTPUT_PORT_TYPE
ROW[20] <= rowtemp[20].DB_MAX_OUTPUT_PORT_TYPE
ROW[21] <= rowtemp[21].DB_MAX_OUTPUT_PORT_TYPE
ROW[22] <= rowtemp[22].DB_MAX_OUTPUT_PORT_TYPE
ROW[23] <= rowtemp[23].DB_MAX_OUTPUT_PORT_TYPE
ROW[24] <= rowtemp[24].DB_MAX_OUTPUT_PORT_TYPE
ROW[25] <= rowtemp[25].DB_MAX_OUTPUT_PORT_TYPE
ROW[26] <= rowtemp[26].DB_MAX_OUTPUT_PORT_TYPE
ROW[27] <= rowtemp[27].DB_MAX_OUTPUT_PORT_TYPE
ROW[28] <= rowtemp[28].DB_MAX_OUTPUT_PORT_TYPE
ROW[29] <= rowtemp[29].DB_MAX_OUTPUT_PORT_TYPE
ROW[30] <= rowtemp[30].DB_MAX_OUTPUT_PORT_TYPE
ROW[31] <= rowtemp[31].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[0] <= collumntemp[0].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[1] <= collumntemp[1].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[2] <= collumntemp[2].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[3] <= collumntemp[3].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[4] <= collumntemp[4].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[5] <= collumntemp[5].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[6] <= collumntemp[6].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[7] <= collumntemp[7].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[8] <= collumntemp[8].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[9] <= collumntemp[9].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[10] <= collumntemp[10].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[11] <= collumntemp[11].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[12] <= collumntemp[12].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[13] <= collumntemp[13].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[14] <= collumntemp[14].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[15] <= collumntemp[15].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[16] <= collumntemp[16].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[17] <= collumntemp[17].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[18] <= collumntemp[18].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[19] <= collumntemp[19].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[20] <= collumntemp[20].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[21] <= collumntemp[21].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[22] <= collumntemp[22].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[23] <= collumntemp[23].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[24] <= collumntemp[24].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[25] <= collumntemp[25].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[26] <= collumntemp[26].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[27] <= collumntemp[27].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[28] <= collumntemp[28].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[29] <= collumntemp[29].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[30] <= collumntemp[30].DB_MAX_OUTPUT_PORT_TYPE
COLLUMN[31] <= collumntemp[31].DB_MAX_OUTPUT_PORT_TYPE
LASTADDRESS <= lastAddresssignal.DB_MAX_OUTPUT_PORT_TYPE


|overview|Adder:add
clk => RamX:rX.clock
clk => LastCalcSignal.CLK
clk => RamY:rY.clock
Lastvalue => LastCalcSignal.ENA
ROW[0] => Mult0.IN36
ROW[1] => Mult0.IN35
ROW[2] => Mult0.IN34
ROW[3] => Mult0.IN33
ROW[4] => Mult0.IN32
ROW[5] => Mult0.IN31
ROW[6] => Mult0.IN30
ROW[7] => Mult0.IN29
ROW[8] => Mult0.IN28
ROW[9] => Mult0.IN27
ROW[10] => Mult0.IN26
ROW[11] => Mult0.IN25
ROW[12] => Mult0.IN24
ROW[13] => Mult0.IN23
ROW[14] => Mult0.IN22
ROW[15] => Mult0.IN21
ROW[16] => Mult0.IN20
ROW[17] => Mult0.IN19
ROW[18] => Mult0.IN18
ROW[19] => Mult0.IN17
ROW[20] => Mult0.IN16
ROW[21] => Mult0.IN15
ROW[22] => Mult0.IN14
ROW[23] => Mult0.IN13
ROW[24] => Mult0.IN12
ROW[25] => Mult0.IN11
ROW[26] => Mult0.IN10
ROW[27] => Mult0.IN9
ROW[28] => Mult0.IN8
ROW[29] => Mult0.IN7
ROW[30] => Mult0.IN6
ROW[31] => Mult0.IN5
COLLUMN[0] => Add0.IN64
COLLUMN[1] => Add0.IN63
COLLUMN[2] => Add0.IN62
COLLUMN[3] => Add0.IN61
COLLUMN[4] => Add0.IN60
COLLUMN[5] => Add0.IN59
COLLUMN[6] => Add0.IN58
COLLUMN[7] => Add0.IN57
COLLUMN[8] => Add0.IN56
COLLUMN[9] => Add0.IN55
COLLUMN[10] => Add0.IN54
COLLUMN[11] => Add0.IN53
COLLUMN[12] => Add0.IN52
COLLUMN[13] => Add0.IN51
COLLUMN[14] => Add0.IN50
COLLUMN[15] => Add0.IN49
COLLUMN[16] => Add0.IN48
COLLUMN[17] => Add0.IN47
COLLUMN[18] => Add0.IN46
COLLUMN[19] => Add0.IN45
COLLUMN[20] => Add0.IN44
COLLUMN[21] => Add0.IN43
COLLUMN[22] => Add0.IN42
COLLUMN[23] => Add0.IN41
COLLUMN[24] => Add0.IN40
COLLUMN[25] => Add0.IN39
COLLUMN[26] => Add0.IN38
COLLUMN[27] => Add0.IN37
COLLUMN[28] => Add0.IN36
COLLUMN[29] => Add0.IN35
COLLUMN[30] => Add0.IN34
COLLUMN[31] => Add0.IN33
LastCalc <= LastCalcSignal.DB_MAX_OUTPUT_PORT_TYPE
RESULTADDER[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RESULTADDER[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RESULTADDER[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RESULTADDER[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RESULTADDER[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RESULTADDER[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RESULTADDER[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RESULTADDER[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RESULTADDER[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RESULTADDER[9] <= <GND>
RESULTADDER[10] <= <GND>
RESULTADDER[11] <= <GND>
RESULTADDER[12] <= <GND>
RESULTADDER[13] <= <GND>
RESULTADDER[14] <= <GND>
RESULTADDER[15] <= <GND>
RESULTADDER[16] <= <GND>
RESULTADDER[17] <= <GND>
RESULTADDER[18] <= <GND>
RESULTADDER[19] <= <GND>
RESULTADDER[20] <= <GND>
RESULTADDER[21] <= <GND>
RESULTADDER[22] <= <GND>
RESULTADDER[23] <= <GND>
RESULTADDER[24] <= <GND>
RESULTADDER[25] <= <GND>
RESULTADDER[26] <= <GND>
RESULTADDER[27] <= <GND>
RESULTADDER[28] <= <GND>
RESULTADDER[29] <= <GND>
RESULTADDER[30] <= <GND>
RESULTADDER[31] <= <GND>


|overview|Adder:add|RamX:rX
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Adder:add|RamX:rX|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Adder:add|RamX:rX|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Adder:add|RamY:rY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Adder:add|RamY:rY|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Adder:add|RamY:rY|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi
clk => RamY:rY0.clock
clk => LastCalcSignal.CLK
clk => RamY:rY1.clock
clk => RamY:rY2.clock
clk => RamY:rY3.clock
clk => RamY:rY4.clock
clk => RamY:rY5.clock
clk => RamY:rY6.clock
clk => RamY:rY7.clock
clk => RamY:rY8.clock
clk => RamY:rY9.clock
clk => RamY:rY10.clock
clk => RamY:rY11.clock
clk => RamY:rY12.clock
clk => RamX:rX0.clock
clk => RamX:rX1.clock
clk => RamX:rX2.clock
clk => RamX:rX3.clock
clk => RamX:rX4.clock
clk => RamX:rX5.clock
clk => RamX:rX6.clock
clk => RamX:rX7.clock
clk => RamX:rX8.clock
clk => RamX:rX9.clock
clk => RamX:rX10.clock
clk => RamX:rX11.clock
clk => RamX:rX12.clock
Lastvalue => LastCalcSignal.ENA
ROW[0] => Mult0.IN36
ROW[0] => Mult1.IN36
ROW[0] => Mult2.IN36
ROW[0] => Mult3.IN36
ROW[0] => Mult4.IN36
ROW[0] => Mult5.IN36
ROW[0] => Mult6.IN36
ROW[0] => Mult7.IN36
ROW[0] => Mult8.IN36
ROW[0] => Mult9.IN36
ROW[0] => Mult10.IN36
ROW[0] => Mult11.IN36
ROW[0] => Mult12.IN36
ROW[1] => Mult0.IN35
ROW[1] => Mult1.IN35
ROW[1] => Mult2.IN35
ROW[1] => Mult3.IN35
ROW[1] => Mult4.IN35
ROW[1] => Mult5.IN35
ROW[1] => Mult6.IN35
ROW[1] => Mult7.IN35
ROW[1] => Mult8.IN35
ROW[1] => Mult9.IN35
ROW[1] => Mult10.IN35
ROW[1] => Mult11.IN35
ROW[1] => Mult12.IN35
ROW[2] => Mult0.IN34
ROW[2] => Mult1.IN34
ROW[2] => Mult2.IN34
ROW[2] => Mult3.IN34
ROW[2] => Mult4.IN34
ROW[2] => Mult5.IN34
ROW[2] => Mult6.IN34
ROW[2] => Mult7.IN34
ROW[2] => Mult8.IN34
ROW[2] => Mult9.IN34
ROW[2] => Mult10.IN34
ROW[2] => Mult11.IN34
ROW[2] => Mult12.IN34
ROW[3] => Mult0.IN33
ROW[3] => Mult1.IN33
ROW[3] => Mult2.IN33
ROW[3] => Mult3.IN33
ROW[3] => Mult4.IN33
ROW[3] => Mult5.IN33
ROW[3] => Mult6.IN33
ROW[3] => Mult7.IN33
ROW[3] => Mult8.IN33
ROW[3] => Mult9.IN33
ROW[3] => Mult10.IN33
ROW[3] => Mult11.IN33
ROW[3] => Mult12.IN33
ROW[4] => Mult0.IN32
ROW[4] => Mult1.IN32
ROW[4] => Mult2.IN32
ROW[4] => Mult3.IN32
ROW[4] => Mult4.IN32
ROW[4] => Mult5.IN32
ROW[4] => Mult6.IN32
ROW[4] => Mult7.IN32
ROW[4] => Mult8.IN32
ROW[4] => Mult9.IN32
ROW[4] => Mult10.IN32
ROW[4] => Mult11.IN32
ROW[4] => Mult12.IN32
ROW[5] => Mult0.IN31
ROW[5] => Mult1.IN31
ROW[5] => Mult2.IN31
ROW[5] => Mult3.IN31
ROW[5] => Mult4.IN31
ROW[5] => Mult5.IN31
ROW[5] => Mult6.IN31
ROW[5] => Mult7.IN31
ROW[5] => Mult8.IN31
ROW[5] => Mult9.IN31
ROW[5] => Mult10.IN31
ROW[5] => Mult11.IN31
ROW[5] => Mult12.IN31
ROW[6] => Mult0.IN30
ROW[6] => Mult1.IN30
ROW[6] => Mult2.IN30
ROW[6] => Mult3.IN30
ROW[6] => Mult4.IN30
ROW[6] => Mult5.IN30
ROW[6] => Mult6.IN30
ROW[6] => Mult7.IN30
ROW[6] => Mult8.IN30
ROW[6] => Mult9.IN30
ROW[6] => Mult10.IN30
ROW[6] => Mult11.IN30
ROW[6] => Mult12.IN30
ROW[7] => Mult0.IN29
ROW[7] => Mult1.IN29
ROW[7] => Mult2.IN29
ROW[7] => Mult3.IN29
ROW[7] => Mult4.IN29
ROW[7] => Mult5.IN29
ROW[7] => Mult6.IN29
ROW[7] => Mult7.IN29
ROW[7] => Mult8.IN29
ROW[7] => Mult9.IN29
ROW[7] => Mult10.IN29
ROW[7] => Mult11.IN29
ROW[7] => Mult12.IN29
ROW[8] => Mult0.IN28
ROW[8] => Mult1.IN28
ROW[8] => Mult2.IN28
ROW[8] => Mult3.IN28
ROW[8] => Mult4.IN28
ROW[8] => Mult5.IN28
ROW[8] => Mult6.IN28
ROW[8] => Mult7.IN28
ROW[8] => Mult8.IN28
ROW[8] => Mult9.IN28
ROW[8] => Mult10.IN28
ROW[8] => Mult11.IN28
ROW[8] => Mult12.IN28
ROW[9] => Mult0.IN27
ROW[9] => Mult1.IN27
ROW[9] => Mult2.IN27
ROW[9] => Mult3.IN27
ROW[9] => Mult4.IN27
ROW[9] => Mult5.IN27
ROW[9] => Mult6.IN27
ROW[9] => Mult7.IN27
ROW[9] => Mult8.IN27
ROW[9] => Mult9.IN27
ROW[9] => Mult10.IN27
ROW[9] => Mult11.IN27
ROW[9] => Mult12.IN27
ROW[10] => Mult0.IN26
ROW[10] => Mult1.IN26
ROW[10] => Mult2.IN26
ROW[10] => Mult3.IN26
ROW[10] => Mult4.IN26
ROW[10] => Mult5.IN26
ROW[10] => Mult6.IN26
ROW[10] => Mult7.IN26
ROW[10] => Mult8.IN26
ROW[10] => Mult9.IN26
ROW[10] => Mult10.IN26
ROW[10] => Mult11.IN26
ROW[10] => Mult12.IN26
ROW[11] => Mult0.IN25
ROW[11] => Mult1.IN25
ROW[11] => Mult2.IN25
ROW[11] => Mult3.IN25
ROW[11] => Mult4.IN25
ROW[11] => Mult5.IN25
ROW[11] => Mult6.IN25
ROW[11] => Mult7.IN25
ROW[11] => Mult8.IN25
ROW[11] => Mult9.IN25
ROW[11] => Mult10.IN25
ROW[11] => Mult11.IN25
ROW[11] => Mult12.IN25
ROW[12] => Mult0.IN24
ROW[12] => Mult1.IN24
ROW[12] => Mult2.IN24
ROW[12] => Mult3.IN24
ROW[12] => Mult4.IN24
ROW[12] => Mult5.IN24
ROW[12] => Mult6.IN24
ROW[12] => Mult7.IN24
ROW[12] => Mult8.IN24
ROW[12] => Mult9.IN24
ROW[12] => Mult10.IN24
ROW[12] => Mult11.IN24
ROW[12] => Mult12.IN24
ROW[13] => Mult0.IN23
ROW[13] => Mult1.IN23
ROW[13] => Mult2.IN23
ROW[13] => Mult3.IN23
ROW[13] => Mult4.IN23
ROW[13] => Mult5.IN23
ROW[13] => Mult6.IN23
ROW[13] => Mult7.IN23
ROW[13] => Mult8.IN23
ROW[13] => Mult9.IN23
ROW[13] => Mult10.IN23
ROW[13] => Mult11.IN23
ROW[13] => Mult12.IN23
ROW[14] => Mult0.IN22
ROW[14] => Mult1.IN22
ROW[14] => Mult2.IN22
ROW[14] => Mult3.IN22
ROW[14] => Mult4.IN22
ROW[14] => Mult5.IN22
ROW[14] => Mult6.IN22
ROW[14] => Mult7.IN22
ROW[14] => Mult8.IN22
ROW[14] => Mult9.IN22
ROW[14] => Mult10.IN22
ROW[14] => Mult11.IN22
ROW[14] => Mult12.IN22
ROW[15] => Mult0.IN21
ROW[15] => Mult1.IN21
ROW[15] => Mult2.IN21
ROW[15] => Mult3.IN21
ROW[15] => Mult4.IN21
ROW[15] => Mult5.IN21
ROW[15] => Mult6.IN21
ROW[15] => Mult7.IN21
ROW[15] => Mult8.IN21
ROW[15] => Mult9.IN21
ROW[15] => Mult10.IN21
ROW[15] => Mult11.IN21
ROW[15] => Mult12.IN21
ROW[16] => Mult0.IN20
ROW[16] => Mult1.IN20
ROW[16] => Mult2.IN20
ROW[16] => Mult3.IN20
ROW[16] => Mult4.IN20
ROW[16] => Mult5.IN20
ROW[16] => Mult6.IN20
ROW[16] => Mult7.IN20
ROW[16] => Mult8.IN20
ROW[16] => Mult9.IN20
ROW[16] => Mult10.IN20
ROW[16] => Mult11.IN20
ROW[16] => Mult12.IN20
ROW[17] => Mult0.IN19
ROW[17] => Mult1.IN19
ROW[17] => Mult2.IN19
ROW[17] => Mult3.IN19
ROW[17] => Mult4.IN19
ROW[17] => Mult5.IN19
ROW[17] => Mult6.IN19
ROW[17] => Mult7.IN19
ROW[17] => Mult8.IN19
ROW[17] => Mult9.IN19
ROW[17] => Mult10.IN19
ROW[17] => Mult11.IN19
ROW[17] => Mult12.IN19
ROW[18] => Mult0.IN18
ROW[18] => Mult1.IN18
ROW[18] => Mult2.IN18
ROW[18] => Mult3.IN18
ROW[18] => Mult4.IN18
ROW[18] => Mult5.IN18
ROW[18] => Mult6.IN18
ROW[18] => Mult7.IN18
ROW[18] => Mult8.IN18
ROW[18] => Mult9.IN18
ROW[18] => Mult10.IN18
ROW[18] => Mult11.IN18
ROW[18] => Mult12.IN18
ROW[19] => Mult0.IN17
ROW[19] => Mult1.IN17
ROW[19] => Mult2.IN17
ROW[19] => Mult3.IN17
ROW[19] => Mult4.IN17
ROW[19] => Mult5.IN17
ROW[19] => Mult6.IN17
ROW[19] => Mult7.IN17
ROW[19] => Mult8.IN17
ROW[19] => Mult9.IN17
ROW[19] => Mult10.IN17
ROW[19] => Mult11.IN17
ROW[19] => Mult12.IN17
ROW[20] => Mult0.IN16
ROW[20] => Mult1.IN16
ROW[20] => Mult2.IN16
ROW[20] => Mult3.IN16
ROW[20] => Mult4.IN16
ROW[20] => Mult5.IN16
ROW[20] => Mult6.IN16
ROW[20] => Mult7.IN16
ROW[20] => Mult8.IN16
ROW[20] => Mult9.IN16
ROW[20] => Mult10.IN16
ROW[20] => Mult11.IN16
ROW[20] => Mult12.IN16
ROW[21] => Mult0.IN15
ROW[21] => Mult1.IN15
ROW[21] => Mult2.IN15
ROW[21] => Mult3.IN15
ROW[21] => Mult4.IN15
ROW[21] => Mult5.IN15
ROW[21] => Mult6.IN15
ROW[21] => Mult7.IN15
ROW[21] => Mult8.IN15
ROW[21] => Mult9.IN15
ROW[21] => Mult10.IN15
ROW[21] => Mult11.IN15
ROW[21] => Mult12.IN15
ROW[22] => Mult0.IN14
ROW[22] => Mult1.IN14
ROW[22] => Mult2.IN14
ROW[22] => Mult3.IN14
ROW[22] => Mult4.IN14
ROW[22] => Mult5.IN14
ROW[22] => Mult6.IN14
ROW[22] => Mult7.IN14
ROW[22] => Mult8.IN14
ROW[22] => Mult9.IN14
ROW[22] => Mult10.IN14
ROW[22] => Mult11.IN14
ROW[22] => Mult12.IN14
ROW[23] => Mult0.IN13
ROW[23] => Mult1.IN13
ROW[23] => Mult2.IN13
ROW[23] => Mult3.IN13
ROW[23] => Mult4.IN13
ROW[23] => Mult5.IN13
ROW[23] => Mult6.IN13
ROW[23] => Mult7.IN13
ROW[23] => Mult8.IN13
ROW[23] => Mult9.IN13
ROW[23] => Mult10.IN13
ROW[23] => Mult11.IN13
ROW[23] => Mult12.IN13
ROW[24] => Mult0.IN12
ROW[24] => Mult1.IN12
ROW[24] => Mult2.IN12
ROW[24] => Mult3.IN12
ROW[24] => Mult4.IN12
ROW[24] => Mult5.IN12
ROW[24] => Mult6.IN12
ROW[24] => Mult7.IN12
ROW[24] => Mult8.IN12
ROW[24] => Mult9.IN12
ROW[24] => Mult10.IN12
ROW[24] => Mult11.IN12
ROW[24] => Mult12.IN12
ROW[25] => Mult0.IN11
ROW[25] => Mult1.IN11
ROW[25] => Mult2.IN11
ROW[25] => Mult3.IN11
ROW[25] => Mult4.IN11
ROW[25] => Mult5.IN11
ROW[25] => Mult6.IN11
ROW[25] => Mult7.IN11
ROW[25] => Mult8.IN11
ROW[25] => Mult9.IN11
ROW[25] => Mult10.IN11
ROW[25] => Mult11.IN11
ROW[25] => Mult12.IN11
ROW[26] => Mult0.IN10
ROW[26] => Mult1.IN10
ROW[26] => Mult2.IN10
ROW[26] => Mult3.IN10
ROW[26] => Mult4.IN10
ROW[26] => Mult5.IN10
ROW[26] => Mult6.IN10
ROW[26] => Mult7.IN10
ROW[26] => Mult8.IN10
ROW[26] => Mult9.IN10
ROW[26] => Mult10.IN10
ROW[26] => Mult11.IN10
ROW[26] => Mult12.IN10
ROW[27] => Mult0.IN9
ROW[27] => Mult1.IN9
ROW[27] => Mult2.IN9
ROW[27] => Mult3.IN9
ROW[27] => Mult4.IN9
ROW[27] => Mult5.IN9
ROW[27] => Mult6.IN9
ROW[27] => Mult7.IN9
ROW[27] => Mult8.IN9
ROW[27] => Mult9.IN9
ROW[27] => Mult10.IN9
ROW[27] => Mult11.IN9
ROW[27] => Mult12.IN9
ROW[28] => Mult0.IN8
ROW[28] => Mult1.IN8
ROW[28] => Mult2.IN8
ROW[28] => Mult3.IN8
ROW[28] => Mult4.IN8
ROW[28] => Mult5.IN8
ROW[28] => Mult6.IN8
ROW[28] => Mult7.IN8
ROW[28] => Mult8.IN8
ROW[28] => Mult9.IN8
ROW[28] => Mult10.IN8
ROW[28] => Mult11.IN8
ROW[28] => Mult12.IN8
ROW[29] => Mult0.IN7
ROW[29] => Mult1.IN7
ROW[29] => Mult2.IN7
ROW[29] => Mult3.IN7
ROW[29] => Mult4.IN7
ROW[29] => Mult5.IN7
ROW[29] => Mult6.IN7
ROW[29] => Mult7.IN7
ROW[29] => Mult8.IN7
ROW[29] => Mult9.IN7
ROW[29] => Mult10.IN7
ROW[29] => Mult11.IN7
ROW[29] => Mult12.IN7
ROW[30] => Mult0.IN6
ROW[30] => Mult1.IN6
ROW[30] => Mult2.IN6
ROW[30] => Mult3.IN6
ROW[30] => Mult4.IN6
ROW[30] => Mult5.IN6
ROW[30] => Mult6.IN6
ROW[30] => Mult7.IN6
ROW[30] => Mult8.IN6
ROW[30] => Mult9.IN6
ROW[30] => Mult10.IN6
ROW[30] => Mult11.IN6
ROW[30] => Mult12.IN6
ROW[31] => Mult0.IN5
ROW[31] => Mult1.IN5
ROW[31] => Mult2.IN5
ROW[31] => Mult3.IN5
ROW[31] => Mult4.IN5
ROW[31] => Mult5.IN5
ROW[31] => Mult6.IN5
ROW[31] => Mult7.IN5
ROW[31] => Mult8.IN5
ROW[31] => Mult9.IN5
ROW[31] => Mult10.IN5
ROW[31] => Mult11.IN5
ROW[31] => Mult12.IN5
COLLUMN[0] => Add0.IN64
COLLUMN[0] => Add2.IN64
COLLUMN[0] => Add4.IN64
COLLUMN[0] => Add6.IN64
COLLUMN[0] => Add8.IN64
COLLUMN[0] => Add10.IN64
COLLUMN[0] => RamY:rY0.address[0]
COLLUMN[0] => RamY:rY2.address[0]
COLLUMN[0] => RamY:rY4.address[0]
COLLUMN[0] => RamY:rY6.address[0]
COLLUMN[0] => RamY:rY8.address[0]
COLLUMN[0] => RamY:rY10.address[0]
COLLUMN[0] => RamY:rY12.address[0]
COLLUMN[1] => Add0.IN63
COLLUMN[1] => Add1.IN62
COLLUMN[1] => Add2.IN63
COLLUMN[1] => Add4.IN63
COLLUMN[1] => Add5.IN62
COLLUMN[1] => Add6.IN63
COLLUMN[1] => Add8.IN63
COLLUMN[1] => Add9.IN62
COLLUMN[1] => Add10.IN63
COLLUMN[1] => RamY:rY0.address[1]
COLLUMN[1] => RamY:rY4.address[1]
COLLUMN[1] => RamY:rY8.address[1]
COLLUMN[1] => RamY:rY12.address[1]
COLLUMN[2] => Add0.IN62
COLLUMN[2] => Add1.IN61
COLLUMN[2] => Add2.IN62
COLLUMN[2] => Add3.IN60
COLLUMN[2] => Add4.IN62
COLLUMN[2] => Add5.IN61
COLLUMN[2] => Add6.IN62
COLLUMN[2] => Add8.IN62
COLLUMN[2] => Add9.IN61
COLLUMN[2] => Add10.IN62
COLLUMN[2] => Add11.IN60
COLLUMN[2] => RamY:rY0.address[2]
COLLUMN[2] => RamY:rY8.address[2]
COLLUMN[3] => Add0.IN61
COLLUMN[3] => Add1.IN60
COLLUMN[3] => Add2.IN61
COLLUMN[3] => Add3.IN59
COLLUMN[3] => Add4.IN61
COLLUMN[3] => Add5.IN60
COLLUMN[3] => Add6.IN61
COLLUMN[3] => Add7.IN58
COLLUMN[3] => Add8.IN61
COLLUMN[3] => Add9.IN60
COLLUMN[3] => Add10.IN61
COLLUMN[3] => Add11.IN59
COLLUMN[3] => RamY:rY0.address[3]
COLLUMN[4] => Add0.IN60
COLLUMN[4] => Add1.IN59
COLLUMN[4] => Add2.IN60
COLLUMN[4] => Add3.IN58
COLLUMN[4] => Add4.IN60
COLLUMN[4] => Add5.IN59
COLLUMN[4] => Add6.IN60
COLLUMN[4] => Add7.IN57
COLLUMN[4] => Add8.IN60
COLLUMN[4] => Add9.IN59
COLLUMN[4] => Add10.IN60
COLLUMN[4] => Add11.IN58
COLLUMN[4] => RamY:rY0.address[4]
COLLUMN[5] => Add0.IN59
COLLUMN[5] => Add1.IN58
COLLUMN[5] => Add2.IN59
COLLUMN[5] => Add3.IN57
COLLUMN[5] => Add4.IN59
COLLUMN[5] => Add5.IN58
COLLUMN[5] => Add6.IN59
COLLUMN[5] => Add7.IN56
COLLUMN[5] => Add8.IN59
COLLUMN[5] => Add9.IN58
COLLUMN[5] => Add10.IN59
COLLUMN[5] => Add11.IN57
COLLUMN[5] => RamY:rY0.address[5]
COLLUMN[6] => Add0.IN58
COLLUMN[6] => Add1.IN57
COLLUMN[6] => Add2.IN58
COLLUMN[6] => Add3.IN56
COLLUMN[6] => Add4.IN58
COLLUMN[6] => Add5.IN57
COLLUMN[6] => Add6.IN58
COLLUMN[6] => Add7.IN55
COLLUMN[6] => Add8.IN58
COLLUMN[6] => Add9.IN57
COLLUMN[6] => Add10.IN58
COLLUMN[6] => Add11.IN56
COLLUMN[6] => RamY:rY0.address[6]
COLLUMN[7] => Add0.IN57
COLLUMN[7] => Add1.IN56
COLLUMN[7] => Add2.IN57
COLLUMN[7] => Add3.IN55
COLLUMN[7] => Add4.IN57
COLLUMN[7] => Add5.IN56
COLLUMN[7] => Add6.IN57
COLLUMN[7] => Add7.IN54
COLLUMN[7] => Add8.IN57
COLLUMN[7] => Add9.IN56
COLLUMN[7] => Add10.IN57
COLLUMN[7] => Add11.IN55
COLLUMN[7] => RamY:rY0.address[7]
COLLUMN[8] => Add0.IN56
COLLUMN[8] => Add1.IN55
COLLUMN[8] => Add2.IN56
COLLUMN[8] => Add3.IN54
COLLUMN[8] => Add4.IN56
COLLUMN[8] => Add5.IN55
COLLUMN[8] => Add6.IN56
COLLUMN[8] => Add7.IN53
COLLUMN[8] => Add8.IN56
COLLUMN[8] => Add9.IN55
COLLUMN[8] => Add10.IN56
COLLUMN[8] => Add11.IN54
COLLUMN[9] => Add0.IN55
COLLUMN[9] => Add1.IN54
COLLUMN[9] => Add2.IN55
COLLUMN[9] => Add3.IN53
COLLUMN[9] => Add4.IN55
COLLUMN[9] => Add5.IN54
COLLUMN[9] => Add6.IN55
COLLUMN[9] => Add7.IN52
COLLUMN[9] => Add8.IN55
COLLUMN[9] => Add9.IN54
COLLUMN[9] => Add10.IN55
COLLUMN[9] => Add11.IN53
COLLUMN[10] => Add0.IN54
COLLUMN[10] => Add1.IN53
COLLUMN[10] => Add2.IN54
COLLUMN[10] => Add3.IN52
COLLUMN[10] => Add4.IN54
COLLUMN[10] => Add5.IN53
COLLUMN[10] => Add6.IN54
COLLUMN[10] => Add7.IN51
COLLUMN[10] => Add8.IN54
COLLUMN[10] => Add9.IN53
COLLUMN[10] => Add10.IN54
COLLUMN[10] => Add11.IN52
COLLUMN[11] => Add0.IN53
COLLUMN[11] => Add1.IN52
COLLUMN[11] => Add2.IN53
COLLUMN[11] => Add3.IN51
COLLUMN[11] => Add4.IN53
COLLUMN[11] => Add5.IN52
COLLUMN[11] => Add6.IN53
COLLUMN[11] => Add7.IN50
COLLUMN[11] => Add8.IN53
COLLUMN[11] => Add9.IN52
COLLUMN[11] => Add10.IN53
COLLUMN[11] => Add11.IN51
COLLUMN[12] => Add0.IN52
COLLUMN[12] => Add1.IN51
COLLUMN[12] => Add2.IN52
COLLUMN[12] => Add3.IN50
COLLUMN[12] => Add4.IN52
COLLUMN[12] => Add5.IN51
COLLUMN[12] => Add6.IN52
COLLUMN[12] => Add7.IN49
COLLUMN[12] => Add8.IN52
COLLUMN[12] => Add9.IN51
COLLUMN[12] => Add10.IN52
COLLUMN[12] => Add11.IN50
COLLUMN[13] => Add0.IN51
COLLUMN[13] => Add1.IN50
COLLUMN[13] => Add2.IN51
COLLUMN[13] => Add3.IN49
COLLUMN[13] => Add4.IN51
COLLUMN[13] => Add5.IN50
COLLUMN[13] => Add6.IN51
COLLUMN[13] => Add7.IN48
COLLUMN[13] => Add8.IN51
COLLUMN[13] => Add9.IN50
COLLUMN[13] => Add10.IN51
COLLUMN[13] => Add11.IN49
COLLUMN[14] => Add0.IN50
COLLUMN[14] => Add1.IN49
COLLUMN[14] => Add2.IN50
COLLUMN[14] => Add3.IN48
COLLUMN[14] => Add4.IN50
COLLUMN[14] => Add5.IN49
COLLUMN[14] => Add6.IN50
COLLUMN[14] => Add7.IN47
COLLUMN[14] => Add8.IN50
COLLUMN[14] => Add9.IN49
COLLUMN[14] => Add10.IN50
COLLUMN[14] => Add11.IN48
COLLUMN[15] => Add0.IN49
COLLUMN[15] => Add1.IN48
COLLUMN[15] => Add2.IN49
COLLUMN[15] => Add3.IN47
COLLUMN[15] => Add4.IN49
COLLUMN[15] => Add5.IN48
COLLUMN[15] => Add6.IN49
COLLUMN[15] => Add7.IN46
COLLUMN[15] => Add8.IN49
COLLUMN[15] => Add9.IN48
COLLUMN[15] => Add10.IN49
COLLUMN[15] => Add11.IN47
COLLUMN[16] => Add0.IN48
COLLUMN[16] => Add1.IN47
COLLUMN[16] => Add2.IN48
COLLUMN[16] => Add3.IN46
COLLUMN[16] => Add4.IN48
COLLUMN[16] => Add5.IN47
COLLUMN[16] => Add6.IN48
COLLUMN[16] => Add7.IN45
COLLUMN[16] => Add8.IN48
COLLUMN[16] => Add9.IN47
COLLUMN[16] => Add10.IN48
COLLUMN[16] => Add11.IN46
COLLUMN[17] => Add0.IN47
COLLUMN[17] => Add1.IN46
COLLUMN[17] => Add2.IN47
COLLUMN[17] => Add3.IN45
COLLUMN[17] => Add4.IN47
COLLUMN[17] => Add5.IN46
COLLUMN[17] => Add6.IN47
COLLUMN[17] => Add7.IN44
COLLUMN[17] => Add8.IN47
COLLUMN[17] => Add9.IN46
COLLUMN[17] => Add10.IN47
COLLUMN[17] => Add11.IN45
COLLUMN[18] => Add0.IN46
COLLUMN[18] => Add1.IN45
COLLUMN[18] => Add2.IN46
COLLUMN[18] => Add3.IN44
COLLUMN[18] => Add4.IN46
COLLUMN[18] => Add5.IN45
COLLUMN[18] => Add6.IN46
COLLUMN[18] => Add7.IN43
COLLUMN[18] => Add8.IN46
COLLUMN[18] => Add9.IN45
COLLUMN[18] => Add10.IN46
COLLUMN[18] => Add11.IN44
COLLUMN[19] => Add0.IN45
COLLUMN[19] => Add1.IN44
COLLUMN[19] => Add2.IN45
COLLUMN[19] => Add3.IN43
COLLUMN[19] => Add4.IN45
COLLUMN[19] => Add5.IN44
COLLUMN[19] => Add6.IN45
COLLUMN[19] => Add7.IN42
COLLUMN[19] => Add8.IN45
COLLUMN[19] => Add9.IN44
COLLUMN[19] => Add10.IN45
COLLUMN[19] => Add11.IN43
COLLUMN[20] => Add0.IN44
COLLUMN[20] => Add1.IN43
COLLUMN[20] => Add2.IN44
COLLUMN[20] => Add3.IN42
COLLUMN[20] => Add4.IN44
COLLUMN[20] => Add5.IN43
COLLUMN[20] => Add6.IN44
COLLUMN[20] => Add7.IN41
COLLUMN[20] => Add8.IN44
COLLUMN[20] => Add9.IN43
COLLUMN[20] => Add10.IN44
COLLUMN[20] => Add11.IN42
COLLUMN[21] => Add0.IN43
COLLUMN[21] => Add1.IN42
COLLUMN[21] => Add2.IN43
COLLUMN[21] => Add3.IN41
COLLUMN[21] => Add4.IN43
COLLUMN[21] => Add5.IN42
COLLUMN[21] => Add6.IN43
COLLUMN[21] => Add7.IN40
COLLUMN[21] => Add8.IN43
COLLUMN[21] => Add9.IN42
COLLUMN[21] => Add10.IN43
COLLUMN[21] => Add11.IN41
COLLUMN[22] => Add0.IN42
COLLUMN[22] => Add1.IN41
COLLUMN[22] => Add2.IN42
COLLUMN[22] => Add3.IN40
COLLUMN[22] => Add4.IN42
COLLUMN[22] => Add5.IN41
COLLUMN[22] => Add6.IN42
COLLUMN[22] => Add7.IN39
COLLUMN[22] => Add8.IN42
COLLUMN[22] => Add9.IN41
COLLUMN[22] => Add10.IN42
COLLUMN[22] => Add11.IN40
COLLUMN[23] => Add0.IN41
COLLUMN[23] => Add1.IN40
COLLUMN[23] => Add2.IN41
COLLUMN[23] => Add3.IN39
COLLUMN[23] => Add4.IN41
COLLUMN[23] => Add5.IN40
COLLUMN[23] => Add6.IN41
COLLUMN[23] => Add7.IN38
COLLUMN[23] => Add8.IN41
COLLUMN[23] => Add9.IN40
COLLUMN[23] => Add10.IN41
COLLUMN[23] => Add11.IN39
COLLUMN[24] => Add0.IN40
COLLUMN[24] => Add1.IN39
COLLUMN[24] => Add2.IN40
COLLUMN[24] => Add3.IN38
COLLUMN[24] => Add4.IN40
COLLUMN[24] => Add5.IN39
COLLUMN[24] => Add6.IN40
COLLUMN[24] => Add7.IN37
COLLUMN[24] => Add8.IN40
COLLUMN[24] => Add9.IN39
COLLUMN[24] => Add10.IN40
COLLUMN[24] => Add11.IN38
COLLUMN[25] => Add0.IN39
COLLUMN[25] => Add1.IN38
COLLUMN[25] => Add2.IN39
COLLUMN[25] => Add3.IN37
COLLUMN[25] => Add4.IN39
COLLUMN[25] => Add5.IN38
COLLUMN[25] => Add6.IN39
COLLUMN[25] => Add7.IN36
COLLUMN[25] => Add8.IN39
COLLUMN[25] => Add9.IN38
COLLUMN[25] => Add10.IN39
COLLUMN[25] => Add11.IN37
COLLUMN[26] => Add0.IN38
COLLUMN[26] => Add1.IN37
COLLUMN[26] => Add2.IN38
COLLUMN[26] => Add3.IN36
COLLUMN[26] => Add4.IN38
COLLUMN[26] => Add5.IN37
COLLUMN[26] => Add6.IN38
COLLUMN[26] => Add7.IN35
COLLUMN[26] => Add8.IN38
COLLUMN[26] => Add9.IN37
COLLUMN[26] => Add10.IN38
COLLUMN[26] => Add11.IN36
COLLUMN[27] => Add0.IN37
COLLUMN[27] => Add1.IN36
COLLUMN[27] => Add2.IN37
COLLUMN[27] => Add3.IN35
COLLUMN[27] => Add4.IN37
COLLUMN[27] => Add5.IN36
COLLUMN[27] => Add6.IN37
COLLUMN[27] => Add7.IN34
COLLUMN[27] => Add8.IN37
COLLUMN[27] => Add9.IN36
COLLUMN[27] => Add10.IN37
COLLUMN[27] => Add11.IN35
COLLUMN[28] => Add0.IN36
COLLUMN[28] => Add1.IN35
COLLUMN[28] => Add2.IN36
COLLUMN[28] => Add3.IN34
COLLUMN[28] => Add4.IN36
COLLUMN[28] => Add5.IN35
COLLUMN[28] => Add6.IN36
COLLUMN[28] => Add7.IN33
COLLUMN[28] => Add8.IN36
COLLUMN[28] => Add9.IN35
COLLUMN[28] => Add10.IN36
COLLUMN[28] => Add11.IN34
COLLUMN[29] => Add0.IN35
COLLUMN[29] => Add1.IN34
COLLUMN[29] => Add2.IN35
COLLUMN[29] => Add3.IN33
COLLUMN[29] => Add4.IN35
COLLUMN[29] => Add5.IN34
COLLUMN[29] => Add6.IN35
COLLUMN[29] => Add7.IN32
COLLUMN[29] => Add8.IN35
COLLUMN[29] => Add9.IN34
COLLUMN[29] => Add10.IN35
COLLUMN[29] => Add11.IN33
COLLUMN[30] => Add0.IN34
COLLUMN[30] => Add1.IN33
COLLUMN[30] => Add2.IN34
COLLUMN[30] => Add3.IN32
COLLUMN[30] => Add4.IN34
COLLUMN[30] => Add5.IN33
COLLUMN[30] => Add6.IN34
COLLUMN[30] => Add7.IN31
COLLUMN[30] => Add8.IN34
COLLUMN[30] => Add9.IN33
COLLUMN[30] => Add10.IN34
COLLUMN[30] => Add11.IN32
COLLUMN[31] => Add0.IN33
COLLUMN[31] => Add1.IN32
COLLUMN[31] => Add2.IN33
COLLUMN[31] => Add3.IN31
COLLUMN[31] => Add4.IN33
COLLUMN[31] => Add5.IN32
COLLUMN[31] => Add6.IN33
COLLUMN[31] => Add7.IN30
COLLUMN[31] => Add8.IN33
COLLUMN[31] => Add9.IN32
COLLUMN[31] => Add10.IN33
COLLUMN[31] => Add11.IN31
LastCalc <= LastCalcSignal.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[0] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[1] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[2] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[3] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[4] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[5] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[6] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[7] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[8] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[9] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[10] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[11] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[12] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[13] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[14] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[15] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[16] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[17] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[18] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[19] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[20] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[21] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[22] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[23] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[24] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[25] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[26] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[27] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
RESULTMULTI[28] <= <GND>
RESULTMULTI[29] <= <GND>
RESULTMULTI[30] <= <GND>
RESULTMULTI[31] <= <GND>


|overview|Multiplier:multi|RamY:rY0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY0|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY0|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY1|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY1|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY2|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY2|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY3|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY3|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY4|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY4|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY5|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY5|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY6
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY6|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY6|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY7
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY7|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY7|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY8
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY8|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY8|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY9
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY9|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY9|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY10
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY10|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY10|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY11
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY11|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY11|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamY:rY12
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamY:rY12|altsyncram:altsyncram_component
wren_a => altsyncram_gl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gl14:auto_generated.data_a[0]
data_a[1] => altsyncram_gl14:auto_generated.data_a[1]
data_a[2] => altsyncram_gl14:auto_generated.data_a[2]
data_a[3] => altsyncram_gl14:auto_generated.data_a[3]
data_a[4] => altsyncram_gl14:auto_generated.data_a[4]
data_a[5] => altsyncram_gl14:auto_generated.data_a[5]
data_a[6] => altsyncram_gl14:auto_generated.data_a[6]
data_a[7] => altsyncram_gl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl14:auto_generated.address_a[0]
address_a[1] => altsyncram_gl14:auto_generated.address_a[1]
address_a[2] => altsyncram_gl14:auto_generated.address_a[2]
address_a[3] => altsyncram_gl14:auto_generated.address_a[3]
address_a[4] => altsyncram_gl14:auto_generated.address_a[4]
address_a[5] => altsyncram_gl14:auto_generated.address_a[5]
address_a[6] => altsyncram_gl14:auto_generated.address_a[6]
address_a[7] => altsyncram_gl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamY:rY12|altsyncram:altsyncram_component|altsyncram_gl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX0|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX0|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX1|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX1|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX2|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX2|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX3|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX3|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX4|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX4|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX5|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX5|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX6
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX6|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX6|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX7
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX7|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX7|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX8
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX8|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX8|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX9
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX9|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX9|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX10
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX10|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX10|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX11
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX11|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX11|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|Multiplier:multi|RamX:rX12
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|overview|Multiplier:multi|RamX:rX12|altsyncram:altsyncram_component
wren_a => altsyncram_fl14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fl14:auto_generated.data_a[0]
data_a[1] => altsyncram_fl14:auto_generated.data_a[1]
data_a[2] => altsyncram_fl14:auto_generated.data_a[2]
data_a[3] => altsyncram_fl14:auto_generated.data_a[3]
data_a[4] => altsyncram_fl14:auto_generated.data_a[4]
data_a[5] => altsyncram_fl14:auto_generated.data_a[5]
data_a[6] => altsyncram_fl14:auto_generated.data_a[6]
data_a[7] => altsyncram_fl14:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fl14:auto_generated.address_a[0]
address_a[1] => altsyncram_fl14:auto_generated.address_a[1]
address_a[2] => altsyncram_fl14:auto_generated.address_a[2]
address_a[3] => altsyncram_fl14:auto_generated.address_a[3]
address_a[4] => altsyncram_fl14:auto_generated.address_a[4]
address_a[5] => altsyncram_fl14:auto_generated.address_a[5]
address_a[6] => altsyncram_fl14:auto_generated.address_a[6]
address_a[7] => altsyncram_fl14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fl14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fl14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fl14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fl14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fl14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fl14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fl14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fl14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fl14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|Multiplier:multi|RamX:rX12|altsyncram:altsyncram_component|altsyncram_fl14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|overview|RamResult:RamWrite
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|overview|RamResult:RamWrite|altsyncram:altsyncram_component
wren_a => altsyncram_8gv3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8gv3:auto_generated.data_a[0]
data_a[1] => altsyncram_8gv3:auto_generated.data_a[1]
data_a[2] => altsyncram_8gv3:auto_generated.data_a[2]
data_a[3] => altsyncram_8gv3:auto_generated.data_a[3]
data_a[4] => altsyncram_8gv3:auto_generated.data_a[4]
data_a[5] => altsyncram_8gv3:auto_generated.data_a[5]
data_a[6] => altsyncram_8gv3:auto_generated.data_a[6]
data_a[7] => altsyncram_8gv3:auto_generated.data_a[7]
data_a[8] => altsyncram_8gv3:auto_generated.data_a[8]
data_a[9] => altsyncram_8gv3:auto_generated.data_a[9]
data_a[10] => altsyncram_8gv3:auto_generated.data_a[10]
data_a[11] => altsyncram_8gv3:auto_generated.data_a[11]
data_a[12] => altsyncram_8gv3:auto_generated.data_a[12]
data_a[13] => altsyncram_8gv3:auto_generated.data_a[13]
data_a[14] => altsyncram_8gv3:auto_generated.data_a[14]
data_a[15] => altsyncram_8gv3:auto_generated.data_a[15]
data_a[16] => altsyncram_8gv3:auto_generated.data_a[16]
data_a[17] => altsyncram_8gv3:auto_generated.data_a[17]
data_a[18] => altsyncram_8gv3:auto_generated.data_a[18]
data_a[19] => altsyncram_8gv3:auto_generated.data_a[19]
data_a[20] => altsyncram_8gv3:auto_generated.data_a[20]
data_a[21] => altsyncram_8gv3:auto_generated.data_a[21]
data_a[22] => altsyncram_8gv3:auto_generated.data_a[22]
data_a[23] => altsyncram_8gv3:auto_generated.data_a[23]
data_a[24] => altsyncram_8gv3:auto_generated.data_a[24]
data_a[25] => altsyncram_8gv3:auto_generated.data_a[25]
data_a[26] => altsyncram_8gv3:auto_generated.data_a[26]
data_a[27] => altsyncram_8gv3:auto_generated.data_a[27]
data_a[28] => altsyncram_8gv3:auto_generated.data_a[28]
data_a[29] => altsyncram_8gv3:auto_generated.data_a[29]
data_a[30] => altsyncram_8gv3:auto_generated.data_a[30]
data_a[31] => altsyncram_8gv3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8gv3:auto_generated.address_a[0]
address_a[1] => altsyncram_8gv3:auto_generated.address_a[1]
address_a[2] => altsyncram_8gv3:auto_generated.address_a[2]
address_a[3] => altsyncram_8gv3:auto_generated.address_a[3]
address_a[4] => altsyncram_8gv3:auto_generated.address_a[4]
address_a[5] => altsyncram_8gv3:auto_generated.address_a[5]
address_a[6] => altsyncram_8gv3:auto_generated.address_a[6]
address_a[7] => altsyncram_8gv3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8gv3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8gv3:auto_generated.q_a[0]
q_a[1] <= altsyncram_8gv3:auto_generated.q_a[1]
q_a[2] <= altsyncram_8gv3:auto_generated.q_a[2]
q_a[3] <= altsyncram_8gv3:auto_generated.q_a[3]
q_a[4] <= altsyncram_8gv3:auto_generated.q_a[4]
q_a[5] <= altsyncram_8gv3:auto_generated.q_a[5]
q_a[6] <= altsyncram_8gv3:auto_generated.q_a[6]
q_a[7] <= altsyncram_8gv3:auto_generated.q_a[7]
q_a[8] <= altsyncram_8gv3:auto_generated.q_a[8]
q_a[9] <= altsyncram_8gv3:auto_generated.q_a[9]
q_a[10] <= altsyncram_8gv3:auto_generated.q_a[10]
q_a[11] <= altsyncram_8gv3:auto_generated.q_a[11]
q_a[12] <= altsyncram_8gv3:auto_generated.q_a[12]
q_a[13] <= altsyncram_8gv3:auto_generated.q_a[13]
q_a[14] <= altsyncram_8gv3:auto_generated.q_a[14]
q_a[15] <= altsyncram_8gv3:auto_generated.q_a[15]
q_a[16] <= altsyncram_8gv3:auto_generated.q_a[16]
q_a[17] <= altsyncram_8gv3:auto_generated.q_a[17]
q_a[18] <= altsyncram_8gv3:auto_generated.q_a[18]
q_a[19] <= altsyncram_8gv3:auto_generated.q_a[19]
q_a[20] <= altsyncram_8gv3:auto_generated.q_a[20]
q_a[21] <= altsyncram_8gv3:auto_generated.q_a[21]
q_a[22] <= altsyncram_8gv3:auto_generated.q_a[22]
q_a[23] <= altsyncram_8gv3:auto_generated.q_a[23]
q_a[24] <= altsyncram_8gv3:auto_generated.q_a[24]
q_a[25] <= altsyncram_8gv3:auto_generated.q_a[25]
q_a[26] <= altsyncram_8gv3:auto_generated.q_a[26]
q_a[27] <= altsyncram_8gv3:auto_generated.q_a[27]
q_a[28] <= altsyncram_8gv3:auto_generated.q_a[28]
q_a[29] <= altsyncram_8gv3:auto_generated.q_a[29]
q_a[30] <= altsyncram_8gv3:auto_generated.q_a[30]
q_a[31] <= altsyncram_8gv3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|overview|RamResult:RamWrite|altsyncram:altsyncram_component|altsyncram_8gv3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


