INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vlsi/code_samples/8_1 mux/project_1/project_1.srcs/sources_1/new/Mux_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vlsi/code_samples/8_1 mux/project_1/project_1.srcs/sim_1/new/Mux_8to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vlsi/code_samples/8_1 mux/project_1/project_1.srcs/sim_1/new/Mux_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8to1
WARNING: [VRFC 10-1195] overwriting previous definition of module Mux_8to1 [C:/vlsi/code_samples/8_1 mux/project_1/project_1.srcs/sim_1/new/Mux_8to1.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vlsi/code_samples/8_1 mux/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
