<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>EMT/NANO: Hybrid CMOS-Nano-CMOS Architectures and CAD Tools for Nanoelectronic and Bio-Inspired Applications</AwardTitle>
    <AwardEffectiveDate>09/15/2008</AwardEffectiveDate>
    <AwardExpirationDate>08/31/2009</AwardExpirationDate>
    <AwardAmount>99998</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05010000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division of Computing and Communication Foundations</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Sankar Basu</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>Hybrid CMOS-Nano-CMOS Architectures and CAD Tools &lt;br/&gt;for Nanoelectronic and Bio-Inspired Applications&lt;br/&gt;&lt;br/&gt;Abstract&lt;br/&gt;&lt;br/&gt;Emerging within the still novel field of nanoelectronics are many technologies that offer features such as reconfigurability, non-volatile memory, and low power consumption. Through this work, we intend to explore ways in which such attractive properties can be exploited in the design and development of a high-density reconfigurable architecture. This project combines two leading technological concepts for the development of future electronic systems: hybrid CMOS-nanoelectronic circuits and 3D integration. Our project will focus on studying methodologies associated with the design and development of novel 3D CMOS-nano-CMOS circuits. Specifically, we will prototype and evaluate a small hybrid CMOS-nano circuit consisting of a multistage nanoscale PLA based on metal oxide nanoelectronic switches with a direct interface to a layer of CMOS circuitry. The goal of this project is to lay the groundwork for developing more complex 3D CMOS-nano systems in the future. As part of this research, we will study methods for accurately modeling nanoelectronic devices and circuits for robust design, optimizing CMOS-nano-CMOS circuit designs using state of the art CAD techniques and fabricating and integrating these different technologies on a single die.</AbstractNarration>
    <MinAmdLetterDate>09/04/2008</MinAmdLetterDate>
    <MaxAmdLetterDate>09/04/2008</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>0829824</AwardID>
    <Investigator>
      <FirstName>Ramesh</FirstName>
      <LastName>Karri</LastName>
      <EmailAddress>rkarri@nyu.edu</EmailAddress>
      <StartDate>09/04/2008</StartDate>
      <EndDate/>
      <RoleCode>Co-Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Wei</FirstName>
      <LastName>Wang</LastName>
      <EmailAddress>wwang@uamail.albany.edu</EmailAddress>
      <StartDate>09/04/2008</StartDate>
      <EndDate/>
      <RoleCode>Co-Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Garrett</FirstName>
      <LastName>Rose</LastName>
      <EmailAddress>grose@poly.edu</EmailAddress>
      <StartDate>09/04/2008</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>Polytechnic University of New York</Name>
      <CityName>Brooklyn</CityName>
      <ZipCode>112013826</ZipCode>
      <PhoneNumber>7182603360</PhoneNumber>
      <StreetAddress>15 Metrotech Center</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>New York</StateName>
      <StateCode>NY</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0000912</Code>
      <Name>Computer Science</Name>
    </FoaInformation>
  </Award>
</rootTag>
