--------------------------------------------------------------------------------
Release 9.1.01i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -u -v 100 routed.ncd mapped.pcf

Design file:              routed.ncd
Physical constraint file: mapped.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (ADVANCED 1.52 2007-02-05, STEPPING level ES)
Report level:             verbose report, limited to 100 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "sys_clk_c" PERIOD = 10 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from  NET "sys_clk_c" 
PERIOD = 10 ns HIGH 50%;  divided by 1.25  to 8 nS   

 27422 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.700ns.
--------------------------------------------------------------------------------
Slack:                  0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.478ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B3      net (fanout=74)       2.671   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X38Y49.A1      net (fanout=42)       2.817   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X38Y49.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<19>_SW0
    SLICE_X40Y52.DX      net (fanout=1)        0.777   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282
    SLICE_X40Y52.CLK     Tsrck                 0.575   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3
    -------------------------------------------------  ---------------------------
    Total                                      7.478ns (1.213ns logic, 6.265ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 2)
  Clock Path Skew:      -0.156ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B4      net (fanout=78)       2.619   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X38Y49.A1      net (fanout=42)       2.817   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X38Y49.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<19>_SW0
    SLICE_X40Y52.DX      net (fanout=1)        0.777   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282
    SLICE_X40Y52.CLK     Tsrck                 0.575   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (1.213ns logic, 6.213ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X40Y31.B2      net (fanout=79)       2.559   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X38Y49.A1      net (fanout=42)       2.817   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X38Y49.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<19>_SW0
    SLICE_X40Y52.DX      net (fanout=1)        0.777   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282
    SLICE_X40Y52.CLK     Tsrck                 0.575   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3
    -------------------------------------------------  ---------------------------
    Total                                      7.366ns (1.213ns logic, 6.153ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X56Y30.SR      net (fanout=508)      4.465   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X56Y30.CLK     Tsrck                 0.544   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_1
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (1.088ns logic, 6.338ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.423ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X56Y30.SR      net (fanout=508)      4.465   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X56Y30.CLK     Tsrck                 0.541   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_0
    -------------------------------------------------  ---------------------------
    Total                                      7.423ns (1.085ns logic, 6.338ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B3      net (fanout=74)       2.671   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X44Y45.A1      net (fanout=42)       2.765   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X44Y45.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<18>_SW0
    SLICE_X45Y49.DX      net (fanout=1)        0.628   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284
    SLICE_X45Y49.CLK     Tsrck                 0.586   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_2
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (1.224ns logic, 6.064ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.236ns (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B4      net (fanout=78)       2.619   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X44Y45.A1      net (fanout=42)       2.765   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X44Y45.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<18>_SW0
    SLICE_X45Y49.DX      net (fanout=1)        0.628   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284
    SLICE_X45Y49.CLK     Tsrck                 0.586   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_2
    -------------------------------------------------  ---------------------------
    Total                                      7.236ns (1.224ns logic, 6.012ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.294ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X52Y41.SR      net (fanout=508)      4.333   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X52Y41.CLK     Tsrck                 0.544   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_23
    -------------------------------------------------  ---------------------------
    Total                                      7.294ns (1.088ns logic, 6.206ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.291ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X52Y41.SR      net (fanout=508)      4.333   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X52Y41.CLK     Tsrck                 0.541   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_22
    -------------------------------------------------  ---------------------------
    Total                                      7.291ns (1.085ns logic, 6.206ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.260ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X52Y47.SR      net (fanout=508)      4.296   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X52Y47.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_10
    -------------------------------------------------  ---------------------------
    Total                                      7.260ns (1.091ns logic, 6.169ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.258ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X52Y47.SR      net (fanout=508)      4.296   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X52Y47.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_11
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (1.089ns logic, 6.169ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X52Y47.SR      net (fanout=508)      4.296   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X52Y47.CLK     Tsrck                 0.544   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_9
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (1.088ns logic, 6.169ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.254ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X52Y47.SR      net (fanout=508)      4.296   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X52Y47.CLK     Tsrck                 0.541   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      7.254ns (1.085ns logic, 6.169ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.117ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X29Y68.SR      net (fanout=508)      4.153   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X29Y68.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_22
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (1.091ns logic, 6.026ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.117ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X29Y68.SR      net (fanout=508)      4.153   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X29Y68.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_21
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (1.091ns logic, 6.026ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.173ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B3      net (fanout=74)       2.671   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X37Y50.A2      net (fanout=42)       2.673   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X37Y50.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<21>_SW0
    SLICE_X43Y49.DX      net (fanout=1)        0.611   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278
    SLICE_X43Y49.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_5
    -------------------------------------------------  ---------------------------
    Total                                      7.173ns (1.218ns logic, 5.955ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.117ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X29Y68.SR      net (fanout=508)      4.153   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X29Y68.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_23
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (1.091ns logic, 6.026ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.115ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X29Y68.SR      net (fanout=508)      4.153   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X29Y68.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_20
    -------------------------------------------------  ---------------------------
    Total                                      7.115ns (1.089ns logic, 6.026ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.176ns (Levels of Logic = 2)
  Clock Path Skew:      -0.127ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X40Y31.B2      net (fanout=79)       2.559   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X44Y45.A1      net (fanout=42)       2.765   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X44Y45.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<18>_SW0
    SLICE_X45Y49.DX      net (fanout=1)        0.628   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284
    SLICE_X45Y49.CLK     Tsrck                 0.586   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_2
    -------------------------------------------------  ---------------------------
    Total                                      7.176ns (1.224ns logic, 5.952ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.121ns (Levels of Logic = 2)
  Clock Path Skew:      -0.165ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B4      net (fanout=78)       2.619   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X37Y50.A2      net (fanout=42)       2.673   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X37Y50.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<21>_SW0
    SLICE_X43Y49.DX      net (fanout=1)        0.611   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278
    SLICE_X43Y49.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_5
    -------------------------------------------------  ---------------------------
    Total                                      7.121ns (1.218ns logic, 5.903ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X54Y32.SR      net (fanout=508)      4.327   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X54Y32.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.289ns (1.089ns logic, 6.200ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.261ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X59Y32.SR      net (fanout=508)      4.297   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X59Y32.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (1.091ns logic, 6.170ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y32.SR      net (fanout=508)      4.324   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y32.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final
    -------------------------------------------------  ---------------------------
    Total                                      7.286ns (1.089ns logic, 6.197ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  0.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.248ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X59Y31.SR      net (fanout=508)      4.284   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X59Y31.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (1.091ns logic, 6.157ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/final_xfer_d (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.246ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/final_xfer_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X59Y31.SR      net (fanout=508)      4.284   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X59Y31.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/final_xfer_d
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (1.089ns logic, 6.157ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y16.BQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2
    SLICE_X58Y34.D4      net (fanout=7)        1.648   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2
    SLICE_X58Y34.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl11_SW0
    SLICE_X51Y18.D2      net (fanout=3)        2.216   ep/BU2/U0/pcie_ep0/pcie_blk_if/N4137
    SLICE_X51Y18.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002
    SLICE_X59Y7.C2       net (fanout=4)        2.567   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000
    SLICE_X59Y7.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2_rstpot
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (0.667ns logic, 6.431ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack:                  0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X53Y44.SR      net (fanout=508)      4.177   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X53Y44.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_17
    -------------------------------------------------  ---------------------------
    Total                                      7.141ns (1.091ns logic, 6.050ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X53Y40.SR      net (fanout=508)      4.185   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X53Y40.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_19
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (1.091ns logic, 6.058ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.139ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X53Y44.SR      net (fanout=508)      4.177   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X53Y44.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_16
    -------------------------------------------------  ---------------------------
    Total                                      7.139ns (1.089ns logic, 6.050ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.061ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X40Y31.B2      net (fanout=79)       2.559   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X37Y50.A2      net (fanout=42)       2.673   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X37Y50.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<21>_SW0
    SLICE_X43Y49.DX      net (fanout=1)        0.611   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278
    SLICE_X43Y49.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_5
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (1.218ns logic, 5.843ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X53Y40.SR      net (fanout=508)      4.185   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X53Y40.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_18
    -------------------------------------------------  ---------------------------
    Total                                      7.147ns (1.089ns logic, 6.058ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y18.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0
    SLICE_X58Y34.D6      net (fanout=15)       1.675   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
    SLICE_X58Y34.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl11_SW0
    SLICE_X51Y18.D2      net (fanout=3)        2.216   ep/BU2/U0/pcie_ep0/pcie_blk_if/N4137
    SLICE_X51Y18.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002
    SLICE_X59Y7.C2       net (fanout=4)        2.567   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000
    SLICE_X59Y7.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2_rstpot
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.125ns (0.667ns logic, 6.458ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.116ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y49.SR      net (fanout=508)      4.152   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y49.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_19
    -------------------------------------------------  ---------------------------
    Total                                      7.116ns (1.091ns logic, 6.025ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.116ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y49.SR      net (fanout=508)      4.152   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y49.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_18
    -------------------------------------------------  ---------------------------
    Total                                      7.116ns (1.091ns logic, 6.025ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.116ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y49.SR      net (fanout=508)      4.152   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y49.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_17
    -------------------------------------------------  ---------------------------
    Total                                      7.116ns (1.091ns logic, 6.025ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y49.SR      net (fanout=508)      4.152   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y49.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_16
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (1.089ns logic, 6.025ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 1)
  Clock Path Skew:      -0.180ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X29Y57.SR      net (fanout=508)      4.041   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X29Y57.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_18
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.091ns logic, 5.914ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 1)
  Clock Path Skew:      -0.180ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X29Y57.SR      net (fanout=508)      4.041   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X29Y57.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_17
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.091ns logic, 5.914ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 1)
  Clock Path Skew:      -0.180ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X29Y57.SR      net (fanout=508)      4.041   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X29Y57.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_19
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.091ns logic, 5.914ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.003ns (Levels of Logic = 1)
  Clock Path Skew:      -0.180ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X29Y57.SR      net (fanout=508)      4.041   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X29Y57.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_16
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (1.089ns logic, 5.914ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y48.SR      net (fanout=508)      4.148   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y48.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (1.091ns logic, 6.021ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y48.SR      net (fanout=508)      4.148   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y48.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_13
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (1.091ns logic, 6.021ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y48.SR      net (fanout=508)      4.148   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y48.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_15
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (1.091ns logic, 6.021ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.110ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y48.SR      net (fanout=508)      4.148   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y48.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_12
    -------------------------------------------------  ---------------------------
    Total                                      7.110ns (1.089ns logic, 6.021ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y29.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C3      net (fanout=148)      2.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X55Y33.D3      net (fanout=10)       0.938   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X55Y33.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y20.A1      net (fanout=68)       3.421   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y20.CLK     Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<4>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (0.664ns logic, 6.463ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack:                  0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y29.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C3      net (fanout=148)      2.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X55Y33.D3      net (fanout=10)       0.938   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X55Y33.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y20.B1      net (fanout=68)       3.415   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y20.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<5>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (0.665ns logic, 6.457ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack:                  0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.992ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.LLKRXSRCLASTREQN Tpcicko_LLK           2.067   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                             ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X51Y18.D1            net (fanout=16)       2.235   ep/BU2/U0/pcie_ep0/llk_rx_src_last_req_n
    SLICE_X51Y18.D             Tilo                  0.094   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                             ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002
    SLICE_X59Y7.C2             net (fanout=4)        2.567   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000
    SLICE_X59Y7.CLK            Tas                   0.029   ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>
                                                             ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2_rstpot
                                                             ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2
    -------------------------------------------------------  ---------------------------
    Total                                            6.992ns (2.190ns logic, 4.802ns route)
                                                             (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B3      net (fanout=74)       2.671   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X41Y51.A3      net (fanout=42)       2.680   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X41Y51.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2286
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<17>_SW0
    SLICE_X41Y52.DX      net (fanout=1)        0.435   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2286
    SLICE_X41Y52.CLK     Tsrck                 0.586   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_1
    -------------------------------------------------  ---------------------------
    Total                                      7.010ns (1.224ns logic, 5.786ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.104ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y29.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C3      net (fanout=148)      2.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X55Y33.D3      net (fanout=10)       0.938   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X55Y33.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X51Y18.A1      net (fanout=68)       3.398   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X51Y18.CLK     Tas                   0.026   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<10>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_10
    -------------------------------------------------  ---------------------------
    Total                                      7.104ns (0.664ns logic, 6.440ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack:                  0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.103ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y29.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C3      net (fanout=148)      2.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X55Y33.D3      net (fanout=10)       0.938   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X55Y33.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X51Y18.B1      net (fanout=68)       3.396   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X51Y18.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<11>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_11
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (0.665ns logic, 6.438ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.106ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X57Y32.SR      net (fanout=508)      4.142   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X57Y32.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_1
    -------------------------------------------------  ---------------------------
    Total                                      7.106ns (1.091ns logic, 6.015ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.106ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X57Y32.SR      net (fanout=508)      4.142   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X57Y32.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_2
    -------------------------------------------------  ---------------------------
    Total                                      7.106ns (1.091ns logic, 6.015ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.104ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X57Y32.SR      net (fanout=508)      4.142   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X57Y32.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_0
    -------------------------------------------------  ---------------------------
    Total                                      7.104ns (1.089ns logic, 6.015ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.171ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X30Y67.SR      net (fanout=508)      3.982   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X30Y67.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_25
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (1.091ns logic, 5.855ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.171ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X30Y67.SR      net (fanout=508)      3.982   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X30Y67.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_27
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (1.091ns logic, 5.855ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.171ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X30Y67.SR      net (fanout=508)      3.982   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X30Y67.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_26
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (1.091ns logic, 5.855ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.944ns (Levels of Logic = 1)
  Clock Path Skew:      -0.171ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X30Y67.SR      net (fanout=508)      3.982   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X30Y67.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_24
    -------------------------------------------------  ---------------------------
    Total                                      6.944ns (1.089ns logic, 5.855ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 2)
  Clock Path Skew:      -0.156ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B4      net (fanout=78)       2.619   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X41Y51.A3      net (fanout=42)       2.680   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X41Y51.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2286
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<17>_SW0
    SLICE_X41Y52.DX      net (fanout=1)        0.435   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2286
    SLICE_X41Y52.CLK     Tsrck                 0.586   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_1
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (1.224ns logic, 5.734ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.991ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X53Y43.SR      net (fanout=508)      4.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X53Y43.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_4
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (1.091ns logic, 5.900ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.991ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X53Y43.SR      net (fanout=508)      4.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X53Y43.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_6
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (1.091ns logic, 5.900ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.991ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X53Y43.SR      net (fanout=508)      4.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X53Y43.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_5
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (1.091ns logic, 5.900ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.989ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X53Y43.SR      net (fanout=508)      4.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X53Y43.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_3
    -------------------------------------------------  ---------------------------
    Total                                      6.989ns (1.089ns logic, 5.900ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.988ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X52Y43.SR      net (fanout=508)      4.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X52Y43.CLK     Tsrck                 0.544   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_21
    -------------------------------------------------  ---------------------------
    Total                                      6.988ns (1.088ns logic, 5.900ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X56Y40.SR      net (fanout=508)      4.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X56Y40.CLK     Tsrck                 0.541   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.085ns logic, 5.902ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.985ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X52Y43.SR      net (fanout=508)      4.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X52Y43.CLK     Tsrck                 0.541   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_20
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (1.085ns logic, 5.900ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y46.SR      net (fanout=508)      4.023   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y46.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.091ns logic, 5.896ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X40Y31.B2      net (fanout=79)       2.559   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X41Y51.A3      net (fanout=42)       2.680   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X41Y51.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2286
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<17>_SW0
    SLICE_X41Y52.DX      net (fanout=1)        0.435   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2286
    SLICE_X41Y52.CLK     Tsrck                 0.586   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_1
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (1.224ns logic, 5.674ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y46.SR      net (fanout=508)      4.023   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y46.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.091ns logic, 5.896ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y46.SR      net (fanout=508)      4.023   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y46.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.091ns logic, 5.896ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.985ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y46.SR      net (fanout=508)      4.023   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y46.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (1.089ns logic, 5.896ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.822ns (Levels of Logic = 2)
  Clock Path Skew:      -0.216ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X55Y33.D1        net (fanout=12)       1.348   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X55Y33.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y20.A1        net (fanout=68)       3.421   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y20.CLK       Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<4>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_4
    ---------------------------------------------------  ---------------------------
    Total                                        6.822ns (2.053ns logic, 4.769ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.872ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B3      net (fanout=74)       2.671   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X33Y49.A2      net (fanout=42)       2.492   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X33Y49.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<14>_SW0
    SLICE_X35Y49.DX      net (fanout=1)        0.491   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264
    SLICE_X35Y49.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_6
    -------------------------------------------------  ---------------------------
    Total                                      6.872ns (1.218ns logic, 5.654ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.817ns (Levels of Logic = 2)
  Clock Path Skew:      -0.216ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X55Y33.D1        net (fanout=12)       1.348   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X55Y33.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y20.B1        net (fanout=68)       3.415   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y20.CLK       Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<5>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_5
    ---------------------------------------------------  ---------------------------
    Total                                        6.817ns (2.054ns logic, 4.763ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y16.BQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2
    SLICE_X58Y34.D4      net (fanout=7)        1.648   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2
    SLICE_X58Y34.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl11_SW0
    SLICE_X51Y18.D2      net (fanout=3)        2.216   ep/BU2/U0/pcie_ep0/pcie_blk_if/N4137
    SLICE_X51Y18.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002
    SLICE_X59Y7.B4       net (fanout=4)        2.323   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000
    SLICE_X59Y7.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1_rstpot
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1
    -------------------------------------------------  ---------------------------
    Total                                      6.852ns (0.665ns logic, 6.187ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.866ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X30Y57.SR      net (fanout=508)      3.902   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X30Y57.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_22
    -------------------------------------------------  ---------------------------
    Total                                      6.866ns (1.091ns logic, 5.775ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.866ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X30Y57.SR      net (fanout=508)      3.902   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X30Y57.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_21
    -------------------------------------------------  ---------------------------
    Total                                      6.866ns (1.091ns logic, 5.775ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.866ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X30Y57.SR      net (fanout=508)      3.902   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X30Y57.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_23
    -------------------------------------------------  ---------------------------
    Total                                      6.866ns (1.091ns logic, 5.775ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y16.BQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2
    SLICE_X58Y34.D4      net (fanout=7)        1.648   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2
    SLICE_X58Y34.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl11_SW0
    SLICE_X51Y18.D2      net (fanout=3)        2.216   ep/BU2/U0/pcie_ep0/pcie_blk_if/N4137
    SLICE_X51Y18.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002
    SLICE_X59Y7.A4       net (fanout=4)        2.322   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000
    SLICE_X59Y7.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0_rstpot
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.850ns (0.664ns logic, 6.186ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  0.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X30Y57.SR      net (fanout=508)      3.902   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X30Y57.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_20
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (1.089ns logic, 5.775ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y29.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C3      net (fanout=148)      2.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X55Y33.D3      net (fanout=10)       0.938   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X55Y33.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X49Y17.A2      net (fanout=68)       3.271   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X49Y17.CLK     Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<6>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (0.664ns logic, 6.313ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack:                  0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.975ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y29.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C3      net (fanout=148)      2.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X55Y33.D3      net (fanout=10)       0.938   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X55Y33.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X49Y17.B2      net (fanout=68)       3.268   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X49Y17.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<7>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_7
    -------------------------------------------------  ---------------------------
    Total                                      6.975ns (0.665ns logic, 6.310ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack:                  0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y32.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_is_same_lock
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_1
    SLICE_X58Y34.D3      net (fanout=16)       1.521   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>
    SLICE_X58Y34.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl11_SW0
    SLICE_X51Y18.D2      net (fanout=3)        2.216   ep/BU2/U0/pcie_ep0/pcie_blk_if/N4137
    SLICE_X51Y18.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002
    SLICE_X59Y7.C2       net (fanout=4)        2.567   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000
    SLICE_X59Y7.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2_rstpot
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (0.667ns logic, 6.304ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack:                  0.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.799ns (Levels of Logic = 2)
  Clock Path Skew:      -0.202ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_10
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X55Y33.D1        net (fanout=12)       1.348   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X55Y33.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X51Y18.A1        net (fanout=68)       3.398   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X51Y18.CLK       Tas                   0.026   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<10>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_10
    ---------------------------------------------------  ---------------------------
    Total                                        6.799ns (2.053ns logic, 4.746ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.202ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_11
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X55Y33.D1        net (fanout=12)       1.348   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X55Y33.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X51Y18.B1        net (fanout=68)       3.396   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X51Y18.CLK       Tas                   0.027   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<11>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_11
    ---------------------------------------------------  ---------------------------
    Total                                        6.798ns (2.054ns logic, 4.744ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.820ns (Levels of Logic = 2)
  Clock Path Skew:      -0.179ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B4      net (fanout=78)       2.619   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X33Y49.A2      net (fanout=42)       2.492   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X33Y49.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<14>_SW0
    SLICE_X35Y49.DX      net (fanout=1)        0.491   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264
    SLICE_X35Y49.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_6
    -------------------------------------------------  ---------------------------
    Total                                      6.820ns (1.218ns logic, 5.602ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X54Y34.SR      net (fanout=508)      4.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X54Y34.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (1.089ns logic, 5.902ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y18.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0
    SLICE_X58Y34.D6      net (fanout=15)       1.675   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
    SLICE_X58Y34.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl11_SW0
    SLICE_X51Y18.D2      net (fanout=3)        2.216   ep/BU2/U0/pcie_ep0/pcie_blk_if/N4137
    SLICE_X51Y18.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002
    SLICE_X59Y7.B4       net (fanout=4)        2.323   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000
    SLICE_X59Y7.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1_rstpot
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1
    -------------------------------------------------  ---------------------------
    Total                                      6.879ns (0.665ns logic, 6.214ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y18.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0
    SLICE_X58Y34.D6      net (fanout=15)       1.675   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
    SLICE_X58Y34.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl11_SW0
    SLICE_X51Y18.D2      net (fanout=3)        2.216   ep/BU2/U0/pcie_ep0/pcie_blk_if/N4137
    SLICE_X51Y18.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002
    SLICE_X59Y7.A4       net (fanout=4)        2.322   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000
    SLICE_X59Y7.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0_rstpot
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (0.664ns logic, 6.213ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.183ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
    SLICE_X40Y31.B6      net (fanout=77)       1.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X38Y49.A1      net (fanout=42)       2.817   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X38Y49.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<19>_SW0
    SLICE_X40Y52.DX      net (fanout=1)        0.777   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282
    SLICE_X40Y52.CLK     Tsrck                 0.575   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (1.213ns logic, 5.550ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_fifo_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_fifo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y35.SR      net (fanout=508)      3.996   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y35.CLK     Tsrck                 0.547   ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_fifo_1
    -------------------------------------------------  ---------------------------
    Total                                      6.960ns (1.091ns logic, 5.869ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_fifo_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/app_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_fifo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A5       net (fanout=167)      1.873   ep/BU2/U0/pcie_ep0/app_reset_n
    SLICE_X11Y4.A        Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0
    SLICE_X58Y35.SR      net (fanout=508)      3.996   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv
    SLICE_X58Y35.CLK     Tsrck                 0.545   ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_fifo_0
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (1.089ns logic, 5.869ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B3      net (fanout=74)       2.671   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X33Y49.D4      net (fanout=42)       2.257   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X33Y49.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<15>_SW0
    SLICE_X35Y50.DX      net (fanout=1)        0.622   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262
    SLICE_X35Y50.CLK     Tsrck                 0.586   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_7
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (1.224ns logic, 5.550ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.760ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X40Y31.B2      net (fanout=79)       2.559   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X33Y49.A2      net (fanout=42)       2.492   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X33Y49.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<14>_SW0
    SLICE_X35Y49.DX      net (fanout=1)        0.491   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264
    SLICE_X35Y49.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_6
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (1.218ns logic, 5.542ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B3      net (fanout=74)       2.671   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X37Y50.D4      net (fanout=42)       2.438   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X37Y50.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<20>_SW0
    SLICE_X39Y51.DX      net (fanout=1)        0.447   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280
    SLICE_X39Y51.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_4
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (1.218ns logic, 5.556ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.105ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B3      net (fanout=74)       2.671   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X44Y52.DX      net (fanout=42)       3.021   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X44Y52.CLK     Tsrck                 0.576   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_3
    -------------------------------------------------  ---------------------------
    Total                                      6.812ns (1.120ns logic, 5.692ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 2)
  Clock Path Skew:      -0.142ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B3      net (fanout=74)       2.671   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X33Y50.A6      net (fanout=42)       2.192   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X33Y50.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<16>_SW0
    SLICE_X43Y51.DX      net (fanout=1)        0.693   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288
    SLICE_X43Y51.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_0
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (1.218ns logic, 5.556ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.105ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B3      net (fanout=74)       2.671   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X44Y52.DX      net (fanout=42)       3.021   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X44Y52.CLK     Tsrck                 0.575   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_1
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (1.119ns logic, 5.692ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.LLKRXSRCLASTREQN Tpcicko_LLK           2.067   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                             ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X51Y18.D1            net (fanout=16)       2.235   ep/BU2/U0/pcie_ep0/llk_rx_src_last_req_n
    SLICE_X51Y18.D             Tilo                  0.094   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                             ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002
    SLICE_X59Y7.B4             net (fanout=4)        2.323   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000
    SLICE_X59Y7.CLK            Tas                   0.027   ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>
                                                             ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1_rstpot
                                                             ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1
    -------------------------------------------------------  ---------------------------
    Total                                            6.746ns (2.188ns logic, 4.558ns route)
                                                             (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.LLKRXSRCLASTREQN Tpcicko_LLK           2.067   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                             ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X51Y18.D1            net (fanout=16)       2.235   ep/BU2/U0/pcie_ep0/llk_rx_src_last_req_n
    SLICE_X51Y18.D             Tilo                  0.094   ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>
                                                             ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002
    SLICE_X59Y7.A4             net (fanout=4)        2.322   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000
    SLICE_X59Y7.CLK            Tas                   0.026   ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>
                                                             ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0_rstpot
                                                             ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0
    -------------------------------------------------------  ---------------------------
    Total                                            6.744ns (2.187ns logic, 4.557ns route)
                                                             (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.722ns (Levels of Logic = 2)
  Clock Path Skew:      -0.179ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B4      net (fanout=78)       2.619   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X40Y31.B       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X33Y49.D4      net (fanout=42)       2.257   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X33Y49.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<15>_SW0
    SLICE_X35Y50.DX      net (fanout=1)        0.622   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262
    SLICE_X35Y50.CLK     Tsrck                 0.586   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_7
    -------------------------------------------------  ---------------------------
    Total                                      6.722ns (1.224ns logic, 5.498ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from  NET "sys_clk_c" 
PERIOD = 10 ns HIGH 50%;  divided by 1.25  to 8 nS   

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from  NET "sys_clk_c" 
PERIOD = 10 ns HIGH 50%;  divided by 2.50  to 4 nS   

 687 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.957ns.
--------------------------------------------------------------------------------
Slack:                  0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD1  Tpcicko_RXRAM         0.747   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL6    net (fanout=4)        2.662   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<1>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.756ns (1.094ns logic, 2.662ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD0  Tpcicko_RXRAM         0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL5    net (fanout=4)        2.737   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<0>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.754ns (1.017ns logic, 2.737ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD1  Tpcicko_RXRAM         0.747   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU6    net (fanout=4)        2.662   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<1>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.756ns (1.094ns logic, 2.662ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD0  Tpcicko_RXRAM         0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU5    net (fanout=4)        2.737   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<0>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.754ns (1.017ns logic, 2.737ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.747ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA45 Tpcicko_RXRAM         0.672   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU6     net (fanout=1)        2.733   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<45>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.747ns (1.014ns logic, 2.733ns route)
                                                          (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBU5      net (fanout=18)       2.466   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.693ns (1.227ns logic, 2.466ns route)
                                                         (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBU4      net (fanout=18)       2.466   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.693ns (1.227ns logic, 2.466ns route)
                                                         (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBU6      net (fanout=18)       2.466   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.693ns (1.227ns logic, 2.466ns route)
                                                         (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBU7      net (fanout=18)       2.466   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.693ns (1.227ns logic, 2.466ns route)
                                                         (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBL4      net (fanout=18)       2.466   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.693ns (1.227ns logic, 2.466ns route)
                                                         (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBL7      net (fanout=18)       2.466   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.693ns (1.227ns logic, 2.466ns route)
                                                         (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBL6      net (fanout=18)       2.466   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.693ns (1.227ns logic, 2.466ns route)
                                                         (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBL5      net (fanout=18)       2.466   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.693ns (1.227ns logic, 2.466ns route)
                                                         (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA49 Tpcicko_RXRAM         0.699   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU8     net (fanout=1)        2.640   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<49>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.681ns (1.041ns logic, 2.640ns route)
                                                          (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA57 Tpcicko_RXRAM         0.661   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU12    net (fanout=1)        2.661   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<57>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.664ns (1.003ns logic, 2.661ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE3 Tpcicko_LTSMM         1.852   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y56.D2         net (fanout=2)        1.024   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<3>
    SLICE_X59Y56.D          Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not00011
    SLICE_X58Y54.CE         net (fanout=1)        0.320   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
    SLICE_X58Y54.CLK        Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    ----------------------------------------------------  ---------------------------
    Total                                         3.519ns (2.175ns logic, 1.344ns route)
                                                          (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA50 Tpcicko_RXRAM         0.707   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIL9     net (fanout=1)        2.570   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<50>
    RAMB36_X1Y7.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.619ns (1.049ns logic, 2.570ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.618ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA51 Tpcicko_RXRAM         0.709   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU9     net (fanout=1)        2.567   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<51>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.618ns (1.051ns logic, 2.567ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD6  Tpcicko_TXRAM         0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBU11   net (fanout=4)        2.492   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<6>
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.509ns (1.017ns logic, 2.492ns route)
                                                         (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD6  Tpcicko_TXRAM         0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBL11   net (fanout=4)        2.492   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<6>
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.509ns (1.017ns logic, 2.492ns route)
                                                         (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA53 Tpcicko_RXRAM         0.667   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU10    net (fanout=1)        2.584   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<53>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.593ns (1.009ns logic, 2.584ns route)
                                                          (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA38 Tpcicko_DLRETRY       0.786   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIL3      net (fanout=1)        2.451   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<38>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.579ns (1.128ns logic, 2.451ns route)
                                                           (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.519ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBREN    Tpcicko_TXRAM         0.743   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ENBWRENL   net (fanout=4)        2.362   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bren
    RAMB36_X1Y6.CLKBWRCLKL Trcck_ENB             0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.519ns (1.157ns logic, 2.362ns route)
                                                         (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD7  Tpcicko_TXRAM         0.698   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBU12   net (fanout=4)        2.426   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<7>
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.471ns (1.045ns logic, 2.426ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD7  Tpcicko_TXRAM         0.698   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBL12   net (fanout=4)        2.426   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<7>
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.471ns (1.045ns logic, 2.426ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.519ns (Levels of Logic = 0)
  Clock Path Skew:      -0.167ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBREN    Tpcicko_TXRAM         0.743   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ENBU       net (fanout=4)        2.362   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bren
    RAMB36_X1Y6.CLKBWRCLKU Trcck_ENB             0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.519ns (1.157ns logic, 2.362ns route)
                                                         (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.561ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA61 Tpcicko_RXRAM         0.654   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU14    net (fanout=1)        2.565   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<61>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.561ns (0.996ns logic, 2.565ns route)
                                                          (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBU2      net (fanout=18)       2.310   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.537ns (1.227ns logic, 2.310ns route)
                                                         (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBU1      net (fanout=18)       2.310   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.537ns (1.227ns logic, 2.310ns route)
                                                         (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBU3      net (fanout=18)       2.310   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.537ns (1.227ns logic, 2.310ns route)
                                                         (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBU0      net (fanout=18)       2.310   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.537ns (1.227ns logic, 2.310ns route)
                                                         (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA43 Tpcicko_RXRAM         0.695   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU5     net (fanout=1)        2.517   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<43>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.554ns (1.037ns logic, 2.517ns route)
                                                          (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBL1      net (fanout=18)       2.310   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.537ns (1.227ns logic, 2.310ns route)
                                                         (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBL0      net (fanout=18)       2.310   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.537ns (1.227ns logic, 2.310ns route)
                                                         (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBL3      net (fanout=18)       2.310   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.537ns (1.227ns logic, 2.310ns route)
                                                         (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.WEBL2      net (fanout=18)       2.310   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WE              0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.537ns (1.227ns logic, 2.310ns route)
                                                         (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.618ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA24 net (fanout=1)        2.580   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<24>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.220   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.618ns (1.038ns logic, 2.580ns route)
                                                          (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD8  Tpcicko_RXRAM         0.715   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL13   net (fanout=4)        2.472   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<8>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.534ns (1.062ns logic, 2.472ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD8  Tpcicko_RXRAM         0.715   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU13   net (fanout=4)        2.472   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<8>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.534ns (1.062ns logic, 2.472ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBREN    Tpcicko_TXRAM         0.743   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ENBU       net (fanout=4)        2.277   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bren
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ENB             0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.434ns (1.157ns logic, 2.277ns route)
                                                         (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBREN    Tpcicko_TXRAM         0.743   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ENBWRENL   net (fanout=4)        2.277   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bren
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ENB             0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.434ns (1.157ns logic, 2.277ns route)
                                                         (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X1Y9.DOBDOL0      Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA32 net (fanout=1)        2.673   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<32>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY       0.152   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.643ns (0.970ns logic, 2.673ns route)
                                                           (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD2  Tpcicko_RXRAM         0.794   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL7    net (fanout=4)        2.368   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<2>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.509ns (1.141ns logic, 2.368ns route)
                                                         (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.505ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD5  Tpcicko_RXRAM         0.684   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL10   net (fanout=4)        2.474   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<5>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.505ns (1.031ns logic, 2.474ns route)
                                                         (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD2  Tpcicko_RXRAM         0.794   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU7    net (fanout=4)        2.368   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<2>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.509ns (1.141ns logic, 2.368ns route)
                                                         (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.505ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD5  Tpcicko_RXRAM         0.684   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU10   net (fanout=4)        2.474   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<5>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.505ns (1.031ns logic, 2.474ns route)
                                                         (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL14    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA28 net (fanout=1)        2.535   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<28>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.227   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.580ns (1.045ns logic, 2.535ns route)
                                                          (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD2  Tpcicko_TXRAM         0.658   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBU7    net (fanout=4)        2.393   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<2>
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.398ns (1.005ns logic, 2.393ns route)
                                                         (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD2  Tpcicko_TXRAM         0.658   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBL7    net (fanout=4)        2.393   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<2>
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.398ns (1.005ns logic, 2.393ns route)
                                                         (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.480ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA26 Tpcicko_DLRETRY       0.761   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIADIL13     net (fanout=1)        2.377   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<26>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.480ns (1.103ns logic, 2.377ns route)
                                                           (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA46 Tpcicko_RXRAM         0.688   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIL7     net (fanout=1)        2.433   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<46>
    RAMB36_X1Y7.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.463ns (1.030ns logic, 2.433ns route)
                                                          (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.326ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE0 Tpcicko_LTSMM         1.817   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y56.D3         net (fanout=2)        0.866   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<0>
    SLICE_X59Y56.D          Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not00011
    SLICE_X58Y54.CE         net (fanout=1)        0.320   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
    SLICE_X58Y54.CLK        Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    ----------------------------------------------------  ---------------------------
    Total                                         3.326ns (2.140ns logic, 1.186ns route)
                                                          (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack:                  0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE1 Tpcicko_LTSMM         1.891   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y56.D4         net (fanout=2)        0.783   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<1>
    SLICE_X59Y56.D          Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not00011
    SLICE_X58Y54.CE         net (fanout=1)        0.320   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
    SLICE_X58Y54.CLK        Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    ----------------------------------------------------  ---------------------------
    Total                                         3.317ns (2.214ns logic, 1.103ns route)
                                                          (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack:                  0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD4  Tpcicko_TXRAM         0.664   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ADDRBL9    net (fanout=4)        2.379   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<4>
    RAMB36_X1Y6.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.390ns (1.011ns logic, 2.379ns route)
                                                         (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.426ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA6 Tpcicko_RXRAM         0.758   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.DIADIL3    net (fanout=1)        2.326   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<6>
    RAMB36_X1Y5.CLKARDCLKL Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.426ns (1.100ns logic, 2.326ns route)
                                                         (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.436ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA59 Tpcicko_RXRAM         0.650   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU13    net (fanout=1)        2.444   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<59>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.436ns (0.992ns logic, 2.444ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.167ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD4  Tpcicko_TXRAM         0.664   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ADDRBU9    net (fanout=4)        2.379   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<4>
    RAMB36_X1Y6.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.390ns (1.011ns logic, 2.379ns route)
                                                         (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA47 Tpcicko_RXRAM         0.645   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU7     net (fanout=1)        2.447   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<47>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.434ns (0.987ns logic, 2.447ns route)
                                                          (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.480ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOU6     Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA13 net (fanout=1)        2.591   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<13>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.071   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.480ns (0.889ns logic, 2.591ns route)
                                                          (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOU9     Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA19 net (fanout=1)        2.633   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<19>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.023   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.474ns (0.841ns logic, 2.633ns route)
                                                          (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA35 Tpcicko_DLRETRY       0.697   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIU1      net (fanout=1)        2.354   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<35>
    RAMB36_X1Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.393ns (1.039ns logic, 2.354ns route)
                                                           (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA41 Tpcicko_RXRAM         0.646   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU4     net (fanout=1)        2.419   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<41>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.407ns (0.988ns logic, 2.419ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD3  Tpcicko_RXRAM         0.742   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL8    net (fanout=4)        2.312   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<3>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.401ns (1.089ns logic, 2.312ns route)
                                                         (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD3  Tpcicko_RXRAM         0.742   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU8    net (fanout=4)        2.312   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<3>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.401ns (1.089ns logic, 2.312ns route)
                                                         (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  0.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.394ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD7  Tpcicko_RXRAM         0.702   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL12   net (fanout=4)        2.345   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<7>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.394ns (1.049ns logic, 2.345ns route)
                                                         (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.394ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD7  Tpcicko_RXRAM         0.702   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU12   net (fanout=4)        2.345   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<7>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.394ns (1.049ns logic, 2.345ns route)
                                                         (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA56 Tpcicko_RXRAM         0.691   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIL12    net (fanout=1)        2.352   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<56>
    RAMB36_X1Y7.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.385ns (1.033ns logic, 2.352ns route)
                                                          (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  0.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL10    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA20 net (fanout=1)        2.592   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<20>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.049   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.459ns (0.867ns logic, 2.592ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA44 Tpcicko_DLRETRY       0.724   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIL6      net (fanout=1)        2.295   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<44>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.361ns (1.066ns logic, 2.295ns route)
                                                           (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD5  Tpcicko_TXRAM         0.665   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBU10   net (fanout=4)        2.259   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<5>
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.271ns (1.012ns logic, 2.259ns route)
                                                         (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOU5     Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA43 net (fanout=1)        2.269   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<43>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.399   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.486ns (1.217ns logic, 2.269ns route)
                                                          (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL15    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA30 net (fanout=1)        2.444   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<30>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.182   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.444ns (1.000ns logic, 2.444ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOU13    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA27 net (fanout=1)        2.385   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<27>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.217   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.420ns (1.035ns logic, 2.385ns route)
                                                          (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD5  Tpcicko_TXRAM         0.665   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBL10   net (fanout=4)        2.259   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<5>
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.271ns (1.012ns logic, 2.259ns route)
                                                         (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA41 Tpcicko_DLRETRY       0.680   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIU4      net (fanout=1)        2.316   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<41>
    RAMB36_X1Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.338ns (1.022ns logic, 2.316ns route)
                                                           (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA0 Tpcicko_RXRAM         0.703   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.DIADIL0    net (fanout=1)        2.292   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<0>
    RAMB36_X1Y5.CLKARDCLKL Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.337ns (1.045ns logic, 2.292ns route)
                                                         (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA34 Tpcicko_DLRETRY       0.709   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIL1      net (fanout=1)        2.285   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<34>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.336ns (1.051ns logic, 2.285ns route)
                                                           (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA30 Tpcicko_DLRETRY       0.682   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIADIL15     net (fanout=1)        2.308   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<30>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.332ns (1.024ns logic, 2.308ns route)
                                                           (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADOL15     Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA30 net (fanout=1)        2.691   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<30>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.045   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.464ns (0.773ns logic, 2.691ns route)
                                                           (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.462ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADOL12     Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA24 net (fanout=1)        2.677   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<24>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.033   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.462ns (0.785ns logic, 2.677ns route)
                                                           (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.447ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL12    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA56 net (fanout=1)        2.656   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<56>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM        -0.027   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.447ns (0.791ns logic, 2.656ns route)
                                                          (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  0.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA38 Tpcicko_RXRAM         0.630   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIL3     net (fanout=1)        2.358   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<38>
    RAMB36_X1Y7.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.330ns (0.972ns logic, 2.358ns route)
                                                          (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD2  Tpcicko_RXRAM         0.794   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.ADDRAU7    net (fanout=4)        2.161   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<2>
    RAMB36_X1Y5.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.302ns (1.141ns logic, 2.161ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.307ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA23 Tpcicko_DLRETRY       0.621   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIADIU11     net (fanout=1)        2.344   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<23>
    RAMB36_X1Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.307ns (0.963ns logic, 2.344ns route)
                                                           (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADOL14     Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA28 net (fanout=1)        2.685   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<28>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.053   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.450ns (0.765ns logic, 2.685ns route)
                                                           (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.404ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL11    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA22 net (fanout=1)        2.494   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<22>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.092   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.404ns (0.910ns logic, 2.494ns route)
                                                          (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA56 Tpcicko_DLRETRY       0.690   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIL12     net (fanout=1)        2.281   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<56>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.313ns (1.032ns logic, 2.281ns route)
                                                           (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD9  Tpcicko_TXRAM         0.713   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBU14   net (fanout=4)        2.162   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<9>
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.222ns (1.060ns logic, 2.162ns route)
                                                         (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD2  Tpcicko_RXRAM         0.794   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.ADDRAL7    net (fanout=4)        2.161   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<2>
    RAMB36_X1Y5.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.302ns (1.141ns logic, 2.161ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD9  Tpcicko_TXRAM         0.713   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBL14   net (fanout=4)        2.162   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<9>
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.222ns (1.060ns logic, 2.162ns route)
                                                         (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA18 Tpcicko_RXRAM         0.604   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.DIADIL9     net (fanout=1)        2.352   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<18>
    RAMB36_X1Y5.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.298ns (0.946ns logic, 2.352ns route)
                                                          (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD1  Tpcicko_RXRAM         0.747   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.ADDRAU6    net (fanout=4)        2.183   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<1>
    RAMB36_X1Y5.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.277ns (1.094ns logic, 2.183ns route)
                                                         (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD9  Tpcicko_TXRAM         0.713   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ADDRBL14   net (fanout=4)        2.185   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<9>
    RAMB36_X1Y6.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.245ns (1.060ns logic, 2.185ns route)
                                                         (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.280ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA22 Tpcicko_RXRAM         0.590   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.DIADIL11    net (fanout=1)        2.348   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<22>
    RAMB36_X1Y5.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.280ns (0.932ns logic, 2.348ns route)
                                                          (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.166ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE2 Tpcicko_LTSMM         1.831   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y56.D6         net (fanout=2)        0.692   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<2>
    SLICE_X59Y56.D          Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not00011
    SLICE_X58Y54.CE         net (fanout=1)        0.320   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
    SLICE_X58Y54.CLK        Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    ----------------------------------------------------  ---------------------------
    Total                                         3.166ns (2.154ns logic, 1.012ns route)
                                                          (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack:                  0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.297ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA55 Tpcicko_RXRAM         0.681   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU11    net (fanout=1)        2.274   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<55>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.297ns (1.023ns logic, 2.274ns route)
                                                          (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOU1    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA3 net (fanout=1)        2.459   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<3>
    PCIE_X0Y0.CRMCORECLK   Tpcidck_TXRAM         0.073   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ---------------------------------------------------  ---------------------------
    Total                                        3.350ns (0.891ns logic, 2.459ns route)
                                                         (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD1  Tpcicko_RXRAM         0.747   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.ADDRAL6    net (fanout=4)        2.183   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<1>
    RAMB36_X1Y5.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.277ns (1.094ns logic, 2.183ns route)
                                                         (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA40 Tpcicko_RXRAM         0.682   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIL4     net (fanout=1)        2.265   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<40>
    RAMB36_X1Y7.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.289ns (1.024ns logic, 2.265ns route)
                                                          (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X1Y9.DOBDOL1      Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA34 net (fanout=1)        2.579   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<34>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY       0.017   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.414ns (0.835ns logic, 2.579ns route)
                                                           (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from  NET "sys_clk_c" 
PERIOD = 10 ns HIGH 50%;  divided by 2.50  to 4 nS   

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.686ns.
--------------------------------------------------------------------------------
Slack:                  0.314ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<2>
Report:    0.686ns delay meets   1.000ns timing constraint by 0.314ns
From                              To                                Delay(ns)
SLICE_X59Y36.AQ                   GTP_DUAL_X0Y1.RXPOLARITY0             0.686  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  0.143ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<3>
Report:    0.857ns delay meets   1.000ns timing constraint by 0.143ns
From                              To                                Delay(ns)
SLICE_X58Y22.AQ                   GTP_DUAL_X0Y1.RXPOLARITY1             0.857  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  0.298ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>
Report:    0.702ns delay meets   1.000ns timing constraint by 0.298ns
From                              To                                Delay(ns)
SLICE_X58Y38.DQ                   GTP_DUAL_X0Y1.TXELECIDLE0             0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<2>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.691ns.
--------------------------------------------------------------------------------
Slack:                  0.309ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<2>
Report:    0.691ns delay meets   1.000ns timing constraint by 0.309ns
From                              To                                Delay(ns)
SLICE_X58Y38.BQ                   GTP_DUAL_X0Y1.TXDETECTRX0             0.691  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.681ns.
--------------------------------------------------------------------------------
Slack:                  0.319ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<3>
Report:    0.681ns delay meets   1.000ns timing constraint by 0.319ns
From                              To                                Delay(ns)
SLICE_X58Y22.CQ                   GTP_DUAL_X0Y1.TXELECIDLE1             0.681  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<3>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.873ns.
--------------------------------------------------------------------------------
Slack:                  0.127ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>
Report:    0.873ns delay meets   1.000ns timing constraint by 0.127ns
From                              To                                Delay(ns)
SLICE_X58Y22.DQ                   GTP_DUAL_X0Y1.TXDETECTRX1             0.873  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<23>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.852ns.
--------------------------------------------------------------------------------
Slack:                  0.148ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<23>
Report:    0.852ns delay meets   1.000ns timing constraint by 0.148ns
From                              To                                Delay(ns)
SLICE_X58Y38.CQ                   GTP_DUAL_X0Y1.TXDATA07                0.852  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.833ns.
--------------------------------------------------------------------------------
Slack:                  0.167ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
Report:    0.833ns delay meets   1.000ns timing constraint by 0.167ns
From                              To                                Delay(ns)
SLICE_X59Y36.DQ                   GTP_DUAL_X0Y1.TXDATA06                0.833  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<21>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.842ns.
--------------------------------------------------------------------------------
Slack:                  0.158ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<21>
Report:    0.842ns delay meets   1.000ns timing constraint by 0.158ns
From                              To                                Delay(ns)
SLICE_X59Y36.CQ                   GTP_DUAL_X0Y1.TXDATA05                0.842  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<20>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.664ns.
--------------------------------------------------------------------------------
Slack:                  0.336ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<20>
Report:    0.664ns delay meets   1.000ns timing constraint by 0.336ns
From                              To                                Delay(ns)
SLICE_X59Y38.BQ                   GTP_DUAL_X0Y1.TXDATA04                0.664  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<19>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.820ns.
--------------------------------------------------------------------------------
Slack:                  0.180ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<19>
Report:    0.820ns delay meets   1.000ns timing constraint by 0.180ns
From                              To                                Delay(ns)
SLICE_X58Y37.CQ                   GTP_DUAL_X0Y1.TXDATA03                0.820  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<18>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.751ns.
--------------------------------------------------------------------------------
Slack:                  0.249ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<18>
Report:    0.751ns delay meets   1.000ns timing constraint by 0.249ns
From                              To                                Delay(ns)
SLICE_X59Y36.BQ                   GTP_DUAL_X0Y1.TXDATA02                0.751  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.665ns.
--------------------------------------------------------------------------------
Slack:                  0.335ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>
Report:    0.665ns delay meets   1.000ns timing constraint by 0.335ns
From                              To                                Delay(ns)
SLICE_X59Y38.DQ                   GTP_DUAL_X0Y1.TXDATA01                0.665  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<16>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  0.143ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<16>
Report:    0.857ns delay meets   1.000ns timing constraint by 0.143ns
From                              To                                Delay(ns)
SLICE_X58Y38.AQ                   GTP_DUAL_X0Y1.TXDATA00                0.857  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.686ns.
--------------------------------------------------------------------------------
Slack:                  0.314ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<2>
Report:    0.686ns delay meets   1.000ns timing constraint by 0.314ns
From                              To                                Delay(ns)
SLICE_X59Y38.AQ                   GTP_DUAL_X0Y1.TXCHARISK00             0.686  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.827ns.
--------------------------------------------------------------------------------
Slack:                  0.173ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>
Report:    0.827ns delay meets   1.000ns timing constraint by 0.173ns
From                              To                                Delay(ns)
SLICE_X58Y37.DQ                   GTP_DUAL_X0Y1.TXCHARDISPMODE00        0.827  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<31>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.861ns.
--------------------------------------------------------------------------------
Slack:                  0.139ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<31>
Report:    0.861ns delay meets   1.000ns timing constraint by 0.139ns
From                              To                                Delay(ns)
SLICE_X58Y21.AQ                   GTP_DUAL_X0Y1.TXDATA17                0.861  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<30>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  0.143ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<30>
Report:    0.857ns delay meets   1.000ns timing constraint by 0.143ns
From                              To                                Delay(ns)
SLICE_X58Y20.BQ                   GTP_DUAL_X0Y1.TXDATA16                0.857  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.700ns.
--------------------------------------------------------------------------------
Slack:                  0.300ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>
Report:    0.700ns delay meets   1.000ns timing constraint by 0.300ns
From                              To                                Delay(ns)
SLICE_X59Y21.DQ                   GTP_DUAL_X0Y1.TXDATA15                0.700  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.824ns.
--------------------------------------------------------------------------------
Slack:                  0.176ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>
Report:    0.824ns delay meets   1.000ns timing constraint by 0.176ns
From                              To                                Delay(ns)
SLICE_X59Y22.DQ                   GTP_DUAL_X0Y1.TXDATA14                0.824  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<27>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.469ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<27>
Report:    0.531ns delay meets   1.000ns timing constraint by 0.469ns
From                              To                                Delay(ns)
SLICE_X59Y20.CQ                   GTP_DUAL_X0Y1.TXDATA13                0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<26>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.706ns.
--------------------------------------------------------------------------------
Slack:                  0.294ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<26>
Report:    0.706ns delay meets   1.000ns timing constraint by 0.294ns
From                              To                                Delay(ns)
SLICE_X58Y20.AQ                   GTP_DUAL_X0Y1.TXDATA12                0.706  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.701ns.
--------------------------------------------------------------------------------
Slack:                  0.299ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>
Report:    0.701ns delay meets   1.000ns timing constraint by 0.299ns
From                              To                                Delay(ns)
SLICE_X58Y20.CQ                   GTP_DUAL_X0Y1.TXDATA11                0.701  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.854ns.
--------------------------------------------------------------------------------
Slack:                  0.146ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>
Report:    0.854ns delay meets   1.000ns timing constraint by 0.146ns
From                              To                                Delay(ns)
SLICE_X58Y21.BQ                   GTP_DUAL_X0Y1.TXDATA10                0.854  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.844ns.
--------------------------------------------------------------------------------
Slack:                  0.156ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<3>
Report:    0.844ns delay meets   1.000ns timing constraint by 0.156ns
From                              To                                Delay(ns)
SLICE_X59Y22.CQ                   GTP_DUAL_X0Y1.TXCHARISK10             0.844  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.828ns.
--------------------------------------------------------------------------------
Slack:                  0.172ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<3>
Report:    0.828ns delay meets   1.000ns timing constraint by 0.172ns
From                              To                                Delay(ns)
SLICE_X58Y22.BQ                   GTP_DUAL_X0Y1.TXCHARDISPMODE10        0.828  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<5>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.883ns.
--------------------------------------------------------------------------------
Slack:                  0.117ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<5>
Report:    0.883ns delay meets   1.000ns timing constraint by 0.117ns
From                              To                                Delay(ns)
SLICE_X58Y37.BQ                   GTP_DUAL_X0Y1.RXPOWERDOWN01           0.883  
SLICE_X58Y37.BQ                   GTP_DUAL_X0Y1.TXPOWERDOWN01           0.714  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<4>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.989ns.
--------------------------------------------------------------------------------
Slack:                  0.011ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<4>
Report:    0.989ns delay meets   1.000ns timing constraint by 0.011ns
From                              To                                Delay(ns)
SLICE_X58Y37.AQ                   GTP_DUAL_X0Y1.RXPOWERDOWN00           0.705  
SLICE_X58Y37.AQ                   GTP_DUAL_X0Y1.TXPOWERDOWN00           0.989  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<7>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.883ns.
--------------------------------------------------------------------------------
Slack:                  0.117ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<7>
Report:    0.883ns delay meets   1.000ns timing constraint by 0.117ns
From                              To                                Delay(ns)
SLICE_X59Y22.BQ                   GTP_DUAL_X0Y1.RXPOWERDOWN11           0.883  
SLICE_X59Y22.BQ                   GTP_DUAL_X0Y1.TXPOWERDOWN11           0.696  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<6>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.985ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<6>
Report:    0.985ns delay meets   1.000ns timing constraint by 0.015ns
From                              To                                Delay(ns)
SLICE_X59Y22.AQ                   GTP_DUAL_X0Y1.RXPOWERDOWN10           0.985  
SLICE_X59Y22.AQ                   GTP_DUAL_X0Y1.TXPOWERDOWN10           0.680  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.926ns.
--------------------------------------------------------------------------------
Slack:                  0.074ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<0>
Report:    0.926ns delay meets   1.000ns timing constraint by 0.074ns
From                              To                                Delay(ns)
SLICE_X58Y58.AQ                   GTP_DUAL_X0Y2.RXPOLARITY0             0.926  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.912ns.
--------------------------------------------------------------------------------
Slack:                  0.088ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>
Report:    0.912ns delay meets   1.000ns timing constraint by 0.088ns
From                              To                                Delay(ns)
SLICE_X58Y41.DQ                   GTP_DUAL_X0Y2.RXPOLARITY1             0.912  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.843ns.
--------------------------------------------------------------------------------
Slack:                  0.157ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<0>
Report:    0.843ns delay meets   1.000ns timing constraint by 0.157ns
From                              To                                Delay(ns)
SLICE_X59Y57.AQ                   GTP_DUAL_X0Y2.TXELECIDLE0             0.843  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<0>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.825ns.
--------------------------------------------------------------------------------
Slack:                  0.175ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<0>
Report:    0.825ns delay meets   1.000ns timing constraint by 0.175ns
From                              To                                Delay(ns)
SLICE_X59Y58.BQ                   GTP_DUAL_X0Y2.TXDETECTRX0             0.825  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.678ns.
--------------------------------------------------------------------------------
Slack:                  0.322ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<1>
Report:    0.678ns delay meets   1.000ns timing constraint by 0.322ns
From                              To                                Delay(ns)
SLICE_X58Y41.CQ                   GTP_DUAL_X0Y2.TXELECIDLE1             0.678  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<1>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.873ns.
--------------------------------------------------------------------------------
Slack:                  0.127ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>
Report:    0.873ns delay meets   1.000ns timing constraint by 0.127ns
From                              To                                Delay(ns)
SLICE_X58Y42.DQ                   GTP_DUAL_X0Y2.TXDETECTRX1             0.873  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.162ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>
Report:    0.838ns delay meets   1.000ns timing constraint by 0.162ns
From                              To                                Delay(ns)
SLICE_X58Y58.DQ                   GTP_DUAL_X0Y2.TXDATA07                0.838  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.863ns.
--------------------------------------------------------------------------------
Slack:                  0.137ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>
Report:    0.863ns delay meets   1.000ns timing constraint by 0.137ns
From                              To                                Delay(ns)
SLICE_X59Y58.DQ                   GTP_DUAL_X0Y2.TXDATA06                0.863  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<5>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.909ns.
--------------------------------------------------------------------------------
Slack:                  0.091ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<5>
Report:    0.909ns delay meets   1.000ns timing constraint by 0.091ns
From                              To                                Delay(ns)
SLICE_X58Y58.CQ                   GTP_DUAL_X0Y2.TXDATA05                0.909  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<4>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.856ns.
--------------------------------------------------------------------------------
Slack:                  0.144ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<4>
Report:    0.856ns delay meets   1.000ns timing constraint by 0.144ns
From                              To                                Delay(ns)
SLICE_X59Y57.BQ                   GTP_DUAL_X0Y2.TXDATA04                0.856  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<3>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.659ns.
--------------------------------------------------------------------------------
Slack:                  0.341ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<3>
Report:    0.659ns delay meets   1.000ns timing constraint by 0.341ns
From                              To                                Delay(ns)
SLICE_X58Y59.CQ                   GTP_DUAL_X0Y2.TXDATA03                0.659  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<2>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.691ns.
--------------------------------------------------------------------------------
Slack:                  0.309ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<2>
Report:    0.691ns delay meets   1.000ns timing constraint by 0.309ns
From                              To                                Delay(ns)
SLICE_X58Y58.BQ                   GTP_DUAL_X0Y2.TXDATA02                0.691  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.705ns.
--------------------------------------------------------------------------------
Slack:                  0.295ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>
Report:    0.705ns delay meets   1.000ns timing constraint by 0.295ns
From                              To                                Delay(ns)
SLICE_X58Y59.DQ                   GTP_DUAL_X0Y2.TXDATA01                0.705  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<0>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.681ns.
--------------------------------------------------------------------------------
Slack:                  0.319ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<0>
Report:    0.681ns delay meets   1.000ns timing constraint by 0.319ns
From                              To                                Delay(ns)
SLICE_X59Y58.AQ                   GTP_DUAL_X0Y2.TXDATA00                0.681  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.665ns.
--------------------------------------------------------------------------------
Slack:                  0.335ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>
Report:    0.665ns delay meets   1.000ns timing constraint by 0.335ns
From                              To                                Delay(ns)
SLICE_X59Y57.DQ                   GTP_DUAL_X0Y2.TXCHARISK00             0.665  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.820ns.
--------------------------------------------------------------------------------
Slack:                  0.180ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<0>
Report:    0.820ns delay meets   1.000ns timing constraint by 0.180ns
From                              To                                Delay(ns)
SLICE_X59Y58.CQ                   GTP_DUAL_X0Y2.TXCHARDISPMODE00        0.820  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<15>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.704ns.
--------------------------------------------------------------------------------
Slack:                  0.296ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<15>
Report:    0.704ns delay meets   1.000ns timing constraint by 0.296ns
From                              To                                Delay(ns)
SLICE_X59Y41.BQ                   GTP_DUAL_X0Y2.TXDATA17                0.704  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<14>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.686ns.
--------------------------------------------------------------------------------
Slack:                  0.314ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<14>
Report:    0.686ns delay meets   1.000ns timing constraint by 0.314ns
From                              To                                Delay(ns)
SLICE_X59Y41.AQ                   GTP_DUAL_X0Y2.TXDATA16                0.686  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.665ns.
--------------------------------------------------------------------------------
Slack:                  0.335ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>
Report:    0.665ns delay meets   1.000ns timing constraint by 0.335ns
From                              To                                Delay(ns)
SLICE_X59Y41.DQ                   GTP_DUAL_X0Y2.TXDATA15                0.665  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<12>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  0.297ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<12>
Report:    0.703ns delay meets   1.000ns timing constraint by 0.297ns
From                              To                                Delay(ns)
SLICE_X58Y41.AQ                   GTP_DUAL_X0Y2.TXDATA14                0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<11>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.649ns.
--------------------------------------------------------------------------------
Slack:                  0.351ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<11>
Report:    0.649ns delay meets   1.000ns timing constraint by 0.351ns
From                              To                                Delay(ns)
SLICE_X59Y41.CQ                   GTP_DUAL_X0Y2.TXDATA13                0.649  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<10>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.656ns.
--------------------------------------------------------------------------------
Slack:                  0.344ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<10>
Report:    0.656ns delay meets   1.000ns timing constraint by 0.344ns
From                              To                                Delay(ns)
SLICE_X59Y42.CQ                   GTP_DUAL_X0Y2.TXDATA12                0.656  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<9>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.840ns.
--------------------------------------------------------------------------------
Slack:                  0.160ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<9>
Report:    0.840ns delay meets   1.000ns timing constraint by 0.160ns
From                              To                                Delay(ns)
SLICE_X58Y42.CQ                   GTP_DUAL_X0Y2.TXDATA11                0.840  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<8>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.822ns.
--------------------------------------------------------------------------------
Slack:                  0.178ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<8>
Report:    0.822ns delay meets   1.000ns timing constraint by 0.178ns
From                              To                                Delay(ns)
SLICE_X58Y41.BQ                   GTP_DUAL_X0Y2.TXDATA10                0.822  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.867ns.
--------------------------------------------------------------------------------
Slack:                  0.133ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>
Report:    0.867ns delay meets   1.000ns timing constraint by 0.133ns
From                              To                                Delay(ns)
SLICE_X59Y42.DQ                   GTP_DUAL_X0Y2.TXCHARISK10             0.867  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.684ns.
--------------------------------------------------------------------------------
Slack:                  0.316ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<1>
Report:    0.684ns delay meets   1.000ns timing constraint by 0.316ns
From                              To                                Delay(ns)
SLICE_X58Y42.BQ                   GTP_DUAL_X0Y2.TXCHARDISPMODE10        0.684  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.731ns.
--------------------------------------------------------------------------------
Slack:                  0.269ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<1>
Report:    0.731ns delay meets   1.000ns timing constraint by 0.269ns
From                              To                                Delay(ns)
SLICE_X59Y57.CQ                   GTP_DUAL_X0Y2.RXPOWERDOWN01           0.731  
SLICE_X59Y57.CQ                   GTP_DUAL_X0Y2.TXPOWERDOWN01           0.538  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.881ns.
--------------------------------------------------------------------------------
Slack:                  0.119ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<0>
Report:    0.881ns delay meets   1.000ns timing constraint by 0.119ns
From                              To                                Delay(ns)
SLICE_X58Y59.AQ                   GTP_DUAL_X0Y2.RXPOWERDOWN00           0.881  
SLICE_X58Y59.AQ                   GTP_DUAL_X0Y2.TXPOWERDOWN00           0.836  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.883ns.
--------------------------------------------------------------------------------
Slack:                  0.117ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<3>
Report:    0.883ns delay meets   1.000ns timing constraint by 0.117ns
From                              To                                Delay(ns)
SLICE_X59Y42.BQ                   GTP_DUAL_X0Y2.RXPOWERDOWN11           0.883  
SLICE_X59Y42.BQ                   GTP_DUAL_X0Y2.TXPOWERDOWN11           0.694  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.985ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<2>
Report:    0.985ns delay meets   1.000ns timing constraint by 0.015ns
From                              To                                Delay(ns)
SLICE_X59Y42.AQ                   GTP_DUAL_X0Y2.RXPOWERDOWN10           0.985  
SLICE_X59Y42.AQ                   GTP_DUAL_X0Y2.TXPOWERDOWN10           0.680  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD 
TIMEGRP         "ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 
2.5 HIGH         50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD 
TIMEGRP         "ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 
1.25 HIGH         50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"trn_clk_c" 

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   2.373ns.
--------------------------------------------------------------------------------
Offset:                 2.373ns (data path - clock path + uncertainty)
  Source:               sys_reset_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination Clock:    trn_clk_c rising at 0.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 2)
  Clock Path Delay:     2.503ns (Levels of Logic = 6)
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.123ns

  Maximum Data Path: sys_reset_n to ep/BU2/U0/pcie_ep0/app_reset_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.895   sys_reset_n
                                                       sys_reset_n
                                                       sys_reset_n_ibuf
                                                       sys_reset_n_ibuf_inverter
    SLICE_X42Y49.A1      net (fanout=6)        1.967   ep/BU2/U0/pcie_ep0/pcie_blk/user_reset_n_inv
    SLICE_X42Y49.A       Tilo                  0.094   trn_reset_n_c
                                                       ep/BU2/U0/pcie_ep0/mgt_reset_n1
    SLICE_X25Y40.AX      net (fanout=2)        1.725   trn_reset_n_c
    SLICE_X25Y40.CLK     Tdick                -0.008   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (0.981ns logic, 3.692ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/app_reset_n
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y4.O                    Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.013   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=2)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.276   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.879   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        0.091   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -1.483   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y14.I0       net (fanout=1)        1.162   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y14.O        Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    SLICE_X25Y40.CLK        net (fanout=1137)     0.096   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         2.503ns (-0.744ns logic, 3.247ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"trn_clk_c" 

 3 items analyzed, 0 timing errors detected.
 Maximum allowable offset is  12.072ns.
--------------------------------------------------------------------------------
Offset:                 12.072ns (clock path + data path + uncertainty)
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg (FF)
  Destination:          LED_link_up_n (PAD)
  Source Clock:         trn_clk_c rising at 0.000ns
  Data Path Delay:      7.645ns (Levels of Logic = 2)
  Clock Path Delay:     4.224ns (Levels of Logic = 6)
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.123ns

  Maximum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y4.O                    Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=2)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y14.I0       net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y14.O        Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    SLICE_X50Y46.CLK        net (fanout=1137)     1.609   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.224ns (-2.224ns logic, 6.448ns route)

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg to LED_link_up_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y46.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg
    OLOGIC_X2Y232.D1     net (fanout=2)        3.692   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg
    OLOGIC_X2Y232.OQ     Tdoq                  0.821   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0
    H8.O                 net (fanout=1)        0.000   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0
    H8.PAD               Tioop                 2.682   LED_link_up_n
                                                       LED_LINK_UP
                                                       LED_link_up_n
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (3.953ns logic, 3.692ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Offset:                 10.238ns (clock path + data path + uncertainty)
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_7 (FF)
  Destination:          LED_8_lane_n (PAD)
  Source Clock:         trn_clk_c rising at 0.000ns
  Data Path Delay:      5.808ns (Levels of Logic = 2)
  Clock Path Delay:     4.227ns (Levels of Logic = 6)
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.123ns

  Maximum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y4.O                    Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=2)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y14.I0       net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y14.O        Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    SLICE_X50Y73.CLK        net (fanout=1137)     1.612   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.227ns (-2.224ns logic, 6.451ns route)

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_7 to LED_8_lane_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.DQ      Tcko                  0.450   cfg_lstatus_c<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_7
    OLOGIC_X2Y234.D1     net (fanout=1)        1.856   cfg_lstatus_c<7>
    OLOGIC_X2Y234.OQ     Tdoq                  0.821   LED_8_lane_n_c
                                                       LED_8_lane_n_c1_INV_0
    G10.O                net (fanout=1)        0.000   LED_8_lane_n_c
    G10.PAD              Tioop                 2.681   LED_8_lane_n
                                                       LED_8_LANE
                                                       LED_8_lane_n
    -------------------------------------------------  ---------------------------
    Total                                      5.808ns (3.952ns logic, 1.856ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Offset:                 10.083ns (clock path + data path + uncertainty)
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_6 (FF)
  Destination:          LED_4_lane_n (PAD)
  Source Clock:         trn_clk_c rising at 0.000ns
  Data Path Delay:      5.653ns (Levels of Logic = 2)
  Clock Path Delay:     4.227ns (Levels of Logic = 6)
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.123ns

  Maximum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y4.O                    Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=2)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y14.I0       net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y14.O        Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    SLICE_X50Y73.CLK        net (fanout=1137)     1.612   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.227ns (-2.224ns logic, 6.451ns route)

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_6 to LED_4_lane_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.CQ      Tcko                  0.450   cfg_lstatus_c<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_6
    OLOGIC_X2Y233.D1     net (fanout=1)        1.693   cfg_lstatus_c<6>
    OLOGIC_X2Y233.OQ     Tdoq                  0.821   LED_4_lane_n_c
                                                       LED_4_lane_n_c1_INV_0
    G8.O                 net (fanout=1)        0.000   LED_4_lane_n_c
    G8.PAD               Tioop                 2.689   LED_4_lane_n
                                                       LED_4_LANE
                                                       LED_4_lane_n
    -------------------------------------------------  ---------------------------
    Total                                      5.653ns (3.960ns logic, 1.693ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 5584 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.525ns.
--------------------------------------------------------------------------------
Delay:                  4.525ns (data path)
  Source:               sys_clk_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo (RAM)
  Data Path Delay:      4.525ns (Levels of Logic = 6)

  Maximum Data Path: sys_clk_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y3.O                    Tipad                 0.000   sys_clk_n
                                                          sys_clk_n
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_2
    BUFDS_X0Y2.IN           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_2_ML_NEW_IN
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=2)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y14.I0       net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y14.O        Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    RAMB36_X0Y1.CLKARDCLKL  net (fanout=1137)     1.910   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.525ns (-2.224ns logic, 6.749ns route)

--------------------------------------------------------------------------------
Delay:                  4.525ns (data path)
  Source:               sys_clk_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo (RAM)
  Data Path Delay:      4.525ns (Levels of Logic = 6)

  Maximum Data Path: sys_clk_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y3.O                    Tipad                 0.000   sys_clk_n
                                                          sys_clk_n
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_2
    BUFDS_X0Y2.IN           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_2_ML_NEW_IN
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=2)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y14.I0       net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y14.O        Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    RAMB36_X0Y1.CLKBWRCLKL  net (fanout=1137)     1.910   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.525ns (-2.224ns logic, 6.749ns route)

--------------------------------------------------------------------------------
Delay:                  4.525ns (data path)
  Source:               sys_clk_p (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo (RAM)
  Data Path Delay:      4.525ns (Levels of Logic = 6)

  Maximum Data Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y4.O                    Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=2)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y14.I0       net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y14.O        Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    RAMB36_X0Y1.CLKBWRCLKL  net (fanout=1137)     1.910   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.525ns (-2.224ns logic, 6.749ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.380ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.321ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Arrival 2:            3.086ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.381ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.319ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKTXO
  Arrival 2:            3.085ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.383ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.289ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Arrival 2:            3.057ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sys_clk_n
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sys_reset_n |    2.373(R)|    0.309(R)|trn_clk_c         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sys_clk_p
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sys_reset_n |    2.373(R)|    0.309(R)|trn_clk_c         |   0.000|
------------+------------+------------+------------------+--------+

Clock sys_clk_n to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
LED_4_lane_n |   10.083(R)|trn_clk_c         |   0.000|
LED_8_lane_n |   10.238(R)|trn_clk_c         |   0.000|
LED_link_up_n|   12.072(R)|trn_clk_c         |   0.000|
-------------+------------+------------------+--------+

Clock sys_clk_p to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
LED_4_lane_n |   10.083(R)|trn_clk_c         |   0.000|
LED_8_lane_n |   10.238(R)|trn_clk_c         |   0.000|
LED_link_up_n|   12.072(R)|trn_clk_c         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    7.700|         |    0.725|         |
sys_clk_p      |    7.700|         |    0.725|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    7.700|         |    0.725|         |
sys_clk_p      |    7.700|         |    0.725|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 33697 paths, 60 nets, and 13873 connections

Design statistics:
   Minimum period:   7.700ns{1}   (Maximum frequency: 129.870MHz)
   Maximum combinational path delay:   4.525ns
   Maximum net delay:   0.989ns
   Minimum input required time before clock:   2.373ns
   Maximum output delay after clock:  12.072ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 23 13:37:07 2007 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 364 MB



