#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13985e1c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x139872500 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x139871710 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x130040010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1398b0bf0_0 .net "in", 31 0, o0x130040010;  0 drivers
v0x1398ba200_0 .var "out", 31 0;
S_0x1398a6970 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1300400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1398ba2c0_0 .net "clk", 0 0, o0x1300400d0;  0 drivers
o0x130040100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1398ba360_0 .net "data_address", 31 0, o0x130040100;  0 drivers
o0x130040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1398ba410_0 .net "data_read", 0 0, o0x130040130;  0 drivers
v0x1398ba4c0_0 .var "data_readdata", 31 0;
o0x130040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1398ba570_0 .net "data_write", 0 0, o0x130040190;  0 drivers
o0x1300401c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1398ba650_0 .net "data_writedata", 31 0, o0x1300401c0;  0 drivers
S_0x1398a5700 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x130040310 .functor BUFZ 1, C4<z>; HiZ drive
v0x1398ba790_0 .net "clk", 0 0, o0x130040310;  0 drivers
v0x1398ba840_0 .var "curr_addr", 31 0;
o0x130040370 .functor BUFZ 1, C4<z>; HiZ drive
v0x1398ba8f0_0 .net "enable", 0 0, o0x130040370;  0 drivers
o0x1300403a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1398ba9a0_0 .net "next_addr", 31 0, o0x1300403a0;  0 drivers
o0x1300403d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1398baa50_0 .net "reset", 0 0, o0x1300403d0;  0 drivers
E_0x139891780 .event posedge, v0x1398ba790_0;
S_0x1398972d0 .scope module, "sltiu_tb" "sltiu_tb" 7 1;
 .timescale 0 0;
v0x1398c7720_0 .net "active", 0 0, L_0x1398d0060;  1 drivers
v0x1398c77d0_0 .var "clk", 0 0;
v0x1398c78e0_0 .var "clk_enable", 0 0;
v0x1398c7970_0 .net "data_address", 31 0, v0x1398c5500_0;  1 drivers
v0x1398c7a00_0 .net "data_read", 0 0, L_0x1398cf7c0;  1 drivers
v0x1398c7a90_0 .var "data_readdata", 31 0;
v0x1398c7b20_0 .net "data_write", 0 0, L_0x1398cf170;  1 drivers
v0x1398c7bb0_0 .net "data_writedata", 31 0, v0x1398be1a0_0;  1 drivers
v0x1398c7c80_0 .net "instr_address", 31 0, L_0x1398d0190;  1 drivers
v0x1398c7d90_0 .var "instr_readdata", 31 0;
v0x1398c7e20_0 .net "register_v0", 31 0, L_0x1398cdbe0;  1 drivers
v0x1398c7ef0_0 .var "reset", 0 0;
S_0x1398babb0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x1398972d0;
 .timescale 0 0;
v0x1398bad80_0 .var "ex_imm", 31 0;
v0x1398bae40_0 .var "expected", 31 0;
v0x1398baef0_0 .var "i", 4 0;
v0x1398bafb0_0 .var "imm", 15 0;
v0x1398bb060_0 .var "imm_instr", 31 0;
v0x1398bb150_0 .var "opcode", 5 0;
v0x1398bb200_0 .var "rs", 4 0;
v0x1398bb2b0_0 .var "rt", 4 0;
v0x1398bb360_0 .var "test", 31 0;
v0x1398bb470_0 .var "test_imm", 15 0;
E_0x1398a4130 .event posedge, v0x1398be510_0;
S_0x1398bb520 .scope module, "dut" "mips_cpu_harvard" 7 136, 8 1 0, S_0x1398972d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1398c8b50 .functor OR 1, L_0x1398c8800, L_0x1398c8a10, C4<0>, C4<0>;
L_0x1398c8c40 .functor BUFZ 1, L_0x1398c82f0, C4<0>, C4<0>, C4<0>;
L_0x1398c8fd0 .functor BUFZ 1, L_0x1398c8410, C4<0>, C4<0>, C4<0>;
L_0x1398c9120 .functor AND 1, L_0x1398c82f0, L_0x1398c9270, C4<1>, C4<1>;
L_0x1398c9410 .functor OR 1, L_0x1398c9120, L_0x1398c9190, C4<0>, C4<0>;
L_0x1398c9550 .functor OR 1, L_0x1398c9410, L_0x1398c8ef0, C4<0>, C4<0>;
L_0x1398c9640 .functor OR 1, L_0x1398c9550, L_0x1398ca8e0, C4<0>, C4<0>;
L_0x1398c9730 .functor OR 1, L_0x1398c9640, L_0x1398ca3c0, C4<0>, C4<0>;
L_0x1398ca280 .functor AND 1, L_0x1398c9d90, L_0x1398c9eb0, C4<1>, C4<1>;
L_0x1398ca3c0 .functor OR 1, L_0x1398c9b30, L_0x1398ca280, C4<0>, C4<0>;
L_0x1398ca8e0 .functor AND 1, L_0x1398ca060, L_0x1398ca550, C4<1>, C4<1>;
L_0x1398cae60 .functor OR 1, L_0x1398ca780, L_0x1398cab10, C4<0>, C4<0>;
L_0x1398c80a0 .functor OR 1, L_0x1398cb1f0, L_0x1398cb4a0, C4<0>, C4<0>;
L_0x1398cb880 .functor AND 1, L_0x1398c8df0, L_0x1398c80a0, C4<1>, C4<1>;
L_0x1398cba10 .functor OR 1, L_0x1398cb660, L_0x1398cbb50, C4<0>, C4<0>;
L_0x1398cb810 .functor OR 1, L_0x1398cba10, L_0x1398cbe00, C4<0>, C4<0>;
L_0x1398cbf60 .functor AND 1, L_0x1398c82f0, L_0x1398cb810, C4<1>, C4<1>;
L_0x1398cbc30 .functor AND 1, L_0x1398c82f0, L_0x1398cc120, C4<1>, C4<1>;
L_0x1398ca1a0 .functor AND 1, L_0x1398c82f0, L_0x1398cbca0, C4<1>, C4<1>;
L_0x1398ccb70 .functor AND 1, v0x1398c53e0_0, v0x1398c7420_0, C4<1>, C4<1>;
L_0x1398ccbe0 .functor AND 1, L_0x1398ccb70, L_0x1398c9730, C4<1>, C4<1>;
L_0x1398ccee0 .functor OR 1, L_0x1398ca3c0, L_0x1398ca8e0, C4<0>, C4<0>;
L_0x1398cdc50 .functor BUFZ 32, L_0x1398cd880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1398cde00 .functor BUFZ 32, L_0x1398cdb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1398ceaa0 .functor AND 1, v0x1398c78e0_0, L_0x1398cbf60, C4<1>, C4<1>;
L_0x1398cebe0 .functor AND 1, L_0x1398ceaa0, v0x1398c53e0_0, C4<1>, C4<1>;
L_0x1398cd5a0 .functor AND 1, L_0x1398cebe0, L_0x1398ced30, C4<1>, C4<1>;
L_0x1398cf100 .functor AND 1, v0x1398c53e0_0, v0x1398c7420_0, C4<1>, C4<1>;
L_0x1398cf170 .functor AND 1, L_0x1398cf100, L_0x1398c98c0, C4<1>, C4<1>;
L_0x1398cee50 .functor OR 1, L_0x1398cf020, L_0x1398cf310, C4<0>, C4<0>;
L_0x1398cf650 .functor AND 1, L_0x1398cee50, L_0x1398cef40, C4<1>, C4<1>;
L_0x1398cf7c0 .functor OR 1, L_0x1398c8ef0, L_0x1398cf650, C4<0>, C4<0>;
L_0x1398d0060 .functor BUFZ 1, v0x1398c53e0_0, C4<0>, C4<0>, C4<0>;
L_0x1398d0190 .functor BUFZ 32, v0x1398c5470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1398c0550_0 .net *"_ivl_102", 31 0, L_0x1398ca4b0;  1 drivers
L_0x1300784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c05e0_0 .net *"_ivl_105", 25 0, L_0x1300784d8;  1 drivers
L_0x130078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c0670_0 .net/2u *"_ivl_106", 31 0, L_0x130078520;  1 drivers
v0x1398c0700_0 .net *"_ivl_108", 0 0, L_0x1398ca060;  1 drivers
v0x1398c0790_0 .net *"_ivl_111", 5 0, L_0x1398ca6e0;  1 drivers
L_0x130078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1398c0830_0 .net/2u *"_ivl_112", 5 0, L_0x130078568;  1 drivers
v0x1398c08e0_0 .net *"_ivl_114", 0 0, L_0x1398ca550;  1 drivers
v0x1398c0980_0 .net *"_ivl_118", 31 0, L_0x1398caa70;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1398c0a30_0 .net/2u *"_ivl_12", 5 0, L_0x1300780a0;  1 drivers
L_0x1300785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c0b40_0 .net *"_ivl_121", 25 0, L_0x1300785b0;  1 drivers
L_0x1300785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1398c0bf0_0 .net/2u *"_ivl_122", 31 0, L_0x1300785f8;  1 drivers
v0x1398c0ca0_0 .net *"_ivl_124", 0 0, L_0x1398ca780;  1 drivers
v0x1398c0d40_0 .net *"_ivl_126", 31 0, L_0x1398cac40;  1 drivers
L_0x130078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c0df0_0 .net *"_ivl_129", 25 0, L_0x130078640;  1 drivers
L_0x130078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1398c0ea0_0 .net/2u *"_ivl_130", 31 0, L_0x130078688;  1 drivers
v0x1398c0f50_0 .net *"_ivl_132", 0 0, L_0x1398cab10;  1 drivers
v0x1398c0ff0_0 .net *"_ivl_136", 31 0, L_0x1398caf50;  1 drivers
L_0x1300786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c1180_0 .net *"_ivl_139", 25 0, L_0x1300786d0;  1 drivers
L_0x130078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c1210_0 .net/2u *"_ivl_140", 31 0, L_0x130078718;  1 drivers
v0x1398c12c0_0 .net *"_ivl_142", 0 0, L_0x1398c8df0;  1 drivers
v0x1398c1360_0 .net *"_ivl_145", 5 0, L_0x1398cb300;  1 drivers
L_0x130078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1398c1410_0 .net/2u *"_ivl_146", 5 0, L_0x130078760;  1 drivers
v0x1398c14c0_0 .net *"_ivl_148", 0 0, L_0x1398cb1f0;  1 drivers
v0x1398c1560_0 .net *"_ivl_151", 5 0, L_0x1398cb5c0;  1 drivers
L_0x1300787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1398c1610_0 .net/2u *"_ivl_152", 5 0, L_0x1300787a8;  1 drivers
v0x1398c16c0_0 .net *"_ivl_154", 0 0, L_0x1398cb4a0;  1 drivers
v0x1398c1760_0 .net *"_ivl_157", 0 0, L_0x1398c80a0;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1398c1800_0 .net/2u *"_ivl_16", 5 0, L_0x1300780e8;  1 drivers
v0x1398c18b0_0 .net *"_ivl_161", 1 0, L_0x1398cb930;  1 drivers
L_0x1300787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1398c1960_0 .net/2u *"_ivl_162", 1 0, L_0x1300787f0;  1 drivers
v0x1398c1a10_0 .net *"_ivl_164", 0 0, L_0x1398cb660;  1 drivers
L_0x130078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1398c1ab0_0 .net/2u *"_ivl_166", 5 0, L_0x130078838;  1 drivers
v0x1398c1b60_0 .net *"_ivl_168", 0 0, L_0x1398cbb50;  1 drivers
v0x1398c1090_0 .net *"_ivl_171", 0 0, L_0x1398cba10;  1 drivers
L_0x130078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1398c1df0_0 .net/2u *"_ivl_172", 5 0, L_0x130078880;  1 drivers
v0x1398c1e80_0 .net *"_ivl_174", 0 0, L_0x1398cbe00;  1 drivers
v0x1398c1f10_0 .net *"_ivl_177", 0 0, L_0x1398cb810;  1 drivers
L_0x1300788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1398c1fa0_0 .net/2u *"_ivl_180", 5 0, L_0x1300788c8;  1 drivers
v0x1398c2040_0 .net *"_ivl_182", 0 0, L_0x1398cc120;  1 drivers
L_0x130078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1398c20e0_0 .net/2u *"_ivl_186", 5 0, L_0x130078910;  1 drivers
v0x1398c2190_0 .net *"_ivl_188", 0 0, L_0x1398cbca0;  1 drivers
L_0x130078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1398c2230_0 .net/2u *"_ivl_196", 4 0, L_0x130078958;  1 drivers
v0x1398c22e0_0 .net *"_ivl_199", 4 0, L_0x1398cc260;  1 drivers
v0x1398c2390_0 .net *"_ivl_20", 31 0, L_0x1398c8660;  1 drivers
v0x1398c2440_0 .net *"_ivl_201", 4 0, L_0x1398cc820;  1 drivers
v0x1398c24f0_0 .net *"_ivl_202", 4 0, L_0x1398cc8c0;  1 drivers
v0x1398c25a0_0 .net *"_ivl_207", 0 0, L_0x1398ccb70;  1 drivers
v0x1398c2640_0 .net *"_ivl_211", 0 0, L_0x1398ccee0;  1 drivers
L_0x1300789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1398c26e0_0 .net/2u *"_ivl_212", 31 0, L_0x1300789a0;  1 drivers
v0x1398c2790_0 .net *"_ivl_214", 31 0, L_0x1398ccfd0;  1 drivers
v0x1398c2840_0 .net *"_ivl_216", 31 0, L_0x1398cc960;  1 drivers
v0x1398c28f0_0 .net *"_ivl_218", 31 0, L_0x1398cd270;  1 drivers
v0x1398c29a0_0 .net *"_ivl_220", 31 0, L_0x1398cd130;  1 drivers
v0x1398c2a50_0 .net *"_ivl_229", 0 0, L_0x1398ceaa0;  1 drivers
L_0x130078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c2af0_0 .net *"_ivl_23", 25 0, L_0x130078130;  1 drivers
v0x1398c2ba0_0 .net *"_ivl_231", 0 0, L_0x1398cebe0;  1 drivers
v0x1398c2c40_0 .net *"_ivl_232", 31 0, L_0x1398cec50;  1 drivers
L_0x130078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c2cf0_0 .net *"_ivl_235", 30 0, L_0x130078ac0;  1 drivers
L_0x130078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1398c2da0_0 .net/2u *"_ivl_236", 31 0, L_0x130078b08;  1 drivers
v0x1398c2e50_0 .net *"_ivl_238", 0 0, L_0x1398ced30;  1 drivers
L_0x130078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1398c2ef0_0 .net/2u *"_ivl_24", 31 0, L_0x130078178;  1 drivers
v0x1398c2fa0_0 .net *"_ivl_243", 0 0, L_0x1398cf100;  1 drivers
L_0x130078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1398c3040_0 .net/2u *"_ivl_246", 5 0, L_0x130078b50;  1 drivers
L_0x130078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1398c30f0_0 .net/2u *"_ivl_250", 5 0, L_0x130078b98;  1 drivers
v0x1398c31a0_0 .net *"_ivl_257", 0 0, L_0x1398cef40;  1 drivers
v0x1398c1c00_0 .net *"_ivl_259", 0 0, L_0x1398cf650;  1 drivers
v0x1398c1ca0_0 .net *"_ivl_26", 0 0, L_0x1398c8800;  1 drivers
L_0x130078be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x1398c1d40_0 .net/2u *"_ivl_262", 5 0, L_0x130078be0;  1 drivers
L_0x130078c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1398c3230_0 .net/2u *"_ivl_266", 5 0, L_0x130078c28;  1 drivers
v0x1398c32e0_0 .net *"_ivl_271", 15 0, L_0x1398cfd00;  1 drivers
v0x1398c3390_0 .net *"_ivl_272", 17 0, L_0x1398cf8b0;  1 drivers
L_0x130078cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1398c3440_0 .net *"_ivl_275", 1 0, L_0x130078cb8;  1 drivers
v0x1398c34f0_0 .net *"_ivl_278", 15 0, L_0x1398cffc0;  1 drivers
v0x1398c35a0_0 .net *"_ivl_28", 31 0, L_0x1398c8920;  1 drivers
L_0x130078d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1398c3650_0 .net *"_ivl_280", 1 0, L_0x130078d00;  1 drivers
v0x1398c3700_0 .net *"_ivl_283", 0 0, L_0x1398cfee0;  1 drivers
L_0x130078d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1398c37b0_0 .net/2u *"_ivl_284", 13 0, L_0x130078d48;  1 drivers
L_0x130078d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c3860_0 .net/2u *"_ivl_286", 13 0, L_0x130078d90;  1 drivers
v0x1398c3910_0 .net *"_ivl_288", 13 0, L_0x1398d0280;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c39c0_0 .net *"_ivl_31", 25 0, L_0x1300781c0;  1 drivers
L_0x130078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1398c3a70_0 .net/2u *"_ivl_32", 31 0, L_0x130078208;  1 drivers
v0x1398c3b20_0 .net *"_ivl_34", 0 0, L_0x1398c8a10;  1 drivers
v0x1398c3bc0_0 .net *"_ivl_4", 31 0, L_0x1398c81c0;  1 drivers
v0x1398c3c70_0 .net *"_ivl_41", 2 0, L_0x1398c8cf0;  1 drivers
L_0x130078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1398c3d20_0 .net/2u *"_ivl_42", 2 0, L_0x130078250;  1 drivers
v0x1398c3dd0_0 .net *"_ivl_49", 2 0, L_0x1398c9080;  1 drivers
L_0x130078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1398c3e80_0 .net/2u *"_ivl_50", 2 0, L_0x130078298;  1 drivers
v0x1398c3f30_0 .net *"_ivl_55", 0 0, L_0x1398c9270;  1 drivers
v0x1398c3fd0_0 .net *"_ivl_57", 0 0, L_0x1398c9120;  1 drivers
v0x1398c4070_0 .net *"_ivl_59", 0 0, L_0x1398c9410;  1 drivers
v0x1398c4110_0 .net *"_ivl_61", 0 0, L_0x1398c9550;  1 drivers
v0x1398c41b0_0 .net *"_ivl_63", 0 0, L_0x1398c9640;  1 drivers
v0x1398c4250_0 .net *"_ivl_67", 2 0, L_0x1398c9800;  1 drivers
L_0x1300782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1398c4300_0 .net/2u *"_ivl_68", 2 0, L_0x1300782e0;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c43b0_0 .net *"_ivl_7", 25 0, L_0x130078010;  1 drivers
v0x1398c4460_0 .net *"_ivl_72", 31 0, L_0x1398c9a90;  1 drivers
L_0x130078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c4510_0 .net *"_ivl_75", 25 0, L_0x130078328;  1 drivers
L_0x130078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1398c45c0_0 .net/2u *"_ivl_76", 31 0, L_0x130078370;  1 drivers
v0x1398c4670_0 .net *"_ivl_78", 0 0, L_0x1398c9b30;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c4710_0 .net/2u *"_ivl_8", 31 0, L_0x130078058;  1 drivers
v0x1398c47c0_0 .net *"_ivl_80", 31 0, L_0x1398c9cf0;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c4870_0 .net *"_ivl_83", 25 0, L_0x1300783b8;  1 drivers
L_0x130078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1398c4920_0 .net/2u *"_ivl_84", 31 0, L_0x130078400;  1 drivers
v0x1398c49d0_0 .net *"_ivl_86", 0 0, L_0x1398c9d90;  1 drivers
v0x1398c4a70_0 .net *"_ivl_89", 0 0, L_0x1398c9c50;  1 drivers
v0x1398c4b20_0 .net *"_ivl_90", 31 0, L_0x1398c9f60;  1 drivers
L_0x130078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398c4bd0_0 .net *"_ivl_93", 30 0, L_0x130078448;  1 drivers
L_0x130078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1398c4c80_0 .net/2u *"_ivl_94", 31 0, L_0x130078490;  1 drivers
v0x1398c4d30_0 .net *"_ivl_96", 0 0, L_0x1398c9eb0;  1 drivers
v0x1398c4dd0_0 .net *"_ivl_99", 0 0, L_0x1398ca280;  1 drivers
v0x1398c4e70_0 .net "active", 0 0, L_0x1398d0060;  alias, 1 drivers
v0x1398c4f10_0 .net "alu_op1", 31 0, L_0x1398cdc50;  1 drivers
v0x1398c4fb0_0 .net "alu_op2", 31 0, L_0x1398cde00;  1 drivers
v0x1398c5050_0 .net "alui_instr", 0 0, L_0x1398c9190;  1 drivers
v0x1398c50f0_0 .net "b_flag", 0 0, v0x1398bc180_0;  1 drivers
v0x1398c51a0_0 .net "b_imm", 17 0, L_0x1398cfdc0;  1 drivers
v0x1398c5230_0 .net "b_offset", 31 0, L_0x1398d0400;  1 drivers
v0x1398c52c0_0 .net "clk", 0 0, v0x1398c77d0_0;  1 drivers
v0x1398c5350_0 .net "clk_enable", 0 0, v0x1398c78e0_0;  1 drivers
v0x1398c53e0_0 .var "cpu_active", 0 0;
v0x1398c5470_0 .var "curr_addr", 31 0;
v0x1398c5500_0 .var "data_address", 31 0;
v0x1398c55a0_0 .net "data_read", 0 0, L_0x1398cf7c0;  alias, 1 drivers
v0x1398c5640_0 .net "data_readdata", 31 0, v0x1398c7a90_0;  1 drivers
v0x1398c5720_0 .net "data_write", 0 0, L_0x1398cf170;  alias, 1 drivers
v0x1398c57c0_0 .net "data_writedata", 31 0, v0x1398be1a0_0;  alias, 1 drivers
v0x1398c5860_0 .var "delay_slot", 31 0;
v0x1398c5900_0 .net "effective_addr", 31 0, v0x1398bc540_0;  1 drivers
v0x1398c59a0_0 .net "funct_code", 5 0, L_0x1398c8120;  1 drivers
v0x1398c5a50_0 .net "hi_out", 31 0, v0x1398be5a0_0;  1 drivers
v0x1398c5b10_0 .net "hl_reg_enable", 0 0, L_0x1398cd5a0;  1 drivers
v0x1398c5be0_0 .net "instr_address", 31 0, L_0x1398d0190;  alias, 1 drivers
v0x1398c5c80_0 .net "instr_opcode", 5 0, L_0x1398c8000;  1 drivers
v0x1398c5d20_0 .net "instr_readdata", 31 0, v0x1398c7d90_0;  1 drivers
v0x1398c5df0_0 .net "j_imm", 0 0, L_0x1398cae60;  1 drivers
v0x1398c5e90_0 .net "j_reg", 0 0, L_0x1398cb880;  1 drivers
v0x1398c5f30_0 .net "link_const", 0 0, L_0x1398ca3c0;  1 drivers
v0x1398c5fd0_0 .net "link_reg", 0 0, L_0x1398ca8e0;  1 drivers
v0x1398c6070_0 .net "lo_out", 31 0, v0x1398becb0_0;  1 drivers
v0x1398c6110_0 .net "load_data", 31 0, v0x1398bd5f0_0;  1 drivers
v0x1398c61c0_0 .net "load_instr", 0 0, L_0x1398c8ef0;  1 drivers
v0x1398c6250_0 .net "lw", 0 0, L_0x1398c8410;  1 drivers
v0x1398c62f0_0 .net "lwl", 0 0, L_0x1398cf260;  1 drivers
v0x1398c6390_0 .net "lwr", 0 0, L_0x1398cf3f0;  1 drivers
v0x1398c6430_0 .net "mem_to_reg", 0 0, L_0x1398c8fd0;  1 drivers
v0x1398c64d0_0 .net "mfhi", 0 0, L_0x1398cbc30;  1 drivers
v0x1398c6570_0 .net "mflo", 0 0, L_0x1398ca1a0;  1 drivers
v0x1398c6610_0 .net "movefrom", 0 0, L_0x1398c8b50;  1 drivers
v0x1398c66b0_0 .net "muldiv", 0 0, L_0x1398cbf60;  1 drivers
v0x1398c6750_0 .var "next_delay_slot", 31 0;
v0x1398c6800_0 .net "partial_store", 0 0, L_0x1398cee50;  1 drivers
v0x1398c68a0_0 .net "r_format", 0 0, L_0x1398c82f0;  1 drivers
v0x1398c6940_0 .net "reg_a_read_data", 31 0, L_0x1398cd880;  1 drivers
v0x1398c6a00_0 .net "reg_a_read_index", 4 0, L_0x1398cc5c0;  1 drivers
v0x1398c6ab0_0 .net "reg_b_read_data", 31 0, L_0x1398cdb30;  1 drivers
v0x1398c6b80_0 .net "reg_b_read_index", 4 0, L_0x1398cc1c0;  1 drivers
v0x1398c6c20_0 .net "reg_dst", 0 0, L_0x1398c8c40;  1 drivers
v0x1398c6cb0_0 .net "reg_write", 0 0, L_0x1398c9730;  1 drivers
v0x1398c6d50_0 .net "reg_write_data", 31 0, L_0x1398cd500;  1 drivers
v0x1398c6e10_0 .net "reg_write_enable", 0 0, L_0x1398ccbe0;  1 drivers
v0x1398c6ec0_0 .net "reg_write_index", 4 0, L_0x1398cc720;  1 drivers
v0x1398c6f70_0 .net "register_v0", 31 0, L_0x1398cdbe0;  alias, 1 drivers
v0x1398c7020_0 .net "reset", 0 0, v0x1398c7ef0_0;  1 drivers
v0x1398c70b0_0 .net "result", 31 0, v0x1398bc990_0;  1 drivers
v0x1398c7160_0 .net "result_hi", 31 0, v0x1398bc330_0;  1 drivers
v0x1398c7230_0 .net "result_lo", 31 0, v0x1398bc490_0;  1 drivers
v0x1398c7300_0 .net "sb", 0 0, L_0x1398cf020;  1 drivers
v0x1398c7390_0 .net "sh", 0 0, L_0x1398cf310;  1 drivers
v0x1398c7420_0 .var "state", 0 0;
v0x1398c74c0_0 .net "store_instr", 0 0, L_0x1398c98c0;  1 drivers
v0x1398c7560_0 .net "sw", 0 0, L_0x1398c8580;  1 drivers
E_0x1398bb0f0/0 .event edge, v0x1398bc180_0, v0x1398c5860_0, v0x1398c5230_0, v0x1398c5df0_0;
E_0x1398bb0f0/1 .event edge, v0x1398bc3e0_0, v0x1398c5e90_0, v0x1398bf970_0, v0x1398c5470_0;
E_0x1398bb0f0 .event/or E_0x1398bb0f0/0, E_0x1398bb0f0/1;
E_0x1398bb8b0 .event edge, v0x1398c62f0_0, v0x1398c6390_0, v0x1398bdea0_0, v0x1398bc540_0;
L_0x1398c8000 .part v0x1398c7d90_0, 26, 6;
L_0x1398c8120 .part v0x1398c7d90_0, 0, 6;
L_0x1398c81c0 .concat [ 6 26 0 0], L_0x1398c8000, L_0x130078010;
L_0x1398c82f0 .cmp/eq 32, L_0x1398c81c0, L_0x130078058;
L_0x1398c8410 .cmp/eq 6, L_0x1398c8000, L_0x1300780a0;
L_0x1398c8580 .cmp/eq 6, L_0x1398c8000, L_0x1300780e8;
L_0x1398c8660 .concat [ 6 26 0 0], L_0x1398c8000, L_0x130078130;
L_0x1398c8800 .cmp/eq 32, L_0x1398c8660, L_0x130078178;
L_0x1398c8920 .concat [ 6 26 0 0], L_0x1398c8000, L_0x1300781c0;
L_0x1398c8a10 .cmp/eq 32, L_0x1398c8920, L_0x130078208;
L_0x1398c8cf0 .part L_0x1398c8000, 3, 3;
L_0x1398c8ef0 .cmp/eq 3, L_0x1398c8cf0, L_0x130078250;
L_0x1398c9080 .part L_0x1398c8000, 3, 3;
L_0x1398c9190 .cmp/eq 3, L_0x1398c9080, L_0x130078298;
L_0x1398c9270 .reduce/nor L_0x1398cbf60;
L_0x1398c9800 .part L_0x1398c8000, 3, 3;
L_0x1398c98c0 .cmp/eq 3, L_0x1398c9800, L_0x1300782e0;
L_0x1398c9a90 .concat [ 6 26 0 0], L_0x1398c8000, L_0x130078328;
L_0x1398c9b30 .cmp/eq 32, L_0x1398c9a90, L_0x130078370;
L_0x1398c9cf0 .concat [ 6 26 0 0], L_0x1398c8000, L_0x1300783b8;
L_0x1398c9d90 .cmp/eq 32, L_0x1398c9cf0, L_0x130078400;
L_0x1398c9c50 .part v0x1398c7d90_0, 20, 1;
L_0x1398c9f60 .concat [ 1 31 0 0], L_0x1398c9c50, L_0x130078448;
L_0x1398c9eb0 .cmp/eq 32, L_0x1398c9f60, L_0x130078490;
L_0x1398ca4b0 .concat [ 6 26 0 0], L_0x1398c8000, L_0x1300784d8;
L_0x1398ca060 .cmp/eq 32, L_0x1398ca4b0, L_0x130078520;
L_0x1398ca6e0 .part v0x1398c7d90_0, 0, 6;
L_0x1398ca550 .cmp/eq 6, L_0x1398ca6e0, L_0x130078568;
L_0x1398caa70 .concat [ 6 26 0 0], L_0x1398c8000, L_0x1300785b0;
L_0x1398ca780 .cmp/eq 32, L_0x1398caa70, L_0x1300785f8;
L_0x1398cac40 .concat [ 6 26 0 0], L_0x1398c8000, L_0x130078640;
L_0x1398cab10 .cmp/eq 32, L_0x1398cac40, L_0x130078688;
L_0x1398caf50 .concat [ 6 26 0 0], L_0x1398c8000, L_0x1300786d0;
L_0x1398c8df0 .cmp/eq 32, L_0x1398caf50, L_0x130078718;
L_0x1398cb300 .part v0x1398c7d90_0, 0, 6;
L_0x1398cb1f0 .cmp/eq 6, L_0x1398cb300, L_0x130078760;
L_0x1398cb5c0 .part v0x1398c7d90_0, 0, 6;
L_0x1398cb4a0 .cmp/eq 6, L_0x1398cb5c0, L_0x1300787a8;
L_0x1398cb930 .part L_0x1398c8120, 3, 2;
L_0x1398cb660 .cmp/eq 2, L_0x1398cb930, L_0x1300787f0;
L_0x1398cbb50 .cmp/eq 6, L_0x1398c8120, L_0x130078838;
L_0x1398cbe00 .cmp/eq 6, L_0x1398c8120, L_0x130078880;
L_0x1398cc120 .cmp/eq 6, L_0x1398c8120, L_0x1300788c8;
L_0x1398cbca0 .cmp/eq 6, L_0x1398c8120, L_0x130078910;
L_0x1398cc5c0 .part v0x1398c7d90_0, 21, 5;
L_0x1398cc1c0 .part v0x1398c7d90_0, 16, 5;
L_0x1398cc260 .part v0x1398c7d90_0, 11, 5;
L_0x1398cc820 .part v0x1398c7d90_0, 16, 5;
L_0x1398cc8c0 .functor MUXZ 5, L_0x1398cc820, L_0x1398cc260, L_0x1398c8c40, C4<>;
L_0x1398cc720 .functor MUXZ 5, L_0x1398cc8c0, L_0x130078958, L_0x1398ca3c0, C4<>;
L_0x1398ccfd0 .arith/sum 32, v0x1398c5860_0, L_0x1300789a0;
L_0x1398cc960 .functor MUXZ 32, v0x1398bc990_0, v0x1398bd5f0_0, L_0x1398c8fd0, C4<>;
L_0x1398cd270 .functor MUXZ 32, L_0x1398cc960, v0x1398becb0_0, L_0x1398ca1a0, C4<>;
L_0x1398cd130 .functor MUXZ 32, L_0x1398cd270, v0x1398be5a0_0, L_0x1398cbc30, C4<>;
L_0x1398cd500 .functor MUXZ 32, L_0x1398cd130, L_0x1398ccfd0, L_0x1398ccee0, C4<>;
L_0x1398cec50 .concat [ 1 31 0 0], v0x1398c7420_0, L_0x130078ac0;
L_0x1398ced30 .cmp/eq 32, L_0x1398cec50, L_0x130078b08;
L_0x1398cf020 .cmp/eq 6, L_0x1398c8000, L_0x130078b50;
L_0x1398cf310 .cmp/eq 6, L_0x1398c8000, L_0x130078b98;
L_0x1398cef40 .reduce/nor v0x1398c7420_0;
L_0x1398cf260 .cmp/eq 6, L_0x1398c8000, L_0x130078be0;
L_0x1398cf3f0 .cmp/eq 6, L_0x1398c8000, L_0x130078c28;
L_0x1398cfd00 .part v0x1398c7d90_0, 0, 16;
L_0x1398cf8b0 .concat [ 16 2 0 0], L_0x1398cfd00, L_0x130078cb8;
L_0x1398cffc0 .part L_0x1398cf8b0, 0, 16;
L_0x1398cfdc0 .concat [ 2 16 0 0], L_0x130078d00, L_0x1398cffc0;
L_0x1398cfee0 .part L_0x1398cfdc0, 17, 1;
L_0x1398d0280 .functor MUXZ 14, L_0x130078d90, L_0x130078d48, L_0x1398cfee0, C4<>;
L_0x1398d0400 .concat [ 18 14 0 0], L_0x1398cfdc0, L_0x1398d0280;
S_0x1398bb900 .scope module, "cpu_alu" "alu" 8 149, 9 1 0, S_0x1398bb520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1398bbc50_0 .net *"_ivl_10", 15 0, L_0x1398ce6e0;  1 drivers
L_0x130078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1398bbd10_0 .net/2u *"_ivl_14", 15 0, L_0x130078a78;  1 drivers
v0x1398bbdc0_0 .net *"_ivl_17", 15 0, L_0x1398ce820;  1 drivers
v0x1398bbe80_0 .net *"_ivl_5", 0 0, L_0x1398cb3a0;  1 drivers
v0x1398bbf30_0 .net *"_ivl_6", 15 0, L_0x1398ce230;  1 drivers
v0x1398bc020_0 .net *"_ivl_9", 15 0, L_0x1398ce3e0;  1 drivers
v0x1398bc0d0_0 .net "addr_rt", 4 0, L_0x1398cea00;  1 drivers
v0x1398bc180_0 .var "b_flag", 0 0;
v0x1398bc220_0 .net "funct", 5 0, L_0x1398cdf90;  1 drivers
v0x1398bc330_0 .var "hi", 31 0;
v0x1398bc3e0_0 .net "instructionword", 31 0, v0x1398c7d90_0;  alias, 1 drivers
v0x1398bc490_0 .var "lo", 31 0;
v0x1398bc540_0 .var "memaddroffset", 31 0;
v0x1398bc5f0_0 .var "multresult", 63 0;
v0x1398bc6a0_0 .net "op1", 31 0, L_0x1398cdc50;  alias, 1 drivers
v0x1398bc750_0 .net "op2", 31 0, L_0x1398cde00;  alias, 1 drivers
v0x1398bc800_0 .net "opcode", 5 0, L_0x1398cdef0;  1 drivers
v0x1398bc990_0 .var "result", 31 0;
v0x1398bca20_0 .net "shamt", 4 0, L_0x1398ce960;  1 drivers
v0x1398bcad0_0 .net/s "sign_op1", 31 0, L_0x1398cdc50;  alias, 1 drivers
v0x1398bcb90_0 .net/s "sign_op2", 31 0, L_0x1398cde00;  alias, 1 drivers
v0x1398bcc20_0 .net "simmediatedata", 31 0, L_0x1398ce780;  1 drivers
v0x1398bccb0_0 .net "simmediatedatas", 31 0, L_0x1398ce780;  alias, 1 drivers
v0x1398bcd40_0 .net "uimmediatedata", 31 0, L_0x1398ce8c0;  1 drivers
v0x1398bcdd0_0 .net "unsign_op1", 31 0, L_0x1398cdc50;  alias, 1 drivers
v0x1398bcea0_0 .net "unsign_op2", 31 0, L_0x1398cde00;  alias, 1 drivers
v0x1398bcf80_0 .var "unsigned_result", 31 0;
E_0x1398bbbc0/0 .event edge, v0x1398bc800_0, v0x1398bc220_0, v0x1398bc750_0, v0x1398bca20_0;
E_0x1398bbbc0/1 .event edge, v0x1398bc6a0_0, v0x1398bc5f0_0, v0x1398bc0d0_0, v0x1398bcc20_0;
E_0x1398bbbc0/2 .event edge, v0x1398bcd40_0, v0x1398bcf80_0;
E_0x1398bbbc0 .event/or E_0x1398bbbc0/0, E_0x1398bbbc0/1, E_0x1398bbbc0/2;
L_0x1398cdef0 .part v0x1398c7d90_0, 26, 6;
L_0x1398cdf90 .part v0x1398c7d90_0, 0, 6;
L_0x1398cb3a0 .part v0x1398c7d90_0, 15, 1;
LS_0x1398ce230_0_0 .concat [ 1 1 1 1], L_0x1398cb3a0, L_0x1398cb3a0, L_0x1398cb3a0, L_0x1398cb3a0;
LS_0x1398ce230_0_4 .concat [ 1 1 1 1], L_0x1398cb3a0, L_0x1398cb3a0, L_0x1398cb3a0, L_0x1398cb3a0;
LS_0x1398ce230_0_8 .concat [ 1 1 1 1], L_0x1398cb3a0, L_0x1398cb3a0, L_0x1398cb3a0, L_0x1398cb3a0;
LS_0x1398ce230_0_12 .concat [ 1 1 1 1], L_0x1398cb3a0, L_0x1398cb3a0, L_0x1398cb3a0, L_0x1398cb3a0;
L_0x1398ce230 .concat [ 4 4 4 4], LS_0x1398ce230_0_0, LS_0x1398ce230_0_4, LS_0x1398ce230_0_8, LS_0x1398ce230_0_12;
L_0x1398ce3e0 .part v0x1398c7d90_0, 0, 16;
L_0x1398ce6e0 .concat [ 16 0 0 0], L_0x1398ce3e0;
L_0x1398ce780 .concat [ 16 16 0 0], L_0x1398ce6e0, L_0x1398ce230;
L_0x1398ce820 .part v0x1398c7d90_0, 0, 16;
L_0x1398ce8c0 .concat [ 16 16 0 0], L_0x1398ce820, L_0x130078a78;
L_0x1398ce960 .part v0x1398c7d90_0, 6, 5;
L_0x1398cea00 .part v0x1398c7d90_0, 16, 5;
S_0x1398bd0d0 .scope module, "cpu_load_block" "load_block" 8 107, 10 1 0, S_0x1398bb520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x1398bd320_0 .net "address", 31 0, v0x1398bc540_0;  alias, 1 drivers
v0x1398bd3e0_0 .net "datafromMem", 31 0, v0x1398c7a90_0;  alias, 1 drivers
v0x1398bd480_0 .net "instr_word", 31 0, v0x1398c7d90_0;  alias, 1 drivers
v0x1398bd550_0 .net "opcode", 5 0, L_0x1398cc520;  1 drivers
v0x1398bd5f0_0 .var "out_transformed", 31 0;
v0x1398bd6e0_0 .net "whichbyte", 1 0, L_0x1398ccdc0;  1 drivers
E_0x1398bd2f0 .event edge, v0x1398bd550_0, v0x1398bd3e0_0, v0x1398bd6e0_0, v0x1398bc3e0_0;
L_0x1398cc520 .part v0x1398c7d90_0, 26, 6;
L_0x1398ccdc0 .part v0x1398bc540_0, 0, 2;
S_0x1398bd7d0 .scope module, "dut" "store_block" 8 216, 11 1 0, S_0x1398bb520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1398bdaa0_0 .net *"_ivl_1", 1 0, L_0x1398cf4d0;  1 drivers
L_0x130078c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1398bdb60_0 .net *"_ivl_5", 0 0, L_0x130078c70;  1 drivers
v0x1398bdc10_0 .net "bytenum", 2 0, L_0x1398cfaa0;  1 drivers
v0x1398bdcd0_0 .net "dataword", 31 0, v0x1398c7a90_0;  alias, 1 drivers
v0x1398bdd90_0 .net "eff_addr", 31 0, v0x1398bc540_0;  alias, 1 drivers
v0x1398bdea0_0 .net "opcode", 5 0, L_0x1398c8000;  alias, 1 drivers
v0x1398bdf30_0 .net "regbyte", 7 0, L_0x1398cfb80;  1 drivers
v0x1398bdfe0_0 .net "reghalfword", 15 0, L_0x1398cfc40;  1 drivers
v0x1398be090_0 .net "regword", 31 0, L_0x1398cdb30;  alias, 1 drivers
v0x1398be1a0_0 .var "storedata", 31 0;
E_0x1398bda40/0 .event edge, v0x1398bdea0_0, v0x1398be090_0, v0x1398bdc10_0, v0x1398bdf30_0;
E_0x1398bda40/1 .event edge, v0x1398bd3e0_0, v0x1398bdfe0_0;
E_0x1398bda40 .event/or E_0x1398bda40/0, E_0x1398bda40/1;
L_0x1398cf4d0 .part v0x1398bc540_0, 0, 2;
L_0x1398cfaa0 .concat [ 2 1 0 0], L_0x1398cf4d0, L_0x130078c70;
L_0x1398cfb80 .part L_0x1398cdb30, 0, 8;
L_0x1398cfc40 .part L_0x1398cdb30, 0, 16;
S_0x1398be2d0 .scope module, "hi" "hl_reg" 8 176, 12 1 0, S_0x1398bb520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1398be510_0 .net "clk", 0 0, v0x1398c77d0_0;  alias, 1 drivers
v0x1398be5a0_0 .var "data", 31 0;
v0x1398be630_0 .net "data_in", 31 0, v0x1398bc330_0;  alias, 1 drivers
v0x1398be700_0 .net "data_out", 31 0, v0x1398be5a0_0;  alias, 1 drivers
v0x1398be7a0_0 .net "enable", 0 0, L_0x1398cd5a0;  alias, 1 drivers
v0x1398be880_0 .net "reset", 0 0, v0x1398c7ef0_0;  alias, 1 drivers
S_0x1398be9a0 .scope module, "lo" "hl_reg" 8 168, 12 1 0, S_0x1398bb520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1398bec20_0 .net "clk", 0 0, v0x1398c77d0_0;  alias, 1 drivers
v0x1398becb0_0 .var "data", 31 0;
v0x1398bed40_0 .net "data_in", 31 0, v0x1398bc490_0;  alias, 1 drivers
v0x1398bee10_0 .net "data_out", 31 0, v0x1398becb0_0;  alias, 1 drivers
v0x1398beeb0_0 .net "enable", 0 0, L_0x1398cd5a0;  alias, 1 drivers
v0x1398bef80_0 .net "reset", 0 0, v0x1398c7ef0_0;  alias, 1 drivers
S_0x1398bf090 .scope module, "register" "regfile" 8 120, 13 1 0, S_0x1398bb520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1398cd880 .functor BUFZ 32, L_0x1398cd410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1398cdb30 .functor BUFZ 32, L_0x1398cd970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1398bfcf0_2 .array/port v0x1398bfcf0, 2;
L_0x1398cdbe0 .functor BUFZ 32, v0x1398bfcf0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1398bf3c0_0 .net *"_ivl_0", 31 0, L_0x1398cd410;  1 drivers
v0x1398bf480_0 .net *"_ivl_10", 6 0, L_0x1398cda10;  1 drivers
L_0x130078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1398bf520_0 .net *"_ivl_13", 1 0, L_0x130078a30;  1 drivers
v0x1398bf5c0_0 .net *"_ivl_2", 6 0, L_0x1398cd760;  1 drivers
L_0x1300789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1398bf670_0 .net *"_ivl_5", 1 0, L_0x1300789e8;  1 drivers
v0x1398bf760_0 .net *"_ivl_8", 31 0, L_0x1398cd970;  1 drivers
v0x1398bf810_0 .net "r_clk", 0 0, v0x1398c77d0_0;  alias, 1 drivers
v0x1398bf8e0_0 .net "r_clk_enable", 0 0, v0x1398c78e0_0;  alias, 1 drivers
v0x1398bf970_0 .net "read_data1", 31 0, L_0x1398cd880;  alias, 1 drivers
v0x1398bfa80_0 .net "read_data2", 31 0, L_0x1398cdb30;  alias, 1 drivers
v0x1398bfb30_0 .net "read_reg1", 4 0, L_0x1398cc5c0;  alias, 1 drivers
v0x1398bfbc0_0 .net "read_reg2", 4 0, L_0x1398cc1c0;  alias, 1 drivers
v0x1398bfc50_0 .net "register_v0", 31 0, L_0x1398cdbe0;  alias, 1 drivers
v0x1398bfcf0 .array "registers", 0 31, 31 0;
v0x1398c0090_0 .net "reset", 0 0, v0x1398c7ef0_0;  alias, 1 drivers
v0x1398c0160_0 .net "write_control", 0 0, L_0x1398ccbe0;  alias, 1 drivers
v0x1398c0200_0 .net "write_data", 31 0, L_0x1398cd500;  alias, 1 drivers
v0x1398c0390_0 .net "write_reg", 4 0, L_0x1398cc720;  alias, 1 drivers
L_0x1398cd410 .array/port v0x1398bfcf0, L_0x1398cd760;
L_0x1398cd760 .concat [ 5 2 0 0], L_0x1398cc5c0, L_0x1300789e8;
L_0x1398cd970 .array/port v0x1398bfcf0, L_0x1398cda10;
L_0x1398cda10 .concat [ 5 2 0 0], L_0x1398cc1c0, L_0x130078a30;
    .scope S_0x1398a5700;
T_0 ;
    %wait E_0x139891780;
    %load/vec4 v0x1398baa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1398ba840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1398ba8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1398ba9a0_0;
    %assign/vec4 v0x1398ba840_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1398bd0d0;
T_1 ;
    %wait E_0x1398bd2f0;
    %load/vec4 v0x1398bd550_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x1398bd6e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x1398bd6e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x1398bd6e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x1398bd6e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1398bd3e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x1398bd480_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1398bd5f0_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1398bf090;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1398bfcf0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x1398bf090;
T_3 ;
    %wait E_0x1398a4130;
    %load/vec4 v0x1398c0090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1398bf8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1398c0160_0;
    %load/vec4 v0x1398c0390_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x1398c0200_0;
    %load/vec4 v0x1398c0390_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1398bfcf0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1398bb900;
T_4 ;
    %wait E_0x1398bbbc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
    %load/vec4 v0x1398bc800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x1398bc220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x1398bcb90_0;
    %ix/getv 4, v0x1398bca20_0;
    %shiftl 4;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x1398bcb90_0;
    %ix/getv 4, v0x1398bca20_0;
    %shiftr 4;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x1398bcb90_0;
    %ix/getv 4, v0x1398bca20_0;
    %shiftr/s 4;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x1398bcb90_0;
    %load/vec4 v0x1398bcdd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x1398bcb90_0;
    %load/vec4 v0x1398bcdd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x1398bcb90_0;
    %load/vec4 v0x1398bcdd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x1398bcad0_0;
    %pad/s 64;
    %load/vec4 v0x1398bcb90_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1398bc5f0_0, 0, 64;
    %load/vec4 v0x1398bc5f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1398bc330_0, 0, 32;
    %load/vec4 v0x1398bc5f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1398bc490_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x1398bcdd0_0;
    %pad/u 64;
    %load/vec4 v0x1398bcea0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1398bc5f0_0, 0, 64;
    %load/vec4 v0x1398bc5f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1398bc330_0, 0, 32;
    %load/vec4 v0x1398bc5f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1398bc490_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcb90_0;
    %mod/s;
    %store/vec4 v0x1398bc330_0, 0, 32;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcb90_0;
    %div/s;
    %store/vec4 v0x1398bc490_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcea0_0;
    %mod;
    %store/vec4 v0x1398bc330_0, 0, 32;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcea0_0;
    %div;
    %store/vec4 v0x1398bc490_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x1398bc6a0_0;
    %store/vec4 v0x1398bc330_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x1398bc6a0_0;
    %store/vec4 v0x1398bc490_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcb90_0;
    %add;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcea0_0;
    %add;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcea0_0;
    %sub;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcea0_0;
    %and;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcea0_0;
    %or;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcea0_0;
    %xor;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcea0_0;
    %or;
    %inv;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcb90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcea0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x1398bc0d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x1398bcad0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x1398bcad0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x1398bcad0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x1398bcad0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcb90_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bc750_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x1398bcad0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x1398bcad0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398bc180_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcc20_0;
    %add;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcc20_0;
    %add;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcc20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bccb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcd40_0;
    %and;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcd40_0;
    %or;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x1398bcdd0_0;
    %load/vec4 v0x1398bcd40_0;
    %xor;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x1398bcd40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1398bcf80_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcc20_0;
    %add;
    %store/vec4 v0x1398bc540_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcc20_0;
    %add;
    %store/vec4 v0x1398bc540_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcc20_0;
    %add;
    %store/vec4 v0x1398bc540_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcc20_0;
    %add;
    %store/vec4 v0x1398bc540_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcc20_0;
    %add;
    %store/vec4 v0x1398bc540_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcc20_0;
    %add;
    %store/vec4 v0x1398bc540_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcc20_0;
    %add;
    %store/vec4 v0x1398bc540_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x1398bcad0_0;
    %load/vec4 v0x1398bcc20_0;
    %add;
    %store/vec4 v0x1398bc540_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1398bcf80_0;
    %store/vec4 v0x1398bc990_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1398be9a0;
T_5 ;
    %wait E_0x1398a4130;
    %load/vec4 v0x1398bef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1398becb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1398beeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1398bed40_0;
    %assign/vec4 v0x1398becb0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1398be2d0;
T_6 ;
    %wait E_0x1398a4130;
    %load/vec4 v0x1398be880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1398be5a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1398be7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1398be630_0;
    %assign/vec4 v0x1398be5a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1398bd7d0;
T_7 ;
    %wait E_0x1398bda40;
    %load/vec4 v0x1398bdea0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1398be090_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1398be1a0_0, 4, 8;
    %load/vec4 v0x1398be090_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1398be1a0_0, 4, 8;
    %load/vec4 v0x1398be090_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1398be1a0_0, 4, 8;
    %load/vec4 v0x1398be090_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1398be1a0_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1398bdea0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1398bdc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x1398bdf30_0;
    %load/vec4 v0x1398bdcd0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398be1a0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x1398bdcd0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1398bdf30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1398bdcd0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1398be1a0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x1398bdcd0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1398bdf30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1398bdcd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398be1a0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1398bdcd0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1398bdf30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398be1a0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1398bdea0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1398bdc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x1398bdfe0_0;
    %load/vec4 v0x1398bdcd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398be1a0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x1398bdcd0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1398bdfe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398be1a0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1398bb520;
T_8 ;
    %wait E_0x1398bb8b0;
    %load/vec4 v0x1398c62f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1398c6390_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1398c5c80_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1398c5900_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1398c5500_0, 0, 32;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1398bb520;
T_9 ;
    %wait E_0x1398bb0f0;
    %load/vec4 v0x1398c50f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1398c5860_0;
    %load/vec4 v0x1398c5230_0;
    %add;
    %store/vec4 v0x1398c6750_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1398c5df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1398c5860_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1398c5d20_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1398c6750_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1398c5e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1398c6940_0;
    %store/vec4 v0x1398c6750_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1398c5470_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1398c6750_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1398bb520;
T_10 ;
    %wait E_0x1398a4130;
    %load/vec4 v0x1398c5350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1398c7020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1398c5470_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1398c5860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1398c53e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1398c7420_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1398c53e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1398c7420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1398c7420_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x1398c7420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1398c7420_0, 0;
    %load/vec4 v0x1398c5860_0;
    %assign/vec4 v0x1398c5470_0, 0;
    %load/vec4 v0x1398c6750_0;
    %assign/vec4 v0x1398c5860_0, 0;
T_10.8 ;
T_10.7 ;
    %load/vec4 v0x1398c5860_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1398c53e0_0, 0;
T_10.10 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1398972d0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398c77d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1398c77d0_0;
    %inv;
    %store/vec4 v0x1398c77d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x1398972d0;
T_12 ;
    %fork t_1, S_0x1398babb0;
    %jmp t_0;
    .scope S_0x1398babb0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1398c7ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1398c78e0_0, 0, 1;
    %wait E_0x1398a4130;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1398c7ef0_0, 0, 1;
    %wait E_0x1398a4130;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1398baef0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1398c7a90_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1398bb150_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1398bb200_0, 0, 5;
    %load/vec4 v0x1398baef0_0;
    %store/vec4 v0x1398bb2b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1398bafb0_0, 0, 16;
    %load/vec4 v0x1398bb150_0;
    %load/vec4 v0x1398bb200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1398bb2b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1398bafb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bb060_0, 0, 32;
    %load/vec4 v0x1398bb060_0;
    %store/vec4 v0x1398c7d90_0, 0, 32;
    %load/vec4 v0x1398c7a90_0;
    %load/vec4 v0x1398baef0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1398c7a90_0, 0, 32;
    %wait E_0x1398a4130;
    %delay 2, 0;
    %load/vec4 v0x1398c7b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1398c7a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x1398baef0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1398baef0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1398baef0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x1398bb150_0, 0, 6;
    %load/vec4 v0x1398baef0_0;
    %store/vec4 v0x1398bb200_0, 0, 5;
    %load/vec4 v0x1398baef0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1398bb2b0_0, 0, 5;
    %load/vec4 v0x1398baef0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1398bafb0_0, 0, 16;
    %load/vec4 v0x1398bb150_0;
    %load/vec4 v0x1398bb200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1398bb2b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1398bafb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bb060_0, 0, 32;
    %load/vec4 v0x1398bb060_0;
    %store/vec4 v0x1398c7d90_0, 0, 32;
    %wait E_0x1398a4130;
    %delay 2, 0;
    %load/vec4 v0x1398baef0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1398baef0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1398baef0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1398bb360_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1398bb150_0, 0, 6;
    %load/vec4 v0x1398baef0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1398bb200_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1398bb2b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1398bafb0_0, 0, 16;
    %load/vec4 v0x1398bb150_0;
    %load/vec4 v0x1398bb200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1398bb2b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1398bafb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bb060_0, 0, 32;
    %load/vec4 v0x1398bb060_0;
    %store/vec4 v0x1398c7d90_0, 0, 32;
    %wait E_0x1398a4130;
    %delay 2, 0;
    %load/vec4 v0x1398baef0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1398bb470_0, 0, 16;
    %load/vec4 v0x1398bb470_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1398bb470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1398bad80_0, 0, 32;
    %vpi_call/w 7 127 "$display", "ex_imm = %b", v0x1398bad80_0 {0 0 0};
    %load/vec4 v0x1398bb360_0;
    %load/vec4 v0x1398baef0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1398bb360_0, 0, 32;
    %load/vec4 v0x1398bb360_0;
    %load/vec4 v0x1398bad80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1398bae40_0, 0, 32;
    %load/vec4 v0x1398c7e20_0;
    %load/vec4 v0x1398bae40_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1398bae40_0, v0x1398c7e20_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x1398baef0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1398baef0_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1398972d0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sltiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
