// Seed: 2940477712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6, id_7;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    output tri id_0,
    output wand void id_1,
    input wor id_2,
    input uwire id_3,
    output wor id_4,
    input wand id_5
);
  wire id_7;
  uwire id_8, id_9, id_10;
  wire id_11;
  wire id_12, id_13;
  assign id_10 = id_2;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13,
      id_7,
      id_11
  );
endmodule
