./models/Zynq_Latency.csv
./models/Zynq_Area.csv
./models/AWS_F1_Area.csv
./models/AWS_F1_Latency.csv
./files_list
./synth/build.sbt
./synth/chisel-templates/fringeDE1SoC/Audio_Subsystem.qsys
./synth/chisel-templates/fringeDE1SoC/DE1_SoC_Computer.qsf
./synth/chisel-templates/fringeDE1SoC/DE1_SoC_Computer.sld
./synth/chisel-templates/fringeDE1SoC/Computer_System.sopcinfo
./synth/chisel-templates/fringeDE1SoC/rbf_option
./synth/chisel-templates/fringeDE1SoC/Video_In_Subsystem/Computer_System.cmp
./synth/chisel-templates/fringeDE1SoC/Video_In_Subsystem/Computer_System.bsf
./synth/chisel-templates/fringeDE1SoC/Video_In_Subsystem/Computer_System_inst.vhd
./synth/chisel-templates/fringeDE1SoC/Computer_System/Computer_System.cmp
./synth/chisel-templates/fringeDE1SoC/Computer_System/Computer_System.xml
./synth/chisel-templates/fringeDE1SoC/Computer_System/Computer_System.bsf
./synth/chisel-templates/fringeDE1SoC/Computer_System/Computer_System.html
./synth/chisel-templates/fringeDE1SoC/Computer_System/Computer_System_generation.rpt
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/Computer_System.qip
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/Computer_System_ARM_A9_HPS_hps.svd
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/Computer_System.regmap
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qip
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0.sdc
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_parameters.tcl
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4_router_002.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.txt
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4_cmd_mux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_reset_controller.sdc
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_timing.tcl
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter_data_format_adapter_0.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_003.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4_rsp_demux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4_rsp_mux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_003.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4_cmd_demux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing.tcl
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/sequencer.pre.c
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/tclrpt.pre.c
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/emif.pre.xml
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0.ppf
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_pll.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4_router.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_default_burst_converter.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter_001_data_format_adapter_0.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps.pre.xml
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
./synth/chisel-templates/fringeDE1SoC/Computer_System/synthesis/Computer_System.debuginfo
./synth/chisel-templates/fringeDE1SoC/Top_hw.tcl~
./synth/chisel-templates/fringeDE1SoC/Video_In_Subsystem.qsys
./synth/chisel-templates/fringeDE1SoC/Top_hw.tcl
./synth/chisel-templates/fringeDE1SoC/DE1_SoC_Computer.jdi
./synth/chisel-templates/fringeDE1SoC/compile.sh
./synth/chisel-templates/fringeDE1SoC/CS_bak/Computer_System.cmp
./synth/chisel-templates/fringeDE1SoC/CS_bak/Computer_System.xml
./synth/chisel-templates/fringeDE1SoC/CS_bak/Computer_System.bsf
./synth/chisel-templates/fringeDE1SoC/CS_bak/Computer_System.html
./synth/chisel-templates/fringeDE1SoC/CS_bak/Computer_System_generation.rpt
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/Computer_System.qip
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/Computer_System_ARM_A9_HPS_hps.svd
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/Computer_System.regmap
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qip
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_irq_mapper.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_phy_csr.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0.sdc
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_parameters.tcl
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_pin_map.tcl
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_traffic_limiter.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_ascii_rom_128.txt
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_master_translator.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_reset_controller.sdc
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_master_agent.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_timing.tcl
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_arbitrator.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter_data_format_adapter_0.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_reorder_memory.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_003.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_width_adapter.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_burst_uncompressor.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_003.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_slave_agent.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_report_timing.tcl
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_wrap_burst_converter.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/sequencer.pre.c
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/tclrpt.pre.c
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/emif.pre.xml
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0.ppf
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_irq_mapper_001.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_slave_translator.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_address_alignment.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_pll.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_burst_adapter_new.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_default_burst_converter.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter_001_data_format_adapter_0.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps.pre.xml
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_incr_burst_converter.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_burst_adapter.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_axi_master_ni.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
./synth/chisel-templates/fringeDE1SoC/CS_bak/synthesis/Computer_System.debuginfo
./synth/chisel-templates/fringeDE1SoC/Top.fir
./synth/chisel-templates/fringeDE1SoC/VGA_Subsystem.qsys
./synth/chisel-templates/fringeDE1SoC/Char_Buf_Subsystem.qsys
./synth/chisel-templates/fringeDE1SoC/DE1_SoC_Computer.sof
./synth/chisel-templates/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/sequencer.c
./synth/chisel-templates/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/Computer_System_Arm_A9_HPS.hiof
./synth/chisel-templates/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/id
./synth/chisel-templates/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/hps.xml
./synth/chisel-templates/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/emif.xml
./synth/chisel-templates/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/sequencer_auto_ac_init.c
./synth/chisel-templates/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/tclrpt.c
./synth/chisel-templates/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/sequencer_auto_inst_init.c
./synth/chisel-templates/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/Computer_System_ARM_A9_HPS.hiof
./synth/chisel-templates/fringeDE1SoC/DE1_SoC_Computer.sdc
./synth/chisel-templates/fringeDE1SoC/DE1_SoC_Computer.qpf
./synth/chisel-templates/fringeDE1SoC/Top.anno
./synth/chisel-templates/fringeDE1SoC/program_de1soc.sh
./synth/chisel-templates/fringeDE1SoC/bigIP/bigIPDE1SoC.scala
./synth/chisel-templates/fringeDE1SoC/bigIP/untitled
./synth/chisel-templates/fringeDE1SoC/default_files
./synth/chisel-templates/fringeDE1SoC/simulation/work/_lib1_4.qdb
./synth/chisel-templates/fringeDE1SoC/simulation/work/_lib1_4.qpg
./synth/chisel-templates/fringeDE1SoC/simulation/work/_vmake
./synth/chisel-templates/fringeDE1SoC/simulation/work/_lib.qdb
./synth/chisel-templates/fringeDE1SoC/simulation/work/_lib1_4.qtl
./synth/chisel-templates/fringeDE1SoC/simulation/work/_info
./synth/chisel-templates/fringeDE1SoC/simulation/topSim.mpf
./synth/chisel-templates/fringeDE1SoC/simulation/topSim.cr.mti
./synth/chisel-templates/fringeDE1SoC/simulation/simulate.sh
./synth/chisel-templates/fringeDE1SoC/simulation/gtk_template.gtkw
./synth/chisel-templates/fringeDE1SoC/simulation/topTest
./synth/chisel-templates/fringeDE1SoC/Top_bak
./synth/chisel-templates/fringeDE1SoC/DE1_SoC_Computer.pin
./synth/chisel-templates/fringeDE1SoC/Computer_System.qsys
./synth/chisel-templates/fringeDE1SoC/Edge_Detection_Subsystem.qsys
./synth/chisel-templates/scripts/verilator.mk
./synth/chisel-templates/scripts/scrape.sh
./synth/chisel-templates/scripts/stats.sh
./synth/chisel-templates/scripts/xsim.mk
./synth/chisel-templates/scripts/regression_run.sh
./synth/chisel-templates/scripts/guide.html
./synth/chisel-templates/scripts/zynq.mk
./synth/chisel-templates/scripts/zcu.mk
./synth/chisel-templates/scripts/de1soc.mk
./synth/chisel-templates/scripts/instrument.sh
./synth/chisel-templates/scripts/vcs.mk
./synth/chisel-templates/scripts/arria10.mk
./synth/chisel-templates/fringeHW/CounterChainCore.scala
./synth/chisel-templates/fringeHW/axi4/Bundles.scala
./synth/chisel-templates/fringeHW/axi4/Parameters.scala
./synth/chisel-templates/fringeHW/axi4/package.scala
./synth/chisel-templates/fringeHW/axi4/Test.scala
./synth/chisel-templates/fringeHW/axi4/SRAM.scala
./synth/chisel-templates/fringeHW/axi4/Fragmenter.scala
./synth/chisel-templates/fringeHW/axi4/ToTL.scala
./synth/chisel-templates/fringeHW/axi4/RegisterRouter.scala
./synth/chisel-templates/fringeHW/axi4/Buffer.scala
./synth/chisel-templates/fringeHW/axi4/Nodes.scala
./synth/chisel-templates/fringeHW/axi4/Protocol.scala
./synth/chisel-templates/fringeHW/UpDownCtr.scala
./synth/chisel-templates/fringeHW/Depulser.scala
./synth/chisel-templates/fringeHW/MuxN.scala
./synth/chisel-templates/fringeHW/Crossbar.scala
./synth/chisel-templates/fringeHW/FringeDE1SoC.scala
./synth/chisel-templates/fringeHW/Counter.scala
./synth/chisel-templates/fringeHW/SRAM.scala
./synth/chisel-templates/fringeHW/CommonMain.scala
./synth/chisel-templates/fringeHW/GatherBuffer.scala
./synth/chisel-templates/fringeHW/Accel.scala
./synth/chisel-templates/fringeHW/FringeBundles.scala
./synth/chisel-templates/fringeHW/Pulser.scala
./synth/chisel-templates/fringeHW/FIFOCore.scala
./synth/chisel-templates/fringeHW/FIFOWidthConvert.scala
./synth/chisel-templates/fringeHW/GCD.scala
./synth/chisel-templates/fringeHW/AXI4LiteToRFBridge.scala
./synth/chisel-templates/fringeHW/FIFOArbiter.scala
./synth/chisel-templates/fringeHW/FringeGlobals.scala
./synth/chisel-templates/fringeHW/MAGCore.scala
./synth/chisel-templates/fringeHW/util/HVec.scala
./synth/chisel-templates/fringeHW/util/GenericParameterizedBundle.scala
./synth/chisel-templates/fringeHW/ScatterBuffer.scala
./synth/chisel-templates/fringeHW/IdealMemory.scala
./synth/chisel-templates/fringeHW/diplomacy/LazyModule.scala
./synth/chisel-templates/fringeHW/diplomacy/Parameters.scala
./synth/chisel-templates/fringeHW/diplomacy/package.scala
./synth/chisel-templates/fringeHW/diplomacy/AddressDecoder.scala
./synth/chisel-templates/fringeHW/diplomacy/Nodes.scala
./synth/chisel-templates/fringeHW/FringeZynq.scala
./synth/chisel-templates/fringeHW/bigIP/BigIPSim.scala
./synth/chisel-templates/fringeHW/bigIP/BigIP.scala
./synth/chisel-templates/fringeHW/FF.scala
./synth/chisel-templates/fringeHW/MAGToAXI4Bridge.scala
./synth/chisel-templates/fringeHW/RegFile.scala
./synth/chisel-templates/fringeHW/Fringe.scala
./synth/chisel-templates/fringeHW/CounterCore.scala
./synth/chisel-templates/fringeVCS/DRAMSim2/README.txt
./synth/chisel-templates/fringeVCS/DRAMSim2/README
./synth/chisel-templates/fringeVCS/DRAMSim2/spatial.dram.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/example_app/Makefile
./synth/chisel-templates/fringeVCS/DRAMSim2/Makefile
./synth/chisel-templates/fringeVCS/DRAMSim2/README.tex
./synth/chisel-templates/fringeVCS/DRAMSim2/spatial.dram.ini.old
./synth/chisel-templates/fringeVCS/DRAMSim2/ini/DDR3_micron_16M_8B_x8_sg15.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/ini/DDR2_micron_32M_4B_x4_sg3E.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/ini/DDR2_micron_32M_8B_x4_sg25E.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/ini/DDR3_micron_32M_8B_x8_sg15.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/ini/DDR3_micron_64M_8B_x4_sg15.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/ini/DDR2_micron_16M_8b_x8_sg3E.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/ini/DDR3_micron_32M_8B_x4_sg125.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/ini/DDR3_micron_8M_8B_x16_sg15.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/ini/DDR3_micron_32M_8B_x8_sg25E.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/ini/DDR3_micron_32M_8B_x4_sg15.ini
./synth/chisel-templates/fringeVCS/DRAMSim2/system.ini.example
./synth/chisel-templates/fringeVCS/DRAMSim2/addgpl.sh
./synth/chisel-templates/fringeVCS/DRAMSim2/traces/README
./synth/chisel-templates/fringeVCS/DRAMSim2/traces/k6_aoe_02_short.trc.gz
./synth/chisel-templates/fringeVCS/DRAMSim2/traces/traceParse.py
./synth/chisel-templates/fringeVCS/DRAMSim2/traces/mase_art.trc.gz
./synth/chisel-templates/fringeVCS/DRAMSim2/comparison_gen.py
./synth/chisel-templates/fringeVCS/RetimeShiftRegister.sv
./synth/chisel-templates/fringeVCS/dramShim/Makefile
./synth/chisel-templates/fringeVCS/Makefile
./synth/chisel-templates/fringeVCS/Top-harness.sv
./synth/chisel-templates/fringeASIC/bigIP/BigIPASIC.scala
./synth/chisel-templates/fringeASIC/bigIP/ASICBlackBoxes.scala
./synth/chisel-templates/fringeASIC/build/RetimeShiftRegister.sv
./synth/chisel-templates/fringeZynq/bigIP/ZynqBlackBoxes.scala
./synth/chisel-templates/fringeZynq/bigIP/BigIPZynq.scala
./synth/chisel-templates/fringeZynq/build/settings.tcl
./synth/chisel-templates/fringeZynq/build/RetimeShiftRegister.sv
./synth/chisel-templates/fringeZynq/build/bdproject.tcl
./synth/chisel-templates/fringeZynq/build/Makefile
./synth/chisel-templates/fringeZynq/build/fsbl.elf._
./synth/chisel-templates/fringeZynq/build/convert_bitstream
./synth/chisel-templates/fringeZynq/build/getReports.tcl
./synth/chisel-templates/fringeZynq/build/u-boot.elf._
./synth/chisel-templates/fringeZynq/build/devicetree.dtb
./synth/chisel-templates/fringeZynq/build/vivado.tcl
./synth/chisel-templates/fringeAWS/RetimeShiftRegister.sv
./synth/chisel-templates/fringeAWS/bigIP/BigIPAWS.scala
./synth/chisel-templates/hardfloat/ValExec_INToRecFN.scala
./synth/chisel-templates/hardfloat/RecFNToIN.scala
./synth/chisel-templates/hardfloat/ValExec_CompareRecFN.scala
./synth/chisel-templates/hardfloat/resizeRawFloat.scala
./synth/chisel-templates/hardfloat/ValExec_RecFNToIN.scala
./synth/chisel-templates/hardfloat/ValExec_MulAddRecFN.scala
./synth/chisel-templates/hardfloat/CompareRecFN.scala
./synth/chisel-templates/hardfloat/DivSqrtRecFN_small.scala
./synth/chisel-templates/hardfloat/ValExec_DivSqrtRecF64.scala
./synth/chisel-templates/hardfloat/ValExec_fNFromRecFN.scala
./synth/chisel-templates/hardfloat/primitives.scala
./synth/chisel-templates/hardfloat/RoundAnyRawFNToRecFN.scala
./synth/chisel-templates/hardfloat/classifyRecFN.scala
./synth/chisel-templates/hardfloat/ValExec_DivSqrtRecFN_small.scala
./synth/chisel-templates/hardfloat/DivSqrtRecF64_mulAddZ31.scala
./synth/chisel-templates/hardfloat/rawFloatFromIN.scala
./synth/chisel-templates/hardfloat/tests.scala
./synth/chisel-templates/hardfloat/common.scala
./synth/chisel-templates/hardfloat/recFNFromFN.scala
./synth/chisel-templates/hardfloat/RecFNToRecFN.scala
./synth/chisel-templates/hardfloat/fNFromRecFN.scala
./synth/chisel-templates/hardfloat/ValExec_RecFNToRecFN.scala
./synth/chisel-templates/hardfloat/rawFloatFromFN.scala
./synth/chisel-templates/hardfloat/rawFloatFromRecFN.scala
./synth/chisel-templates/hardfloat/MulAddRecFN.scala
./synth/chisel-templates/hardfloat/INToRecFN.scala
./synth/chisel-templates/hardfloat/DivSqrtRecF64.scala
./synth/chisel-templates/Top.scala
./synth/chisel-templates/fringeXSIM/DRAMSim2/README.txt
./synth/chisel-templates/fringeXSIM/DRAMSim2/README
./synth/chisel-templates/fringeXSIM/DRAMSim2/spatial.dram.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/example_app/Makefile
./synth/chisel-templates/fringeXSIM/DRAMSim2/Makefile
./synth/chisel-templates/fringeXSIM/DRAMSim2/README.tex
./synth/chisel-templates/fringeXSIM/DRAMSim2/spatial.dram.ini.old
./synth/chisel-templates/fringeXSIM/DRAMSim2/ini/DDR3_micron_16M_8B_x8_sg15.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/ini/DDR2_micron_32M_4B_x4_sg3E.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/ini/DDR2_micron_32M_8B_x4_sg25E.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/ini/DDR3_micron_32M_8B_x8_sg15.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/ini/DDR3_micron_64M_8B_x4_sg15.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/ini/DDR2_micron_16M_8b_x8_sg3E.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/ini/DDR3_micron_32M_8B_x4_sg125.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/ini/DDR3_micron_8M_8B_x16_sg15.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/ini/DDR3_micron_32M_8B_x8_sg25E.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/ini/DDR3_micron_32M_8B_x4_sg15.ini
./synth/chisel-templates/fringeXSIM/DRAMSim2/system.ini.example
./synth/chisel-templates/fringeXSIM/DRAMSim2/addgpl.sh
./synth/chisel-templates/fringeXSIM/DRAMSim2/traces/README
./synth/chisel-templates/fringeXSIM/DRAMSim2/traces/k6_aoe_02_short.trc.gz
./synth/chisel-templates/fringeXSIM/DRAMSim2/traces/traceParse.py
./synth/chisel-templates/fringeXSIM/DRAMSim2/traces/mase_art.trc.gz
./synth/chisel-templates/fringeXSIM/DRAMSim2/comparison_gen.py
./synth/chisel-templates/fringeXSIM/RetimeShiftRegister.sv
./synth/chisel-templates/fringeXSIM/dramShim/Makefile
./synth/chisel-templates/fringeXSIM/accel.prj
./synth/chisel-templates/fringeXSIM/Makefile
./synth/chisel-templates/fringeXSIM/Top-harness.sv
./synth/chisel-templates/fringeArria10/testbenches/simulate.sh
./synth/chisel-templates/fringeArria10/FringeArria10.scala
./synth/chisel-templates/fringeArria10/bigIP/BigIPArria10.scala
./synth/chisel-templates/fringeArria10/build/pr_alternate_synth.qsf
./synth/chisel-templates/fringeArria10/build/fit.sh
./synth/chisel-templates/fringeArria10/build/pr_region_default.qsysquartus_sh_tcl_file_for_qsyspro.tcl
./synth/chisel-templates/fringeArria10/build/top_level_template.v.terp
./synth/chisel-templates/fringeArria10/build/hps_sgmii.sdc
./synth/chisel-templates/fringeArria10/build/ghrd_reset.tcl
./synth/chisel-templates/fringeArria10/build/RetimeShiftRegister.sv
./synth/chisel-templates/fringeArria10/build/pr_region_default.qsys
./synth/chisel-templates/fringeArria10/build/hps_a10_common_board_info.xml
./synth/chisel-templates/fringeArria10/build/pr_alternate_synth_description.txt
./synth/chisel-templates/fringeArria10/build/pr_base.qsf
./synth/chisel-templates/fringeArria10/build/ghrd_10as066n2.qpf
./synth/chisel-templates/fringeArria10/build/update_sysid.tcl
./synth/chisel-templates/fringeArria10/build/quartus_sh_tcl_file_for_qsyspro.tcl
./synth/chisel-templates/fringeArria10/build/fpga_pr.sdc
./synth/chisel-templates/fringeArria10/build/fpga_sgmii.sdc
./synth/chisel-templates/fringeArria10/build/fpga_pcie.sdc
./synth/chisel-templates/fringeArria10/build/pr_base_description.txt
./synth/chisel-templates/fringeArria10/build/pr_alternate_synth.done
./synth/chisel-templates/fringeArria10/build/ghrd_sc_script.tcl
./synth/chisel-templates/fringeArria10/build/Makefile
./synth/chisel-templates/fringeArria10/build/ghrd_10as066n2.qsys
./synth/chisel-templates/fringeArria10/build/pr_alternate_synth.qws
./synth/chisel-templates/fringeArria10/build/ghrd_10as066n2.qws
./synth/chisel-templates/fringeArria10/build/Top_hw.tcl
./synth/chisel-templates/fringeArria10/build/ghrd_10as066n2.dtb
./synth/chisel-templates/fringeArria10/build/pr_alternate_fit.qws
./synth/chisel-templates/fringeArria10/build/jtag.sdc
./synth/chisel-templates/fringeArria10/build/fpga_dp.sdc
./synth/chisel-templates/fringeArria10/build/Top_DUT_hw.tcl
./synth/chisel-templates/fringeArria10/build/pr_region_alternate.qsys
./synth/chisel-templates/fringeArria10/build/hps_isw_handoff/id
./synth/chisel-templates/fringeArria10/build/hps_isw_handoff/hps.xml
./synth/chisel-templates/fringeArria10/build/hps_isw_handoff/emif.xml
./synth/chisel-templates/fringeArria10/build/ghrd_10as066n2.dts
./synth/chisel-templates/fringeArria10/build/pr_alternate_fit.qsf
./synth/chisel-templates/fringeArria10/build/qdb/_compiler/pr_alternate_fit/_flat/17.1.0/legacy/1/pr_alternate_fit.db_info
./synth/chisel-templates/fringeArria10/build/qdb/_compiler/pr_base/_flat/17.1.0/legacy/1/pr_base.db_info
./synth/chisel-templates/fringeArria10/build/qdb/_compiler/pr_alternate_synth/_flat/17.1.0/legacy/1/pr_alternate_synth.db_info
./synth/chisel-templates/fringeArria10/build/pr_base.qws
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0.regmap
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0.xml
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0/pr_region_default_sysid_qsys_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0.ip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0.ip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in/pr_region_default_reset_in.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in/pr_region_default_reset_in.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in/pr_region_default_reset_in.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in/pr_region_default_reset_in_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in/pr_region_default_reset_in_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in/pr_region_default_reset_in.xml
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in/pr_region_default_reset_in.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in/pr_region_default_reset_in.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in/pr_region_default_reset_in_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in/pr_region_default_reset_in.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0/pr_region_default_mm_bridge_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0/pr_region_default_mm_bridge_0.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0/pr_region_default_mm_bridge_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0/pr_region_default_mm_bridge_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0/pr_region_default_mm_bridge_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0/pr_region_default_mm_bridge_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0/pr_region_default_mm_bridge_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0/pr_region_default_mm_bridge_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0/pr_region_default_mm_bridge_0.xml
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_0/pr_region_default_mm_bridge_0.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_onchip_memory2_0/pr_region_default_onchip_memory2_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_onchip_memory2_0/pr_region_default_onchip_memory2_0.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_onchip_memory2_0/pr_region_default_onchip_memory2_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_onchip_memory2_0/pr_region_default_onchip_memory2_0.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_onchip_memory2_0/pr_region_default_onchip_memory2_0.xml
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_onchip_memory2_0/pr_region_default_onchip_memory2_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_onchip_memory2_0/pr_region_default_onchip_memory2_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_onchip_memory2_0/pr_region_default_onchip_memory2_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_onchip_memory2_0/pr_region_default_onchip_memory2_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0/pr_region_default_Top_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0/pr_region_default_Top_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0/pr_region_default_Top_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0/pr_region_default_Top_0.xml
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0/pr_region_default_Top_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0/pr_region_default_Top_0.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0/pr_region_default_Top_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0/pr_region_default_Top_0.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0/pr_region_default_Top_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_Top_0/pr_region_default_Top_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in.ip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_1/pr_region_default_mm_bridge_1.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_1/pr_region_default_mm_bridge_1_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_1/pr_region_default_mm_bridge_1.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_1/pr_region_default_mm_bridge_1_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_1/pr_region_default_mm_bridge_1.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_1/pr_region_default_mm_bridge_1.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_1/pr_region_default_mm_bridge_1.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_1/pr_region_default_mm_bridge_1.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_mm_bridge_1/pr_region_default_mm_bridge_1.xml
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_onchip_memory2_0.ip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_sysid_qsys_0.ip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_reset_in.ip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in/pr_region_default_clock_in.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in/pr_region_default_clock_in_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in/pr_region_default_clock_in_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in/pr_region_default_clock_in.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in/pr_region_default_clock_in.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in/pr_region_default_clock_in.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in/pr_region_default_clock_in.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in/pr_region_default_clock_in.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in/pr_region_default_clock_in_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_default/pr_region_default_clock_in/pr_region_default_clock_in.xml
./synth/chisel-templates/fringeArria10/build/ip/vesa_tpg/vesa_tpg_hw.tcl
./synth/chisel-templates/fringeArria10/build/ip/external_logo_module/rawlogo_b.mif
./synth/chisel-templates/fringeArria10/build/ip/external_logo_module/altera_R_16.mif
./synth/chisel-templates/fringeArria10/build/ip/external_logo_module/ICON_GEN_ST_hw.tcl
./synth/chisel-templates/fringeArria10/build/ip/external_logo_module/rawlogo_g.mif
./synth/chisel-templates/fringeArria10/build/ip/external_logo_module/altera_G_16.mif
./synth/chisel-templates/fringeArria10/build/ip/external_logo_module/rawlogo_r.mif
./synth/chisel-templates/fringeArria10/build/ip/external_logo_module/ICON_GEN_ST.vhd
./synth/chisel-templates/fringeArria10/build/ip/external_logo_module/altera_B_16.mif
./synth/chisel-templates/fringeArria10/build/ip/altera_a10_gmii_to_sgmii/altera_gmii_to_sgmii_converter_hw.tcl
./synth/chisel-templates/fringeArria10/build/ip/freeze_conduit_bridge/freeze_conduit_bridge.sv.terp
./synth/chisel-templates/fringeArria10/build/ip/freeze_conduit_bridge/freeze_conduit_bridge_hw.tcl
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg/ghrd_10as066n2_rst_bdg.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg/ghrd_10as066n2_rst_bdg.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg/ghrd_10as066n2_rst_bdg_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg/ghrd_10as066n2_rst_bdg.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg/ghrd_10as066n2_rst_bdg.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg/ghrd_10as066n2_rst_bdg.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg/ghrd_10as066n2_rst_bdg_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg/ghrd_10as066n2_rst_bdg_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg/ghrd_10as066n2_rst_bdg.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg/ghrd_10as066n2_rst_bdg.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio.regmap
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio/ghrd_10as066n2_button_pio.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/ghrd_10as066n2_hps_m.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/ghrd_10as066n2_hps_m.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/ghrd_10as066n2_hps_m_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/ghrd_10as066n2_hps_m.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/timing_adapter_171/synth/ghrd_10as066n2_hps_m_timing_adapter_171_xf5weri.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/ghrd_10as066n2_hps_m_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/ghrd_10as066n2_hps_m.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/ghrd_10as066n2_hps_m.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/altera_jtag_dc_streaming_171/synth/altera_avalon_st_jtag_interface.sdc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/altera_jtag_dc_streaming_171/synth/altera_avalon_st_pipeline_stage.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/ghrd_10as066n2_hps_m.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/channel_adapter_171/synth/ghrd_10as066n2_hps_m_channel_adapter_171_vh2yu6y.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/channel_adapter_171/synth/ghrd_10as066n2_hps_m_channel_adapter_171_2swajja.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/ghrd_10as066n2_hps_m.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/ghrd_10as066n2_hps_m_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m/altera_reset_controller_171/synth/altera_reset_controller.sdc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0/ghrd_10as066n2_clk_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0/ghrd_10as066n2_clk_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0/ghrd_10as066n2_clk_0.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0/ghrd_10as066n2_clk_0.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0/ghrd_10as066n2_clk_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0/ghrd_10as066n2_clk_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0/ghrd_10as066n2_clk_0.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0/ghrd_10as066n2_clk_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0/ghrd_10as066n2_clk_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0/ghrd_10as066n2_clk_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_conduit_bridge_0/ghrd_10as066n2_conduit_bridge_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_clk_0.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0/ghrd_10as066n2_ocm_0.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0/ghrd_10as066n2_ocm_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0/ghrd_10as066n2_ocm_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0/ghrd_10as066n2_ocm_0.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0/ghrd_10as066n2_ocm_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0/ghrd_10as066n2_ocm_0.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0/ghrd_10as066n2_ocm_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0/ghrd_10as066n2_ocm_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0/ghrd_10as066n2_ocm_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0/ghrd_10as066n2_ocm_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0/ghrd_10as066n2_issp_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0/ghrd_10as066n2_issp_0.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0/ghrd_10as066n2_issp_0.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0/ghrd_10as066n2_issp_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0/ghrd_10as066n2_issp_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0/ghrd_10as066n2_issp_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0/ghrd_10as066n2_issp_0.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0/ghrd_10as066n2_issp_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0/ghrd_10as066n2_issp_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0/ghrd_10as066n2_issp_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f/ghrd_10as066n2_pb_lwh2f_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f/ghrd_10as066n2_pb_lwh2f.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f/ghrd_10as066n2_pb_lwh2f.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f/ghrd_10as066n2_pb_lwh2f.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f/ghrd_10as066n2_pb_lwh2f.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f/ghrd_10as066n2_pb_lwh2f.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f/ghrd_10as066n2_pb_lwh2f.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f/ghrd_10as066n2_pb_lwh2f.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f/ghrd_10as066n2_pb_lwh2f_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f/ghrd_10as066n2_pb_lwh2f_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/ghrd_10as066n2_avlmm_pr_freeze_bridge_1.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/ghrd_10as066n2_avlmm_pr_freeze_bridge_1_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/ghrd_10as066n2_avlmm_pr_freeze_bridge_1_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/ghrd_10as066n2_avlmm_pr_freeze_bridge_1_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/ghrd_10as066n2_avlmm_pr_freeze_bridge_1.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/ghrd_10as066n2_avlmm_pr_freeze_bridge_1.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/altera_avlmm_mst_freeze_bridge_171/synth/altera_avlmm_mst_freeze_bridge.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/ghrd_10as066n2_avlmm_pr_freeze_bridge_1.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/ghrd_10as066n2_avlmm_pr_freeze_bridge_1.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/ghrd_10as066n2_avlmm_pr_freeze_bridge_1.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1/ghrd_10as066n2_avlmm_pr_freeze_bridge_1.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in/ghrd_10as066n2_rst_in.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in/ghrd_10as066n2_rst_in.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in/ghrd_10as066n2_rst_in.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in/ghrd_10as066n2_rst_in_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in/ghrd_10as066n2_rst_in.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in/ghrd_10as066n2_rst_in_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in/ghrd_10as066n2_rst_in_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in/ghrd_10as066n2_rst_in.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in/ghrd_10as066n2_rst_in.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_in/ghrd_10as066n2_rst_in.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_hmc_ast_data_if.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_buf_udir_se_i.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_io_tiles_abphy.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_buf_unused.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_pll_extra_clks.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_parameters.tcl
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_hmc_amm_data_if.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_buf_udir_cp_i.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_buf_bdir_df.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_io_tiles_wrap.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby.sdc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_seq_if.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_pll.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_afi_if.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_hmc_avl_if.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_io_tiles.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_pin_map.tcl
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/twentynm_io_12_lane_encrypted_abphy.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_buf_bdir_se.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_abphy_mux.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_core_clks_rsts.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_readme.txt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/emif.pre.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_top.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/twentynm_io_12_lane_nf5es_encrypted_abphy.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_oct.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/twentynm_io_12_lane_abphy.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_hps_clks_rsts.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_buf_udir_df_i.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_hmc_sideband_if.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_report_timing_core.tcl
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_cal_counter.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_bufs.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_buf_udir_df_o.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_buf_udir_se_o.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_hmc_mmr_if.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_report_io_timing.tcl
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_seq_params_synth.txt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_regs.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_pll_fast_sim.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_seq_params_sim.txt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_ip_parameters.tcl
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_oct_um_fsm.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_utils.tcl
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/altera_emif_arch_nf_oct.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_io_aux.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/altera_emif_arch_nf_171/synth/ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby_report_timing.tcl
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/ghrd_10as066n2_emif_hps.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/ghrd_10as066n2_emif_hps_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/ghrd_10as066n2_emif_hps_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/ghrd_10as066n2_emif_hps.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/ghrd_10as066n2_emif_hps.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/ghrd_10as066n2_emif_hps.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/ghrd_10as066n2_emif_hps.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/ghrd_10as066n2_emif_hps.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/ghrd_10as066n2_emif_hps.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps/ghrd_10as066n2_emif_hps_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0/ghrd_10as066n2_mm_bridge_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0/ghrd_10as066n2_mm_bridge_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0/ghrd_10as066n2_mm_bridge_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0/ghrd_10as066n2_mm_bridge_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0/ghrd_10as066n2_mm_bridge_0.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0/ghrd_10as066n2_mm_bridge_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0/ghrd_10as066n2_mm_bridge_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0/ghrd_10as066n2_mm_bridge_0.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0/ghrd_10as066n2_mm_bridge_0.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0/ghrd_10as066n2_mm_bridge_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC.regmap
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_ILC/ghrd_10as066n2_ILC.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0/ghrd_10as066n2_axi_bridge_0.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0/ghrd_10as066n2_axi_bridge_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0/ghrd_10as066n2_axi_bridge_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0/ghrd_10as066n2_axi_bridge_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0/altera_axi_bridge_171/synth/altera_axi_bridge.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0/ghrd_10as066n2_axi_bridge_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0/ghrd_10as066n2_axi_bridge_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0/ghrd_10as066n2_axi_bridge_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0/ghrd_10as066n2_axi_bridge_0.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_axi_bridge_0/ghrd_10as066n2_axi_bridge_0.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id.regmap
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id/ghrd_10as066n2_sys_id_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_button_pio.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_merlin_axi_translator_0/ghrd_10as066n2_merlin_axi_translator_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/ghrd_10as066n2_fpga_m.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/ghrd_10as066n2_fpga_m.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/timing_adapter_171/synth/ghrd_10as066n2_fpga_m_timing_adapter_171_xf5weri.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/ghrd_10as066n2_fpga_m_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/ghrd_10as066n2_fpga_m.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/ghrd_10as066n2_fpga_m_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/ghrd_10as066n2_fpga_m.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/altera_jtag_dc_streaming_171/synth/altera_avalon_st_jtag_interface.sdc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/altera_jtag_dc_streaming_171/synth/altera_avalon_st_pipeline_stage.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/channel_adapter_171/synth/ghrd_10as066n2_fpga_m_channel_adapter_171_vh2yu6y.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/channel_adapter_171/synth/ghrd_10as066n2_fpga_m_channel_adapter_171_2swajja.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/ghrd_10as066n2_fpga_m_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/ghrd_10as066n2_fpga_m.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/altera_reset_controller_171/synth/altera_reset_controller.sdc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/ghrd_10as066n2_fpga_m.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m/ghrd_10as066n2_fpga_m.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/ghrd_10as066n2_f2sdram2_m.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/ghrd_10as066n2_f2sdram2_m.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/timing_adapter_171/synth/ghrd_10as066n2_f2sdram2_m_timing_adapter_171_xf5weri.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/ghrd_10as066n2_f2sdram2_m_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/ghrd_10as066n2_f2sdram2_m_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/ghrd_10as066n2_f2sdram2_m.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/ghrd_10as066n2_f2sdram2_m.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/ghrd_10as066n2_f2sdram2_m.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/altera_jtag_dc_streaming_171/synth/altera_avalon_st_jtag_interface.sdc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/altera_jtag_dc_streaming_171/synth/altera_avalon_st_pipeline_stage.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/ghrd_10as066n2_f2sdram2_m.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/channel_adapter_171/synth/ghrd_10as066n2_f2sdram2_m_channel_adapter_171_vh2yu6y.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/channel_adapter_171/synth/ghrd_10as066n2_f2sdram2_m_channel_adapter_171_2swajja.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/altera_reset_controller_171/synth/altera_reset_controller.sdc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/ghrd_10as066n2_f2sdram2_m.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m/ghrd_10as066n2_f2sdram2_m_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_issp_0.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio.regmap
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_led_pio/ghrd_10as066n2_led_pio_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio.regmap
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio/ghrd_10as066n2_dipsw_pio.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0.regmap
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_freeze_csr_171/synth/altera_freeze_csr.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_freeze_control_171/synth/altera_freeze_control.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/altera_conduit_merger_171/synth/ghrd_10as066n2_pr_region_controller_0_altera_conduit_merger_171_nva7cjy.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0/ghrd_10as066n2_pr_region_controller_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_hps_m.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/ghrd_10as066n2_f2sdram0_m_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/ghrd_10as066n2_f2sdram0_m.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/ghrd_10as066n2_f2sdram0_m.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/timing_adapter_171/synth/ghrd_10as066n2_f2sdram0_m_timing_adapter_171_xf5weri.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/ghrd_10as066n2_f2sdram0_m.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/ghrd_10as066n2_f2sdram0_m.cmp
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/ghrd_10as066n2_f2sdram0_m.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/ghrd_10as066n2_f2sdram0_m_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/ghrd_10as066n2_f2sdram0_m.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/ghrd_10as066n2_f2sdram0_m.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/ghrd_10as066n2_f2sdram0_m_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/altera_jtag_dc_streaming_171/synth/altera_avalon_st_jtag_interface.sdc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/altera_jtag_dc_streaming_171/synth/altera_avalon_st_pipeline_stage.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/channel_adapter_171/synth/ghrd_10as066n2_f2sdram0_m_channel_adapter_171_2swajja.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/channel_adapter_171/synth/ghrd_10as066n2_f2sdram0_m_channel_adapter_171_vh2yu6y.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m/altera_reset_controller_171/synth/altera_reset_controller.sdc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_sys_id.ip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/ghrd_10as066n2_avlmm_pr_freeze_bridge_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/ghrd_10as066n2_avlmm_pr_freeze_bridge_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/ghrd_10as066n2_avlmm_pr_freeze_bridge_0.xml
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/altera_avlmm_slv_freeze_bridge_171/synth/altera_avlmm_slv_freeze_bridge.sv
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/ghrd_10as066n2_avlmm_pr_freeze_bridge_0.html
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/ghrd_10as066n2_avlmm_pr_freeze_bridge_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/ghrd_10as066n2_avlmm_pr_freeze_bridge_0.qip
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/ghrd_10as066n2_avlmm_pr_freeze_bridge_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/ghrd_10as066n2_avlmm_pr_freeze_bridge_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/ghrd_10as066n2_avlmm_pr_freeze_bridge_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0/ghrd_10as066n2_avlmm_pr_freeze_bridge_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/ack_delay_logic/ack_delay_logic.sv
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0.xml
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0.regmap
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0/pr_region_alternate_sysid_qsys_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0.ip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_Top_DUT_0.ip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in/pr_region_alternate_reset_in.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in/pr_region_alternate_reset_in_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in/pr_region_alternate_reset_in.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in/pr_region_alternate_reset_in_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in/pr_region_alternate_reset_in.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in/pr_region_alternate_reset_in.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in/pr_region_alternate_reset_in_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in/pr_region_alternate_reset_in.xml
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in/pr_region_alternate_reset_in.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in/pr_region_alternate_reset_in.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0.ip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in.ip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in/pr_region_alternate_clock_in.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in/pr_region_alternate_clock_in.xml
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in/pr_region_alternate_clock_in_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in/pr_region_alternate_clock_in.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in/pr_region_alternate_clock_in_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in/pr_region_alternate_clock_in_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in/pr_region_alternate_clock_in.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in/pr_region_alternate_clock_in.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in/pr_region_alternate_clock_in.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_clock_in/pr_region_alternate_clock_in.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0/pr_region_alternate_mm_bridge_0_generation.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0/pr_region_alternate_mm_bridge_0.sopcinfo
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0/pr_region_alternate_mm_bridge_0.xml
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0/pr_region_alternate_mm_bridge_0.html
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0/pr_region_alternate_mm_bridge_0.cmp
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0/pr_region_alternate_mm_bridge_0_generation_previous.rpt
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0/pr_region_alternate_mm_bridge_0.qgsynthc
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0/pr_region_alternate_mm_bridge_0_inst.vhd
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0/pr_region_alternate_mm_bridge_0.qip
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_mm_bridge_0/pr_region_alternate_mm_bridge_0.bsf
./synth/chisel-templates/fringeArria10/build/ip/pr_region_alternate/pr_region_alternate_reset_in.ip
./synth/chisel-templates/fringeArria10/build/ip/diffin/construct_diffin.tcl
./synth/chisel-templates/fringeArria10/build/fpga_niosii.sdc
./synth/chisel-templates/fringeArria10/build/pr_alternate_fit_description.txt
./synth/chisel-templates/fringeArria10/build/output_files/pr_base.pr_region.pmsf
./synth/chisel-templates/fringeArria10/build/output_files/pr_base.sld
./synth/chisel-templates/fringeArria10/build/output_files/pr_base.pin
./synth/chisel-templates/fringeArria10/build/output_files/pr_base.static.msf
./synth/chisel-templates/fringeArria10/build/ghrd_10as066n2.qsf
./synth/chisel-templates/fringeArria10/build/ghrd_timing.sdc
./synth/chisel-templates/fringeArria10/build/hps_a10_devkit_board_info.xml
./synth/chisel-templates/templates/LineBuffer.scala
./synth/chisel-templates/templates/Types.scala
./synth/chisel-templates/templates/SystolicArray.scala
./synth/chisel-templates/templates/Counter.scala
./synth/chisel-templates/templates/FIFO.scala
./synth/chisel-templates/templates/SRAM.scala
./synth/chisel-templates/templates/Utils.scala
./synth/chisel-templates/templates/Accum.scala
./synth/chisel-templates/templates/Innerpipe.scala
./synth/chisel-templates/templates/Metapipe.scala
./synth/chisel-templates/templates/Parallel.scala
./synth/chisel-templates/templates/FullAdder.scala
./synth/chisel-templates/templates/Streampipe.scala
./synth/chisel-templates/templates/Offset.scala
./synth/chisel-templates/templates/RetimeShiftRegister.scala
./synth/chisel-templates/templates/MemController.scala
./synth/chisel-templates/templates/BlockSM.scala
./synth/chisel-templates/templates/FF.scala
./synth/chisel-templates/templates/RegFile.scala
./synth/chisel-templates/templates/Sequential.scala
./synth/chisel-templates/templates/PRNG.scala
./synth/cpp-templates/testdata/slacsample1d.csv
./synth/cpp-templates/testdata/slacsample2d.csv
./synth/cpp-templates/testdata/1d.ssv
./synth/cpp-templates/testdata/2d.ssv
./synth/cpp-templates/testdata/1d.csv
./synth/cpp-templates/fringeZCU/utils/setClocks.sh
./synth/cpp-templates/fringeZCU/utils/set_perms
./synth/cpp-templates/fringeZCU/utils/run.sh
./synth/cpp-templates/fringeZCU/Makefile
./synth/cpp-templates/fringeSW/DUT.mk
./synth/cpp-templates/fringeDE1SoC/ZynqAddressMap
./synth/cpp-templates/fringeDE1SoC/FringeContextZynq
./synth/cpp-templates/fringeDE1SoC/utils/set_perms
./synth/cpp-templates/fringeDE1SoC/utils/run.sh
./synth/cpp-templates/fringeDE1SoC/Makefile
./synth/cpp-templates/fringeZynq/utils/setClocks.sh
./synth/cpp-templates/fringeZynq/utils/set_perms
./synth/cpp-templates/fringeZynq/utils/run.sh
./synth/cpp-templates/fringeZynq/Makefile
./synth/cpp-templates/fringeAWS/gen_aws_design.py
./synth/cpp-templates/fringeAWS/tmp/SIM.diff
./synth/cpp-templates/fringeAWS/sim/Makefile.vivado
./synth/cpp-templates/fringeAWS/sim/Makefile
./synth/cpp-templates/fringeAWS/sim/test_null.sv
./synth/cpp-templates/fringeAWS/design/cl_dram_dma.sv_TEMPLATE
./synth/cpp-templates/fringeAWS/design/cl_dram_dma_defines.vh
./synth/cpp-templates/fringeAWS/design/cl_ocl_slv.sv_TEMPLATE
./synth/cpp-templates/fringeAWS/Top_template
./synth/cpp-templates/fringeAWS/gen_aws_tb.py
./synth/cpp-templates/fringeAWS/build/Makefile
./synth/cpp-templates/fringeAWS/build/encrypt.tcl
./synth/cpp-templates/fringeAWS/build/load.sh
./synth/cpp-templates/fringeAWS/build/synth_cl_dram_dma.tcl
./synth/cpp-templates/fringeAWS/build/clockFreq.tcl
./synth/cpp-templates/datastructures/static/standalone/Makefile.standalone
./synth/cpp-templates/fringeArria10/utils/setClocks.sh
./synth/cpp-templates/fringeArria10/utils/set_perms
./synth/cpp-templates/fringeArria10/utils/run.sh
./synth/cpp-templates/fringeArria10/Makefile
./synth/Makefile
./synth/run.sh
