(function() {var implementors = {};
implementors["aligned"] = [{"text":"impl&lt;A, T&gt; PartialEq&lt;Aligned&lt;A, T&gt;&gt; for Aligned&lt;A, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Alignment,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: PartialEq,&nbsp;</span>","synthetic":false,"types":[]}];
implementors["atsamd51g"] = [{"text":"impl&lt;U, T, FI&gt; PartialEq&lt;FI&gt; for R&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: PartialEq,<br>&nbsp;&nbsp;&nbsp;&nbsp;FI: Copy + Into&lt;U&gt;,&nbsp;</span>","synthetic":false,"types":[]},{"text":"impl&lt;U:&nbsp;PartialEq, T:&nbsp;PartialEq&gt; PartialEq&lt;Variant&lt;U, T&gt;&gt; for Variant&lt;U, T&gt;","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WSTATE0_A&gt; for WSTATE0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WINTSEL0_A&gt; for WINTSEL0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;INTSEL_A&gt; for INTSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MUXNEG_A&gt; for MUXNEG_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MUXPOS_A&gt; for MUXPOS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SPEED_A&gt; for SPEED_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HYST_A&gt; for HYST_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FLEN_A&gt; for FLEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;OUT_A&gt; for OUT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DUALSEL_A&gt; for DUALSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCALER_A&gt; for PRESCALER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MUXPOS_A&gt; for MUXPOS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MUXNEG_A&gt; for MUXNEG_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RESSEL_A&gt; for RESSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WINMODE_A&gt; for WINMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;REFSEL_A&gt; for REFSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SAMPLENUM_A&gt; for SAMPLENUM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;AESMODE_A&gt; for AESMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CFBS_A&gt; for CFBS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;KEYSIZE_A&gt; for KEYSIZE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CIPHER_A&gt; for CIPHER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;STARTMODE_A&gt; for STARTMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;LOD_A&gt; for LOD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;KEYGEN_A&gt; for KEYGEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;XORKEY_A&gt; for XORKEY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SEQSEL_A&gt; for SEQSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FILTSEL_A&gt; for FILTSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;INSEL0_A&gt; for INSEL0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;INSEL1_A&gt; for INSEL1_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;INSEL2_A&gt; for INSEL2_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WAYNUM_A&gt; for WAYNUM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CSIZE_A&gt; for CSIZE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CLSIZE_A&gt; for CLSIZE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CSIZESW_A&gt; for CSIZESW_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WAY_AW&gt; for WAY_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;REFSEL_A&gt; for REFSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CCTRL_A&gt; for CCTRL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;REFRESH_A&gt; for REFRESH_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;OSR_A&gt; for OSR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TRIGSRC_A&gt; for TRIGSRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TRIGACT_A&gt; for TRIGACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BURSTLEN_A&gt; for BURSTLEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;THRESHOLD_A&gt; for THRESHOLD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRILVL_A&gt; for PRILVL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EVACT_A&gt; for EVACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EVOMODE_A&gt; for EVOMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CRCBEATSIZE_A&gt; for CRCBEATSIZE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CRCPOLY_A&gt; for CRCPOLY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CRCSRC_A&gt; for CRCSRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CRCMODE_A&gt; for CRCMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;QOS0_A&gt; for QOS0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;QOS1_A&gt; for QOS1_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;QOS2_A&gt; for QOS2_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;QOS3_A&gt; for QOS3_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SERIES_A&gt; for SERIES_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FAMILY_A&gt; for FAMILY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PROCESSOR_A&gt; for PROCESSOR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DCCDMALEVEL_A&gt; for DCCDMALEVEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CKSEL_A&gt; for CKSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;NMISENSE_A&gt; for NMISENSE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;NMIASYNCH_A&gt; for NMIASYNCH_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ASYNCH_A&gt; for ASYNCH_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SENSE0_A&gt; for SENSE0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SENSE1_A&gt; for SENSE1_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SENSE2_A&gt; for SENSE2_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SENSE3_A&gt; for SENSE3_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SENSE4_A&gt; for SENSE4_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SENSE5_A&gt; for SENSE5_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SENSE6_A&gt; for SENSE6_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SENSE7_A&gt; for SENSE7_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCALER0_A&gt; for PRESCALER0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;STATES0_A&gt; for STATES0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCALER1_A&gt; for PRESCALER1_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;STATES1_A&gt; for STATES1_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TICKON_A&gt; for TICKON_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PATH_A&gt; for PATH_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EDGSEL_A&gt; for EDGSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;GENCTRL_A&gt; for GENCTRL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SRC_A&gt; for SRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DIVSEL_A&gt; for DIVSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;GEN_A&gt; for GEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;UALGO_A&gt; for UALGO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;URAT_A&gt; for URAT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DIV_A&gt; for DIV_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DIV_A&gt; for DIV_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WMODE_A&gt; for WMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRM_A&gt; for PRM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_AW&gt; for CMD_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDEX_AW&gt; for CMDEX_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PSZ_A&gt; for PSZ_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BOOTPROT_A&gt; for BOOTPROT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TYPEL_A&gt; for TYPEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TYPEH_A&gt; for TYPEH_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WMODE_A&gt; for WMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FILTER_A&gt; for FILTER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;REFCLK_A&gt; for REFCLK_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;LTIME_A&gt; for LTIME_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DCOFILTER_A&gt; for DCOFILTER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;STARTUP_A&gt; for STARTUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CFDPRESC_A&gt; for CFDPRESC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RTCSEL_A&gt; for RTCSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;STARTUP_A&gt; for STARTUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CGM_A&gt; for CGM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;KEY_A&gt; for KEY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CONF_A&gt; for CONF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EVACT_A&gt; for EVACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESC_A&gt; for PRESC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCBUF_A&gt; for PRESCBUF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SLEEPMODE_A&gt; for SLEEPMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RAMCFG_A&gt; for RAMCFG_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FASTWKUP_A&gt; for FASTWKUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RAMCFG_A&gt; for RAMCFG_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BRAMCFG_A&gt; for BRAMCFG_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BRAMCFG_A&gt; for BRAMCFG_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EVACT0_A&gt; for EVACT0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CSMODE_A&gt; for CSMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATALEN_A&gt; for DATALEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WIDTH_A&gt; for WIDTH_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;OPTCODELEN_A&gt; for OPTCODELEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ADDRLEN_A&gt; for ADDRLEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TFRTYPE_A&gt; for TFRTYPE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCALER_A&gt; for PRESCALER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DEBF_A&gt; for DEBF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACTF_A&gt; for ACTF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN0ACT_A&gt; for IN0ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN1ACT_A&gt; for IN1ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN2ACT_A&gt; for IN2ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN3ACT_A&gt; for IN3ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN4ACT_A&gt; for IN4ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCALER_A&gt; for PRESCALER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DEBF_A&gt; for DEBF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACTF_A&gt; for ACTF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN0ACT_A&gt; for IN0ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN1ACT_A&gt; for IN1ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN2ACT_A&gt; for IN2ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN3ACT_A&gt; for IN3ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN4ACT_A&gt; for IN4ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCALER_A&gt; for PRESCALER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DEBF_A&gt; for DEBF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACTF_A&gt; for ACTF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HOUR_A&gt; for HOUR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HOUR_A&gt; for HOUR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SEL_A&gt; for SEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HOUR_A&gt; for HOUR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SEL_A&gt; for SEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN0ACT_A&gt; for IN0ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN1ACT_A&gt; for IN1ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN2ACT_A&gt; for IN2ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN3ACT_A&gt; for IN3ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IN4ACT_A&gt; for IN4ACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HOUR_A&gt; for HOUR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BOUNDARY_A&gt; for BOUNDARY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DMAEN_A&gt; for DMAEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BCEN_A&gt; for BCEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMDEN_A&gt; for ACMDEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DTDSEL_A&gt; for DTDSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MSBSEL_A&gt; for MSBSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RESPTYP_A&gt; for RESPTYP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDCCEN_A&gt; for CMDCCEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDICEN_A&gt; for CMDICEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DPSEL_A&gt; for DPSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDTYP_A&gt; for CMDTYP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDINHC_A&gt; for CMDINHC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDINHD_A&gt; for CMDINHD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DLACT_A&gt; for DLACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RTREQ_A&gt; for RTREQ_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WTACT_A&gt; for WTACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RTACT_A&gt; for RTACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BUFWREN_A&gt; for BUFWREN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BUFRDEN_A&gt; for BUFRDEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CARDINS_A&gt; for CARDINS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CARDSS_A&gt; for CARDSS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CARDDPL_A&gt; for CARDDPL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WRPPL_A&gt; for WRPPL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;LEDCTRL_A&gt; for LEDCTRL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DW_A&gt; for DW_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HSEN_A&gt; for HSEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DMASEL_A&gt; for DMASEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CARDDTL_A&gt; for CARDDTL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CARDDSEL_A&gt; for CARDDSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DW_A&gt; for DW_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HSEN_A&gt; for HSEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DMASEL_A&gt; for DMASEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SDBPWR_A&gt; for SDBPWR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SDBVSEL_A&gt; for SDBVSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;STPBGR_A&gt; for STPBGR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CONTR_A&gt; for CONTR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RWCTRL_A&gt; for RWCTRL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;INTBG_A&gt; for INTBG_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;STPBGR_A&gt; for STPBGR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CONTR_A&gt; for CONTR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WKENCINT_A&gt; for WKENCINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WKENCINS_A&gt; for WKENCINS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WKENCREM_A&gt; for WKENCREM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;INTCLKEN_A&gt; for INTCLKEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;INTCLKS_A&gt; for INTCLKS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SDCLKEN_A&gt; for SDCLKEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CLKGSEL_A&gt; for CLKGSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SWRSTALL_A&gt; for SWRSTALL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SWRSTCMD_A&gt; for SWRSTCMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SWRSTDAT_A&gt; for SWRSTDAT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDC_A&gt; for CMDC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TRFC_A&gt; for TRFC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BLKGE_A&gt; for BLKGE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DMAINT_A&gt; for DMAINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BWRRDY_A&gt; for BWRRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BRDRDY_A&gt; for BRDRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CINS_A&gt; for CINS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CREM_A&gt; for CREM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CINT_A&gt; for CINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ERRINT_A&gt; for ERRINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDC_A&gt; for CMDC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TRFC_A&gt; for TRFC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BLKGE_A&gt; for BLKGE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DMAINT_A&gt; for DMAINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BWRRDY_A&gt; for BWRRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BRDRDY_A&gt; for BRDRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ERRINT_A&gt; for ERRINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDTEO_A&gt; for CMDTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDCRC_A&gt; for CMDCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDEND_A&gt; for CMDEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDIDX_A&gt; for CMDIDX_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATTEO_A&gt; for DATTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATCRC_A&gt; for DATCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATEND_A&gt; for DATEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CURLIM_A&gt; for CURLIM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMD_A&gt; for ACMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ADMA_A&gt; for ADMA_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDTEO_A&gt; for CMDTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDCRC_A&gt; for CMDCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDEND_A&gt; for CMDEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDIDX_A&gt; for CMDIDX_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATTEO_A&gt; for DATTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATCRC_A&gt; for DATCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATEND_A&gt; for DATEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CURLIM_A&gt; for CURLIM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMD_A&gt; for ACMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ADMA_A&gt; for ADMA_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BOOTAE_A&gt; for BOOTAE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDC_A&gt; for CMDC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TRFC_A&gt; for TRFC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BLKGE_A&gt; for BLKGE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DMAINT_A&gt; for DMAINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BWRRDY_A&gt; for BWRRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BRDRDY_A&gt; for BRDRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CINS_A&gt; for CINS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CREM_A&gt; for CREM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CINT_A&gt; for CINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDC_A&gt; for CMDC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TRFC_A&gt; for TRFC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BLKGE_A&gt; for BLKGE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DMAINT_A&gt; for DMAINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BWRRDY_A&gt; for BWRRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BRDRDY_A&gt; for BRDRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDTEO_A&gt; for CMDTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDCRC_A&gt; for CMDCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDEND_A&gt; for CMDEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDIDX_A&gt; for CMDIDX_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATTEO_A&gt; for DATTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATCRC_A&gt; for DATCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATEND_A&gt; for DATEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CURLIM_A&gt; for CURLIM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMD_A&gt; for ACMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ADMA_A&gt; for ADMA_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDTEO_A&gt; for CMDTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDCRC_A&gt; for CMDCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDEND_A&gt; for CMDEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDIDX_A&gt; for CMDIDX_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATTEO_A&gt; for DATTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATCRC_A&gt; for DATCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATEND_A&gt; for DATEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CURLIM_A&gt; for CURLIM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMD_A&gt; for ACMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ADMA_A&gt; for ADMA_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDC_A&gt; for CMDC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TRFC_A&gt; for TRFC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BLKGE_A&gt; for BLKGE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DMAINT_A&gt; for DMAINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BWRRDY_A&gt; for BWRRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BRDRDY_A&gt; for BRDRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CINS_A&gt; for CINS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CREM_A&gt; for CREM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CINT_A&gt; for CINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDC_A&gt; for CMDC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TRFC_A&gt; for TRFC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BLKGE_A&gt; for BLKGE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DMAINT_A&gt; for DMAINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BWRRDY_A&gt; for BWRRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BRDRDY_A&gt; for BRDRDY_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDTEO_A&gt; for CMDTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDCRC_A&gt; for CMDCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDEND_A&gt; for CMDEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDIDX_A&gt; for CMDIDX_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATTEO_A&gt; for DATTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATCRC_A&gt; for DATCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATEND_A&gt; for DATEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CURLIM_A&gt; for CURLIM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMD_A&gt; for ACMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ADMA_A&gt; for ADMA_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDTEO_A&gt; for CMDTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDCRC_A&gt; for CMDCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDEND_A&gt; for CMDEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDIDX_A&gt; for CMDIDX_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATTEO_A&gt; for DATTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATCRC_A&gt; for DATCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATEND_A&gt; for DATEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CURLIM_A&gt; for CURLIM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMD_A&gt; for ACMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ADMA_A&gt; for ADMA_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMD12NE_A&gt; for ACMD12NE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMDTEO_A&gt; for ACMDTEO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMDCRC_A&gt; for ACMDCRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMDEND_A&gt; for ACMDEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMDIDX_A&gt; for ACMDIDX_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDNI_A&gt; for CMDNI_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;UHSMS_A&gt; for UHSMS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;VS18EN_A&gt; for VS18EN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DRVSEL_A&gt; for DRVSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EXTUN_A&gt; for EXTUN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SLCKSEL_A&gt; for SLCKSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ASINTEN_A&gt; for ASINTEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PVALEN_A&gt; for PVALEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HS200EN_A&gt; for HS200EN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DRVSEL_A&gt; for DRVSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EXTUN_A&gt; for EXTUN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SLCKSEL_A&gt; for SLCKSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PVALEN_A&gt; for PVALEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TEOCLKF_A&gt; for TEOCLKF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TEOCLKU_A&gt; for TEOCLKU_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BASECLKF_A&gt; for BASECLKF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MAXBLKL_A&gt; for MAXBLKL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ED8SUP_A&gt; for ED8SUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ADMA2SUP_A&gt; for ADMA2SUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HSSUP_A&gt; for HSSUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SDMASUP_A&gt; for SDMASUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SRSUP_A&gt; for SRSUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;V33VSUP_A&gt; for V33VSUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;V30VSUP_A&gt; for V30VSUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;V18VSUP_A&gt; for V18VSUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SB64SUP_A&gt; for SB64SUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ASINTSUP_A&gt; for ASINTSUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SLTYPE_A&gt; for SLTYPE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SDR50SUP_A&gt; for SDR50SUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SDR104SUP_A&gt; for SDR104SUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DDR50SUP_A&gt; for DDR50SUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DRVASUP_A&gt; for DRVASUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DRVCSUP_A&gt; for DRVCSUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DRVDSUP_A&gt; for DRVDSUP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TCNTRT_A&gt; for TCNTRT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TSDR50_A&gt; for TSDR50_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CLKMULT_A&gt; for CLKMULT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MAXCUR33V_A&gt; for MAXCUR33V_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MAXCUR30V_A&gt; for MAXCUR30V_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MAXCUR18V_A&gt; for MAXCUR18V_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMD12NE_AW&gt; for ACMD12NE_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMDTEO_AW&gt; for ACMDTEO_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMDCRC_AW&gt; for ACMDCRC_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMDEND_AW&gt; for ACMDEND_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMDIDX_AW&gt; for ACMDIDX_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDNI_AW&gt; for CMDNI_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDTEO_AW&gt; for CMDTEO_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDCRC_AW&gt; for CMDCRC_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDEND_AW&gt; for CMDEND_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDIDX_AW&gt; for CMDIDX_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATTEO_AW&gt; for DATTEO_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATCRC_AW&gt; for DATCRC_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATEND_AW&gt; for DATEND_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CURLIM_AW&gt; for CURLIM_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACMD_AW&gt; for ACMD_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ADMA_AW&gt; for ADMA_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BOOTAE_AW&gt; for BOOTAE_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ERRST_A&gt; for ERRST_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;LMIS_A&gt; for LMIS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CLKGSEL_A&gt; for CLKGSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DRVSEL_A&gt; for DRVSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMDTYP_A&gt; for CMDTYP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BMAX_A&gt; for BMAX_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FSDCLKD_A&gt; for FSDCLKD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;NIDBG_A&gt; for NIDBG_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SDAHOLD_A&gt; for SDAHOLD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SPEED_A&gt; for SPEED_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;INACTOUT_A&gt; for INACTOUT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATA32B_A&gt; for DATA32B_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SDAHOLD_A&gt; for SDAHOLD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SPEED_A&gt; for SPEED_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATA32B_A&gt; for DATA32B_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DOPO_A&gt; for DOPO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DIPO_A&gt; for DIPO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FORM_A&gt; for FORM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CPHA_A&gt; for CPHA_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CPOL_A&gt; for CPOL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DORD_A&gt; for DORD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CHSIZE_A&gt; for CHSIZE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;AMODE_A&gt; for AMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATA32B_A&gt; for DATA32B_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DOPO_A&gt; for DOPO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DIPO_A&gt; for DIPO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FORM_A&gt; for FORM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CPHA_A&gt; for CPHA_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CPOL_A&gt; for CPOL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DORD_A&gt; for DORD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CHSIZE_A&gt; for CHSIZE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;AMODE_A&gt; for AMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATA32B_A&gt; for DATA32B_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SAMPR_A&gt; for SAMPR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TXPO_A&gt; for TXPO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RXPO_A&gt; for RXPO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FORM_A&gt; for FORM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMODE_A&gt; for CMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CPOL_A&gt; for CPOL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DORD_A&gt; for DORD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CHSIZE_A&gt; for CHSIZE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SBMODE_A&gt; for SBMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PMODE_A&gt; for PMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATA32B_A&gt; for DATA32B_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SAMPR_A&gt; for SAMPR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TXPO_A&gt; for TXPO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RXPO_A&gt; for RXPO_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FORM_A&gt; for FORM_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMODE_A&gt; for CMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CPOL_A&gt; for CPOL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DORD_A&gt; for DORD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CHSIZE_A&gt; for CHSIZE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SBMODE_A&gt; for SBMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PMODE_A&gt; for PMODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DATA32B_A&gt; for DATA32B_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ACTION_A&gt; for ACTION_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PSEL_A&gt; for PSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SEL_A&gt; for SEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SEL_A&gt; for SEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CONF_A&gt; for CONF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCSYNC_A&gt; for PRESCSYNC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCALER_A&gt; for PRESCALER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CAPTMODE0_A&gt; for CAPTMODE0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CAPTMODE1_A&gt; for CAPTMODE1_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EVACT_A&gt; for EVACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WAVEGEN_A&gt; for WAVEGEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCSYNC_A&gt; for PRESCSYNC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCALER_A&gt; for PRESCALER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CAPTMODE0_A&gt; for CAPTMODE0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CAPTMODE1_A&gt; for CAPTMODE1_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EVACT_A&gt; for EVACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WAVEGEN_A&gt; for WAVEGEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCSYNC_A&gt; for PRESCSYNC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCALER_A&gt; for PRESCALER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CAPTMODE0_A&gt; for CAPTMODE0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CAPTMODE1_A&gt; for CAPTMODE1_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EVACT_A&gt; for EVACT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WAVEGEN_A&gt; for WAVEGEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RESOLUTION_A&gt; for RESOLUTION_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCALER_A&gt; for PRESCALER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PRESCSYNC_A&gt; for PRESCSYNC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IDXCMD_A&gt; for IDXCMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;IDXCMD_A&gt; for IDXCMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CMD_A&gt; for CMD_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SRC_A&gt; for SRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BLANK_A&gt; for BLANK_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HALT_A&gt; for HALT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CHSEL_A&gt; for CHSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CAPTURE_A&gt; for CAPTURE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SRC_A&gt; for SRC_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;BLANK_A&gt; for BLANK_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;HALT_A&gt; for HALT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CHSEL_A&gt; for CHSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CAPTURE_A&gt; for CAPTURE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EVACT0_A&gt; for EVACT0_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EVACT1_A&gt; for EVACT1_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CNTSEL_A&gt; for CNTSEL_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WAVEGEN_A&gt; for WAVEGEN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RAMP_A&gt; for RAMP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SPDCONF_A&gt; for SPDCONF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;LPMHDSK_A&gt; for LPMHDSK_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SPEED_A&gt; for SPEED_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;LINESTATE_A&gt; for LINESTATE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FSMSTATE_A&gt; for FSMSTATE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MODE_A&gt; for MODE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SPDCONF_A&gt; for SPDCONF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FSMSTATE_A&gt; for FSMSTATE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PER_A&gt; for PER_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WINDOW_A&gt; for WINDOW_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EWOFFSET_A&gt; for EWOFFSET_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CLEAR_AW&gt; for CLEAR_AW","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ENABLE_A&gt; for ENABLE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;TICKINT_A&gt; for TICKINT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CLKSOURCE_A&gt; for CLKSOURCE_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SKEW_A&gt; for SKEW_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;NOREF_A&gt; for NOREF_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PENDSTCLR_A&gt; for PENDSTCLR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PENDSTSET_A&gt; for PENDSTSET_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PENDSVCLR_A&gt; for PENDSVCLR_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;PENDSVSET_A&gt; for PENDSVSET_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;NMIPENDSET_A&gt; for NMIPENDSET_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SYSRESETREQ_A&gt; for SYSRESETREQ_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ENDIANNESS_A&gt; for ENDIANNESS_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SLEEPONEXIT_A&gt; for SLEEPONEXIT_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SLEEPDEEP_A&gt; for SLEEPDEEP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SEVONPEND_A&gt; for SEVONPEND_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;UNALIGN_TRP_A&gt; for UNALIGN_TRP_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;STKALIGN_A&gt; for STKALIGN_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CP10_A&gt; for CP10_A","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;CP11_A&gt; for CP11_A","synthetic":false,"types":[]}];
implementors["atsamd_hal"] = [{"text":"impl PartialEq&lt;DynDisabled&gt; for DynDisabled","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DynInput&gt; for DynInput","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DynOutput&gt; for DynOutput","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DynAlternate&gt; for DynAlternate","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DynPinMode&gt; for DynPinMode","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DynGroup&gt; for DynGroup","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;DynPinId&gt; for DynPinId","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Bps&gt; for Bps","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Hertz&gt; for Hertz","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;KiloHertz&gt; for KiloHertz","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;MegaHertz&gt; for MegaHertz","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Seconds&gt; for Seconds","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Milliseconds&gt; for Milliseconds","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Microseconds&gt; for Microseconds","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Nanoseconds&gt; for Nanoseconds","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Error&gt; for Error","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Command&gt; for Command","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;WatchdogTimeout&gt; for WatchdogTimeout","synthetic":false,"types":[]}];
implementors["cortex_m"] = [{"text":"impl PartialEq&lt;CsselrCacheType&gt; for CsselrCacheType","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;FpuAccessMode&gt; for FpuAccessMode","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Exception&gt; for Exception","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;VectActive&gt; for VectActive","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SystemHandler&gt; for SystemHandler","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;SystClkSource&gt; for SystClkSource","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Npriv&gt; for Npriv","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Spsel&gt; for Spsel","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Fpca&gt; for Fpca","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Faultmask&gt; for Faultmask","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Primask&gt; for Primask","synthetic":false,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl PartialEq&lt;Polarity&gt; for Polarity","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Phase&gt; for Phase","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Mode&gt; for Mode","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Direction&gt; for Direction","synthetic":false,"types":[]}];
implementors["generic_array"] = [{"text":"impl&lt;T:&nbsp;PartialEq, N&gt; PartialEq&lt;GenericArray&lt;T, N&gt;&gt; for GenericArray&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;N: ArrayLength&lt;T&gt;,&nbsp;</span>","synthetic":false,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E:&nbsp;PartialEq&gt; PartialEq&lt;Error&lt;E&gt;&gt; for Error&lt;E&gt;","synthetic":false,"types":[]}];
implementors["typenum"] = [{"text":"impl PartialEq&lt;B0&gt; for B0","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;B1&gt; for B1","synthetic":false,"types":[]},{"text":"impl&lt;U:&nbsp;PartialEq + Unsigned + NonZero&gt; PartialEq&lt;PInt&lt;U&gt;&gt; for PInt&lt;U&gt;","synthetic":false,"types":[]},{"text":"impl&lt;U:&nbsp;PartialEq + Unsigned + NonZero&gt; PartialEq&lt;NInt&lt;U&gt;&gt; for NInt&lt;U&gt;","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Z0&gt; for Z0","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;UTerm&gt; for UTerm","synthetic":false,"types":[]},{"text":"impl&lt;U:&nbsp;PartialEq, B:&nbsp;PartialEq&gt; PartialEq&lt;UInt&lt;U, B&gt;&gt; for UInt&lt;U, B&gt;","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;ATerm&gt; for ATerm","synthetic":false,"types":[]},{"text":"impl&lt;V:&nbsp;PartialEq, A:&nbsp;PartialEq&gt; PartialEq&lt;TArr&lt;V, A&gt;&gt; for TArr&lt;V, A&gt;","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Greater&gt; for Greater","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Less&gt; for Less","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Equal&gt; for Equal","synthetic":false,"types":[]}];
implementors["usb_device"] = [{"text":"impl PartialEq&lt;UsbDirection&gt; for UsbDirection","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;RequestType&gt; for RequestType","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Recipient&gt; for Recipient","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;Request&gt; for Request","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;InterfaceNumber&gt; for InterfaceNumber","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;StringIndex&gt; for StringIndex","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EndpointType&gt; for EndpointType","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;EndpointAddress&gt; for EndpointAddress","synthetic":false,"types":[]},{"text":"impl PartialEq&lt;UsbDeviceState&gt; for UsbDeviceState","synthetic":false,"types":[]}];
implementors["void"] = [{"text":"impl&lt;T&gt; PartialEq&lt;T&gt; for Void","synthetic":false,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()