-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
-- Date        : Tue Mar 29 13:11:55 2022
-- Host        : BA3145WS15 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ snake_game_top_0_sim_netlist.vhdl
-- Design      : snake_game_top_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_collision is
  port (
    snake_1_dead_out : out STD_LOGIC;
    snake_2_dead_out : out STD_LOGIC;
    food_valid_1_out : out STD_LOGIC;
    food_valid_2_out : out STD_LOGIC;
    go_signal_0 : out STD_LOGIC;
    \temp_food_y_reg[5][5]_0\ : out STD_LOGIC;
    \snake_2_size_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \snake_2_size_reg[3]_0\ : out STD_LOGIC;
    \snake_2_size_reg[5]_0\ : out STD_LOGIC;
    \snake_2_size_reg[5]_1\ : out STD_LOGIC;
    \snake_2_size_reg[5]_2\ : out STD_LOGIC;
    \snake_1_size_reg[1]_0\ : out STD_LOGIC;
    \snake_1_size_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \snake_1_size_reg[2]_0\ : out STD_LOGIC;
    \snake_1_size_reg[5]_1\ : out STD_LOGIC;
    \snake_1_size_reg[2]_1\ : out STD_LOGIC;
    \snake_1_size_reg[4]_0\ : out STD_LOGIC;
    \snake_1_size_reg[3]_0\ : out STD_LOGIC;
    \snake_2_size_reg[0]_1\ : out STD_LOGIC;
    \snake_2_size_reg[2]_0\ : out STD_LOGIC;
    \snake_2_size_reg[2]_1\ : out STD_LOGIC;
    \snake_2_size_reg[2]_2\ : out STD_LOGIC;
    \snake_1_size_reg[2]_2\ : out STD_LOGIC;
    \snake_1_size_reg[3]_1\ : out STD_LOGIC;
    \snake_1_size_reg[3]_2\ : out STD_LOGIC;
    \snake_1_size_reg[5]_2\ : out STD_LOGIC;
    \snake_1_size_reg[5]_3\ : out STD_LOGIC;
    \snake_1_size_reg[1]_1\ : out STD_LOGIC;
    \snake_1_size_reg[5]_4\ : out STD_LOGIC;
    \snake_1_size_reg[4]_1\ : out STD_LOGIC;
    \snake_1_size_reg[1]_2\ : out STD_LOGIC;
    \snake_1_size_reg[1]_3\ : out STD_LOGIC;
    \snake_1_size_reg[3]_3\ : out STD_LOGIC;
    \snake_1_size_reg[3]_4\ : out STD_LOGIC;
    \snake_1_size_reg[1]_4\ : out STD_LOGIC;
    \snake_1_size_reg[1]_5\ : out STD_LOGIC;
    \snake_1_size_reg[2]_3\ : out STD_LOGIC;
    \snake_1_size_reg[2]_4\ : out STD_LOGIC;
    \snake_1_size_reg[5]_5\ : out STD_LOGIC;
    \snake_2_size_reg[2]_3\ : out STD_LOGIC;
    \snake_2_size_reg[3]_1\ : out STD_LOGIC;
    \snake_2_size_reg[4]_0\ : out STD_LOGIC;
    \snake_2_size_reg[2]_4\ : out STD_LOGIC;
    \snake_2_size_reg[0]_2\ : out STD_LOGIC;
    \snake_2_size_reg[5]_3\ : out STD_LOGIC;
    \snake_1_size_reg[5]_6\ : out STD_LOGIC;
    \snake_2_size_reg[4]_1\ : out STD_LOGIC;
    \snake_2_size_reg[5]_4\ : out STD_LOGIC;
    resetn_0 : out STD_LOGIC;
    resetn_1 : out STD_LOGIC;
    \snake_1_y_reg[0][2]_rep\ : out STD_LOGIC;
    \temp_food_y_reg[1][3]_0\ : out STD_LOGIC;
    \snake_2_size[5]_i_15_0\ : out STD_LOGIC;
    \temp_food_y_reg[22][5]_0\ : out STD_LOGIC;
    food_valid_1142_out : out STD_LOGIC;
    food_received_1_0 : out STD_LOGIC;
    \temp_food_y_reg[30][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    go_signal_1 : out STD_LOGIC;
    \temp_food_y_reg[7][3]_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][2]_rep\ : out STD_LOGIC;
    food_received_1_1 : out STD_LOGIC;
    \temp_food_x_reg[31][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \snake_1_y_reg[0][0]_rep\ : out STD_LOGIC;
    \temp_food_y_reg[22][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[22][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[22][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_y_reg[24][5]_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][0]_rep\ : out STD_LOGIC;
    \temp_food_y_reg[6][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[6][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[6][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[5]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_food_y_reg[5][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_2_y_reg[0][2]_rep_0\ : out STD_LOGIC;
    \temp_food_x_reg[4][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[19][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[29][5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y[8][6]_i_4_0\ : out STD_LOGIC;
    \temp_food_x_reg[8][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[23][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[28][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[13][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \snake_2_y_reg[0][6]_rep\ : out STD_LOGIC;
    \temp_food_x_reg[5][1]_0\ : out STD_LOGIC;
    \temp_food_x_reg[20][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[25][5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[1][5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_food_y_reg[9][0]_0\ : out STD_LOGIC;
    \temp_food_y_reg[9][6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_food_x_reg[9][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[9]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_food_x_reg[16][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[3][7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \temp_food_x_reg[17][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[11][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \snake_1_y_reg[0][6]_rep\ : out STD_LOGIC;
    \temp_food_y_reg[24][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[24][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[24][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[12][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y_reg[12][5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[27][5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[26][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \temp_food_y_reg[0][6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \snake_2_size_reg[5]_5\ : out STD_LOGIC;
    \snake_2_size_reg[2]_5\ : out STD_LOGIC;
    \snake_2_size_reg[5]_6\ : out STD_LOGIC;
    \snake_2_size_reg[4]_2\ : out STD_LOGIC;
    \snake_2_size_reg[1]_0\ : out STD_LOGIC;
    \snake_2_size_reg[3]_2\ : out STD_LOGIC;
    \snake_2_size_reg[5]_7\ : out STD_LOGIC;
    \snake_2_size_reg[2]_6\ : out STD_LOGIC;
    \snake_2_size_reg[2]_7\ : out STD_LOGIC;
    \snake_2_size_reg[4]_3\ : out STD_LOGIC;
    \snake_2_size_reg[5]_8\ : out STD_LOGIC;
    \snake_2_size_reg[4]_4\ : out STD_LOGIC;
    \snake_2_size_reg[3]_3\ : out STD_LOGIC;
    \snake_2_size_reg[5]_9\ : out STD_LOGIC;
    \snake_2_size_reg[4]_5\ : out STD_LOGIC;
    \snake_2_size_reg[0]_3\ : out STD_LOGIC;
    \snake_2_size_reg[5]_10\ : out STD_LOGIC;
    \snake_2_size_reg[1]_1\ : out STD_LOGIC;
    \snake_2_size_reg[5]_11\ : out STD_LOGIC;
    \snake_2_size_reg[2]_8\ : out STD_LOGIC;
    \snake_1_size_reg[2]_5\ : out STD_LOGIC;
    \snake_1_size_reg[2]_6\ : out STD_LOGIC;
    \snake_1_size_reg[1]_6\ : out STD_LOGIC;
    \snake_1_size_reg[1]_7\ : out STD_LOGIC;
    \snake_1_size_reg[4]_2\ : out STD_LOGIC;
    \snake_1_size_reg[5]_7\ : out STD_LOGIC;
    \snake_1_size_reg[3]_5\ : out STD_LOGIC;
    \snake_1_size_reg[2]_7\ : out STD_LOGIC;
    \snake_1_size_reg[3]_6\ : out STD_LOGIC;
    \snake_1_size_reg[5]_8\ : out STD_LOGIC;
    \snake_2_size_reg[3]_4\ : out STD_LOGIC;
    \snake_2_size_reg[0]_4\ : out STD_LOGIC;
    \snake_2_size_reg[5]_12\ : out STD_LOGIC;
    \snake_2_size_reg[4]_6\ : out STD_LOGIC;
    \snake_2_size_reg[5]_13\ : out STD_LOGIC;
    \snake_2_size_reg[4]_7\ : out STD_LOGIC;
    \snake_2_size_reg[2]_9\ : out STD_LOGIC;
    \snake_2_size_reg[4]_8\ : out STD_LOGIC;
    \snake_2_size_reg[3]_5\ : out STD_LOGIC;
    \snake_2_size_reg[4]_9\ : out STD_LOGIC;
    \snake_2_size_reg[4]_10\ : out STD_LOGIC;
    \snake_1_size_reg[3]_7\ : out STD_LOGIC;
    \snake_1_size_reg[3]_8\ : out STD_LOGIC;
    \snake_1_size_reg[5]_9\ : out STD_LOGIC;
    \snake_1_size_reg[3]_9\ : out STD_LOGIC;
    \snake_1_size_reg[5]_10\ : out STD_LOGIC;
    \snake_1_size_reg[4]_3\ : out STD_LOGIC;
    \snake_1_size_reg[2]_8\ : out STD_LOGIC;
    \snake_1_size_reg[5]_11\ : out STD_LOGIC;
    \snake_1_size_reg[1]_8\ : out STD_LOGIC;
    \snake_1_size_reg[0]_0\ : out STD_LOGIC;
    \snake_1_size_reg[5]_12\ : out STD_LOGIC;
    \snake_1_size_reg[5]_13\ : out STD_LOGIC;
    \snake_1_size_reg[0]_1\ : out STD_LOGIC;
    \snake_1_size_reg[5]_14\ : out STD_LOGIC;
    \snake_1_size_reg[2]_9\ : out STD_LOGIC;
    \snake_1_size_reg[5]_15\ : out STD_LOGIC;
    \snake_1_size_reg[4]_4\ : out STD_LOGIC;
    \snake_1_size_reg[2]_10\ : out STD_LOGIC;
    \snake_1_size_reg[5]_16\ : out STD_LOGIC;
    \snake_1_size_reg[5]_17\ : out STD_LOGIC;
    \snake_1_size_reg[5]_18\ : out STD_LOGIC;
    \snake_1_size_reg[3]_10\ : out STD_LOGIC;
    \snake_1_size_reg[3]_11\ : out STD_LOGIC;
    \snake_1_size_reg[4]_5\ : out STD_LOGIC;
    \snake_1_size_reg[5]_19\ : out STD_LOGIC;
    \snake_1_size_reg[5]_20\ : out STD_LOGIC;
    \snake_1_size_reg[3]_12\ : out STD_LOGIC;
    \snake_1_size_reg[5]_21\ : out STD_LOGIC;
    \snake_1_size_reg[4]_6\ : out STD_LOGIC;
    \snake_1_size_reg[5]_22\ : out STD_LOGIC;
    \snake_1_size_reg[5]_23\ : out STD_LOGIC;
    \snake_1_size_reg[4]_7\ : out STD_LOGIC;
    \snake_1_size_reg[5]_24\ : out STD_LOGIC;
    \snake_1_size_reg[1]_9\ : out STD_LOGIC;
    \snake_1_size_reg[1]_10\ : out STD_LOGIC;
    \snake_1_size_reg[3]_13\ : out STD_LOGIC;
    \snake_1_size_reg[5]_25\ : out STD_LOGIC;
    \snake_1_size_reg[2]_11\ : out STD_LOGIC;
    \snake_1_size_reg[2]_12\ : out STD_LOGIC;
    \snake_1_size_reg[0]_2\ : out STD_LOGIC;
    \snake_1_size_reg[1]_11\ : out STD_LOGIC;
    \snake_1_size_reg[5]_26\ : out STD_LOGIC;
    \snake_1_size_reg[5]_27\ : out STD_LOGIC;
    \snake_1_size_reg[2]_13\ : out STD_LOGIC;
    \snake_2_size_reg[3]_6\ : out STD_LOGIC;
    \snake_2_size_reg[5]_14\ : out STD_LOGIC;
    \snake_2_size_reg[4]_11\ : out STD_LOGIC;
    \snake_2_size_reg[5]_15\ : out STD_LOGIC;
    \snake_2_size_reg[1]_2\ : out STD_LOGIC;
    \snake_2_size_reg[0]_5\ : out STD_LOGIC;
    \snake_2_size_reg[0]_6\ : out STD_LOGIC;
    \snake_1_size_reg[4]_8\ : out STD_LOGIC;
    \snake_1_size_reg[5]_28\ : out STD_LOGIC;
    \snake_1_size_reg[4]_9\ : out STD_LOGIC;
    \snake_1_size_reg[5]_29\ : out STD_LOGIC;
    \snake_1_size_reg[4]_10\ : out STD_LOGIC;
    \snake_2_size_reg[5]_16\ : out STD_LOGIC;
    \snake_2_size_reg[2]_10\ : out STD_LOGIC;
    \snake_2_size_reg[3]_7\ : out STD_LOGIC;
    \snake_2_size_reg[1]_3\ : out STD_LOGIC;
    \snake_2_size_reg[5]_17\ : out STD_LOGIC;
    \snake_2_size_reg[4]_12\ : out STD_LOGIC;
    \snake_2_size_reg[3]_8\ : out STD_LOGIC;
    \snake_2_size_reg[5]_18\ : out STD_LOGIC;
    \snake_2_size_reg[4]_13\ : out STD_LOGIC;
    \snake_2_size_reg[5]_19\ : out STD_LOGIC;
    \snake_2_size_reg[1]_4\ : out STD_LOGIC;
    \snake_2_size_reg[5]_20\ : out STD_LOGIC;
    \snake_2_size_reg[4]_14\ : out STD_LOGIC;
    \snake_2_size_reg[5]_21\ : out STD_LOGIC;
    \snake_2_size_reg[5]_22\ : out STD_LOGIC;
    \snake_1_size_reg[5]_30\ : out STD_LOGIC;
    \snake_1_size_reg[3]_14\ : out STD_LOGIC;
    \snake_1_x_reg[39][7]\ : out STD_LOGIC;
    \snake_2_size_reg[2]_11\ : out STD_LOGIC;
    \snake_1_size_reg[4]_11\ : out STD_LOGIC;
    \snake_1_size_reg[5]_31\ : out STD_LOGIC;
    \snake_2_size_reg[4]_15\ : out STD_LOGIC;
    \snake_2_size_reg[4]_16\ : out STD_LOGIC;
    \snake_2_size_reg[4]_17\ : out STD_LOGIC;
    \snake_2_y_reg[51][5]\ : out STD_LOGIC;
    \snake_2_size_reg[2]_12\ : out STD_LOGIC;
    \snake_2_size_reg[4]_18\ : out STD_LOGIC;
    \snake_2_size_reg[5]_23\ : out STD_LOGIC;
    \snake_2_size_reg[4]_19\ : out STD_LOGIC;
    \snake_2_size_reg[5]_24\ : out STD_LOGIC;
    \snake_2_size_reg[5]_25\ : out STD_LOGIC;
    \snake_2_size_reg[2]_13\ : out STD_LOGIC;
    snake_1_dead_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    snake_2_dead_reg_0 : in STD_LOGIC;
    food_valid_1_reg_0 : in STD_LOGIC;
    go_signal : in STD_LOGIC;
    food_received_1 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    new_food_y1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_food_y2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_food_x1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    new_food_x2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    food_valid_2_reg_0 : in STD_LOGIC;
    food_received_2 : in STD_LOGIC;
    food_valid_1_i_6_0 : in STD_LOGIC;
    \snake_1_size[5]_i_15_0\ : in STD_LOGIC;
    \temp_food_y[30][6]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_y[29][6]_i_11_0\ : in STD_LOGIC;
    \temp_food_x_reg[10][0]_0\ : in STD_LOGIC;
    \temp_food_y[0][5]_i_4_0\ : in STD_LOGIC;
    \temp_food_y[7][6]_i_4_0\ : in STD_LOGIC;
    \temp_food_y[30][6]_i_3_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y[14][6]_i_12_0\ : in STD_LOGIC;
    \temp_food_y[6][6]_i_12_0\ : in STD_LOGIC;
    \temp_food_y[6][6]_i_12_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_607\ : in STD_LOGIC;
    \temp_food_y[10][6]_i_11_0\ : in STD_LOGIC;
    \temp_food_x_reg[30][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[12][0]_0\ : in STD_LOGIC;
    food_valid_1_i_79_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \temp_food_y[25][6]_i_3_0\ : in STD_LOGIC;
    \temp_food_y[23][6]_i_3_0\ : in STD_LOGIC;
    \temp_food_y[8][6]_i_3_0\ : in STD_LOGIC;
    \temp_food_y[30][6]_i_11_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \temp_food_y[30][6]_i_11_1\ : in STD_LOGIC;
    \snake_2_size_reg[5]_26\ : in STD_LOGIC;
    \temp_food_x_reg[31][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[31][0]_1\ : in STD_LOGIC;
    \temp_food_y[14][6]_i_3_0\ : in STD_LOGIC;
    \temp_food_y[1][4]_i_3_0\ : in STD_LOGIC;
    food_valid_1_i_2_0 : in STD_LOGIC;
    food_valid_1_i_12_0 : in STD_LOGIC;
    \snake_1_size[5]_i_15_1\ : in STD_LOGIC;
    \temp_food_y[25][6]_i_3_1\ : in STD_LOGIC;
    food_valid_1_i_47_0 : in STD_LOGIC;
    \temp_food_y[9][6]_i_3_0\ : in STD_LOGIC;
    \temp_food_x_reg[6][3]_0\ : in STD_LOGIC;
    food_valid_1_i_58_0 : in STD_LOGIC;
    food_valid_1_i_58_1 : in STD_LOGIC;
    \temp_food_x_reg[5][6]_0\ : in STD_LOGIC;
    \temp_food_x_reg[5][6]_1\ : in STD_LOGIC;
    \temp_food_x_reg[4][1]_0\ : in STD_LOGIC;
    \temp_food_x_reg[6][4]_0\ : in STD_LOGIC;
    \temp_food_x_reg[19][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[29][2]_0\ : in STD_LOGIC;
    \temp_food_x_reg[8][2]_0\ : in STD_LOGIC;
    \temp_food_x_reg[23][1]_0\ : in STD_LOGIC;
    \temp_food_x_reg[13][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[8][2]_1\ : in STD_LOGIC;
    \temp_food_x_reg[29][2]_1\ : in STD_LOGIC;
    \temp_food_x_reg[9][3]_0\ : in STD_LOGIC;
    \temp_food_y_reg[1][6]_1\ : in STD_LOGIC;
    \temp_food_y_reg[1][6]_2\ : in STD_LOGIC;
    \temp_food_y_reg[1][6]_3\ : in STD_LOGIC;
    \temp_food_x_reg[3][1]_0\ : in STD_LOGIC;
    \temp_food_y[18][6]_i_6_0\ : in STD_LOGIC;
    \temp_food_x_reg[11][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[4][1]_1\ : in STD_LOGIC;
    \temp_food_x_reg[12][0]_1\ : in STD_LOGIC;
    \temp_food_y[7][6]_i_4_1\ : in STD_LOGIC;
    \temp_food_x_reg[26][2]_0\ : in STD_LOGIC;
    \temp_food_x_reg[0][1]_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_581\ : in STD_LOGIC;
    \temp_food_y[0][5]_i_3_0\ : in STD_LOGIC;
    \temp_food_x_reg[19][0]_1\ : in STD_LOGIC;
    \temp_food_x_reg[25][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[20][1]_0\ : in STD_LOGIC;
    \temp_food_x_reg[28][2]_0\ : in STD_LOGIC;
    \temp_food_x_reg[27][0]_0\ : in STD_LOGIC;
    food_valid_1_i_75_0 : in STD_LOGIC;
    \temp_food_x_reg[16][4]_0\ : in STD_LOGIC;
    \temp_food_x_reg[24][2]_0\ : in STD_LOGIC;
    \temp_food_x_reg[9][4]_0\ : in STD_LOGIC;
    \temp_food_x_reg[17][4]_0\ : in STD_LOGIC;
    \temp_food_x_reg[12][0]_2\ : in STD_LOGIC;
    \temp_food_y[10][6]_i_11_1\ : in STD_LOGIC;
    \temp_food_y[10][6]_i_11_2\ : in STD_LOGIC;
    \temp_food_x_reg[0][1]_1\ : in STD_LOGIC;
    \temp_food_x_reg[0][1]_2\ : in STD_LOGIC;
    \temp_food_x_reg[0][1]_3\ : in STD_LOGIC;
    snake_1_dead_i_4 : in STD_LOGIC;
    snake_1_dead_i_4_0 : in STD_LOGIC;
    \snake_2_size[5]_i_75\ : in STD_LOGIC;
    \snake_2_size[5]_i_75_0\ : in STD_LOGIC;
    snake_2_x_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \snake_1_size[5]_i_587\ : in STD_LOGIC;
    \snake_1_size[5]_i_67\ : in STD_LOGIC;
    \snake_1_size[5]_i_67_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_67_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_60\ : in STD_LOGIC;
    \snake_2_size[5]_i_60_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_110\ : in STD_LOGIC;
    \snake_1_size[5]_i_110_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_125\ : in STD_LOGIC;
    \snake_2_size[5]_i_100\ : in STD_LOGIC;
    \snake_2_size[5]_i_100_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_147\ : in STD_LOGIC;
    \snake_1_size[5]_i_147_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_86\ : in STD_LOGIC;
    \snake_2_size[5]_i_86_0\ : in STD_LOGIC;
    snake_2_y_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \snake_2_size[5]_i_332\ : in STD_LOGIC;
    \snake_2_size[5]_i_332_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_333\ : in STD_LOGIC;
    \snake_2_size[5]_i_333_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_133\ : in STD_LOGIC;
    \snake_2_size[5]_i_133_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_545\ : in STD_LOGIC;
    \snake_2_size[5]_i_545_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_232\ : in STD_LOGIC;
    snake_1_x_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \snake_1_size[5]_i_89\ : in STD_LOGIC;
    \snake_1_size[5]_i_89_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_334\ : in STD_LOGIC;
    \snake_1_size[5]_i_334_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_383\ : in STD_LOGIC;
    \snake_2_size[5]_i_383_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_100_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_100_2\ : in STD_LOGIC;
    \snake_2_size[5]_i_482\ : in STD_LOGIC;
    \snake_2_size[5]_i_482_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_482_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_54\ : in STD_LOGIC;
    \snake_1_size[5]_i_54_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_169\ : in STD_LOGIC;
    \snake_1_size[5]_i_240\ : in STD_LOGIC;
    \snake_1_size[5]_i_240_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_68\ : in STD_LOGIC;
    \snake_1_size[5]_i_68_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_718\ : in STD_LOGIC;
    \snake_2_size[5]_i_718_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_641\ : in STD_LOGIC;
    \snake_2_size[5]_i_477\ : in STD_LOGIC;
    \snake_2_size[5]_i_477_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_333_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_333_2\ : in STD_LOGIC;
    \snake_2_size[5]_i_61\ : in STD_LOGIC;
    \snake_2_size[5]_i_61_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_154\ : in STD_LOGIC;
    \snake_1_size[5]_i_154_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_55\ : in STD_LOGIC;
    \snake_1_size[5]_i_69\ : in STD_LOGIC;
    \snake_1_size[5]_i_69_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_334\ : in STD_LOGIC;
    \snake_2_size[5]_i_334_0\ : in STD_LOGIC;
    snake_1_y_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_1_size[5]_i_970\ : in STD_LOGIC;
    \snake_1_size[5]_i_199\ : in STD_LOGIC;
    \snake_1_size[5]_i_199_0\ : in STD_LOGIC;
    \temp_food_y_reg[22][2]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_y_reg[22][1]_0\ : in STD_LOGIC;
    \temp_food_y_reg[22][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[22][6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_food_x_reg[22][7]_1\ : in STD_LOGIC;
    \temp_food_x_reg[22][4]_0\ : in STD_LOGIC;
    \temp_food_x_reg[22][2]_0\ : in STD_LOGIC;
    \temp_food_x_reg[22][1]_0\ : in STD_LOGIC;
    \temp_food_y_reg[24][0]_0\ : in STD_LOGIC;
    \temp_food_y_reg[24][6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \temp_food_y_reg[24][1]_0\ : in STD_LOGIC;
    \temp_food_x_reg[24][6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[24][7]_1\ : in STD_LOGIC;
    \temp_food_x_reg[24][4]_0\ : in STD_LOGIC;
    \temp_food_x_reg[24][1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_2_size_reg[5]_27\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_collision;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_collision is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal food_valid_1_i_10_n_0 : STD_LOGIC;
  signal food_valid_1_i_11_n_0 : STD_LOGIC;
  signal food_valid_1_i_12_n_0 : STD_LOGIC;
  signal food_valid_1_i_13_n_0 : STD_LOGIC;
  signal food_valid_1_i_14_n_0 : STD_LOGIC;
  signal food_valid_1_i_15_n_0 : STD_LOGIC;
  signal food_valid_1_i_16_n_0 : STD_LOGIC;
  signal food_valid_1_i_17_n_0 : STD_LOGIC;
  signal food_valid_1_i_18_n_0 : STD_LOGIC;
  signal food_valid_1_i_19_n_0 : STD_LOGIC;
  signal food_valid_1_i_21_n_0 : STD_LOGIC;
  signal food_valid_1_i_22_n_0 : STD_LOGIC;
  signal food_valid_1_i_23_n_0 : STD_LOGIC;
  signal food_valid_1_i_24_n_0 : STD_LOGIC;
  signal food_valid_1_i_25_n_0 : STD_LOGIC;
  signal food_valid_1_i_26_n_0 : STD_LOGIC;
  signal food_valid_1_i_27_n_0 : STD_LOGIC;
  signal food_valid_1_i_29_n_0 : STD_LOGIC;
  signal food_valid_1_i_30_n_0 : STD_LOGIC;
  signal food_valid_1_i_31_n_0 : STD_LOGIC;
  signal food_valid_1_i_32_n_0 : STD_LOGIC;
  signal food_valid_1_i_33_n_0 : STD_LOGIC;
  signal food_valid_1_i_34_n_0 : STD_LOGIC;
  signal food_valid_1_i_35_n_0 : STD_LOGIC;
  signal food_valid_1_i_36_n_0 : STD_LOGIC;
  signal food_valid_1_i_37_n_0 : STD_LOGIC;
  signal food_valid_1_i_38_n_0 : STD_LOGIC;
  signal food_valid_1_i_40_n_0 : STD_LOGIC;
  signal food_valid_1_i_41_n_0 : STD_LOGIC;
  signal food_valid_1_i_42_n_0 : STD_LOGIC;
  signal food_valid_1_i_43_n_0 : STD_LOGIC;
  signal food_valid_1_i_44_n_0 : STD_LOGIC;
  signal food_valid_1_i_45_n_0 : STD_LOGIC;
  signal food_valid_1_i_46_n_0 : STD_LOGIC;
  signal food_valid_1_i_47_n_0 : STD_LOGIC;
  signal food_valid_1_i_48_n_0 : STD_LOGIC;
  signal food_valid_1_i_49_n_0 : STD_LOGIC;
  signal food_valid_1_i_50_n_0 : STD_LOGIC;
  signal food_valid_1_i_51_n_0 : STD_LOGIC;
  signal food_valid_1_i_52_n_0 : STD_LOGIC;
  signal food_valid_1_i_53_n_0 : STD_LOGIC;
  signal food_valid_1_i_54_n_0 : STD_LOGIC;
  signal food_valid_1_i_55_n_0 : STD_LOGIC;
  signal food_valid_1_i_56_n_0 : STD_LOGIC;
  signal food_valid_1_i_57_n_0 : STD_LOGIC;
  signal food_valid_1_i_58_n_0 : STD_LOGIC;
  signal food_valid_1_i_60_n_0 : STD_LOGIC;
  signal food_valid_1_i_61_n_0 : STD_LOGIC;
  signal food_valid_1_i_62_n_0 : STD_LOGIC;
  signal food_valid_1_i_63_n_0 : STD_LOGIC;
  signal food_valid_1_i_64_n_0 : STD_LOGIC;
  signal food_valid_1_i_65_n_0 : STD_LOGIC;
  signal food_valid_1_i_66_n_0 : STD_LOGIC;
  signal food_valid_1_i_67_n_0 : STD_LOGIC;
  signal food_valid_1_i_68_n_0 : STD_LOGIC;
  signal food_valid_1_i_69_n_0 : STD_LOGIC;
  signal food_valid_1_i_70_n_0 : STD_LOGIC;
  signal food_valid_1_i_71_n_0 : STD_LOGIC;
  signal food_valid_1_i_73_n_0 : STD_LOGIC;
  signal food_valid_1_i_75_n_0 : STD_LOGIC;
  signal food_valid_1_i_76_n_0 : STD_LOGIC;
  signal food_valid_1_i_77_n_0 : STD_LOGIC;
  signal food_valid_1_i_78_n_0 : STD_LOGIC;
  signal food_valid_1_i_79_n_0 : STD_LOGIC;
  signal food_valid_1_i_7_n_0 : STD_LOGIC;
  signal food_valid_1_i_80_n_0 : STD_LOGIC;
  signal food_valid_1_i_81_n_0 : STD_LOGIC;
  signal food_valid_1_i_8_n_0 : STD_LOGIC;
  signal food_valid_1_i_9_n_0 : STD_LOGIC;
  signal food_valid_2_i_10_n_0 : STD_LOGIC;
  signal food_valid_2_i_11_n_0 : STD_LOGIC;
  signal food_valid_2_i_12_n_0 : STD_LOGIC;
  signal food_valid_2_i_13_n_0 : STD_LOGIC;
  signal food_valid_2_i_15_n_0 : STD_LOGIC;
  signal food_valid_2_i_16_n_0 : STD_LOGIC;
  signal food_valid_2_i_17_n_0 : STD_LOGIC;
  signal food_valid_2_i_18_n_0 : STD_LOGIC;
  signal food_valid_2_i_19_n_0 : STD_LOGIC;
  signal food_valid_2_i_1_n_0 : STD_LOGIC;
  signal food_valid_2_i_20_n_0 : STD_LOGIC;
  signal food_valid_2_i_21_n_0 : STD_LOGIC;
  signal food_valid_2_i_2_n_0 : STD_LOGIC;
  signal food_valid_2_i_3_n_0 : STD_LOGIC;
  signal food_valid_2_i_4_n_0 : STD_LOGIC;
  signal food_valid_2_i_5_n_0 : STD_LOGIC;
  signal food_valid_2_i_6_n_0 : STD_LOGIC;
  signal food_valid_2_i_7_n_0 : STD_LOGIC;
  signal food_valid_2_i_8_n_0 : STD_LOGIC;
  signal food_valid_2_i_9_n_0 : STD_LOGIC;
  signal \^food_valid_2_out\ : STD_LOGIC;
  signal \^go_signal_0\ : STD_LOGIC;
  signal \^snake_1_dead_out\ : STD_LOGIC;
  signal \snake_1_size[0]_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_size[1]_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_size[2]_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_size[3]_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_size[4]_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_14_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_15_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_24_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_25_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_26_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_3_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_48_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_49_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_7_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_876_n_0\ : STD_LOGIC;
  signal \^snake_1_size_reg[2]_6\ : STD_LOGIC;
  signal \^snake_1_size_reg[2]_7\ : STD_LOGIC;
  signal \^snake_1_size_reg[4]_2\ : STD_LOGIC;
  signal \^snake_1_size_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^snake_1_size_reg[5]_12\ : STD_LOGIC;
  signal \^snake_1_size_reg[5]_23\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][2]_rep\ : STD_LOGIC;
  signal \^snake_2_dead_out\ : STD_LOGIC;
  signal \snake_2_size[0]_i_1_n_0\ : STD_LOGIC;
  signal \snake_2_size[1]_i_1_n_0\ : STD_LOGIC;
  signal \snake_2_size[2]_i_1_n_0\ : STD_LOGIC;
  signal \snake_2_size[3]_i_1_n_0\ : STD_LOGIC;
  signal \snake_2_size[4]_i_1_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_14_n_0\ : STD_LOGIC;
  signal \^snake_2_size[5]_i_15_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_15_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_17_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_18_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_19_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_2_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_748_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_9_n_0\ : STD_LOGIC;
  signal \^snake_2_size_reg[0]_6\ : STD_LOGIC;
  signal \^snake_2_size_reg[2]_4\ : STD_LOGIC;
  signal \^snake_2_size_reg[2]_5\ : STD_LOGIC;
  signal \^snake_2_size_reg[2]_8\ : STD_LOGIC;
  signal \^snake_2_size_reg[3]_7\ : STD_LOGIC;
  signal \^snake_2_size_reg[4]_4\ : STD_LOGIC;
  signal \^snake_2_size_reg[5]_10\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][2]_rep_0\ : STD_LOGIC;
  signal temp_food_x : STD_LOGIC;
  signal \temp_food_x[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[10][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[10][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[10][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[10][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[10][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[10][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[10][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[10][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[11][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[11][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[11][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[11][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[11][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[11][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[11][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[11][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[12][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[12][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[12][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[12][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[12][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[12][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[12][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[12][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[13][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[13][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[13][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[13][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[13][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[13][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[13][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[13][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[14][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[14][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[14][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[14][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[14][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[14][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[14][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[14][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[15][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[15][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[15][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[15][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[15][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[15][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[15][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[15][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[16][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[16][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[16][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[16][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[16][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[16][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[16][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[16][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[17][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[17][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[17][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[17][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[17][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[17][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[17][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[17][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[18][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[18][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[18][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[18][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[18][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[18][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[18][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[18][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[19][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[19][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[19][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[19][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[19][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[19][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[19][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[19][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[20][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[20][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[20][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[20][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[20][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[20][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[20][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[20][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[21][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[21][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[21][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[21][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[21][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[21][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[21][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[21][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[23][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[23][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[23][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[23][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[23][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[23][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[23][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[23][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[25][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[25][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[25][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[25][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[25][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[25][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[25][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[25][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[26][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[26][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[26][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[26][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[26][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[26][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[26][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[26][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[27][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[27][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[27][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[27][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[27][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[27][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[27][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[27][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[28][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[28][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[28][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[28][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[28][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[28][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[28][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[28][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[29][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[29][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[29][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[29][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[29][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[29][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[29][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[29][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[30][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[30][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[30][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[30][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[30][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[30][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[30][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[30][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[31][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[31][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[31][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[31][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[31][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[31][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[31][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[31][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[7][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[7][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[7][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[7][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[8][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[8][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[8][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[8][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[8][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[8][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[8][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[8][7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[9][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[9][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[9][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[9][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[9][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[9][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[9][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_x[9][7]_i_1_n_0\ : STD_LOGIC;
  signal \^temp_food_x_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[0]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[10]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^temp_food_x_reg[11][7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[11]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^temp_food_x_reg[12][7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[12]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^temp_food_x_reg[13][7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[13]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[14]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[15]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^temp_food_x_reg[16][7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[16]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^temp_food_x_reg[17][7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[17]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[18]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[19]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^temp_food_x_reg[1][5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[1]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^temp_food_x_reg[20][7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[20]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[21]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^temp_food_x_reg[22][7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \temp_food_x_reg[22]__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^temp_food_x_reg[23][7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[23]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^temp_food_x_reg[24][7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \temp_food_x_reg[24]__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^temp_food_x_reg[25][5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[25]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^temp_food_x_reg[26][7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[26]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^temp_food_x_reg[27][5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[27]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^temp_food_x_reg[28][7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[28]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^temp_food_x_reg[29][5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[29]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[2]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[30]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[31]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^temp_food_x_reg[3][7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[3]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \temp_food_x_reg[4]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^temp_food_x_reg[5]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^temp_food_x_reg[6][7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \temp_food_x_reg[6]__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[7]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^temp_food_x_reg[8][7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_x_reg[8]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^temp_food_x_reg[9]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_y[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][5]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][4]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[31][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_14_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_15_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_16_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_17_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_9_n_0\ : STD_LOGIC;
  signal \^temp_food_y_reg[0][6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \temp_food_y_reg[0]__0\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \temp_food_y_reg[10]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[11]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^temp_food_y_reg[12][5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_y_reg[12]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[13]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[14]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[15]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[16]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[17]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[18]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[19]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^temp_food_y_reg[1][3]_0\ : STD_LOGIC;
  signal \^temp_food_y_reg[1][6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \temp_food_y_reg[1]__0\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \temp_food_y_reg[20]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[21]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^temp_food_y_reg[22][2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^temp_food_y_reg[22][5]_0\ : STD_LOGIC;
  signal \temp_food_y_reg[22]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[23]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^temp_food_y_reg[24][2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^temp_food_y_reg[24][5]_0\ : STD_LOGIC;
  signal \temp_food_y_reg[24]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[25]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[26]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[27]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[28]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[29]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[2]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^temp_food_y_reg[30][2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_y_reg[30]__0\ : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \temp_food_y_reg[31]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[3]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[4]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^temp_food_y_reg[5][2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^temp_food_y_reg[5][5]_0\ : STD_LOGIC;
  signal \temp_food_y_reg[5]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^temp_food_y_reg[6][2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \temp_food_y_reg[6]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^temp_food_y_reg[7][3]_0\ : STD_LOGIC;
  signal \temp_food_y_reg[7]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[8]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^temp_food_y_reg[9][6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \temp_food_y_reg[9]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of food_valid_1_i_10 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of food_valid_1_i_11 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of food_valid_1_i_18 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of food_valid_1_i_21 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of food_valid_1_i_3 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of food_valid_1_i_31 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of food_valid_1_i_33 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of food_valid_1_i_34 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of food_valid_1_i_35 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of food_valid_1_i_4 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of food_valid_1_i_40 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of food_valid_1_i_41 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of food_valid_1_i_44 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of food_valid_1_i_45 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of food_valid_1_i_46 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of food_valid_1_i_48 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of food_valid_1_i_49 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of food_valid_1_i_5 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of food_valid_1_i_50 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of food_valid_1_i_52 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of food_valid_1_i_53 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of food_valid_1_i_54 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of food_valid_1_i_55 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of food_valid_1_i_56 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of food_valid_1_i_61 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of food_valid_1_i_62 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of food_valid_1_i_63 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of food_valid_1_i_64 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of food_valid_1_i_65 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of food_valid_1_i_66 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of food_valid_1_i_67 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of food_valid_1_i_7 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of food_valid_1_i_70 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of food_valid_1_i_71 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of food_valid_1_i_73 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of food_valid_1_i_76 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of food_valid_1_i_8 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of food_valid_1_i_9 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of food_valid_2_i_17 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of food_valid_2_i_19 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of food_valid_2_i_20 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of food_valid_2_i_21 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of food_valid_2_i_4 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \snake_1_size[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \snake_1_size[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \snake_1_size[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \snake_1_size[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \snake_1_size[4]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_1000\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_1083\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_1160\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_1184\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_128\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_143\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_144\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_162\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_163\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_165\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_177\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_206\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_24\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_25\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_260\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_288\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_306\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_312\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_313\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_321\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_327\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_337\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_347\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_363\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_402\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_406\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_41\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_419\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_426\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_436\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_48\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_486\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_49\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_490\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_530\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_621\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_781\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_803\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_876\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_919\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_935\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_953\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_960\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_979\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \snake_1_x[63][7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \snake_2_size[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \snake_2_size[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \snake_2_size[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \snake_2_size[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_1029\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_1142\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_117\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_1207\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_123\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_13\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_132\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_17\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_18\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_19\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_197\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_219\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_228\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_286\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_300\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_358\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_359\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_408\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_454\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_459\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_474\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_492\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_496\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_505\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_506\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_522\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_527\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_531\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_536\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_552\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_671\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_748\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_775\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_823\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_9\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_917\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_921\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_928\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_946\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_989\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \snake_2_x[63][7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \temp_food_x[14][1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \temp_food_x[14][6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \temp_food_x[16][4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \temp_food_x[16][5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \temp_food_x[1][4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \temp_food_x[23][7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \temp_food_x[29][7]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \temp_food_x[2][2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \temp_food_x[30][0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \temp_food_x[30][1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \temp_food_x[30][2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \temp_food_x[30][3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \temp_food_x[30][4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \temp_food_x[30][5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \temp_food_x[30][6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \temp_food_x[30][7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \temp_food_x[31][0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \temp_food_x[31][1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \temp_food_x[31][2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \temp_food_x[31][3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \temp_food_x[31][4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \temp_food_x[31][5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \temp_food_x[31][6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \temp_food_x[31][7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \temp_food_x[9][4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \temp_food_y[0][5]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \temp_food_y[23][4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \temp_food_y[28][5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \temp_food_y[29][0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \temp_food_y[30][0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \temp_food_y[30][1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \temp_food_y[30][2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \temp_food_y[30][3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \temp_food_y[30][4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \temp_food_y[30][5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \temp_food_y[30][6]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \temp_food_y[31][0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \temp_food_y[31][1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \temp_food_y[31][3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \temp_food_y[31][4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \temp_food_y[31][5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \temp_food_y[31][6]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \temp_food_y[4][4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \temp_food_y[5][2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \temp_food_y[6][2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \temp_food_y[7][0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \temp_food_y[7][1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \temp_food_y[8][5]_i_1\ : label is "soft_lutpair61";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  food_valid_2_out <= \^food_valid_2_out\;
  go_signal_0 <= \^go_signal_0\;
  snake_1_dead_out <= \^snake_1_dead_out\;
  \snake_1_size_reg[2]_6\ <= \^snake_1_size_reg[2]_6\;
  \snake_1_size_reg[2]_7\ <= \^snake_1_size_reg[2]_7\;
  \snake_1_size_reg[4]_2\ <= \^snake_1_size_reg[4]_2\;
  \snake_1_size_reg[5]_0\(5 downto 0) <= \^snake_1_size_reg[5]_0\(5 downto 0);
  \snake_1_size_reg[5]_12\ <= \^snake_1_size_reg[5]_12\;
  \snake_1_size_reg[5]_23\ <= \^snake_1_size_reg[5]_23\;
  \snake_1_y_reg[0][2]_rep\ <= \^snake_1_y_reg[0][2]_rep\;
  snake_2_dead_out <= \^snake_2_dead_out\;
  \snake_2_size[5]_i_15_0\ <= \^snake_2_size[5]_i_15_0\;
  \snake_2_size_reg[0]_6\ <= \^snake_2_size_reg[0]_6\;
  \snake_2_size_reg[2]_4\ <= \^snake_2_size_reg[2]_4\;
  \snake_2_size_reg[2]_5\ <= \^snake_2_size_reg[2]_5\;
  \snake_2_size_reg[2]_8\ <= \^snake_2_size_reg[2]_8\;
  \snake_2_size_reg[3]_7\ <= \^snake_2_size_reg[3]_7\;
  \snake_2_size_reg[4]_4\ <= \^snake_2_size_reg[4]_4\;
  \snake_2_size_reg[5]_10\ <= \^snake_2_size_reg[5]_10\;
  \snake_2_y_reg[0][2]_rep_0\ <= \^snake_2_y_reg[0][2]_rep_0\;
  \temp_food_x_reg[0][7]_0\(5 downto 0) <= \^temp_food_x_reg[0][7]_0\(5 downto 0);
  \temp_food_x_reg[11][7]_0\(2 downto 0) <= \^temp_food_x_reg[11][7]_0\(2 downto 0);
  \temp_food_x_reg[12][7]_0\(2 downto 0) <= \^temp_food_x_reg[12][7]_0\(2 downto 0);
  \temp_food_x_reg[13][7]_0\(2 downto 0) <= \^temp_food_x_reg[13][7]_0\(2 downto 0);
  \temp_food_x_reg[16][7]_0\(2 downto 0) <= \^temp_food_x_reg[16][7]_0\(2 downto 0);
  \temp_food_x_reg[17][7]_0\(2 downto 0) <= \^temp_food_x_reg[17][7]_0\(2 downto 0);
  \temp_food_x_reg[1][5]_0\(2 downto 0) <= \^temp_food_x_reg[1][5]_0\(2 downto 0);
  \temp_food_x_reg[20][7]_0\(2 downto 0) <= \^temp_food_x_reg[20][7]_0\(2 downto 0);
  \temp_food_x_reg[22][7]_0\(4 downto 0) <= \^temp_food_x_reg[22][7]_0\(4 downto 0);
  \temp_food_x_reg[23][7]_0\(2 downto 0) <= \^temp_food_x_reg[23][7]_0\(2 downto 0);
  \temp_food_x_reg[24][7]_0\(4 downto 0) <= \^temp_food_x_reg[24][7]_0\(4 downto 0);
  \temp_food_x_reg[25][5]_0\(2 downto 0) <= \^temp_food_x_reg[25][5]_0\(2 downto 0);
  \temp_food_x_reg[26][7]_0\(2 downto 0) <= \^temp_food_x_reg[26][7]_0\(2 downto 0);
  \temp_food_x_reg[27][5]_0\(2 downto 0) <= \^temp_food_x_reg[27][5]_0\(2 downto 0);
  \temp_food_x_reg[28][7]_0\(2 downto 0) <= \^temp_food_x_reg[28][7]_0\(2 downto 0);
  \temp_food_x_reg[29][5]_0\(2 downto 0) <= \^temp_food_x_reg[29][5]_0\(2 downto 0);
  \temp_food_x_reg[3][7]_0\(5 downto 0) <= \^temp_food_x_reg[3][7]_0\(5 downto 0);
  \temp_food_x_reg[5]__0\(7 downto 0) <= \^temp_food_x_reg[5]__0\(7 downto 0);
  \temp_food_x_reg[6][7]_0\(4 downto 0) <= \^temp_food_x_reg[6][7]_0\(4 downto 0);
  \temp_food_x_reg[8][7]_0\(2 downto 0) <= \^temp_food_x_reg[8][7]_0\(2 downto 0);
  \temp_food_x_reg[9]__0\(7 downto 0) <= \^temp_food_x_reg[9]__0\(7 downto 0);
  \temp_food_y_reg[0][6]_0\(3 downto 0) <= \^temp_food_y_reg[0][6]_0\(3 downto 0);
  \temp_food_y_reg[12][5]_0\(2 downto 0) <= \^temp_food_y_reg[12][5]_0\(2 downto 0);
  \temp_food_y_reg[1][3]_0\ <= \^temp_food_y_reg[1][3]_0\;
  \temp_food_y_reg[1][6]_0\(3 downto 0) <= \^temp_food_y_reg[1][6]_0\(3 downto 0);
  \temp_food_y_reg[22][2]_0\(0) <= \^temp_food_y_reg[22][2]_0\(0);
  \temp_food_y_reg[22][5]_0\ <= \^temp_food_y_reg[22][5]_0\;
  \temp_food_y_reg[24][2]_0\(0) <= \^temp_food_y_reg[24][2]_0\(0);
  \temp_food_y_reg[24][5]_0\ <= \^temp_food_y_reg[24][5]_0\;
  \temp_food_y_reg[30][2]_0\(2 downto 0) <= \^temp_food_y_reg[30][2]_0\(2 downto 0);
  \temp_food_y_reg[5][2]_0\(0) <= \^temp_food_y_reg[5][2]_0\(0);
  \temp_food_y_reg[5][5]_0\ <= \^temp_food_y_reg[5][5]_0\;
  \temp_food_y_reg[6][2]_0\(0) <= \^temp_food_y_reg[6][2]_0\(0);
  \temp_food_y_reg[7][3]_0\ <= \^temp_food_y_reg[7][3]_0\;
  \temp_food_y_reg[9][6]_0\(3 downto 0) <= \^temp_food_y_reg[9][6]_0\(3 downto 0);
food_valid_1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[28][6]_i_4_n_0\,
      O => food_valid_1_i_10_n_0
    );
food_valid_1_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0C0E0"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => \temp_food_y[28][6]_i_3_n_0\,
      I2 => go_signal,
      I3 => food_received_1,
      I4 => \temp_food_y[27][6]_i_4_n_0\,
      O => food_valid_1_i_11_n_0
    );
food_valid_1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454544"
    )
        port map (
      I0 => food_valid_1_i_18_n_0,
      I1 => food_valid_1_i_19_n_0,
      I2 => food_valid_1_i_2_0,
      I3 => food_valid_1_i_21_n_0,
      I4 => food_valid_1_i_22_n_0,
      I5 => food_valid_1_i_23_n_0,
      O => food_valid_1_i_12_n_0
    );
food_valid_1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => food_valid_1_i_24_n_0,
      I1 => food_valid_1_i_25_n_0,
      I2 => food_valid_1_i_26_n_0,
      I3 => food_valid_1_i_27_n_0,
      I4 => food_valid_1_i_6_0,
      I5 => food_valid_1_i_29_n_0,
      O => food_valid_1_i_13_n_0
    );
food_valid_1_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F770F00FFFF0F00"
    )
        port map (
      I0 => \^temp_food_y_reg[24][5]_0\,
      I1 => \temp_food_y[7][6]_i_4_n_0\,
      I2 => \temp_food_y[2][6]_i_3_n_0\,
      I3 => go_signal,
      I4 => food_received_1,
      I5 => \temp_food_y[13][6]_i_4_n_0\,
      O => food_valid_1_i_14_n_0
    );
food_valid_1_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAFA30F030F0"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => \temp_food_y[14][6]_i_4_n_0\,
      I2 => food_received_1,
      I3 => \^temp_food_y_reg[22][5]_0\,
      I4 => \temp_food_y[15][6]_i_3_n_0\,
      I5 => go_signal,
      O => food_valid_1_i_15_n_0
    );
food_valid_1_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => food_valid_1_i_30_n_0,
      I1 => go_signal,
      I2 => \temp_food_y[9][6]_i_3_n_0\,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => food_received_1,
      I5 => food_valid_1_i_31_n_0,
      O => food_valid_1_i_16_n_0
    );
food_valid_1_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => food_valid_1_i_32_n_0,
      I1 => food_valid_1_i_33_n_0,
      I2 => go_signal,
      I3 => food_valid_1_i_34_n_0,
      I4 => food_valid_1_i_18_n_0,
      I5 => food_valid_1_i_35_n_0,
      O => food_valid_1_i_17_n_0
    );
food_valid_1_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => go_signal,
      I1 => \temp_food_y[25][6]_i_3_n_0\,
      I2 => \temp_food_y[26][6]_i_3_n_0\,
      O => food_valid_1_i_18_n_0
    );
food_valid_1_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \^temp_food_y_reg[24][5]_0\,
      O => food_valid_1_i_19_n_0
    );
food_valid_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABABABBBABB"
    )
        port map (
      I0 => food_valid_1_i_7_n_0,
      I1 => food_valid_1_i_8_n_0,
      I2 => food_valid_1_i_9_n_0,
      I3 => food_valid_1_i_10_n_0,
      I4 => food_valid_1_i_11_n_0,
      I5 => food_valid_1_i_12_n_0,
      O => go_signal_1
    );
food_valid_1_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[23][6]_i_4_n_0\,
      O => food_valid_1_i_21_n_0
    );
food_valid_1_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F1"
    )
        port map (
      I0 => food_valid_1_i_36_n_0,
      I1 => food_valid_1_i_37_n_0,
      I2 => food_valid_1_i_38_n_0,
      I3 => food_valid_1_i_12_0,
      I4 => food_valid_1_i_40_n_0,
      I5 => food_valid_1_i_41_n_0,
      O => food_valid_1_i_22_n_0
    );
food_valid_1_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777700007FFF0000"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_4_n_0\,
      I1 => \temp_food_y[27][6]_i_4_n_0\,
      I2 => \temp_food_y[26][6]_i_3_n_0\,
      I3 => go_signal,
      I4 => food_received_1,
      I5 => \temp_food_y[25][6]_i_4_n_0\,
      O => food_valid_1_i_23_n_0
    );
food_valid_1_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2FFA2FFA2FFA2"
    )
        port map (
      I0 => go_signal,
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => \temp_food_y[8][6]_i_3_n_0\,
      I3 => food_received_1,
      I4 => food_valid_2_i_6_n_0,
      I5 => \temp_food_y[16][6]_i_4_n_0\,
      O => food_valid_1_i_24_n_0
    );
food_valid_1_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FF88FF88FF88"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => go_signal,
      I2 => \temp_food_x_reg[9][3]_0\,
      I3 => food_received_1,
      I4 => \temp_food_y[25][6]_i_4_n_0\,
      I5 => \^temp_food_y_reg[1][3]_0\,
      O => food_valid_1_i_25_n_0
    );
food_valid_1_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFAAFFAA"
    )
        port map (
      I0 => food_valid_1_i_42_n_0,
      I1 => \temp_food_y[11][6]_i_4_n_0\,
      I2 => \temp_food_y[17][6]_i_4_n_0\,
      I3 => food_received_1,
      I4 => \temp_food_y[4][6]_i_4_n_0\,
      I5 => food_valid_1_i_7_n_0,
      O => food_valid_1_i_26_n_0
    );
food_valid_1_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CFF0CAE0CFF0C"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => food_received_1,
      I2 => \temp_food_y[29][6]_i_4_n_0\,
      I3 => go_signal,
      I4 => \temp_food_y[4][6]_i_3_n_0\,
      I5 => \temp_food_y[6][6]_i_3_n_0\,
      O => food_valid_1_i_27_n_0
    );
food_valid_1_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFFAFFFAFFFA"
    )
        port map (
      I0 => food_valid_1_i_43_n_0,
      I1 => \temp_food_y[8][6]_i_4_n_0\,
      I2 => food_received_1,
      I3 => \^go_signal_0\,
      I4 => \temp_food_y[28][6]_i_4_n_0\,
      I5 => \temp_food_y[23][6]_i_4_n_0\,
      O => food_valid_1_i_29_n_0
    );
food_valid_1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      O => food_received_1_0
    );
food_valid_1_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D5D500D5D5D5"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[10][6]_i_4_n_0\,
      I2 => \temp_food_y[0][5]_i_4_n_0\,
      I3 => \temp_food_y[12][6]_i_3_n_0\,
      I4 => go_signal,
      I5 => \temp_food_y[14][6]_i_3_n_0\,
      O => food_valid_1_i_30_n_0
    );
food_valid_1_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => go_signal,
      I2 => \temp_food_y[18][6]_i_3_n_0\,
      O => food_valid_1_i_31_n_0
    );
food_valid_1_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEEE"
    )
        port map (
      I0 => food_valid_1_i_44_n_0,
      I1 => food_received_1,
      I2 => \temp_food_y[3][6]_i_4_n_0\,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => food_valid_1_i_45_n_0,
      I5 => food_valid_1_i_46_n_0,
      O => food_valid_1_i_32_n_0
    );
food_valid_1_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_3_n_0\,
      I1 => \temp_food_y[0][5]_i_3_n_0\,
      O => food_valid_1_i_33_n_0
    );
food_valid_1_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[27][6]_i_4_n_0\,
      I2 => \temp_food_y[26][6]_i_4_n_0\,
      O => food_valid_1_i_34_n_0
    );
food_valid_1_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_4_n_0\,
      I1 => \temp_food_y[19][6]_i_4_n_0\,
      I2 => food_received_1,
      O => food_valid_1_i_35_n_0
    );
food_valid_1_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
        port map (
      I0 => food_valid_1_i_47_n_0,
      I1 => food_valid_1_i_48_n_0,
      I2 => food_valid_1_i_49_n_0,
      I3 => food_valid_1_i_50_n_0,
      I4 => food_valid_1_i_31_n_0,
      I5 => food_valid_1_i_51_n_0,
      O => food_valid_1_i_36_n_0
    );
food_valid_1_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEEEE00000000"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => \temp_food_y[21][6]_i_3_n_0\,
      I2 => food_received_1,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => \temp_food_y[19][6]_i_3_n_0\,
      I5 => go_signal,
      O => food_valid_1_i_37_n_0
    );
food_valid_1_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55007F00"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_4_n_0\,
      I1 => \temp_food_y[21][6]_i_3_n_0\,
      I2 => go_signal,
      I3 => food_received_1,
      I4 => \temp_food_y[20][6]_i_4_n_0\,
      O => food_valid_1_i_38_n_0
    );
food_valid_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[31][6]_i_3_n_0\,
      I1 => go_signal,
      O => \^go_signal_0\
    );
food_valid_1_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \^temp_food_y_reg[22][5]_0\,
      O => food_valid_1_i_40_n_0
    );
food_valid_1_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_41_n_0
    );
food_valid_1_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDF000FFFFF000"
    )
        port map (
      I0 => \temp_food_y[30][6]_i_3_n_0\,
      I1 => \temp_food_y[15][6]_i_4_n_0\,
      I2 => \snake_1_size[5]_i_15_0\,
      I3 => go_signal,
      I4 => food_received_1,
      I5 => \temp_food_y[12][6]_i_4_n_0\,
      O => food_valid_1_i_42_n_0
    );
food_valid_1_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD55FC00FFFFFC00"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_4_n_0\,
      I1 => \temp_food_y[29][6]_i_3_n_0\,
      I2 => \temp_food_y[13][6]_i_3_n_0\,
      I3 => go_signal,
      I4 => food_received_1,
      I5 => \temp_food_x_reg[5][6]_0\,
      O => food_valid_1_i_43_n_0
    );
food_valid_1_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => go_signal,
      I2 => \temp_food_y[28][6]_i_3_n_0\,
      O => food_valid_1_i_44_n_0
    );
food_valid_1_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => go_signal,
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => \temp_food_y[10][6]_i_3_n_0\,
      O => food_valid_1_i_45_n_0
    );
food_valid_1_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => go_signal,
      I1 => \temp_food_y[21][6]_i_3_n_0\,
      I2 => \temp_food_y[20][6]_i_3_n_0\,
      O => food_valid_1_i_46_n_0
    );
food_valid_1_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBABA"
    )
        port map (
      I0 => food_valid_1_i_52_n_0,
      I1 => food_valid_1_i_53_n_0,
      I2 => food_valid_1_i_54_n_0,
      I3 => food_valid_1_i_55_n_0,
      I4 => food_valid_1_i_56_n_0,
      I5 => food_valid_1_i_57_n_0,
      O => food_valid_1_i_47_n_0
    );
food_valid_1_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_4_n_0\,
      I1 => food_received_1,
      O => food_valid_1_i_48_n_0
    );
food_valid_1_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_49_n_0
    );
food_valid_1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => food_valid_2_i_6_n_0,
      O => food_received_1_1
    );
food_valid_1_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[16][6]_i_4_n_0\,
      O => food_valid_1_i_50_n_0
    );
food_valid_1_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777700007FFF0000"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_4_n_0\,
      I1 => \temp_food_y[18][6]_i_4_n_0\,
      I2 => \temp_food_y[18][6]_i_3_n_0\,
      I3 => go_signal,
      I4 => food_received_1,
      I5 => \temp_food_y[17][6]_i_4_n_0\,
      O => food_valid_1_i_51_n_0
    );
food_valid_1_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_52_n_0
    );
food_valid_1_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[14][6]_i_4_n_0\,
      O => food_valid_1_i_53_n_0
    );
food_valid_1_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_54_n_0
    );
food_valid_1_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[13][6]_i_4_n_0\,
      O => food_valid_1_i_55_n_0
    );
food_valid_1_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_56_n_0
    );
food_valid_1_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
        port map (
      I0 => food_valid_1_i_58_n_0,
      I1 => food_valid_1_i_47_0,
      I2 => food_valid_1_i_45_n_0,
      I3 => food_valid_1_i_60_n_0,
      I4 => food_valid_1_i_61_n_0,
      I5 => food_valid_1_i_62_n_0,
      O => food_valid_1_i_57_n_0
    );
food_valid_1_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBABA"
    )
        port map (
      I0 => food_valid_1_i_63_n_0,
      I1 => food_valid_1_i_64_n_0,
      I2 => food_valid_1_i_65_n_0,
      I3 => food_valid_1_i_66_n_0,
      I4 => food_valid_1_i_67_n_0,
      I5 => food_valid_1_i_68_n_0,
      O => food_valid_1_i_58_n_0
    );
food_valid_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => resetn,
      I1 => food_valid_1_i_13_n_0,
      I2 => food_valid_1_i_14_n_0,
      I3 => food_valid_1_i_15_n_0,
      I4 => food_valid_1_i_16_n_0,
      I5 => food_valid_1_i_17_n_0,
      O => food_valid_1142_out
    );
food_valid_1_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500F700"
    )
        port map (
      I0 => \temp_food_y[11][6]_i_4_n_0\,
      I1 => go_signal,
      I2 => \temp_food_y[11][6]_i_3_n_0\,
      I3 => food_received_1,
      I4 => \temp_food_y[10][6]_i_4_n_0\,
      O => food_valid_1_i_60_n_0
    );
food_valid_1_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_61_n_0
    );
food_valid_1_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[12][6]_i_4_n_0\,
      O => food_valid_1_i_62_n_0
    );
food_valid_1_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_63_n_0
    );
food_valid_1_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[8][6]_i_4_n_0\,
      O => food_valid_1_i_64_n_0
    );
food_valid_1_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_65_n_0
    );
food_valid_1_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[7][6]_i_4_n_0\,
      O => food_valid_1_i_66_n_0
    );
food_valid_1_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_signal,
      I1 => \^temp_food_y_reg[7][3]_0\,
      O => food_valid_1_i_67_n_0
    );
food_valid_1_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
        port map (
      I0 => food_valid_1_i_69_n_0,
      I1 => food_valid_1_i_70_n_0,
      I2 => food_valid_1_i_71_n_0,
      I3 => food_valid_1_i_58_0,
      I4 => food_valid_1_i_73_n_0,
      I5 => food_valid_1_i_58_1,
      O => food_valid_1_i_68_n_0
    );
food_valid_1_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBAAFBAAFBAAFB"
    )
        port map (
      I0 => food_valid_1_i_75_n_0,
      I1 => food_valid_1_i_76_n_0,
      I2 => food_valid_1_i_77_n_0,
      I3 => food_received_1,
      I4 => \temp_food_y[3][6]_i_4_n_0\,
      I5 => \^snake_2_y_reg[0][2]_rep_0\,
      O => food_valid_1_i_69_n_0
    );
food_valid_1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[30][6]_i_4_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_7_n_0
    );
food_valid_1_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[4][6]_i_4_n_0\,
      O => food_valid_1_i_70_n_0
    );
food_valid_1_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => go_signal,
      O => food_valid_1_i_71_n_0
    );
food_valid_1_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_73_n_0
    );
food_valid_1_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500007F770000"
    )
        port map (
      I0 => \temp_food_y[4][6]_i_3_n_0\,
      I1 => food_received_1,
      I2 => food_valid_1_i_78_n_0,
      I3 => \temp_food_y[3][6]_i_11_n_0\,
      I4 => go_signal,
      I5 => \temp_food_y[3][6]_i_3_n_0\,
      O => food_valid_1_i_75_n_0
    );
food_valid_1_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \temp_food_y[2][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_76_n_0
    );
food_valid_1_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100FF000000FF00"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_5_n_0\,
      I1 => food_valid_1_i_79_n_0,
      I2 => \temp_food_y[0][5]_i_4_n_0\,
      I3 => go_signal,
      I4 => food_received_1,
      I5 => \^temp_food_y_reg[1][3]_0\,
      O => food_valid_1_i_77_n_0
    );
food_valid_1_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \temp_food_y_reg[3]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \temp_food_y[3][6]_i_16_n_0\,
      I3 => \temp_food_y[3][6]_i_15_n_0\,
      I4 => food_valid_1_i_80_n_0,
      O => food_valid_1_i_78_n_0
    );
food_valid_1_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \^temp_food_y_reg[1][6]_0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_16_n_0\,
      I3 => \temp_food_y[1][4]_i_15_n_0\,
      I4 => food_valid_1_i_81_n_0,
      O => food_valid_1_i_79_n_0
    );
food_valid_1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \temp_food_y[29][6]_i_4_n_0\,
      O => food_valid_1_i_8_n_0
    );
food_valid_1_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[3]__0\(0),
      I1 => \snake_2_size[5]_i_607\,
      I2 => \temp_food_y_reg[3]__0\(6),
      I3 => \temp_food_y[10][6]_i_11_0\,
      O => food_valid_1_i_80_n_0
    );
food_valid_1_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_y_reg[1][6]_0\(0),
      I1 => \temp_food_y[1][4]_i_3_0\,
      I2 => \^temp_food_y_reg[1][6]_0\(3),
      I3 => food_valid_1_i_79_0(6),
      O => food_valid_1_i_81_n_0
    );
food_valid_1_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => go_signal,
      O => food_valid_1_i_9_n_0
    );
food_valid_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => food_valid_1_reg_0,
      Q => food_valid_1_out,
      R => '0'
    );
food_valid_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E222F202E22"
    )
        port map (
      I0 => \^food_valid_2_out\,
      I1 => food_valid_2_i_2_n_0,
      I2 => food_valid_2_i_3_n_0,
      I3 => food_valid_2_i_4_n_0,
      I4 => food_valid_2_i_5_n_0,
      I5 => food_valid_2_i_6_n_0,
      O => food_valid_2_i_1_n_0
    );
food_valid_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_19_n_0\,
      I1 => \temp_food_y[17][6]_i_4_n_0\,
      I2 => \temp_food_y[19][6]_i_4_n_0\,
      I3 => \temp_food_y[18][6]_i_4_n_0\,
      I4 => \temp_food_y[10][6]_i_4_n_0\,
      I5 => \temp_food_y[11][6]_i_4_n_0\,
      O => food_valid_2_i_10_n_0
    );
food_valid_2_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[31]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[31]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => food_valid_2_i_11_n_0
    );
food_valid_2_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[31]__0\(1),
      I1 => \temp_food_y[14][6]_i_12_0\,
      I2 => \temp_food_y_reg[31]__0\(3),
      I3 => \temp_food_y[6][6]_i_12_0\,
      O => food_valid_2_i_12_n_0
    );
food_valid_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[31]__0\(2),
      I1 => \temp_food_y[30][6]_i_3_1\(1),
      I2 => \temp_food_y[10][6]_i_11_0\,
      I3 => \temp_food_y_reg[31]__0\(6),
      I4 => \snake_2_size[5]_i_607\,
      I5 => \temp_food_y_reg[31]__0\(0),
      O => food_valid_2_i_13_n_0
    );
food_valid_2_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[31]__0\(0),
      I1 => \temp_food_y[0][5]_i_4_0\,
      I2 => \temp_food_x_reg[31]__0\(4),
      I3 => \temp_food_x_reg[10][0]_0\,
      O => food_valid_2_i_15_n_0
    );
food_valid_2_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[31]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[31]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[31]__0\(3),
      O => food_valid_2_i_16_n_0
    );
food_valid_2_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => food_valid_2_i_6_n_0,
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => \temp_food_y[20][6]_i_4_n_0\,
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      O => food_valid_2_i_17_n_0
    );
food_valid_2_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => food_valid_2_i_21_n_0,
      I1 => \^temp_food_y_reg[24][5]_0\,
      I2 => \temp_food_x_reg[6][3]_0\,
      I3 => \temp_food_y[26][6]_i_4_n_0\,
      I4 => \temp_food_y[29][6]_i_4_n_0\,
      O => food_valid_2_i_18_n_0
    );
food_valid_2_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^snake_2_y_reg[0][2]_rep_0\,
      I1 => \temp_food_y[10][6]_i_4_n_0\,
      I2 => \temp_food_x_reg[9][3]_0\,
      I3 => \^temp_food_y_reg[22][5]_0\,
      O => food_valid_2_i_19_n_0
    );
food_valid_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => food_valid_2_i_7_n_0,
      I1 => food_valid_2_i_8_n_0,
      I2 => food_valid_2_i_9_n_0,
      I3 => food_received_2,
      I4 => resetn,
      O => food_valid_2_i_2_n_0
    );
food_valid_2_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_4_n_0\,
      I1 => \temp_food_y[3][6]_i_4_n_0\,
      I2 => \temp_food_y[8][6]_i_4_n_0\,
      I3 => \temp_food_y[15][6]_i_4_n_0\,
      O => food_valid_2_i_20_n_0
    );
food_valid_2_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_4_n_0\,
      I1 => \temp_food_y[13][6]_i_4_n_0\,
      I2 => \temp_food_y[19][6]_i_4_n_0\,
      I3 => \temp_food_y[7][6]_i_4_n_0\,
      O => food_valid_2_i_21_n_0
    );
food_valid_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \temp_food_y[7][6]_i_4_n_0\,
      I1 => \temp_food_y[4][6]_i_4_n_0\,
      I2 => \temp_food_y[3][6]_i_4_n_0\,
      I3 => food_valid_2_reg_0,
      I4 => \^snake_2_size[5]_i_15_0\,
      I5 => food_valid_2_i_10_n_0,
      O => food_valid_2_i_3_n_0
    );
food_valid_2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => go_signal,
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => food_valid_2_i_6_n_0,
      I3 => food_received_2,
      O => food_valid_2_i_4_n_0
    );
food_valid_2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => resetn,
      I1 => go_signal,
      O => food_valid_2_i_5_n_0
    );
food_valid_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => food_valid_2_i_11_n_0,
      I1 => food_valid_2_i_12_n_0,
      I2 => food_valid_2_i_13_n_0,
      I3 => \temp_food_x_reg[31][0]_0\,
      I4 => food_valid_2_i_15_n_0,
      I5 => food_valid_2_i_16_n_0,
      O => food_valid_2_i_6_n_0
    );
food_valid_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => food_valid_2_i_17_n_0,
      I1 => \temp_food_y[16][6]_i_4_n_0\,
      I2 => \temp_food_y[0][5]_i_4_n_0\,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => \temp_food_y[21][6]_i_4_n_0\,
      I5 => food_valid_2_i_18_n_0,
      O => food_valid_2_i_7_n_0
    );
food_valid_2_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_4_n_0\,
      I1 => \temp_food_y[28][6]_i_4_n_0\,
      I2 => \temp_food_y[18][6]_i_4_n_0\,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => food_valid_2_i_19_n_0,
      O => food_valid_2_i_8_n_0
    );
food_valid_2_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_4_n_0\,
      I1 => \temp_food_x_reg[5][6]_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => \^temp_food_y_reg[1][3]_0\,
      I4 => food_valid_2_i_20_n_0,
      O => food_valid_2_i_9_n_0
    );
food_valid_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => food_valid_2_i_1_n_0,
      Q => \^food_valid_2_out\,
      R => '0'
    );
snake_1_dead_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => snake_1_dead_reg_0,
      Q => \^snake_1_dead_out\,
      R => '0'
    );
\snake_1_size[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => go_signal,
      I1 => \^snake_1_y_reg[0][2]_rep\,
      I2 => \^snake_1_size_reg[5]_0\(0),
      O => \snake_1_size[0]_i_1_n_0\
    );
\snake_1_size[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => go_signal,
      I1 => \^snake_1_y_reg[0][2]_rep\,
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(1),
      O => \snake_1_size[1]_i_1_n_0\
    );
\snake_1_size[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFF777"
    )
        port map (
      I0 => go_signal,
      I1 => \^snake_1_y_reg[0][2]_rep\,
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(0),
      I4 => \^snake_1_size_reg[5]_0\(2),
      O => \snake_1_size[2]_i_1_n_0\
    );
\snake_1_size[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888880000000"
    )
        port map (
      I0 => go_signal,
      I1 => \^snake_1_y_reg[0][2]_rep\,
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(0),
      I5 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size[3]_i_1_n_0\
    );
\snake_1_size[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep\,
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[2]_6\,
      O => \snake_1_size[4]_i_1_n_0\
    );
\snake_1_size[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(1),
      O => \^snake_1_size_reg[2]_6\
    );
\snake_1_size[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => \snake_1_size[5]_i_1_n_0\
    );
\snake_1_size[5]_i_1000\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111111"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \snake_2_size_reg[4]_10\
    );
\snake_1_size[5]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(3),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[1]_8\
    );
\snake_1_size[5]_i_1083\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(5),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size_reg[1]_10\
    );
\snake_1_size[5]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \snake_2_size_reg[5]_15\
    );
\snake_1_size[5]_i_1160\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFF7F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => snake_2_x_out(3),
      I4 => \temp_food_y[30][6]_i_11_0\(2),
      O => \snake_2_size_reg[4]_5\
    );
\snake_1_size[5]_i_1184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFF01"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => snake_1_y_out(0),
      I4 => \snake_1_size[5]_i_970\,
      O => \snake_1_size_reg[5]_30\
    );
\snake_1_size[5]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFA8"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \snake_1_size[5]_i_7_n_0\,
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(5),
      I4 => \snake_1_size[5]_i_54\,
      I5 => \snake_1_size[5]_i_54_0\,
      O => \snake_1_size_reg[4]_7\
    );
\snake_1_size[5]_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \snake_2_size_reg[2]_2\
    );
\snake_1_size[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \snake_2_size_reg[3]_2\
    );
\snake_1_size[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => \temp_food_y[9][6]_i_3_n_0\,
      I3 => \temp_food_y[2][6]_i_3_n_0\,
      I4 => food_valid_1_i_33_n_0,
      I5 => \snake_1_size[5]_i_24_n_0\,
      O => \snake_1_size[5]_i_14_n_0\
    );
\snake_1_size[5]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(0),
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(2),
      O => \snake_1_size_reg[0]_1\
    );
\snake_1_size[5]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(4),
      O => \^snake_1_size_reg[5]_12\
    );
\snake_1_size[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_25_n_0\,
      I1 => \temp_food_y[16][6]_i_3_n_0\,
      I2 => \temp_food_y[17][6]_i_3_n_0\,
      I3 => \temp_food_y[21][6]_i_3_n_0\,
      I4 => \temp_food_y[20][6]_i_3_n_0\,
      I5 => \snake_1_size[5]_i_26_n_0\,
      O => \snake_1_size[5]_i_15_n_0\
    );
\snake_1_size[5]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \snake_2_size_reg[1]_2\
    );
\snake_1_size[5]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(1),
      O => \^snake_1_size_reg[2]_7\
    );
\snake_1_size[5]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_28\
    );
\snake_1_size[5]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(5),
      O => \snake_2_size_reg[4]_17\
    );
\snake_1_size[5]_i_177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF00000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[2]_12\
    );
\snake_1_size[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222020202020"
    )
        port map (
      I0 => snake_1_dead_i_4,
      I1 => snake_1_dead_i_4_0,
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^snake_2_size_reg[2]_5\,
      I5 => \^q\(4),
      O => \snake_2_size_reg[5]_5\
    );
\snake_1_size[5]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_2_size_reg[2]_4\,
      I2 => \^snake_2_size_reg[4]_4\,
      I3 => \snake_1_size[5]_i_67\,
      I4 => \snake_1_size[5]_i_67_0\,
      I5 => \snake_1_size[5]_i_67_1\,
      O => \snake_2_size_reg[5]_8\
    );
\snake_1_size[5]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFCE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^snake_2_size_reg[2]_4\,
      I3 => \^q\(5),
      I4 => \snake_1_size[5]_i_68\,
      I5 => \snake_1_size[5]_i_68_0\,
      O => \snake_2_size_reg[3]_6\
    );
\snake_1_size[5]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0313031303131313"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(5),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(0),
      I5 => \^snake_1_size_reg[5]_0\(1),
      O => \snake_1_size_reg[3]_9\
    );
\snake_1_size[5]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFEA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \snake_1_size[5]_i_69\,
      I5 => \snake_1_size[5]_i_69_0\,
      O => \snake_2_size_reg[4]_14\
    );
\snake_1_size[5]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100FFFFFFFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(3),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[1]_5\
    );
\snake_1_size[5]_i_206\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(4),
      O => \snake_2_size_reg[5]_4\
    );
\snake_1_size[5]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000057FFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \snake_2_size_reg[2]_1\
    );
\snake_1_size[5]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(4),
      O => \snake_2_size_reg[5]_7\
    );
\snake_1_size[5]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001500FFFFFFFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(3),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[2]_1\
    );
\snake_1_size[5]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_3_n_0\,
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      O => \snake_1_size[5]_i_24_n_0\
    );
\snake_1_size[5]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \temp_food_y[31][6]_i_3_n_0\,
      I1 => \temp_food_y[30][6]_i_4_n_0\,
      I2 => \temp_food_y[19][6]_i_3_n_0\,
      I3 => \temp_food_y[18][6]_i_3_n_0\,
      O => \snake_1_size[5]_i_25_n_0\
    );
\snake_1_size[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => \temp_food_y[23][6]_i_3_n_0\,
      I2 => \snake_1_size[5]_i_15_0\,
      I3 => \snake_1_size[5]_i_15_1\,
      I4 => \snake_1_size[5]_i_48_n_0\,
      I5 => \snake_1_size[5]_i_49_n_0\,
      O => \snake_1_size[5]_i_26_n_0\
    );
\snake_1_size[5]_i_260\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[2]_4\
    );
\snake_1_size[5]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF80"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(5),
      I4 => \snake_1_size[5]_i_89\,
      I5 => \snake_1_size[5]_i_89_0\,
      O => \snake_1_size_reg[2]_10\
    );
\snake_1_size[5]_i_288\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      O => \snake_2_size_reg[2]_7\
    );
\snake_1_size[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep\,
      I1 => \^snake_1_size_reg[5]_0\(5),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \snake_1_size[5]_i_7_n_0\,
      O => \snake_1_size[5]_i_3_n_0\
    );
\snake_1_size[5]_i_306\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => \snake_2_size_reg[2]_6\
    );
\snake_1_size[5]_i_312\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(1),
      O => \snake_1_size_reg[2]_11\
    );
\snake_1_size[5]_i_313\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(3),
      O => \^snake_1_size_reg[4]_2\
    );
\snake_1_size[5]_i_321\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015555"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_5\
    );
\snake_1_size[5]_i_327\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[1]_9\
    );
\snake_1_size[5]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555555555555"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size_reg[5]_2\
    );
\snake_1_size[5]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202020202020"
    )
        port map (
      I0 => \snake_1_size[5]_i_110\,
      I1 => \snake_1_size[5]_i_110_0\,
      I2 => \^q\(5),
      I3 => \^snake_2_size_reg[2]_8\,
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \snake_2_size_reg[5]_11\
    );
\snake_1_size[5]_i_337\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \^snake_2_size_reg[5]_10\
    );
\snake_1_size[5]_i_347\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(5),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size_reg[4]_5\
    );
\snake_1_size[5]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000557F"
    )
        port map (
      I0 => \^snake_1_size_reg[4]_2\,
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(5),
      I5 => \snake_1_size[5]_i_125\,
      O => \snake_1_size_reg[1]_7\
    );
\snake_1_size[5]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAAAAA"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(0),
      I5 => \^snake_1_size_reg[5]_0\(1),
      O => \snake_1_size_reg[5]_9\
    );
\snake_1_size[5]_i_363\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \snake_2_size_reg[4]_9\
    );
\snake_1_size[5]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000007F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \snake_2_size_reg[0]_0\
    );
\snake_1_size[5]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFCE"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[2]_7\,
      I3 => \^snake_1_size_reg[5]_0\(5),
      I4 => \snake_1_size[5]_i_147\,
      I5 => \snake_1_size[5]_i_147_0\,
      O => \snake_1_size_reg[3]_6\
    );
\snake_1_size[5]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(5),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size_reg[1]_6\
    );
\snake_1_size[5]_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \snake_1_size[5]_i_154\,
      I5 => \snake_1_size[5]_i_154_0\,
      O => \snake_2_size_reg[4]_13\
    );
\snake_1_size[5]_i_402\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_29\
    );
\snake_1_size[5]_i_406\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(3),
      O => \snake_2_size_reg[1]_3\
    );
\snake_1_size[5]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \^snake_2_size_reg[2]_5\
    );
\snake_1_size[5]_i_419\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[4]_6\
    );
\snake_1_size[5]_i_426\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => \snake_2_size_reg[2]_13\
    );
\snake_1_size[5]_i_436\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \^snake_2_size_reg[2]_4\
    );
\snake_1_size[5]_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFA8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \snake_1_size[5]_i_199\,
      I5 => \snake_1_size[5]_i_199_0\,
      O => \snake_2_size_reg[4]_19\
    );
\snake_1_size[5]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => \temp_food_y[27][6]_i_3_n_0\,
      I2 => \temp_food_y[28][6]_i_3_n_0\,
      I3 => \temp_food_y[15][6]_i_3_n_0\,
      O => \snake_1_size[5]_i_48_n_0\
    );
\snake_1_size[5]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \snake_2_size_reg[5]_12\
    );
\snake_1_size[5]_i_486\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \snake_2_size_reg[0]_4\
    );
\snake_1_size[5]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => \temp_food_y[12][6]_i_3_n_0\,
      I2 => \temp_food_y[13][6]_i_3_n_0\,
      I3 => \temp_food_y[14][6]_i_3_n_0\,
      O => \snake_1_size[5]_i_49_n_0\
    );
\snake_1_size[5]_i_490\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \snake_2_size_reg[4]_2\
    );
\snake_1_size[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \snake_1_size[5]_i_14_n_0\,
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => \temp_food_y[6][6]_i_3_n_0\,
      I3 => \temp_food_y[4][6]_i_3_n_0\,
      I4 => \temp_food_y[8][6]_i_3_n_0\,
      I5 => \snake_1_size[5]_i_15_n_0\,
      O => \^snake_1_y_reg[0][2]_rep\
    );
\snake_1_size[5]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F7F7F7F"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(1),
      I5 => \snake_1_size[5]_i_232\,
      O => \snake_1_size_reg[5]_14\
    );
\snake_1_size[5]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \snake_2_size_reg[5]_13\
    );
\snake_1_size[5]_i_530\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      O => \snake_2_size_reg[5]_9\
    );
\snake_1_size[5]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EF00"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \snake_1_size[5]_i_876_n_0\,
      I3 => \^snake_1_size_reg[5]_0\(5),
      I4 => \snake_1_size[5]_i_240\,
      I5 => \snake_1_size[5]_i_240_0\,
      O => \snake_1_size_reg[1]_11\
    );
\snake_1_size[5]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[1]_3\
    );
\snake_1_size[5]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000007F"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[1]_2\
    );
\snake_1_size[5]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF6FFF6FFFFFFF"
    )
        port map (
      I0 => snake_2_y_out(2),
      I1 => food_valid_1_i_79_0(5),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \snake_2_y_reg[51][5]\
    );
\snake_1_size[5]_i_621\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8C8C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \snake_2_size_reg[3]_8\
    );
\snake_1_size[5]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8000000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(3),
      I5 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_10\
    );
\snake_1_size[5]_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \snake_2_size_reg[2]_0\
    );
\snake_1_size[5]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010101FFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \snake_2_size_reg[4]_0\
    );
\snake_1_size[5]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \snake_2_size_reg[5]_1\
    );
\snake_1_size[5]_i_698\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \snake_1_size[5]_i_334\,
      I5 => \snake_1_size[5]_i_334_0\,
      O => \snake_1_size_reg[5]_18\
    );
\snake_1_size[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(0),
      O => \snake_1_size[5]_i_7_n_0\
    );
\snake_1_size[5]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(4),
      O => \snake_2_size_reg[5]_25\
    );
\snake_1_size[5]_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1F1F1F1F1F1F1F"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(5),
      I3 => \^snake_1_size_reg[5]_0\(1),
      I4 => \^snake_1_size_reg[5]_0\(2),
      I5 => \^snake_1_size_reg[5]_0\(0),
      O => \snake_1_size_reg[4]_1\
    );
\snake_1_size[5]_i_781\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA80"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size_reg[5]_25\
    );
\snake_1_size[5]_i_803\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_6\
    );
\snake_1_size[5]_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000057FFFFFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(3),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[2]_2\
    );
\snake_1_size[5]_i_876\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size[5]_i_876_n_0\
    );
\snake_1_size[5]_i_883\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFFFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(1),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[2]_0\
    );
\snake_1_size[5]_i_902\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001500FFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \snake_2_size_reg[2]_3\
    );
\snake_1_size[5]_i_919\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1333FFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => \snake_2_size_reg[1]_4\
    );
\snake_1_size[5]_i_935\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFF7F"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(5),
      I3 => snake_1_x_out(4),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      O => \snake_1_size_reg[4]_4\
    );
\snake_1_size[5]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555555"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(1),
      I4 => \^snake_1_size_reg[5]_0\(2),
      I5 => \^snake_1_size_reg[5]_0\(0),
      O => \snake_1_size_reg[5]_3\
    );
\snake_1_size[5]_i_949\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFF777F"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => snake_1_x_out(3),
      I5 => \snake_1_size[5]_i_581\,
      O => \snake_1_size_reg[5]_19\
    );
\snake_1_size[5]_i_953\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666FFFFF"
    )
        port map (
      I0 => snake_1_x_out(1),
      I1 => \temp_food_y[30][6]_i_11_0\(6),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_x_reg[39][7]\
    );
\snake_1_size[5]_i_960\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFF07"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => snake_2_x_out(0),
      I4 => \snake_1_size[5]_i_587\,
      O => \snake_2_size_reg[4]_3\
    );
\snake_1_size[5]_i_979\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFF01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => snake_2_y_out(0),
      I4 => food_valid_1_i_79_0(0),
      O => \snake_2_size_reg[5]_17\
    );
\snake_1_size_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => \snake_1_size[0]_i_1_n_0\,
      Q => \^snake_1_size_reg[5]_0\(0),
      S => \snake_1_size[5]_i_1_n_0\
    );
\snake_1_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \snake_1_size[1]_i_1_n_0\,
      Q => \^snake_1_size_reg[5]_0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\snake_1_size_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => \snake_1_size[2]_i_1_n_0\,
      Q => \^snake_1_size_reg[5]_0\(2),
      S => \snake_1_size[5]_i_1_n_0\
    );
\snake_1_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \snake_1_size[3]_i_1_n_0\,
      Q => \^snake_1_size_reg[5]_0\(3),
      R => \snake_1_size[5]_i_1_n_0\
    );
\snake_1_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \snake_1_size[4]_i_1_n_0\,
      Q => \^snake_1_size_reg[5]_0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\snake_1_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \snake_1_size[5]_i_3_n_0\,
      Q => \^snake_1_size_reg[5]_0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\snake_1_x[63][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => resetn,
      I1 => \^snake_1_dead_out\,
      I2 => go_signal,
      O => resetn_1
    );
snake_2_dead_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => snake_2_dead_reg_0,
      Q => \^snake_2_dead_out\,
      R => '0'
    );
\snake_2_size[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => go_signal,
      I1 => \snake_2_size[5]_i_9_n_0\,
      I2 => \^q\(0),
      O => \snake_2_size[0]_i_1_n_0\
    );
\snake_2_size[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => go_signal,
      I1 => \snake_2_size[5]_i_9_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \snake_2_size[1]_i_1_n_0\
    );
\snake_2_size[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFDDD"
    )
        port map (
      I0 => go_signal,
      I1 => \snake_2_size[5]_i_9_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \snake_2_size[2]_i_1_n_0\
    );
\snake_2_size[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => go_signal,
      I1 => \snake_2_size[5]_i_9_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \snake_2_size[3]_i_1_n_0\
    );
\snake_2_size[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_2_size_reg[0]_6\,
      I2 => \snake_2_size[5]_i_9_n_0\,
      O => \snake_2_size[4]_i_1_n_0\
    );
\snake_2_size[5]_i_1016\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF8A"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^snake_2_size_reg[2]_4\,
      I3 => \^q\(5),
      I4 => \snake_2_size[5]_i_718\,
      I5 => \snake_2_size[5]_i_718_0\,
      O => \snake_2_size_reg[4]_11\
    );
\snake_2_size[5]_i_1019\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(1),
      I5 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_24\
    );
\snake_2_size[5]_i_1029\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \snake_2_size_reg[2]_11\
    );
\snake_2_size[5]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(1),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[2]_5\
    );
\snake_2_size[5]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(0),
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[0]_2\
    );
\snake_2_size[5]_i_1126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \temp_food_y[30][6]_i_3_1\(0),
      I3 => snake_2_y_out(1),
      O => \snake_2_size_reg[4]_8\
    );
\snake_2_size[5]_i_1142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFFF1F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => snake_2_x_out(1),
      I4 => \temp_food_y[30][6]_i_3_0\(4),
      O => \snake_2_size_reg[4]_12\
    );
\snake_2_size[5]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(1),
      O => \snake_1_size_reg[5]_26\
    );
\snake_2_size[5]_i_1207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(2),
      O => \snake_1_size_reg[3]_12\
    );
\snake_2_size[5]_i_1212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => snake_2_x_out(2),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \snake_2_size_reg[4]_15\
    );
\snake_2_size[5]_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \snake_2_size_reg[5]_22\
    );
\snake_2_size[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_4_n_0\,
      I1 => \temp_food_y[8][6]_i_4_n_0\,
      O => \temp_food_y[8][6]_i_4_0\
    );
\snake_2_size[5]_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[1]_4\
    );
\snake_2_size[5]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \snake_2_size_reg[3]_1\
    );
\snake_2_size[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^temp_food_y_reg[24][5]_0\,
      I1 => \temp_food_y[25][6]_i_4_n_0\,
      I2 => \temp_food_y[20][6]_i_4_n_0\,
      I3 => \temp_food_y[14][6]_i_4_n_0\,
      I4 => \temp_food_y[26][6]_i_4_n_0\,
      I5 => \temp_food_y[27][6]_i_4_n_0\,
      O => \snake_2_size[5]_i_14_n_0\
    );
\snake_2_size[5]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(3),
      I5 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_8\
    );
\snake_2_size[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_4_n_0\,
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => \temp_food_y[21][6]_i_4_n_0\,
      I3 => \temp_food_y[28][6]_i_4_n_0\,
      I4 => \^temp_food_y_reg[22][5]_0\,
      I5 => \temp_food_y[23][6]_i_4_n_0\,
      O => \snake_2_size[5]_i_15_n_0\
    );
\snake_2_size[5]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \snake_2_size_reg[1]_1\
    );
\snake_2_size[5]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF557F55FF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(1),
      I5 => \snake_2_size[5]_i_55\,
      O => \snake_2_size_reg[5]_19\
    );
\snake_2_size[5]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005557"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[3]_1\
    );
\snake_2_size[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \temp_food_y[11][6]_i_4_n_0\,
      I1 => \temp_food_y[10][6]_i_4_n_0\,
      I2 => \temp_food_y[7][6]_i_4_n_0\,
      I3 => food_valid_2_i_6_n_0,
      O => \snake_2_size[5]_i_17_n_0\
    );
\snake_2_size[5]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007FFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \snake_2_size_reg[1]_0\
    );
\snake_2_size[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_4_n_0\,
      I1 => \temp_food_y[19][6]_i_4_n_0\,
      I2 => \temp_food_y[18][6]_i_4_n_0\,
      O => \snake_2_size[5]_i_18_n_0\
    );
\snake_2_size[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_4_n_0\,
      I1 => \temp_food_y[13][6]_i_4_n_0\,
      I2 => \temp_food_y[15][6]_i_4_n_0\,
      I3 => \temp_food_y[16][6]_i_4_n_0\,
      O => \snake_2_size[5]_i_19_n_0\
    );
\snake_2_size[5]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005554"
    )
        port map (
      I0 => \^snake_2_size_reg[5]_10\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \snake_2_size[5]_i_60\,
      I5 => \snake_2_size[5]_i_60_0\,
      O => \snake_2_size_reg[0]_3\
    );
\snake_2_size[5]_i_197\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FD"
    )
        port map (
      I0 => \^snake_2_size_reg[3]_7\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \snake_2_size[5]_i_61\,
      I4 => \snake_2_size[5]_i_61_0\,
      O => \snake_2_size_reg[2]_10\
    );
\snake_2_size[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^snake_2_size_reg[0]_6\,
      I3 => \snake_2_size[5]_i_9_n_0\,
      O => \snake_2_size[5]_i_2_n_0\
    );
\snake_2_size[5]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \snake_2_size_reg[0]_5\
    );
\snake_2_size[5]_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_20\
    );
\snake_2_size[5]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222020202020"
    )
        port map (
      I0 => \snake_2_size[5]_i_75\,
      I1 => \snake_2_size[5]_i_75_0\,
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^snake_2_size_reg[2]_5\,
      I5 => \^q\(4),
      O => \snake_2_size_reg[5]_6\
    );
\snake_2_size[5]_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \^snake_2_size_reg[4]_4\
    );
\snake_2_size[5]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \snake_2_size_reg[0]_2\
    );
\snake_2_size[5]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222000000000"
    )
        port map (
      I0 => \snake_2_size[5]_i_86\,
      I1 => \snake_2_size[5]_i_86_0\,
      I2 => \^snake_2_size_reg[2]_8\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \snake_2_size_reg[4]_7\
    );
\snake_2_size[5]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010101FFFFFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(0),
      I4 => \^snake_1_size_reg[5]_0\(1),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[4]_0\
    );
\snake_2_size[5]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111011101111111"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \snake_2_size_reg[4]_6\
    );
\snake_2_size[5]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777FFFFFFFFFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(1),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size_reg[5]_7\
    );
\snake_2_size[5]_i_286\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(4),
      O => \^snake_1_size_reg[5]_23\
    );
\snake_2_size[5]_i_300\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7FFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[1]_1\
    );
\snake_2_size[5]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFCE"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[2]_7\,
      I3 => \^snake_1_size_reg[5]_0\(5),
      I4 => \snake_2_size[5]_i_100\,
      I5 => \snake_2_size[5]_i_100_0\,
      O => \snake_1_size_reg[3]_5\
    );
\snake_2_size[5]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAA8"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \snake_2_size[5]_i_100_1\,
      I5 => \snake_2_size[5]_i_100_2\,
      O => \snake_1_size_reg[5]_21\
    );
\snake_2_size[5]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFFFAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \snake_2_size_reg[5]_14\
    );
\snake_2_size[5]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[3]_2\
    );
\snake_2_size[5]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(1),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[1]_0\
    );
\snake_2_size[5]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000057"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \snake_2_size_reg[2]_9\
    );
\snake_2_size[5]_i_358\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \^snake_2_size_reg[2]_8\
    );
\snake_2_size[5]_i_359\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \snake_2_size_reg[5]_23\
    );
\snake_2_size[5]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(5),
      O => \snake_2_size_reg[4]_18\
    );
\snake_2_size[5]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \snake_2_size[5]_i_748_n_0\,
      I4 => \snake_2_size[5]_i_133\,
      I5 => \snake_2_size[5]_i_133_0\,
      O => \snake_1_size_reg[5]_11\
    );
\snake_2_size[5]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100FFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \snake_2_size_reg[0]_1\
    );
\snake_2_size[5]_i_408\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[3]_10\
    );
\snake_2_size[5]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111555555555555"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(1),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size_reg[5]_1\
    );
\snake_2_size[5]_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(5),
      I5 => \snake_2_size[5]_i_169\,
      O => \snake_1_size_reg[3]_13\
    );
\snake_2_size[5]_i_454\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \snake_2_size_reg[4]_16\
    );
\snake_2_size[5]_i_459\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size_reg[5]_15\
    );
\snake_2_size[5]_i_474\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(2),
      O => \snake_1_size_reg[5]_16\
    );
\snake_2_size[5]_i_492\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557FFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_27\
    );
\snake_2_size[5]_i_496\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(4),
      I2 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[3]_14\
    );
\snake_2_size[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \snake_2_size[5]_i_14_n_0\,
      I1 => \snake_2_size[5]_i_15_n_0\,
      O => \^snake_2_size[5]_i_15_0\
    );
\snake_2_size[5]_i_505\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(2),
      I3 => \^snake_1_size_reg[5]_0\(1),
      O => \snake_1_size_reg[3]_3\
    );
\snake_2_size[5]_i_506\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_31\
    );
\snake_2_size[5]_i_522\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[2]_3\
    );
\snake_2_size[5]_i_527\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \^snake_2_size_reg[3]_7\
    );
\snake_2_size[5]_i_531\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF080"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(1),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(3),
      I4 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[2]_9\
    );
\snake_2_size[5]_i_536\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[3]_4\
    );
\snake_2_size[5]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010103"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \snake_2_size_reg[3]_4\
    );
\snake_2_size[5]_i_552\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      O => \snake_2_size_reg[5]_24\
    );
\snake_2_size[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \temp_food_y[4][6]_i_4_n_0\,
      I1 => \temp_food_y[3][6]_i_4_n_0\,
      I2 => \snake_2_size_reg[5]_26\,
      I3 => \snake_2_size[5]_i_17_n_0\,
      I4 => \snake_2_size[5]_i_18_n_0\,
      I5 => \snake_2_size[5]_i_19_n_0\,
      O => \snake_2_y_reg[0][2]_rep\
    );
\snake_2_size[5]_i_667\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7F3F7F3F7F7F7F"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(5),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(0),
      I5 => \^snake_1_size_reg[5]_0\(1),
      O => \snake_1_size_reg[3]_7\
    );
\snake_2_size[5]_i_671\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \snake_2_size_reg[5]_18\
    );
\snake_2_size[5]_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \snake_2_size_reg[3]_0\
    );
\snake_2_size[5]_i_685\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111FFFFFFFFFFFF"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(0),
      I3 => \^snake_1_size_reg[5]_0\(1),
      I4 => \^snake_1_size_reg[5]_0\(4),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[3]_0\
    );
\snake_2_size[5]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(0),
      I4 => \^snake_1_size_reg[5]_0\(3),
      I5 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_13\
    );
\snake_2_size[5]_i_711\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \snake_2_size[5]_i_332\,
      I5 => \snake_2_size[5]_i_332_0\,
      O => \snake_2_size_reg[3]_5\
    );
\snake_2_size[5]_i_712\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF80"
    )
        port map (
      I0 => \snake_2_size[5]_i_748_n_0\,
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(4),
      I3 => \^snake_1_size_reg[5]_0\(5),
      I4 => \snake_2_size[5]_i_333\,
      I5 => \snake_2_size[5]_i_333_0\,
      O => \snake_1_size_reg[3]_8\
    );
\snake_2_size[5]_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFEA"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(5),
      I4 => \snake_2_size[5]_i_333_1\,
      I5 => \snake_2_size[5]_i_333_2\,
      O => \snake_1_size_reg[4]_10\
    );
\snake_2_size[5]_i_719\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555444"
    )
        port map (
      I0 => \snake_2_size[5]_i_334\,
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \snake_2_size[5]_i_334_0\,
      O => \snake_2_size_reg[5]_21\
    );
\snake_2_size[5]_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \snake_2_size_reg[5]_2\
    );
\snake_2_size[5]_i_728\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000057"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(3),
      I5 => \^snake_1_size_reg[5]_0\(5),
      O => \snake_1_size_reg[2]_8\
    );
\snake_2_size[5]_i_748\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(1),
      O => \snake_2_size[5]_i_748_n_0\
    );
\snake_2_size[5]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(3),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(5),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \snake_2_size[5]_i_383\,
      I5 => \snake_2_size[5]_i_383_0\,
      O => \snake_1_size_reg[3]_11\
    );
\snake_2_size[5]_i_774\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7F7FFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \snake_2_size_reg[3]_3\
    );
\snake_2_size[5]_i_775\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \snake_2_size_reg[2]_12\
    );
\snake_2_size[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \^snake_2_size_reg[0]_6\
    );
\snake_2_size[5]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111011101111111"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(5),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \^snake_1_size_reg[5]_0\(0),
      I5 => \^snake_1_size_reg[5]_0\(1),
      O => \snake_1_size_reg[4]_3\
    );
\snake_2_size[5]_i_806\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(2),
      I1 => \^snake_1_size_reg[5]_0\(1),
      O => \snake_1_size_reg[2]_13\
    );
\snake_2_size[5]_i_823\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      O => \snake_2_size_reg[5]_20\
    );
\snake_2_size[5]_i_834\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA00"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(3),
      I3 => \^snake_1_size_reg[5]_0\(5),
      I4 => \snake_2_size[5]_i_477\,
      I5 => \snake_2_size[5]_i_477_0\,
      O => \snake_1_size_reg[4]_9\
    );
\snake_2_size[5]_i_847\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF07"
    )
        port map (
      I0 => \snake_1_size[5]_i_7_n_0\,
      I1 => \^snake_1_size_reg[5]_0\(5),
      I2 => \^snake_1_size_reg[5]_23\,
      I3 => \snake_2_size[5]_i_482\,
      I4 => \snake_2_size[5]_i_482_0\,
      I5 => \snake_2_size[5]_i_482_1\,
      O => \snake_1_size_reg[5]_22\
    );
\snake_2_size[5]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \snake_2_size_reg[5]_3\
    );
\snake_2_size[5]_i_854\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \snake_2_size_reg[4]_1\
    );
\snake_2_size[5]_i_884\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005554"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_12\,
      I1 => \^snake_1_size_reg[5]_0\(0),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(2),
      I4 => \snake_2_size[5]_i_545\,
      I5 => \snake_2_size[5]_i_545_0\,
      O => \snake_1_size_reg[0]_0\
    );
\snake_2_size[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_valid_2_i_3_n_0,
      I1 => food_valid_2_i_6_n_0,
      O => \snake_2_size[5]_i_9_n_0\
    );
\snake_2_size[5]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \snake_2_size_reg[5]_0\
    );
\snake_2_size[5]_i_917\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFF01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => snake_2_y_out(0),
      I4 => \snake_2_size[5]_i_607\,
      O => \snake_2_size_reg[5]_16\
    );
\snake_2_size[5]_i_921\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(5),
      I2 => \temp_food_y[30][6]_i_3_0\(2),
      I3 => snake_1_x_out(0),
      O => \snake_1_size_reg[4]_11\
    );
\snake_2_size[5]_i_928\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(3),
      I2 => \^snake_1_size_reg[5]_0\(4),
      O => \snake_1_size_reg[5]_4\
    );
\snake_2_size[5]_i_946\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(4),
      I1 => \^snake_1_size_reg[5]_0\(5),
      I2 => \snake_2_size[5]_i_641\,
      I3 => snake_1_x_out(2),
      O => \snake_1_size_reg[4]_8\
    );
\snake_2_size[5]_i_989\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^snake_1_size_reg[5]_0\(5),
      I1 => \^snake_1_size_reg[5]_0\(2),
      I2 => \^snake_1_size_reg[5]_0\(1),
      I3 => \^snake_1_size_reg[5]_0\(4),
      I4 => \^snake_1_size_reg[5]_0\(3),
      O => \snake_1_size_reg[5]_17\
    );
\snake_2_size_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_2_size_reg[5]_27\(0),
      D => \snake_2_size[0]_i_1_n_0\,
      Q => \^q\(0),
      S => \snake_1_size[5]_i_1_n_0\
    );
\snake_2_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_size_reg[5]_27\(0),
      D => \snake_2_size[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\snake_2_size_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_2_size_reg[5]_27\(0),
      D => \snake_2_size[2]_i_1_n_0\,
      Q => \^q\(2),
      S => \snake_1_size[5]_i_1_n_0\
    );
\snake_2_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_size_reg[5]_27\(0),
      D => \snake_2_size[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \snake_1_size[5]_i_1_n_0\
    );
\snake_2_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_size_reg[5]_27\(0),
      D => \snake_2_size[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\snake_2_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_size_reg[5]_27\(0),
      D => \snake_2_size[5]_i_2_n_0\,
      Q => \^q\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\snake_2_x[63][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => resetn,
      I1 => \^snake_2_dead_out\,
      I2 => go_signal,
      O => resetn_0
    );
\temp_food_x[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => new_food_x2(0),
      I1 => \temp_food_y[0][5]_i_4_n_0\,
      I2 => new_food_x1(0),
      I3 => \temp_food_y[0][5]_i_3_n_0\,
      O => \temp_food_x[0][0]_i_1_n_0\
    );
\temp_food_x[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_4_n_0\,
      I1 => \temp_food_y[0][5]_i_3_n_0\,
      I2 => new_food_x1(1),
      I3 => new_food_x2(1),
      O => \temp_food_x[0][1]_i_1_n_0\
    );
\temp_food_x[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_4_n_0\,
      I1 => \temp_food_y[0][5]_i_3_n_0\,
      I2 => new_food_x1(2),
      I3 => new_food_x2(2),
      O => \temp_food_x[0][2]_i_1_n_0\
    );
\temp_food_x[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => new_food_x2(3),
      I1 => \temp_food_y[0][5]_i_4_n_0\,
      I2 => new_food_x1(3),
      I3 => \temp_food_y[0][5]_i_3_n_0\,
      O => \temp_food_x[0][3]_i_1_n_0\
    );
\temp_food_x[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => new_food_x2(4),
      I1 => \temp_food_y[0][5]_i_4_n_0\,
      I2 => new_food_x1(4),
      I3 => \temp_food_y[0][5]_i_3_n_0\,
      O => \temp_food_x[0][4]_i_1_n_0\
    );
\temp_food_x[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_4_n_0\,
      I1 => \temp_food_y[0][5]_i_3_n_0\,
      I2 => new_food_x1(5),
      I3 => new_food_x2(5),
      O => \temp_food_x[0][5]_i_1_n_0\
    );
\temp_food_x[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_4_n_0\,
      I1 => \temp_food_y[0][5]_i_3_n_0\,
      I2 => new_food_x1(6),
      I3 => new_food_x2(6),
      O => \temp_food_x[0][6]_i_1_n_0\
    );
\temp_food_x[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_4_n_0\,
      I1 => \temp_food_y[0][5]_i_3_n_0\,
      I2 => new_food_x1(7),
      I3 => new_food_x2(7),
      O => \temp_food_x[0][7]_i_1_n_0\
    );
\temp_food_x[10][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FEFEF"
    )
        port map (
      I0 => new_food_x1(0),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[10][6]_i_4_n_0\,
      O => \temp_food_x[10][0]_i_1_n_0\
    );
\temp_food_x[10][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => resetn,
      I1 => new_food_x1(1),
      I2 => \temp_food_y[10][6]_i_3_n_0\,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[10][1]_i_1_n_0\
    );
\temp_food_x[10][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(2),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[10][2]_i_1_n_0\
    );
\temp_food_x[10][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(3),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[10][3]_i_1_n_0\
    );
\temp_food_x[10][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(4),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[10][4]_i_1_n_0\
    );
\temp_food_x[10][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(5),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[10][5]_i_1_n_0\
    );
\temp_food_x[10][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_x1(6),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[10][6]_i_1_n_0\
    );
\temp_food_x[10][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_x1(7),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_x2(7),
      O => \temp_food_x[10][7]_i_1_n_0\
    );
\temp_food_x[11][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FEFEF"
    )
        port map (
      I0 => new_food_x1(0),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[11][6]_i_4_n_0\,
      O => \temp_food_x[11][0]_i_1_n_0\
    );
\temp_food_x[11][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_x1(1),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[11][1]_i_1_n_0\
    );
\temp_food_x[11][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(2),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[11][2]_i_1_n_0\
    );
\temp_food_x[11][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(3),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[11][3]_i_1_n_0\
    );
\temp_food_x[11][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(4),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[11][4]_i_1_n_0\
    );
\temp_food_x[11][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(5),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[11][5]_i_1_n_0\
    );
\temp_food_x[11][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_x1(6),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[11][6]_i_1_n_0\
    );
\temp_food_x[11][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => resetn,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[11][6]_i_3_n_0\,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_x2(7),
      O => \temp_food_x[11][7]_i_1_n_0\
    );
\temp_food_x[12][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[12][6]_i_4_n_0\,
      O => \temp_food_x[12][0]_i_1_n_0\
    );
\temp_food_x[12][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[12][6]_i_3_n_0\,
      I2 => new_food_x1(1),
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[12][1]_i_1_n_0\
    );
\temp_food_x[12][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[12][2]_i_1_n_0\
    );
\temp_food_x[12][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[12][3]_i_1_n_0\
    );
\temp_food_x[12][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[12][4]_i_1_n_0\
    );
\temp_food_x[12][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[12][5]_i_1_n_0\
    );
\temp_food_x[12][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[12][6]_i_1_n_0\
    );
\temp_food_x[12][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => resetn,
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_x2(7),
      O => \temp_food_x[12][7]_i_1_n_0\
    );
\temp_food_x[13][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[13][6]_i_4_n_0\,
      O => \temp_food_x[13][0]_i_1_n_0\
    );
\temp_food_x[13][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[13][6]_i_3_n_0\,
      I2 => new_food_x1(1),
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[13][1]_i_1_n_0\
    );
\temp_food_x[13][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[13][2]_i_1_n_0\
    );
\temp_food_x[13][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[13][3]_i_1_n_0\
    );
\temp_food_x[13][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[13][4]_i_1_n_0\
    );
\temp_food_x[13][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[13][5]_i_1_n_0\
    );
\temp_food_x[13][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[13][6]_i_3_n_0\,
      I2 => new_food_x1(6),
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[13][6]_i_1_n_0\
    );
\temp_food_x[13][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[13][6]_i_3_n_0\,
      I2 => new_food_x1(7),
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_x2(7),
      O => \temp_food_x[13][7]_i_1_n_0\
    );
\temp_food_x[14][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[14][6]_i_4_n_0\,
      O => \temp_food_x[14][0]_i_1_n_0\
    );
\temp_food_x[14][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => \temp_food_y[14][6]_i_4_n_0\,
      I3 => new_food_x2(1),
      O => \temp_food_x[14][1]_i_1_n_0\
    );
\temp_food_x[14][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_y[14][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[14][2]_i_1_n_0\
    );
\temp_food_x[14][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_y[14][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[14][3]_i_1_n_0\
    );
\temp_food_x[14][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[14][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[14][4]_i_1_n_0\
    );
\temp_food_x[14][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[14][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[14][5]_i_1_n_0\
    );
\temp_food_x[14][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => \temp_food_y[14][6]_i_4_n_0\,
      I3 => new_food_x2(6),
      O => \temp_food_x[14][6]_i_1_n_0\
    );
\temp_food_x[14][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[14][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[14][7]_i_1_n_0\
    );
\temp_food_x[15][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFF0F"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_x[15][0]_i_1_n_0\
    );
\temp_food_x[15][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFF0F"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => new_food_x2(1),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_x[15][1]_i_1_n_0\
    );
\temp_food_x[15][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFF0F"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => new_food_x2(2),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_x[15][2]_i_1_n_0\
    );
\temp_food_x[15][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFF0F"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => new_food_x2(3),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_x[15][3]_i_1_n_0\
    );
\temp_food_x[15][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F000"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => new_food_x2(4),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_x[15][4]_i_1_n_0\
    );
\temp_food_x[15][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F000"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => new_food_x2(5),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_x[15][5]_i_1_n_0\
    );
\temp_food_x[15][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFF0F"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => new_food_x2(6),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_x[15][6]_i_1_n_0\
    );
\temp_food_x[15][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F000"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => resetn,
      I3 => new_food_x2(7),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_x[15][7]_i_1_n_0\
    );
\temp_food_x[16][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[16][6]_i_4_n_0\,
      O => \temp_food_x[16][0]_i_1_n_0\
    );
\temp_food_x[16][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_y[16][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[16][1]_i_1_n_0\
    );
\temp_food_x[16][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_y[16][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[16][2]_i_1_n_0\
    );
\temp_food_x[16][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_y[16][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[16][3]_i_1_n_0\
    );
\temp_food_x[16][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => \temp_food_y[16][6]_i_4_n_0\,
      I3 => new_food_x2(4),
      O => \temp_food_x[16][4]_i_1_n_0\
    );
\temp_food_x[16][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => \temp_food_y[16][6]_i_4_n_0\,
      I3 => new_food_x2(5),
      O => \temp_food_x[16][5]_i_1_n_0\
    );
\temp_food_x[16][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[16][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[16][6]_i_1_n_0\
    );
\temp_food_x[16][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[16][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[16][7]_i_1_n_0\
    );
\temp_food_x[17][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[17][6]_i_4_n_0\,
      O => \temp_food_x[17][0]_i_1_n_0\
    );
\temp_food_x[17][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_y[17][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[17][1]_i_1_n_0\
    );
\temp_food_x[17][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_y[17][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[17][2]_i_1_n_0\
    );
\temp_food_x[17][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_y[17][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[17][3]_i_1_n_0\
    );
\temp_food_x[17][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => \temp_food_y[17][6]_i_4_n_0\,
      I3 => new_food_x2(4),
      O => \temp_food_x[17][4]_i_1_n_0\
    );
\temp_food_x[17][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => \temp_food_y[17][6]_i_4_n_0\,
      I3 => new_food_x2(5),
      O => \temp_food_x[17][5]_i_1_n_0\
    );
\temp_food_x[17][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[17][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[17][6]_i_1_n_0\
    );
\temp_food_x[17][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[17][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[17][7]_i_1_n_0\
    );
\temp_food_x[18][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[18][6]_i_4_n_0\,
      O => \temp_food_x[18][0]_i_1_n_0\
    );
\temp_food_x[18][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_y[18][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[18][1]_i_1_n_0\
    );
\temp_food_x[18][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_y[18][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[18][2]_i_1_n_0\
    );
\temp_food_x[18][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_y[18][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[18][3]_i_1_n_0\
    );
\temp_food_x[18][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => \temp_food_y[18][6]_i_4_n_0\,
      I3 => new_food_x2(4),
      O => \temp_food_x[18][4]_i_1_n_0\
    );
\temp_food_x[18][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[18][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[18][5]_i_1_n_0\
    );
\temp_food_x[18][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[18][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[18][6]_i_1_n_0\
    );
\temp_food_x[18][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[18][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[18][7]_i_1_n_0\
    );
\temp_food_x[19][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[19][6]_i_4_n_0\,
      O => \temp_food_x[19][0]_i_1_n_0\
    );
\temp_food_x[19][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[19][1]_i_1_n_0\
    );
\temp_food_x[19][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[19][2]_i_1_n_0\
    );
\temp_food_x[19][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[19][3]_i_1_n_0\
    );
\temp_food_x[19][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[19][4]_i_1_n_0\
    );
\temp_food_x[19][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[19][5]_i_1_n_0\
    );
\temp_food_x[19][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[19][6]_i_1_n_0\
    );
\temp_food_x[19][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[19][6]_i_3_n_0\,
      I2 => new_food_x1(7),
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_x2(7),
      O => \temp_food_x[19][7]_i_1_n_0\
    );
\temp_food_x[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => new_food_x2(0),
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_x1(0),
      I3 => \temp_food_y[1][4]_i_3_n_0\,
      O => \temp_food_x[1][0]_i_1_n_0\
    );
\temp_food_x[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(1),
      I1 => \temp_food_y[1][4]_i_3_n_0\,
      I2 => \^temp_food_y_reg[1][3]_0\,
      I3 => new_food_x2(1),
      O => \temp_food_x[1][1]_i_1_n_0\
    );
\temp_food_x[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DC10"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_3_n_0\,
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_x1(2),
      I3 => new_food_x2(2),
      O => \temp_food_x[1][2]_i_1_n_0\
    );
\temp_food_x[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => new_food_x2(3),
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_x1(3),
      I3 => \temp_food_y[1][4]_i_3_n_0\,
      O => \temp_food_x[1][3]_i_1_n_0\
    );
\temp_food_x[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => new_food_x2(4),
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_x1(4),
      I3 => \temp_food_y[1][4]_i_3_n_0\,
      O => \temp_food_x[1][4]_i_1_n_0\
    );
\temp_food_x[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(5),
      I1 => \temp_food_y[1][4]_i_3_n_0\,
      I2 => \^temp_food_y_reg[1][3]_0\,
      I3 => new_food_x2(5),
      O => \temp_food_x[1][5]_i_1_n_0\
    );
\temp_food_x[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DC10"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_3_n_0\,
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_x1(6),
      I3 => new_food_x2(6),
      O => \temp_food_x[1][6]_i_1_n_0\
    );
\temp_food_x[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DC10"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_3_n_0\,
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_x1(7),
      I3 => new_food_x2(7),
      O => \temp_food_x[1][7]_i_1_n_0\
    );
\temp_food_x[20][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[20][6]_i_4_n_0\,
      O => \temp_food_x[20][0]_i_1_n_0\
    );
\temp_food_x[20][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => \temp_food_y[20][6]_i_4_n_0\,
      I3 => new_food_x2(1),
      O => \temp_food_x[20][1]_i_1_n_0\
    );
\temp_food_x[20][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => \temp_food_y[20][6]_i_4_n_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[20][2]_i_1_n_0\
    );
\temp_food_x[20][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => \temp_food_y[20][6]_i_4_n_0\,
      I3 => new_food_x2(3),
      O => \temp_food_x[20][3]_i_1_n_0\
    );
\temp_food_x[20][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => \temp_food_y[20][6]_i_4_n_0\,
      I3 => new_food_x2(4),
      O => \temp_food_x[20][4]_i_1_n_0\
    );
\temp_food_x[20][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[20][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[20][5]_i_1_n_0\
    );
\temp_food_x[20][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[20][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[20][6]_i_1_n_0\
    );
\temp_food_x[20][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[20][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[20][7]_i_1_n_0\
    );
\temp_food_x[21][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[21][6]_i_4_n_0\,
      O => \temp_food_x[21][0]_i_1_n_0\
    );
\temp_food_x[21][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[21][6]_i_3_n_0\,
      I2 => new_food_x1(1),
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[21][1]_i_1_n_0\
    );
\temp_food_x[21][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[21][2]_i_1_n_0\
    );
\temp_food_x[21][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[21][3]_i_1_n_0\
    );
\temp_food_x[21][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[21][4]_i_1_n_0\
    );
\temp_food_x[21][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[21][5]_i_1_n_0\
    );
\temp_food_x[21][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[21][6]_i_1_n_0\
    );
\temp_food_x[21][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_x2(7),
      O => \temp_food_x[21][7]_i_1_n_0\
    );
\temp_food_x[23][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[23][6]_i_4_n_0\,
      O => \temp_food_x[23][0]_i_1_n_0\
    );
\temp_food_x[23][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => \temp_food_y[23][6]_i_4_n_0\,
      I3 => new_food_x2(1),
      O => \temp_food_x[23][1]_i_1_n_0\
    );
\temp_food_x[23][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => \temp_food_y[23][6]_i_4_n_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[23][2]_i_1_n_0\
    );
\temp_food_x[23][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => \temp_food_y[23][6]_i_4_n_0\,
      I3 => new_food_x2(3),
      O => \temp_food_x[23][3]_i_1_n_0\
    );
\temp_food_x[23][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => \temp_food_y[23][6]_i_4_n_0\,
      I3 => new_food_x2(4),
      O => \temp_food_x[23][4]_i_1_n_0\
    );
\temp_food_x[23][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[23][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[23][5]_i_1_n_0\
    );
\temp_food_x[23][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[23][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[23][6]_i_1_n_0\
    );
\temp_food_x[23][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[23][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[23][7]_i_1_n_0\
    );
\temp_food_x[25][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[25][6]_i_4_n_0\,
      O => \temp_food_x[25][0]_i_1_n_0\
    );
\temp_food_x[25][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[25][1]_i_1_n_0\
    );
\temp_food_x[25][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[25][6]_i_3_n_0\,
      I2 => new_food_x1(2),
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[25][2]_i_1_n_0\
    );
\temp_food_x[25][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[25][3]_i_1_n_0\
    );
\temp_food_x[25][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[25][4]_i_1_n_0\
    );
\temp_food_x[25][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[25][5]_i_1_n_0\
    );
\temp_food_x[25][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[25][6]_i_1_n_0\
    );
\temp_food_x[25][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[25][6]_i_3_n_0\,
      I2 => new_food_x1(7),
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_x2(7),
      O => \temp_food_x[25][7]_i_1_n_0\
    );
\temp_food_x[26][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[26][6]_i_4_n_0\,
      O => \temp_food_x[26][0]_i_1_n_0\
    );
\temp_food_x[26][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_y[26][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[26][1]_i_1_n_0\
    );
\temp_food_x[26][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => \temp_food_y[26][6]_i_4_n_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[26][2]_i_1_n_0\
    );
\temp_food_x[26][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => \temp_food_y[26][6]_i_4_n_0\,
      I3 => new_food_x2(3),
      O => \temp_food_x[26][3]_i_1_n_0\
    );
\temp_food_x[26][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[26][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[26][4]_i_1_n_0\
    );
\temp_food_x[26][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[26][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[26][5]_i_1_n_0\
    );
\temp_food_x[26][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[26][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[26][6]_i_1_n_0\
    );
\temp_food_x[26][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[26][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[26][7]_i_1_n_0\
    );
\temp_food_x[27][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[27][6]_i_4_n_0\,
      O => \temp_food_x[27][0]_i_1_n_0\
    );
\temp_food_x[27][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[27][1]_i_1_n_0\
    );
\temp_food_x[27][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[27][6]_i_3_n_0\,
      I2 => new_food_x1(2),
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[27][2]_i_1_n_0\
    );
\temp_food_x[27][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[27][6]_i_3_n_0\,
      I2 => new_food_x1(3),
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[27][3]_i_1_n_0\
    );
\temp_food_x[27][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[27][4]_i_1_n_0\
    );
\temp_food_x[27][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[27][5]_i_1_n_0\
    );
\temp_food_x[27][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[27][6]_i_1_n_0\
    );
\temp_food_x[27][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => resetn,
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_x2(7),
      O => \temp_food_x[27][7]_i_1_n_0\
    );
\temp_food_x[28][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[28][6]_i_4_n_0\,
      O => \temp_food_x[28][0]_i_1_n_0\
    );
\temp_food_x[28][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_y[28][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[28][1]_i_1_n_0\
    );
\temp_food_x[28][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => \temp_food_y[28][6]_i_4_n_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[28][2]_i_1_n_0\
    );
\temp_food_x[28][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => \temp_food_y[28][6]_i_4_n_0\,
      I3 => new_food_x2(3),
      O => \temp_food_x[28][3]_i_1_n_0\
    );
\temp_food_x[28][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[28][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[28][4]_i_1_n_0\
    );
\temp_food_x[28][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[28][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[28][5]_i_1_n_0\
    );
\temp_food_x[28][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[28][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[28][6]_i_1_n_0\
    );
\temp_food_x[28][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[28][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[28][7]_i_1_n_0\
    );
\temp_food_x[29][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[29][6]_i_4_n_0\,
      O => \temp_food_x[29][0]_i_1_n_0\
    );
\temp_food_x[29][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_y[29][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[29][1]_i_1_n_0\
    );
\temp_food_x[29][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => \temp_food_y[29][6]_i_4_n_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[29][2]_i_1_n_0\
    );
\temp_food_x[29][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => \temp_food_y[29][6]_i_4_n_0\,
      I3 => new_food_x2(3),
      O => \temp_food_x[29][3]_i_1_n_0\
    );
\temp_food_x[29][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[29][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[29][4]_i_1_n_0\
    );
\temp_food_x[29][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[29][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[29][5]_i_1_n_0\
    );
\temp_food_x[29][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[29][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[29][6]_i_1_n_0\
    );
\temp_food_x[29][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[29][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[29][7]_i_1_n_0\
    );
\temp_food_x[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FEFEF"
    )
        port map (
      I0 => new_food_x1(0),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \temp_food_x[2][0]_i_1_n_0\
    );
\temp_food_x[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_x1(1),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[2][1]_i_1_n_0\
    );
\temp_food_x[2][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(2),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[2][2]_i_1_n_0\
    );
\temp_food_x[2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(3),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[2][3]_i_1_n_0\
    );
\temp_food_x[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(4),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[2][4]_i_1_n_0\
    );
\temp_food_x[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(5),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => new_food_x2(5),
      O => \temp_food_x[2][5]_i_1_n_0\
    );
\temp_food_x[2][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(6),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => new_food_x2(6),
      O => \temp_food_x[2][6]_i_1_n_0\
    );
\temp_food_x[2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_x1(7),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => new_food_x2(7),
      O => \temp_food_x[2][7]_i_1_n_0\
    );
\temp_food_x[30][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(0),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_x1(0),
      O => \temp_food_x[30][0]_i_1_n_0\
    );
\temp_food_x[30][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(1),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_x1(1),
      O => \temp_food_x[30][1]_i_1_n_0\
    );
\temp_food_x[30][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(2),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_x1(2),
      O => \temp_food_x[30][2]_i_1_n_0\
    );
\temp_food_x[30][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(3),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_x1(3),
      O => \temp_food_x[30][3]_i_1_n_0\
    );
\temp_food_x[30][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(4),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_x1(4),
      O => \temp_food_x[30][4]_i_1_n_0\
    );
\temp_food_x[30][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(5),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_x1(5),
      O => \temp_food_x[30][5]_i_1_n_0\
    );
\temp_food_x[30][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(6),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_x1(6),
      O => \temp_food_x[30][6]_i_1_n_0\
    );
\temp_food_x[30][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(7),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_x1(7),
      O => \temp_food_x[30][7]_i_1_n_0\
    );
\temp_food_x[31][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(0),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_x1(0),
      O => \temp_food_x[31][0]_i_1_n_0\
    );
\temp_food_x[31][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(1),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_x1(1),
      O => \temp_food_x[31][1]_i_1_n_0\
    );
\temp_food_x[31][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(2),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_x1(2),
      O => \temp_food_x[31][2]_i_1_n_0\
    );
\temp_food_x[31][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(3),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_x1(3),
      O => \temp_food_x[31][3]_i_1_n_0\
    );
\temp_food_x[31][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(4),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_x1(4),
      O => \temp_food_x[31][4]_i_1_n_0\
    );
\temp_food_x[31][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(5),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_x1(5),
      O => \temp_food_x[31][5]_i_1_n_0\
    );
\temp_food_x[31][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(6),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_x1(6),
      O => \temp_food_x[31][6]_i_1_n_0\
    );
\temp_food_x[31][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_x2(7),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_x1(7),
      O => \temp_food_x[31][7]_i_1_n_0\
    );
\temp_food_x[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FEFEF"
    )
        port map (
      I0 => new_food_x1(0),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[3][6]_i_4_n_0\,
      O => \temp_food_x[3][0]_i_1_n_0\
    );
\temp_food_x[3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(1),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => \temp_food_y[3][6]_i_4_n_0\,
      I3 => new_food_x2(1),
      O => \temp_food_x[3][1]_i_1_n_0\
    );
\temp_food_x[3][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(2),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => \temp_food_y[3][6]_i_4_n_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[3][2]_i_1_n_0\
    );
\temp_food_x[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(3),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[3][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[3][3]_i_1_n_0\
    );
\temp_food_x[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(4),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[3][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[3][4]_i_1_n_0\
    );
\temp_food_x[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(5),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => \temp_food_y[3][6]_i_4_n_0\,
      I3 => new_food_x2(5),
      O => \temp_food_x[3][5]_i_1_n_0\
    );
\temp_food_x[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(6),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => \temp_food_y[3][6]_i_4_n_0\,
      I3 => new_food_x2(6),
      O => \temp_food_x[3][6]_i_1_n_0\
    );
\temp_food_x[3][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(7),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => \temp_food_y[3][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[3][7]_i_1_n_0\
    );
\temp_food_x[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FEFEF"
    )
        port map (
      I0 => new_food_x1(0),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[4][6]_i_4_n_0\,
      O => \temp_food_x[4][0]_i_1_n_0\
    );
\temp_food_x[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(1),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => new_food_x2(1),
      O => \temp_food_x[4][1]_i_1_n_0\
    );
\temp_food_x[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(2),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[4][2]_i_1_n_0\
    );
\temp_food_x[4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(3),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[4][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[4][3]_i_1_n_0\
    );
\temp_food_x[4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(4),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[4][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[4][4]_i_1_n_0\
    );
\temp_food_x[4][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(5),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => new_food_x2(5),
      O => \temp_food_x[4][5]_i_1_n_0\
    );
\temp_food_x[4][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(6),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => new_food_x2(6),
      O => \temp_food_x[4][6]_i_1_n_0\
    );
\temp_food_x[4][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(7),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[4][7]_i_1_n_0\
    );
\temp_food_x[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_x_reg[5][6]_0\,
      O => \temp_food_x[5][0]_i_1_n_0\
    );
\temp_food_x[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_x_reg[5][6]_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[5][1]_i_1_n_0\
    );
\temp_food_x[5][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_x1(2),
      I2 => \temp_food_x_reg[5][6]_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[5][2]_i_1_n_0\
    );
\temp_food_x[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_x_reg[5][6]_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[5][3]_i_1_n_0\
    );
\temp_food_x[5][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_x1(4),
      I2 => \temp_food_x_reg[5][6]_0\,
      I3 => new_food_x2(4),
      O => \temp_food_x[5][4]_i_1_n_0\
    );
\temp_food_x[5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_x_reg[5][6]_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[5][5]_i_1_n_0\
    );
\temp_food_x[5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_x_reg[5][6]_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[5][6]_i_1_n_0\
    );
\temp_food_x[5][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_x_reg[5][6]_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[5][7]_i_1_n_0\
    );
\temp_food_x[6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_x_reg[6][3]_0\,
      O => \temp_food_x[6][0]_i_1_n_0\
    );
\temp_food_x[6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_x_reg[6][3]_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[6][1]_i_1_n_0\
    );
\temp_food_x[6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_x_reg[6][3]_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[6][2]_i_1_n_0\
    );
\temp_food_x[6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_x_reg[6][3]_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[6][3]_i_1_n_0\
    );
\temp_food_x[6][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => \temp_food_x_reg[6][3]_0\,
      I3 => new_food_x2(4),
      O => \temp_food_x[6][4]_i_1_n_0\
    );
\temp_food_x[6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_x_reg[6][3]_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[6][5]_i_1_n_0\
    );
\temp_food_x[6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_x_reg[6][3]_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[6][6]_i_1_n_0\
    );
\temp_food_x[6][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_x_reg[6][3]_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[6][7]_i_1_n_0\
    );
\temp_food_x[7][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FEFEF"
    )
        port map (
      I0 => new_food_x1(0),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[7][6]_i_4_n_0\,
      O => \temp_food_x[7][0]_i_1_n_0\
    );
\temp_food_x[7][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(1),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => resetn,
      I3 => \temp_food_y[7][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[7][1]_i_1_n_0\
    );
\temp_food_x[7][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(2),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => \temp_food_y[7][6]_i_4_n_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[7][2]_i_1_n_0\
    );
\temp_food_x[7][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(3),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => resetn,
      I3 => \temp_food_y[7][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[7][3]_i_1_n_0\
    );
\temp_food_x[7][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(4),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => \temp_food_y[7][6]_i_4_n_0\,
      I3 => new_food_x2(4),
      O => \temp_food_x[7][4]_i_1_n_0\
    );
\temp_food_x[7][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_x1(5),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => resetn,
      I3 => \temp_food_y[7][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[7][5]_i_1_n_0\
    );
\temp_food_x[7][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_x1(6),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => \temp_food_y[7][6]_i_4_n_0\,
      I3 => new_food_x2(6),
      O => \temp_food_x[7][6]_i_1_n_0\
    );
\temp_food_x[7][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_x1(7),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => resetn,
      I3 => \temp_food_y[7][6]_i_4_n_0\,
      I4 => new_food_x2(7),
      O => \temp_food_x[7][7]_i_1_n_0\
    );
\temp_food_x[8][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_y[8][6]_i_4_n_0\,
      O => \temp_food_x[8][0]_i_1_n_0\
    );
\temp_food_x[8][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_y[8][6]_i_4_n_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[8][1]_i_1_n_0\
    );
\temp_food_x[8][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => \temp_food_y[8][6]_i_4_n_0\,
      I3 => new_food_x2(2),
      O => \temp_food_x[8][2]_i_1_n_0\
    );
\temp_food_x[8][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_y[8][6]_i_4_n_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[8][3]_i_1_n_0\
    );
\temp_food_x[8][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => resetn,
      I3 => \temp_food_y[8][6]_i_4_n_0\,
      I4 => new_food_x2(4),
      O => \temp_food_x[8][4]_i_1_n_0\
    );
\temp_food_x[8][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_y[8][6]_i_4_n_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[8][5]_i_1_n_0\
    );
\temp_food_x[8][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_y[8][6]_i_4_n_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[8][6]_i_1_n_0\
    );
\temp_food_x[8][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_y[8][6]_i_4_n_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[8][7]_i_1_n_0\
    );
\temp_food_x[9][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_x_reg[9][3]_0\,
      O => \temp_food_x[9][0]_i_1_n_0\
    );
\temp_food_x[9][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_x1(1),
      I2 => resetn,
      I3 => \temp_food_x_reg[9][3]_0\,
      I4 => new_food_x2(1),
      O => \temp_food_x[9][1]_i_1_n_0\
    );
\temp_food_x[9][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_x_reg[9][3]_0\,
      I4 => new_food_x2(2),
      O => \temp_food_x[9][2]_i_1_n_0\
    );
\temp_food_x[9][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_x_reg[9][3]_0\,
      I4 => new_food_x2(3),
      O => \temp_food_x[9][3]_i_1_n_0\
    );
\temp_food_x[9][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_x1(4),
      I2 => \temp_food_x_reg[9][3]_0\,
      I3 => new_food_x2(4),
      O => \temp_food_x[9][4]_i_1_n_0\
    );
\temp_food_x[9][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_x_reg[9][3]_0\,
      I4 => new_food_x2(5),
      O => \temp_food_x[9][5]_i_1_n_0\
    );
\temp_food_x[9][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_x_reg[9][3]_0\,
      I4 => new_food_x2(6),
      O => \temp_food_x[9][6]_i_1_n_0\
    );
\temp_food_x[9][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_x_reg[9][3]_0\,
      I3 => new_food_x2(7),
      O => \temp_food_x[9][7]_i_1_n_0\
    );
\temp_food_x_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_x[0][0]_i_1_n_0\,
      Q => \temp_food_x_reg[0]__0\(0),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_x[0][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[0][7]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_x[0][2]_i_1_n_0\,
      Q => \temp_food_x_reg[0]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_x[0][3]_i_1_n_0\,
      Q => \^temp_food_x_reg[0][7]_0\(1),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_x[0][4]_i_1_n_0\,
      Q => \^temp_food_x_reg[0][7]_0\(2),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_x[0][5]_i_1_n_0\,
      Q => \^temp_food_x_reg[0][7]_0\(3),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_x[0][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[0][7]_0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_x[0][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[0][7]_0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_x[10][0]_i_1_n_0\,
      Q => \temp_food_x_reg[10]__0\(0),
      R => '0'
    );
\temp_food_x_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_x[10][1]_i_1_n_0\,
      Q => \temp_food_x_reg[10]__0\(1),
      R => '0'
    );
\temp_food_x_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_x[10][2]_i_1_n_0\,
      Q => \temp_food_x_reg[10]__0\(2),
      R => '0'
    );
\temp_food_x_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_x[10][3]_i_1_n_0\,
      Q => \temp_food_x_reg[10]__0\(3),
      R => '0'
    );
\temp_food_x_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_x[10][4]_i_1_n_0\,
      Q => \temp_food_x_reg[10]__0\(4),
      R => '0'
    );
\temp_food_x_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_x[10][5]_i_1_n_0\,
      Q => \temp_food_x_reg[10]__0\(5),
      R => '0'
    );
\temp_food_x_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_x[10][6]_i_1_n_0\,
      Q => \temp_food_x_reg[10]__0\(6),
      R => '0'
    );
\temp_food_x_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_x[10][7]_i_1_n_0\,
      Q => \temp_food_x_reg[10]__0\(7),
      R => '0'
    );
\temp_food_x_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_x[11][0]_i_1_n_0\,
      Q => \temp_food_x_reg[11]__0\(0),
      R => '0'
    );
\temp_food_x_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_x[11][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[11][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_x[11][2]_i_1_n_0\,
      Q => \temp_food_x_reg[11]__0\(2),
      R => '0'
    );
\temp_food_x_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_x[11][3]_i_1_n_0\,
      Q => \temp_food_x_reg[11]__0\(3),
      R => '0'
    );
\temp_food_x_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_x[11][4]_i_1_n_0\,
      Q => \temp_food_x_reg[11]__0\(4),
      R => '0'
    );
\temp_food_x_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_x[11][5]_i_1_n_0\,
      Q => \temp_food_x_reg[11]__0\(5),
      R => '0'
    );
\temp_food_x_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_x[11][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[11][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_x[11][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[11][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_x[12][0]_i_1_n_0\,
      Q => \temp_food_x_reg[12]__0\(0),
      R => '0'
    );
\temp_food_x_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_x[12][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[12][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_x[12][2]_i_1_n_0\,
      Q => \temp_food_x_reg[12]__0\(2),
      R => '0'
    );
\temp_food_x_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_x[12][3]_i_1_n_0\,
      Q => \temp_food_x_reg[12]__0\(3),
      R => '0'
    );
\temp_food_x_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_x[12][4]_i_1_n_0\,
      Q => \temp_food_x_reg[12]__0\(4),
      R => '0'
    );
\temp_food_x_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_x[12][5]_i_1_n_0\,
      Q => \temp_food_x_reg[12]__0\(5),
      R => '0'
    );
\temp_food_x_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_x[12][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[12][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_x[12][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[12][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_x[13][0]_i_1_n_0\,
      Q => \temp_food_x_reg[13]__0\(0),
      R => '0'
    );
\temp_food_x_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_x[13][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[13][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_x[13][2]_i_1_n_0\,
      Q => \temp_food_x_reg[13]__0\(2),
      R => '0'
    );
\temp_food_x_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_x[13][3]_i_1_n_0\,
      Q => \temp_food_x_reg[13]__0\(3),
      R => '0'
    );
\temp_food_x_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_x[13][4]_i_1_n_0\,
      Q => \temp_food_x_reg[13]__0\(4),
      R => '0'
    );
\temp_food_x_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_x[13][5]_i_1_n_0\,
      Q => \temp_food_x_reg[13]__0\(5),
      R => '0'
    );
\temp_food_x_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_x[13][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[13][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_x[13][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[13][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_x[14][0]_i_1_n_0\,
      Q => \temp_food_x_reg[14]__0\(0),
      R => '0'
    );
\temp_food_x_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_x[14][1]_i_1_n_0\,
      Q => \temp_food_x_reg[14]__0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_x[14][2]_i_1_n_0\,
      Q => \temp_food_x_reg[14]__0\(2),
      R => '0'
    );
\temp_food_x_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_x[14][3]_i_1_n_0\,
      Q => \temp_food_x_reg[14]__0\(3),
      R => '0'
    );
\temp_food_x_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_x[14][4]_i_1_n_0\,
      Q => \temp_food_x_reg[14]__0\(4),
      R => '0'
    );
\temp_food_x_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_x[14][5]_i_1_n_0\,
      Q => \temp_food_x_reg[14]__0\(5),
      R => '0'
    );
\temp_food_x_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_x[14][6]_i_1_n_0\,
      Q => \temp_food_x_reg[14]__0\(6),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_x[14][7]_i_1_n_0\,
      Q => \temp_food_x_reg[14]__0\(7),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_x[15][0]_i_1_n_0\,
      Q => \temp_food_x_reg[15]__0\(0),
      R => '0'
    );
\temp_food_x_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_x[15][1]_i_1_n_0\,
      Q => \temp_food_x_reg[15]__0\(1),
      R => '0'
    );
\temp_food_x_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_x[15][2]_i_1_n_0\,
      Q => \temp_food_x_reg[15]__0\(2),
      R => '0'
    );
\temp_food_x_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_x[15][3]_i_1_n_0\,
      Q => \temp_food_x_reg[15]__0\(3),
      R => '0'
    );
\temp_food_x_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_x[15][4]_i_1_n_0\,
      Q => \temp_food_x_reg[15]__0\(4),
      R => '0'
    );
\temp_food_x_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_x[15][5]_i_1_n_0\,
      Q => \temp_food_x_reg[15]__0\(5),
      R => '0'
    );
\temp_food_x_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_x[15][6]_i_1_n_0\,
      Q => \temp_food_x_reg[15]__0\(6),
      R => '0'
    );
\temp_food_x_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_x[15][7]_i_1_n_0\,
      Q => \temp_food_x_reg[15]__0\(7),
      R => '0'
    );
\temp_food_x_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_x[16][0]_i_1_n_0\,
      Q => \temp_food_x_reg[16]__0\(0),
      R => '0'
    );
\temp_food_x_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_x[16][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[16][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_x[16][2]_i_1_n_0\,
      Q => \temp_food_x_reg[16]__0\(2),
      R => '0'
    );
\temp_food_x_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_x[16][3]_i_1_n_0\,
      Q => \temp_food_x_reg[16]__0\(3),
      R => '0'
    );
\temp_food_x_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_x[16][4]_i_1_n_0\,
      Q => \temp_food_x_reg[16]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_x[16][5]_i_1_n_0\,
      Q => \temp_food_x_reg[16]__0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_x[16][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[16][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_x[16][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[16][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_x[17][0]_i_1_n_0\,
      Q => \temp_food_x_reg[17]__0\(0),
      R => '0'
    );
\temp_food_x_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_x[17][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[17][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_x[17][2]_i_1_n_0\,
      Q => \temp_food_x_reg[17]__0\(2),
      R => '0'
    );
\temp_food_x_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_x[17][3]_i_1_n_0\,
      Q => \temp_food_x_reg[17]__0\(3),
      R => '0'
    );
\temp_food_x_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_x[17][4]_i_1_n_0\,
      Q => \temp_food_x_reg[17]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_x[17][5]_i_1_n_0\,
      Q => \temp_food_x_reg[17]__0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_x[17][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[17][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_x[17][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[17][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_x[18][0]_i_1_n_0\,
      Q => \temp_food_x_reg[18]__0\(0),
      R => '0'
    );
\temp_food_x_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_x[18][1]_i_1_n_0\,
      Q => \temp_food_x_reg[18]__0\(1),
      R => '0'
    );
\temp_food_x_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_x[18][2]_i_1_n_0\,
      Q => \temp_food_x_reg[18]__0\(2),
      R => '0'
    );
\temp_food_x_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_x[18][3]_i_1_n_0\,
      Q => \temp_food_x_reg[18]__0\(3),
      R => '0'
    );
\temp_food_x_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_x[18][4]_i_1_n_0\,
      Q => \temp_food_x_reg[18]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_x[18][5]_i_1_n_0\,
      Q => \temp_food_x_reg[18]__0\(5),
      R => '0'
    );
\temp_food_x_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_x[18][6]_i_1_n_0\,
      Q => \temp_food_x_reg[18]__0\(6),
      R => '0'
    );
\temp_food_x_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_x[18][7]_i_1_n_0\,
      Q => \temp_food_x_reg[18]__0\(7),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_x[19][0]_i_1_n_0\,
      Q => \temp_food_x_reg[19]__0\(0),
      R => '0'
    );
\temp_food_x_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_x[19][1]_i_1_n_0\,
      Q => \temp_food_x_reg[19][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_x[19][2]_i_1_n_0\,
      Q => \temp_food_x_reg[19]__0\(2),
      R => '0'
    );
\temp_food_x_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_x[19][3]_i_1_n_0\,
      Q => \temp_food_x_reg[19]__0\(3),
      R => '0'
    );
\temp_food_x_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_x[19][4]_i_1_n_0\,
      Q => \temp_food_x_reg[19]__0\(4),
      R => '0'
    );
\temp_food_x_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_x[19][5]_i_1_n_0\,
      Q => \temp_food_x_reg[19]__0\(5),
      R => '0'
    );
\temp_food_x_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_x[19][6]_i_1_n_0\,
      Q => \temp_food_x_reg[19][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_x[19][7]_i_1_n_0\,
      Q => \temp_food_x_reg[19][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_x[1][0]_i_1_n_0\,
      Q => \temp_food_x_reg[1]__0\(0),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_x[1][1]_i_1_n_0\,
      Q => \temp_food_x_reg[1]__0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_x[1][2]_i_1_n_0\,
      Q => \temp_food_x_reg[1]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[1][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_x[1][3]_i_1_n_0\,
      Q => \^temp_food_x_reg[1][5]_0\(0),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[1][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_x[1][4]_i_1_n_0\,
      Q => \^temp_food_x_reg[1][5]_0\(1),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_x[1][5]_i_1_n_0\,
      Q => \^temp_food_x_reg[1][5]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_x[1][6]_i_1_n_0\,
      Q => \temp_food_x_reg[1]__0\(6),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_x[1][7]_i_1_n_0\,
      Q => \temp_food_x_reg[1]__0\(7),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_x[20][0]_i_1_n_0\,
      Q => \temp_food_x_reg[20]__0\(0),
      R => '0'
    );
\temp_food_x_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_x[20][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[20][7]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_x[20][2]_i_1_n_0\,
      Q => \temp_food_x_reg[20]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_x[20][3]_i_1_n_0\,
      Q => \temp_food_x_reg[20]__0\(3),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_x[20][4]_i_1_n_0\,
      Q => \temp_food_x_reg[20]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_x[20][5]_i_1_n_0\,
      Q => \temp_food_x_reg[20]__0\(5),
      R => '0'
    );
\temp_food_x_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_x[20][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[20][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_x[20][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[20][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_x[21][0]_i_1_n_0\,
      Q => \temp_food_x_reg[21]__0\(0),
      R => '0'
    );
\temp_food_x_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_x[21][1]_i_1_n_0\,
      Q => \temp_food_x_reg[21]__0\(1),
      R => '0'
    );
\temp_food_x_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_x[21][2]_i_1_n_0\,
      Q => \temp_food_x_reg[21]__0\(2),
      R => '0'
    );
\temp_food_x_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_x[21][3]_i_1_n_0\,
      Q => \temp_food_x_reg[21]__0\(3),
      R => '0'
    );
\temp_food_x_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_x[21][4]_i_1_n_0\,
      Q => \temp_food_x_reg[21]__0\(4),
      R => '0'
    );
\temp_food_x_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_x[21][5]_i_1_n_0\,
      Q => \temp_food_x_reg[21]__0\(5),
      R => '0'
    );
\temp_food_x_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_x[21][6]_i_1_n_0\,
      Q => \temp_food_x_reg[21]__0\(6),
      R => '0'
    );
\temp_food_x_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_x[21][7]_i_1_n_0\,
      Q => \temp_food_x_reg[21]__0\(7),
      R => '0'
    );
\temp_food_x_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => \temp_food_x_reg[22][6]_0\(0),
      Q => \^temp_food_x_reg[22][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => \temp_food_x_reg[22][1]_0\,
      Q => \^temp_food_x_reg[22][7]_0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => \temp_food_x_reg[22][2]_0\,
      Q => \temp_food_x_reg[22]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => \temp_food_x_reg[22][6]_0\(1),
      Q => \temp_food_x_reg[22]__0\(3),
      R => '0'
    );
\temp_food_x_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => \temp_food_x_reg[22][4]_0\,
      Q => \^temp_food_x_reg[22][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => \temp_food_x_reg[22][6]_0\(2),
      Q => \temp_food_x_reg[22]__0\(5),
      R => '0'
    );
\temp_food_x_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => \temp_food_x_reg[22][6]_0\(3),
      Q => \^temp_food_x_reg[22][7]_0\(3),
      R => '0'
    );
\temp_food_x_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => \temp_food_x_reg[22][7]_1\,
      Q => \^temp_food_x_reg[22][7]_0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_x[23][0]_i_1_n_0\,
      Q => \temp_food_x_reg[23]__0\(0),
      R => '0'
    );
\temp_food_x_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_x[23][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[23][7]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_x[23][2]_i_1_n_0\,
      Q => \temp_food_x_reg[23]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_x[23][3]_i_1_n_0\,
      Q => \temp_food_x_reg[23]__0\(3),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_x[23][4]_i_1_n_0\,
      Q => \temp_food_x_reg[23]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_x[23][5]_i_1_n_0\,
      Q => \temp_food_x_reg[23]__0\(5),
      R => '0'
    );
\temp_food_x_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_x[23][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[23][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_x[23][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[23][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_x_reg[24][6]_0\(0),
      Q => \^temp_food_x_reg[24][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_x_reg[24][1]_0\,
      Q => \^temp_food_x_reg[24][7]_0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_x_reg[24][6]_0\(1),
      Q => \temp_food_x_reg[24]__0\(2),
      R => '0'
    );
\temp_food_x_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_x_reg[24][6]_0\(2),
      Q => \temp_food_x_reg[24]__0\(3),
      R => '0'
    );
\temp_food_x_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_x_reg[24][4]_0\,
      Q => \^temp_food_x_reg[24][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_x_reg[24][6]_0\(3),
      Q => \temp_food_x_reg[24]__0\(5),
      R => '0'
    );
\temp_food_x_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_x_reg[24][6]_0\(4),
      Q => \^temp_food_x_reg[24][7]_0\(3),
      R => '0'
    );
\temp_food_x_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_x_reg[24][7]_1\,
      Q => \^temp_food_x_reg[24][7]_0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_x[25][0]_i_1_n_0\,
      Q => \temp_food_x_reg[25]__0\(0),
      R => '0'
    );
\temp_food_x_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_x[25][1]_i_1_n_0\,
      Q => \temp_food_x_reg[25]__0\(1),
      R => '0'
    );
\temp_food_x_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_x[25][2]_i_1_n_0\,
      Q => \^temp_food_x_reg[25][5]_0\(0),
      R => '0'
    );
\temp_food_x_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_x[25][3]_i_1_n_0\,
      Q => \^temp_food_x_reg[25][5]_0\(1),
      R => '0'
    );
\temp_food_x_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_x[25][4]_i_1_n_0\,
      Q => \temp_food_x_reg[25]__0\(4),
      R => '0'
    );
\temp_food_x_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_x[25][5]_i_1_n_0\,
      Q => \^temp_food_x_reg[25][5]_0\(2),
      R => '0'
    );
\temp_food_x_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_x[25][6]_i_1_n_0\,
      Q => \temp_food_x_reg[25]__0\(6),
      R => '0'
    );
\temp_food_x_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_x[25][7]_i_1_n_0\,
      Q => \temp_food_x_reg[25]__0\(7),
      R => '0'
    );
\temp_food_x_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_x[26][0]_i_1_n_0\,
      Q => \temp_food_x_reg[26]__0\(0),
      R => '0'
    );
\temp_food_x_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_x[26][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[26][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_x[26][2]_i_1_n_0\,
      Q => \temp_food_x_reg[26]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_x[26][3]_i_1_n_0\,
      Q => \temp_food_x_reg[26]__0\(3),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_x[26][4]_i_1_n_0\,
      Q => \temp_food_x_reg[26]__0\(4),
      R => '0'
    );
\temp_food_x_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_x[26][5]_i_1_n_0\,
      Q => \temp_food_x_reg[26]__0\(5),
      R => '0'
    );
\temp_food_x_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_x[26][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[26][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_x[26][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[26][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_x[27][0]_i_1_n_0\,
      Q => \temp_food_x_reg[27]__0\(0),
      R => '0'
    );
\temp_food_x_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_x[27][1]_i_1_n_0\,
      Q => \temp_food_x_reg[27]__0\(1),
      R => '0'
    );
\temp_food_x_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_x[27][2]_i_1_n_0\,
      Q => \^temp_food_x_reg[27][5]_0\(0),
      R => '0'
    );
\temp_food_x_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_x[27][3]_i_1_n_0\,
      Q => \^temp_food_x_reg[27][5]_0\(1),
      R => '0'
    );
\temp_food_x_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_x[27][4]_i_1_n_0\,
      Q => \temp_food_x_reg[27]__0\(4),
      R => '0'
    );
\temp_food_x_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_x[27][5]_i_1_n_0\,
      Q => \^temp_food_x_reg[27][5]_0\(2),
      R => '0'
    );
\temp_food_x_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_x[27][6]_i_1_n_0\,
      Q => \temp_food_x_reg[27]__0\(6),
      R => '0'
    );
\temp_food_x_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_x[27][7]_i_1_n_0\,
      Q => \temp_food_x_reg[27]__0\(7),
      R => '0'
    );
\temp_food_x_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_x[28][0]_i_1_n_0\,
      Q => \temp_food_x_reg[28]__0\(0),
      R => '0'
    );
\temp_food_x_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_x[28][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[28][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_x[28][2]_i_1_n_0\,
      Q => \temp_food_x_reg[28]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_x[28][3]_i_1_n_0\,
      Q => \temp_food_x_reg[28]__0\(3),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_x[28][4]_i_1_n_0\,
      Q => \temp_food_x_reg[28]__0\(4),
      R => '0'
    );
\temp_food_x_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_x[28][5]_i_1_n_0\,
      Q => \temp_food_x_reg[28]__0\(5),
      R => '0'
    );
\temp_food_x_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_x[28][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[28][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_x[28][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[28][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_x[29][0]_i_1_n_0\,
      Q => \temp_food_x_reg[29]__0\(0),
      R => '0'
    );
\temp_food_x_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_x[29][1]_i_1_n_0\,
      Q => \temp_food_x_reg[29]__0\(1),
      R => '0'
    );
\temp_food_x_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_x[29][2]_i_1_n_0\,
      Q => \^temp_food_x_reg[29][5]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_x[29][3]_i_1_n_0\,
      Q => \^temp_food_x_reg[29][5]_0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_x[29][4]_i_1_n_0\,
      Q => \temp_food_x_reg[29]__0\(4),
      R => '0'
    );
\temp_food_x_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_x[29][5]_i_1_n_0\,
      Q => \^temp_food_x_reg[29][5]_0\(2),
      R => '0'
    );
\temp_food_x_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_x[29][6]_i_1_n_0\,
      Q => \temp_food_x_reg[29]__0\(6),
      R => '0'
    );
\temp_food_x_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_x[29][7]_i_1_n_0\,
      Q => \temp_food_x_reg[29]__0\(7),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_x[2][0]_i_1_n_0\,
      Q => \temp_food_x_reg[2]__0\(0),
      R => '0'
    );
\temp_food_x_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_x[2][1]_i_1_n_0\,
      Q => \temp_food_x_reg[2]__0\(1),
      R => '0'
    );
\temp_food_x_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_x[2][2]_i_1_n_0\,
      Q => \temp_food_x_reg[2]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_x[2][3]_i_1_n_0\,
      Q => \temp_food_x_reg[2]__0\(3),
      R => '0'
    );
\temp_food_x_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_x[2][4]_i_1_n_0\,
      Q => \temp_food_x_reg[2]__0\(4),
      R => '0'
    );
\temp_food_x_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_x[2][5]_i_1_n_0\,
      Q => \temp_food_x_reg[2]__0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_x[2][6]_i_1_n_0\,
      Q => \temp_food_x_reg[2]__0\(6),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_x[2][7]_i_1_n_0\,
      Q => \temp_food_x_reg[2]__0\(7),
      R => '0'
    );
\temp_food_x_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_x[30][0]_i_1_n_0\,
      Q => \temp_food_x_reg[30]__0\(0),
      R => '0'
    );
\temp_food_x_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_x[30][1]_i_1_n_0\,
      Q => \temp_food_x_reg[30]__0\(1),
      R => '0'
    );
\temp_food_x_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_x[30][2]_i_1_n_0\,
      Q => \temp_food_x_reg[30]__0\(2),
      R => '0'
    );
\temp_food_x_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_x[30][3]_i_1_n_0\,
      Q => \temp_food_x_reg[30]__0\(3),
      R => '0'
    );
\temp_food_x_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_x[30][4]_i_1_n_0\,
      Q => \temp_food_x_reg[30]__0\(4),
      R => '0'
    );
\temp_food_x_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_x[30][5]_i_1_n_0\,
      Q => \temp_food_x_reg[30]__0\(5),
      R => '0'
    );
\temp_food_x_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_x[30][6]_i_1_n_0\,
      Q => \temp_food_x_reg[30]__0\(6),
      R => '0'
    );
\temp_food_x_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_x[30][7]_i_1_n_0\,
      Q => \temp_food_x_reg[30]__0\(7),
      R => '0'
    );
\temp_food_x_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_x[31][0]_i_1_n_0\,
      Q => \temp_food_x_reg[31]__0\(0),
      R => '0'
    );
\temp_food_x_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_x[31][1]_i_1_n_0\,
      Q => \temp_food_x_reg[31][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_x[31][2]_i_1_n_0\,
      Q => \temp_food_x_reg[31]__0\(2),
      R => '0'
    );
\temp_food_x_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_x[31][3]_i_1_n_0\,
      Q => \temp_food_x_reg[31]__0\(3),
      R => '0'
    );
\temp_food_x_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_x[31][4]_i_1_n_0\,
      Q => \temp_food_x_reg[31]__0\(4),
      R => '0'
    );
\temp_food_x_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_x[31][5]_i_1_n_0\,
      Q => \temp_food_x_reg[31]__0\(5),
      R => '0'
    );
\temp_food_x_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_x[31][6]_i_1_n_0\,
      Q => \temp_food_x_reg[31][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_x[31][7]_i_1_n_0\,
      Q => \temp_food_x_reg[31][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_x[3][0]_i_1_n_0\,
      Q => \temp_food_x_reg[3]__0\(0),
      R => '0'
    );
\temp_food_x_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_x[3][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[3][7]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_x[3][2]_i_1_n_0\,
      Q => \^temp_food_x_reg[3][7]_0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_x[3][3]_i_1_n_0\,
      Q => \^temp_food_x_reg[3][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_x[3][4]_i_1_n_0\,
      Q => \temp_food_x_reg[3]__0\(4),
      R => '0'
    );
\temp_food_x_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_x[3][5]_i_1_n_0\,
      Q => \^temp_food_x_reg[3][7]_0\(3),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_x[3][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[3][7]_0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_x[3][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[3][7]_0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_x[4][0]_i_1_n_0\,
      Q => \temp_food_x_reg[4]__0\(0),
      R => '0'
    );
\temp_food_x_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_x[4][1]_i_1_n_0\,
      Q => \temp_food_x_reg[4][7]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_x[4][2]_i_1_n_0\,
      Q => \temp_food_x_reg[4]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_x[4][3]_i_1_n_0\,
      Q => \temp_food_x_reg[4]__0\(3),
      R => '0'
    );
\temp_food_x_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_x[4][4]_i_1_n_0\,
      Q => \temp_food_x_reg[4]__0\(4),
      R => '0'
    );
\temp_food_x_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_x[4][5]_i_1_n_0\,
      Q => \temp_food_x_reg[4]__0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_x[4][6]_i_1_n_0\,
      Q => \temp_food_x_reg[4][7]_0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_x[4][7]_i_1_n_0\,
      Q => \temp_food_x_reg[4][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_x[5][0]_i_1_n_0\,
      Q => \^temp_food_x_reg[5]__0\(0),
      R => '0'
    );
\temp_food_x_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_x[5][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[5]__0\(1),
      R => '0'
    );
\temp_food_x_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_x[5][2]_i_1_n_0\,
      Q => \^temp_food_x_reg[5]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_x[5][3]_i_1_n_0\,
      Q => \^temp_food_x_reg[5]__0\(3),
      R => '0'
    );
\temp_food_x_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_x[5][4]_i_1_n_0\,
      Q => \^temp_food_x_reg[5]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_x[5][5]_i_1_n_0\,
      Q => \^temp_food_x_reg[5]__0\(5),
      R => '0'
    );
\temp_food_x_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_x[5][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[5]__0\(6),
      R => '0'
    );
\temp_food_x_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_x[5][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[5]__0\(7),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_x[6][0]_i_1_n_0\,
      Q => \^temp_food_x_reg[6][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_x[6][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[6][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_x[6][2]_i_1_n_0\,
      Q => \temp_food_x_reg[6]__0\(2),
      R => '0'
    );
\temp_food_x_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_x[6][3]_i_1_n_0\,
      Q => \temp_food_x_reg[6]__0\(3),
      R => '0'
    );
\temp_food_x_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_x[6][4]_i_1_n_0\,
      Q => \^temp_food_x_reg[6][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_x[6][5]_i_1_n_0\,
      Q => \temp_food_x_reg[6]__0\(5),
      R => '0'
    );
\temp_food_x_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_x[6][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[6][7]_0\(3),
      R => '0'
    );
\temp_food_x_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_x[6][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[6][7]_0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_x[7][0]_i_1_n_0\,
      Q => \temp_food_x_reg[7]__0\(0),
      R => '0'
    );
\temp_food_x_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_x[7][1]_i_1_n_0\,
      Q => \temp_food_x_reg[7]__0\(1),
      R => '0'
    );
\temp_food_x_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_x[7][2]_i_1_n_0\,
      Q => \temp_food_x_reg[7]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_x[7][3]_i_1_n_0\,
      Q => \temp_food_x_reg[7]__0\(3),
      R => '0'
    );
\temp_food_x_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_x[7][4]_i_1_n_0\,
      Q => \temp_food_x_reg[7]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_x[7][5]_i_1_n_0\,
      Q => \temp_food_x_reg[7]__0\(5),
      R => '0'
    );
\temp_food_x_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_x[7][6]_i_1_n_0\,
      Q => \temp_food_x_reg[7]__0\(6),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_x[7][7]_i_1_n_0\,
      Q => \temp_food_x_reg[7]__0\(7),
      R => '0'
    );
\temp_food_x_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_x[8][0]_i_1_n_0\,
      Q => \temp_food_x_reg[8]__0\(0),
      R => '0'
    );
\temp_food_x_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_x[8][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[8][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_x[8][2]_i_1_n_0\,
      Q => \temp_food_x_reg[8]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_x[8][3]_i_1_n_0\,
      Q => \temp_food_x_reg[8]__0\(3),
      R => '0'
    );
\temp_food_x_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_x[8][4]_i_1_n_0\,
      Q => \temp_food_x_reg[8]__0\(4),
      R => '0'
    );
\temp_food_x_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_x[8][5]_i_1_n_0\,
      Q => \temp_food_x_reg[8]__0\(5),
      R => '0'
    );
\temp_food_x_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_x[8][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[8][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_x[8][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[8][7]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_x[9][0]_i_1_n_0\,
      Q => \^temp_food_x_reg[9]__0\(0),
      R => '0'
    );
\temp_food_x_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_x[9][1]_i_1_n_0\,
      Q => \^temp_food_x_reg[9]__0\(1),
      R => '0'
    );
\temp_food_x_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_x[9][2]_i_1_n_0\,
      Q => \^temp_food_x_reg[9]__0\(2),
      R => '0'
    );
\temp_food_x_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_x[9][3]_i_1_n_0\,
      Q => \^temp_food_x_reg[9]__0\(3),
      R => '0'
    );
\temp_food_x_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_x[9][4]_i_1_n_0\,
      Q => \^temp_food_x_reg[9]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_x_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_x[9][5]_i_1_n_0\,
      Q => \^temp_food_x_reg[9]__0\(5),
      R => '0'
    );
\temp_food_x_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_x[9][6]_i_1_n_0\,
      Q => \^temp_food_x_reg[9]__0\(6),
      R => '0'
    );
\temp_food_x_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_x[9][7]_i_1_n_0\,
      Q => \^temp_food_x_reg[9]__0\(7),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_4_n_0\,
      I1 => \temp_food_y[0][5]_i_3_n_0\,
      I2 => new_food_y1(0),
      I3 => new_food_y2(0),
      O => \temp_food_y[0][0]_i_1_n_0\
    );
\temp_food_y[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_4_n_0\,
      I1 => \temp_food_y[0][5]_i_3_n_0\,
      I2 => new_food_y1(1),
      I3 => new_food_y2(1),
      O => \temp_food_y[0][1]_i_1_n_0\
    );
\temp_food_y[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_4_n_0\,
      I1 => \temp_food_y[0][5]_i_3_n_0\,
      I2 => new_food_y1(2),
      I3 => new_food_y2(2),
      O => \temp_food_y[0][2]_i_1_n_0\
    );
\temp_food_y[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => new_food_y2(3),
      I1 => \temp_food_y[0][5]_i_4_n_0\,
      I2 => new_food_y1(3),
      I3 => \temp_food_y[0][5]_i_3_n_0\,
      O => \temp_food_y[0][3]_i_1_n_0\
    );
\temp_food_y[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => new_food_y2(4),
      I1 => \temp_food_y[0][5]_i_4_n_0\,
      I2 => new_food_y1(4),
      I3 => \temp_food_y[0][5]_i_3_n_0\,
      O => \temp_food_y[0][4]_i_1_n_0\
    );
\temp_food_y[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_3_n_0\,
      I1 => \temp_food_y[0][5]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[0][5]_i_1_n_0\
    );
\temp_food_y[0][5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[0][7]_0\(3),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[0][5]_i_3_0\,
      I3 => \^temp_food_x_reg[0][7]_0\(1),
      I4 => \temp_food_y[14][6]_i_3_0\,
      I5 => \temp_food_x_reg[0]__0\(2),
      O => \temp_food_y[0][5]_i_10_n_0\
    );
\temp_food_y[0][5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[0]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y[6][6]_i_12_1\,
      I3 => \temp_food_y_reg[0]__0\(5),
      I4 => \temp_food_y[30][6]_i_3_1\(2),
      I5 => \temp_food_y_reg[0]__0\(4),
      O => \temp_food_y[0][5]_i_11_n_0\
    );
\temp_food_y[0][5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[0]__0\(0),
      I1 => \temp_food_y[0][5]_i_4_0\,
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[0]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(0),
      I5 => \^temp_food_x_reg[0][7]_0\(0),
      O => \temp_food_y[0][5]_i_15_n_0\
    );
\temp_food_y[0][5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[0][7]_0\(4),
      I1 => \temp_food_y[29][6]_i_11_0\,
      I2 => \^temp_food_x_reg[0][7]_0\(5),
      I3 => \temp_food_y[30][6]_i_3_0\(4),
      O => \temp_food_y[0][5]_i_16_n_0\
    );
\temp_food_y[0][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => \temp_food_y[0][5]_i_4_n_0\,
      I3 => new_food_y2(5),
      O => \temp_food_y[0][5]_i_2_n_0\
    );
\temp_food_y[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_5_n_0\,
      I1 => \temp_food_y[0][5]_i_6_n_0\,
      I2 => \temp_food_y[0][5]_i_7_n_0\,
      I3 => \temp_food_x_reg[0][1]_0\,
      I4 => \temp_food_y[0][5]_i_9_n_0\,
      I5 => \temp_food_y[0][5]_i_10_n_0\,
      O => \temp_food_y[0][5]_i_3_n_0\
    );
\temp_food_y[0][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[0][5]_i_11_n_0\,
      I1 => \temp_food_x_reg[0][1]_1\,
      I2 => \temp_food_x_reg[0][1]_2\,
      I3 => \temp_food_x_reg[0][1]_3\,
      I4 => \temp_food_y[0][5]_i_15_n_0\,
      I5 => \temp_food_y[0][5]_i_16_n_0\,
      O => \temp_food_y[0][5]_i_4_n_0\
    );
\temp_food_y[0][5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[0]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[0]__0\(5),
      I3 => food_valid_1_i_79_0(5),
      O => \temp_food_y[0][5]_i_5_n_0\
    );
\temp_food_y[0][5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_y_reg[0][6]_0\(1),
      I1 => \temp_food_y[18][6]_i_6_0\,
      I2 => \temp_food_y_reg[0]__0\(4),
      I3 => food_valid_1_i_79_0(4),
      O => \temp_food_y[0][5]_i_6_n_0\
    );
\temp_food_y[0][5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^temp_food_y_reg[0][6]_0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_x_reg[12][0]_0\,
      I3 => \^temp_food_y_reg[0][6]_0\(3),
      I4 => \temp_food_y[1][4]_i_3_0\,
      I5 => \^temp_food_y_reg[0][6]_0\(0),
      O => \temp_food_y[0][5]_i_7_n_0\
    );
\temp_food_y[0][5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[0]__0\(0),
      I1 => \snake_1_size[5]_i_581\,
      I2 => \^temp_food_x_reg[0][7]_0\(2),
      I3 => \temp_food_y[30][6]_i_11_0\(4),
      O => \temp_food_y[0][5]_i_9_n_0\
    );
\temp_food_y[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACF0000AAC00000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[0][5]_i_3_n_0\,
      I3 => \temp_food_y[0][5]_i_4_n_0\,
      I4 => resetn,
      I5 => \^temp_food_y_reg[0][6]_0\(3),
      O => \temp_food_y[0][6]_i_1_n_0\
    );
\temp_food_y[10][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_y1(0),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[10][0]_i_1_n_0\
    );
\temp_food_y[10][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_y1(1),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[10][1]_i_1_n_0\
    );
\temp_food_y[10][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_y1(2),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[10][2]_i_1_n_0\
    );
\temp_food_y[10][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(3),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[10][3]_i_1_n_0\
    );
\temp_food_y[10][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(4),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[10][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[10][4]_i_1_n_0\
    );
\temp_food_y[10][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA003000"
    )
        port map (
      I0 => new_food_y2(5),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => new_food_y1(5),
      I3 => resetn,
      I4 => \temp_food_y[10][6]_i_4_n_0\,
      O => \temp_food_y[10][5]_i_1_n_0\
    );
\temp_food_y[10][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_3_n_0\,
      I1 => \temp_food_y[10][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[10][6]_i_1_n_0\
    );
\temp_food_y[10][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[10]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[10]__0\(2),
      I4 => \temp_food_y[0][5]_i_3_0\,
      I5 => \temp_food_x_reg[10]__0\(3),
      O => \temp_food_y[10][6]_i_10_n_0\
    );
\temp_food_y[10][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_13_n_0\,
      I1 => \temp_food_y[10][6]_i_14_n_0\,
      I2 => \temp_food_y_reg[10]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      I4 => \temp_food_y_reg[10]__0\(3),
      I5 => \temp_food_y[6][6]_i_12_0\,
      O => \temp_food_y[10][6]_i_11_n_0\
    );
\temp_food_y[10][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_15_n_0\,
      I1 => \temp_food_y[10][6]_i_16_n_0\,
      I2 => \temp_food_x_reg[10]__0\(7),
      I3 => \temp_food_y[30][6]_i_3_0\(4),
      I4 => \temp_food_x_reg[10]__0\(6),
      I5 => \temp_food_y[29][6]_i_11_0\,
      O => \temp_food_y[10][6]_i_12_n_0\
    );
\temp_food_y[10][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[10]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[10]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[10]__0\(6),
      O => \temp_food_y[10][6]_i_13_n_0\
    );
\temp_food_y[10][6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[10]__0\(4),
      I1 => \temp_food_y[10][6]_i_11_1\,
      I2 => \temp_food_y_reg[10]__0\(1),
      I3 => \temp_food_y[10][6]_i_11_2\,
      O => \temp_food_y[10][6]_i_14_n_0\
    );
\temp_food_y[10][6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[10]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(1),
      I3 => \temp_food_x_reg[10]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[10]__0\(3),
      O => \temp_food_y[10][6]_i_15_n_0\
    );
\temp_food_y[10][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[10]__0\(1),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_x_reg[10]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[10][6]_i_16_n_0\
    );
\temp_food_y[10][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA003000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => \temp_food_y[10][6]_i_3_n_0\,
      I2 => new_food_y1(6),
      I3 => resetn,
      I4 => \temp_food_y[10][6]_i_4_n_0\,
      O => \temp_food_y[10][6]_i_2_n_0\
    );
\temp_food_y[10][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_5_n_0\,
      I1 => \temp_food_y[10][6]_i_6_n_0\,
      I2 => \temp_food_y[10][6]_i_7_n_0\,
      I3 => \temp_food_y[10][6]_i_8_n_0\,
      I4 => \temp_food_y[10][6]_i_9_n_0\,
      I5 => \temp_food_y[10][6]_i_10_n_0\,
      O => \temp_food_y[10][6]_i_3_n_0\
    );
\temp_food_y[10][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_11_n_0\,
      I1 => \temp_food_y[10][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[10][0]_0\,
      I3 => \temp_food_x_reg[10]__0\(4),
      O => \temp_food_y[10][6]_i_4_n_0\
    );
\temp_food_y[10][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[10]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[10]__0\(5),
      I3 => food_valid_1_i_79_0(5),
      O => \temp_food_y[10][6]_i_5_n_0\
    );
\temp_food_y[10][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[10]__0\(1),
      I1 => food_valid_1_i_79_0(1),
      I2 => \temp_food_y_reg[10]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[10][6]_i_6_n_0\
    );
\temp_food_y[10][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[10]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[10]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[10]__0\(6),
      O => \temp_food_y[10][6]_i_7_n_0\
    );
\temp_food_y[10][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[10]__0\(1),
      I1 => \temp_food_y[30][6]_i_11_0\(1),
      I2 => \temp_food_y[30][6]_i_11_1\,
      I3 => \temp_food_x_reg[10]__0\(6),
      I4 => \temp_food_y[30][6]_i_11_0\(6),
      I5 => \temp_food_x_reg[10]__0\(7),
      O => \temp_food_y[10][6]_i_8_n_0\
    );
\temp_food_y[10][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[10]__0\(4),
      I1 => \temp_food_y[30][6]_i_11_0\(4),
      I2 => \temp_food_x_reg[10]__0\(0),
      I3 => \snake_1_size[5]_i_581\,
      O => \temp_food_y[10][6]_i_9_n_0\
    );
\temp_food_y[11][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080008"
    )
        port map (
      I0 => resetn,
      I1 => new_food_y1(0),
      I2 => \temp_food_y[11][6]_i_3_n_0\,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[11][0]_i_1_n_0\
    );
\temp_food_y[11][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(1),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[11][1]_i_1_n_0\
    );
\temp_food_y[11][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_y1(2),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[11][2]_i_1_n_0\
    );
\temp_food_y[11][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(3),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[11][3]_i_1_n_0\
    );
\temp_food_y[11][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_y1(4),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[11][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[11][4]_i_1_n_0\
    );
\temp_food_y[11][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFFCFF"
    )
        port map (
      I0 => new_food_y2(5),
      I1 => new_food_y1(5),
      I2 => \temp_food_y[11][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[11][6]_i_4_n_0\,
      O => \temp_food_y[11][5]_i_1_n_0\
    );
\temp_food_y[11][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \temp_food_y[11][6]_i_3_n_0\,
      I1 => \temp_food_y[11][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[11][6]_i_1_n_0\
    );
\temp_food_y[11][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[11]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[11]__0\(2),
      I4 => \temp_food_y[0][5]_i_3_0\,
      I5 => \temp_food_x_reg[11]__0\(3),
      O => \temp_food_y[11][6]_i_10_n_0\
    );
\temp_food_y[11][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[11]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[11]__0\(3),
      I3 => \temp_food_y[6][6]_i_12_0\,
      O => \temp_food_y[11][6]_i_11_n_0\
    );
\temp_food_y[11][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[11]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[11]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[11][6]_i_12_n_0\
    );
\temp_food_y[11][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[11]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[11]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[11]__0\(6),
      O => \temp_food_y[11][6]_i_13_n_0\
    );
\temp_food_y[11][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[11]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[11]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[11][6]_i_15_n_0\
    );
\temp_food_y[11][6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[11]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(2),
      I3 => \temp_food_x_reg[11]__0\(3),
      I4 => \temp_food_y[7][6]_i_4_0\,
      I5 => \temp_food_x_reg[11]__0\(2),
      O => \temp_food_y[11][6]_i_16_n_0\
    );
\temp_food_y[11][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA003000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => new_food_y1(6),
      I3 => resetn,
      I4 => \temp_food_y[11][6]_i_4_n_0\,
      O => \temp_food_y[11][6]_i_2_n_0\
    );
\temp_food_y[11][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \temp_food_y[11][6]_i_5_n_0\,
      I1 => \temp_food_y[11][6]_i_6_n_0\,
      I2 => \temp_food_y[11][6]_i_7_n_0\,
      I3 => \temp_food_y[11][6]_i_8_n_0\,
      I4 => \temp_food_y[11][6]_i_9_n_0\,
      I5 => \temp_food_y[11][6]_i_10_n_0\,
      O => \temp_food_y[11][6]_i_3_n_0\
    );
\temp_food_y[11][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[11][6]_i_11_n_0\,
      I1 => \temp_food_y[11][6]_i_12_n_0\,
      I2 => \temp_food_y[11][6]_i_13_n_0\,
      I3 => \temp_food_x_reg[11][0]_0\,
      I4 => \temp_food_y[11][6]_i_15_n_0\,
      I5 => \temp_food_y[11][6]_i_16_n_0\,
      O => \temp_food_y[11][6]_i_4_n_0\
    );
\temp_food_y[11][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[11]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[11]__0\(5),
      I3 => food_valid_1_i_79_0(5),
      O => \temp_food_y[11][6]_i_5_n_0\
    );
\temp_food_y[11][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[11]__0\(1),
      I1 => food_valid_1_i_79_0(1),
      I2 => \temp_food_y_reg[11]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[11][6]_i_6_n_0\
    );
\temp_food_y[11][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[11]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_x_reg[12][0]_0\,
      I3 => \temp_food_y_reg[11]__0\(6),
      I4 => \temp_food_y[1][4]_i_3_0\,
      I5 => \temp_food_y_reg[11]__0\(0),
      O => \temp_food_y[11][6]_i_7_n_0\
    );
\temp_food_y[11][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[11][7]_0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(1),
      I2 => \temp_food_y[30][6]_i_11_0\(6),
      I3 => \^temp_food_x_reg[11][7]_0\(2),
      I4 => \temp_food_y[30][6]_i_11_1\,
      I5 => \^temp_food_x_reg[11][7]_0\(1),
      O => \temp_food_y[11][6]_i_8_n_0\
    );
\temp_food_y[11][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[11]__0\(4),
      I1 => \temp_food_y[30][6]_i_11_0\(4),
      I2 => \temp_food_x_reg[11]__0\(0),
      I3 => \snake_1_size[5]_i_581\,
      O => \temp_food_y[11][6]_i_9_n_0\
    );
\temp_food_y[12][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[12][6]_i_3_n_0\,
      I2 => new_food_y1(0),
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[12][0]_i_1_n_0\
    );
\temp_food_y[12][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[12][6]_i_3_n_0\,
      I2 => new_food_y1(1),
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[12][1]_i_1_n_0\
    );
\temp_food_y[12][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[12][2]_i_1_n_0\
    );
\temp_food_y[12][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[12][3]_i_1_n_0\
    );
\temp_food_y[12][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[12][4]_i_1_n_0\
    );
\temp_food_y[12][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_y[12][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[12][5]_i_1_n_0\
    );
\temp_food_y[12][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_3_n_0\,
      I1 => \temp_food_y[12][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[12][6]_i_1_n_0\
    );
\temp_food_y[12][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[12]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \temp_food_y[10][6]_i_11_0\,
      I3 => \temp_food_y_reg[12]__0\(6),
      I4 => \snake_2_size[5]_i_607\,
      I5 => \temp_food_y_reg[12]__0\(0),
      O => \temp_food_y[12][6]_i_10_n_0\
    );
\temp_food_y[12][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[12]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[12]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[12][6]_i_12_n_0\
    );
\temp_food_y[12][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[12]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[12]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[12]__0\(3),
      O => \temp_food_y[12][6]_i_13_n_0\
    );
\temp_food_y[12][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[12][7]_0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(1),
      I2 => \temp_food_y[30][6]_i_11_0\(6),
      I3 => \^temp_food_x_reg[12][7]_0\(2),
      I4 => \temp_food_y[30][6]_i_11_1\,
      I5 => \^temp_food_x_reg[12][7]_0\(1),
      O => \temp_food_y[12][6]_i_14_n_0\
    );
\temp_food_y[12][6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[12]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(2),
      I3 => \temp_food_x_reg[12]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[12]__0\(3),
      O => \temp_food_y[12][6]_i_15_n_0\
    );
\temp_food_y[12][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[12][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[12][6]_i_4_n_0\,
      O => \temp_food_y[12][6]_i_2_n_0\
    );
\temp_food_y[12][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000002"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_5_n_0\,
      I1 => \temp_food_x_reg[12][0]_2\,
      I2 => \temp_food_y[12][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[12][0]_0\,
      I4 => \temp_food_y_reg[12]__0\(6),
      O => \temp_food_y[12][6]_i_3_n_0\
    );
\temp_food_y[12][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_8_n_0\,
      I1 => \temp_food_y[12][6]_i_9_n_0\,
      I2 => \temp_food_y[12][6]_i_10_n_0\,
      I3 => \temp_food_x_reg[12][0]_1\,
      I4 => \temp_food_y[12][6]_i_12_n_0\,
      I5 => \temp_food_y[12][6]_i_13_n_0\,
      O => \temp_food_y[12][6]_i_4_n_0\
    );
\temp_food_y[12][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_14_n_0\,
      I1 => \temp_food_y[12][6]_i_15_n_0\,
      I2 => \temp_food_y[30][6]_i_11_0\(0),
      I3 => \temp_food_x_reg[12]__0\(0),
      I4 => \temp_food_y[8][6]_i_3_0\,
      I5 => \temp_food_x_reg[12]__0\(4),
      O => \temp_food_y[12][6]_i_5_n_0\
    );
\temp_food_y[12][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[12]__0\(0),
      I1 => \temp_food_y[1][4]_i_3_0\,
      I2 => \temp_food_x_reg[8][2]_1\,
      I3 => \temp_food_y_reg[12]__0\(2),
      I4 => food_valid_1_i_79_0(1),
      I5 => \temp_food_y_reg[12]__0\(1),
      O => \temp_food_y[12][6]_i_7_n_0\
    );
\temp_food_y[12][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_y_reg[12][5]_0\(2),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \^temp_food_y_reg[12][5]_0\(1),
      I3 => \temp_food_y[30][6]_i_3_1\(2),
      O => \temp_food_y[12][6]_i_8_n_0\
    );
\temp_food_y[12][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_y_reg[12][5]_0\(0),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[12]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[12][6]_i_9_n_0\
    );
\temp_food_y[13][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => resetn,
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[13][0]_i_1_n_0\
    );
\temp_food_y[13][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[13][1]_i_1_n_0\
    );
\temp_food_y[13][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[13][2]_i_1_n_0\
    );
\temp_food_y[13][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[13][3]_i_1_n_0\
    );
\temp_food_y[13][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[13][4]_i_1_n_0\
    );
\temp_food_y[13][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_y[13][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[13][5]_i_1_n_0\
    );
\temp_food_y[13][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_3_n_0\,
      I1 => \temp_food_y[13][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[13][6]_i_1_n_0\
    );
\temp_food_y[13][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[13]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(3),
      I3 => \temp_food_x_reg[13]__0\(3),
      I4 => \temp_food_y[14][6]_i_3_0\,
      I5 => \temp_food_x_reg[13]__0\(2),
      O => \temp_food_y[13][6]_i_10_n_0\
    );
\temp_food_y[13][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[13]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[13]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[13][6]_i_11_n_0\
    );
\temp_food_y[13][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[13]__0\(1),
      I1 => \temp_food_y[14][6]_i_12_0\,
      I2 => \temp_food_y_reg[13]__0\(4),
      I3 => \temp_food_y[30][6]_i_3_1\(2),
      O => \temp_food_y[13][6]_i_12_n_0\
    );
\temp_food_y[13][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[13]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[13]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[13]__0\(6),
      O => \temp_food_y[13][6]_i_13_n_0\
    );
\temp_food_y[13][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[13][7]_0\(0),
      I1 => \temp_food_y[7][6]_i_4_1\,
      I2 => \temp_food_y[29][6]_i_11_0\,
      I3 => \^temp_food_x_reg[13][7]_0\(1),
      I4 => \temp_food_y[30][6]_i_3_0\(4),
      I5 => \^temp_food_x_reg[13][7]_0\(2),
      O => \temp_food_y[13][6]_i_14_n_0\
    );
\temp_food_y[13][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[13]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[13]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[13][6]_i_15_n_0\
    );
\temp_food_y[13][6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[13]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[13]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[13]__0\(3),
      O => \temp_food_y[13][6]_i_16_n_0\
    );
\temp_food_y[13][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[13][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[13][6]_i_4_n_0\,
      O => \temp_food_y[13][6]_i_2_n_0\
    );
\temp_food_y[13][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_5_n_0\,
      I1 => \temp_food_y[13][6]_i_6_n_0\,
      I2 => \temp_food_y[13][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[13][0]_0\,
      I4 => \temp_food_y[13][6]_i_9_n_0\,
      I5 => \temp_food_y[13][6]_i_10_n_0\,
      O => \temp_food_y[13][6]_i_3_n_0\
    );
\temp_food_y[13][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_11_n_0\,
      I1 => \temp_food_y[13][6]_i_12_n_0\,
      I2 => \temp_food_y[13][6]_i_13_n_0\,
      I3 => \temp_food_y[13][6]_i_14_n_0\,
      I4 => \temp_food_y[13][6]_i_15_n_0\,
      I5 => \temp_food_y[13][6]_i_16_n_0\,
      O => \temp_food_y[13][6]_i_4_n_0\
    );
\temp_food_y[13][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[13]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[13]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[13][6]_i_5_n_0\
    );
\temp_food_y[13][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[13]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[13]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[13][6]_i_6_n_0\
    );
\temp_food_y[13][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[13]__0\(2),
      I1 => \temp_food_x_reg[8][2]_1\,
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[13]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[13]__0\(6),
      O => \temp_food_y[13][6]_i_7_n_0\
    );
\temp_food_y[13][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[13]__0\(4),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_x_reg[13]__0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(0),
      O => \temp_food_y[13][6]_i_9_n_0\
    );
\temp_food_y[14][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_y[14][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[14][0]_i_1_n_0\
    );
\temp_food_y[14][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => \temp_food_y[14][6]_i_4_n_0\,
      I3 => new_food_y2(1),
      O => \temp_food_y[14][1]_i_1_n_0\
    );
\temp_food_y[14][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => \temp_food_y[14][6]_i_4_n_0\,
      I3 => new_food_y2(2),
      O => \temp_food_y[14][2]_i_1_n_0\
    );
\temp_food_y[14][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => \temp_food_y[14][6]_i_4_n_0\,
      I3 => new_food_y2(3),
      O => \temp_food_y[14][3]_i_1_n_0\
    );
\temp_food_y[14][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[14][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[14][4]_i_1_n_0\
    );
\temp_food_y[14][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(5),
      I1 => new_food_y1(5),
      I2 => \temp_food_y[14][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[14][6]_i_4_n_0\,
      O => \temp_food_y[14][5]_i_1_n_0\
    );
\temp_food_y[14][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_3_n_0\,
      I1 => \temp_food_y[14][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[14][6]_i_1_n_0\
    );
\temp_food_y[14][6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[14]__0\(7),
      I1 => \temp_food_y[30][6]_i_11_0\(6),
      I2 => \temp_food_x_reg[14]__0\(6),
      I3 => \temp_food_y[30][6]_i_11_1\,
      O => \temp_food_y[14][6]_i_10_n_0\
    );
\temp_food_y[14][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_13_n_0\,
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[14]__0\(4),
      I3 => \temp_food_y[14][6]_i_14_n_0\,
      I4 => \temp_food_y[0][5]_i_4_0\,
      I5 => \temp_food_x_reg[14]__0\(0),
      O => \temp_food_y[14][6]_i_11_n_0\
    );
\temp_food_y[14][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \snake_2_size[5]_i_607\,
      I1 => \temp_food_y_reg[14]__0\(0),
      I2 => \temp_food_y[10][6]_i_11_0\,
      I3 => \temp_food_y_reg[14]__0\(6),
      I4 => \temp_food_y[14][6]_i_15_n_0\,
      I5 => \temp_food_y[14][6]_i_16_n_0\,
      O => \temp_food_y[14][6]_i_12_n_0\
    );
\temp_food_y[14][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[14]__0\(1),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[30][6]_i_3_0\(4),
      I3 => \temp_food_x_reg[14]__0\(7),
      I4 => \temp_food_y[29][6]_i_11_0\,
      I5 => \temp_food_x_reg[14]__0\(6),
      O => \temp_food_y[14][6]_i_13_n_0\
    );
\temp_food_y[14][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[14]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(1),
      I3 => \temp_food_x_reg[14]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[14]__0\(3),
      O => \temp_food_y[14][6]_i_14_n_0\
    );
\temp_food_y[14][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[14]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[14]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[14][6]_i_15_n_0\
    );
\temp_food_y[14][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[14]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[14]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[14][6]_i_16_n_0\
    );
\temp_food_y[14][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[14][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[14][6]_i_4_n_0\,
      O => \temp_food_y[14][6]_i_2_n_0\
    );
\temp_food_y[14][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_5_n_0\,
      I1 => \temp_food_y[14][6]_i_6_n_0\,
      I2 => \temp_food_y[14][6]_i_7_n_0\,
      I3 => \temp_food_y[14][6]_i_8_n_0\,
      I4 => \temp_food_y[14][6]_i_9_n_0\,
      I5 => \temp_food_y[14][6]_i_10_n_0\,
      O => \temp_food_y[14][6]_i_3_n_0\
    );
\temp_food_y[14][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_11_n_0\,
      I1 => \temp_food_y[14][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[29][2]_0\,
      I3 => \temp_food_y_reg[14]__0\(2),
      O => \temp_food_y[14][6]_i_4_n_0\
    );
\temp_food_y[14][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[14]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[14]__0\(5),
      I3 => \temp_food_y[23][6]_i_3_0\,
      O => \temp_food_y[14][6]_i_5_n_0\
    );
\temp_food_y[14][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[14]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[14]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[14][6]_i_6_n_0\
    );
\temp_food_y[14][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[14]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_x_reg[12][0]_0\,
      I3 => \temp_food_y_reg[14]__0\(6),
      I4 => \temp_food_y[1][4]_i_3_0\,
      I5 => \temp_food_y_reg[14]__0\(0),
      O => \temp_food_y[14][6]_i_7_n_0\
    );
\temp_food_y[14][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[14]__0\(4),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_y[30][6]_i_11_0\(5),
      I3 => \temp_food_x_reg[14]__0\(5),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[14]__0\(3),
      O => \temp_food_y[14][6]_i_8_n_0\
    );
\temp_food_y[14][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[14]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \temp_food_y[9][6]_i_3_0\,
      I3 => \temp_food_x_reg[14]__0\(1),
      I4 => \temp_food_y[14][6]_i_3_0\,
      I5 => \temp_food_x_reg[14]__0\(2),
      O => \temp_food_y[14][6]_i_9_n_0\
    );
\temp_food_y[15][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F000"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => resetn,
      I3 => new_food_y2(0),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_y[15][0]_i_1_n_0\
    );
\temp_food_y[15][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F000"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => new_food_y2(1),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_y[15][1]_i_1_n_0\
    );
\temp_food_y[15][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F000"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => new_food_y2(2),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_y[15][2]_i_1_n_0\
    );
\temp_food_y[15][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFF0F"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => new_food_y2(3),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_y[15][3]_i_1_n_0\
    );
\temp_food_y[15][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFF0F"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => new_food_y2(4),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_y[15][4]_i_1_n_0\
    );
\temp_food_y[15][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F000"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => new_food_y2(5),
      I4 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_y[15][5]_i_1_n_0\
    );
\temp_food_y[15][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_3_n_0\,
      I1 => resetn,
      I2 => \temp_food_y[15][6]_i_4_n_0\,
      O => \temp_food_y[15][6]_i_1_n_0\
    );
\temp_food_y[15][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[15]__0\(3),
      I1 => \temp_food_y[30][6]_i_3_0\(2),
      I2 => \temp_food_y[30][6]_i_3_0\(3),
      I3 => \temp_food_x_reg[15]__0\(5),
      I4 => \temp_food_x_reg[10][0]_0\,
      I5 => \temp_food_x_reg[15]__0\(4),
      O => \temp_food_y[15][6]_i_10_n_0\
    );
\temp_food_y[15][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[15]__0\(0),
      I1 => \temp_food_y[0][5]_i_4_0\,
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[15]__0\(2),
      I4 => \temp_food_y[7][6]_i_4_1\,
      I5 => \temp_food_x_reg[15]__0\(1),
      O => \temp_food_y[15][6]_i_11_n_0\
    );
\temp_food_y[15][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[15]__0\(6),
      I1 => \temp_food_y[29][6]_i_11_0\,
      I2 => \temp_food_x_reg[15]__0\(7),
      I3 => \temp_food_y[30][6]_i_3_0\(4),
      O => \temp_food_y[15][6]_i_12_n_0\
    );
\temp_food_y[15][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[15]__0\(1),
      I1 => \temp_food_y[30][6]_i_11_0\(1),
      I2 => \temp_food_y[30][6]_i_11_1\,
      I3 => \temp_food_x_reg[15]__0\(6),
      I4 => \temp_food_y[30][6]_i_11_0\(6),
      I5 => \temp_food_x_reg[15]__0\(7),
      O => \temp_food_y[15][6]_i_13_n_0\
    );
\temp_food_y[15][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[15]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(2),
      I3 => \temp_food_x_reg[15]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[15]__0\(3),
      O => \temp_food_y[15][6]_i_14_n_0\
    );
\temp_food_y[15][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[15]__0\(3),
      I1 => \temp_food_y[25][6]_i_3_1\,
      I2 => \temp_food_y_reg[15]__0\(1),
      I3 => \temp_food_y[18][6]_i_6_0\,
      O => \temp_food_y[15][6]_i_15_n_0\
    );
\temp_food_y[15][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[15]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[15]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[15][6]_i_16_n_0\
    );
\temp_food_y[15][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0AA0000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[15][6]_i_3_n_0\,
      I3 => \temp_food_y[15][6]_i_4_n_0\,
      I4 => resetn,
      O => \temp_food_y[15][6]_i_2_n_0\
    );
\temp_food_y[15][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_5_n_0\,
      I1 => \temp_food_y[15][6]_i_6_n_0\,
      I2 => food_valid_1_i_79_0(2),
      I3 => \temp_food_y_reg[15]__0\(2),
      O => \temp_food_y[15][6]_i_3_n_0\
    );
\temp_food_y[15][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_7_n_0\,
      I1 => \temp_food_y[15][6]_i_8_n_0\,
      I2 => \temp_food_y[15][6]_i_9_n_0\,
      I3 => \temp_food_y[15][6]_i_10_n_0\,
      I4 => \temp_food_y[15][6]_i_11_n_0\,
      I5 => \temp_food_y[15][6]_i_12_n_0\,
      O => \temp_food_y[15][6]_i_4_n_0\
    );
\temp_food_y[15][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => \temp_food_y[15][6]_i_13_n_0\,
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_x_reg[15]__0\(4),
      I3 => \temp_food_y[15][6]_i_14_n_0\,
      I4 => \temp_food_y[30][6]_i_11_0\(0),
      I5 => \temp_food_x_reg[15]__0\(0),
      O => \temp_food_y[15][6]_i_5_n_0\
    );
\temp_food_y[15][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[12][0]_0\,
      I1 => \temp_food_y_reg[15]__0\(6),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[15]__0\(0),
      I4 => \temp_food_y[15][6]_i_15_n_0\,
      I5 => \temp_food_y[15][6]_i_16_n_0\,
      O => \temp_food_y[15][6]_i_6_n_0\
    );
\temp_food_y[15][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[15]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[15]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[15][6]_i_7_n_0\
    );
\temp_food_y[15][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[15]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[15]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[15][6]_i_8_n_0\
    );
\temp_food_y[15][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[15]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[15]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[15]__0\(6),
      O => \temp_food_y[15][6]_i_9_n_0\
    );
\temp_food_y[16][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_y[16][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[16][0]_i_1_n_0\
    );
\temp_food_y[16][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[16][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[16][1]_i_1_n_0\
    );
\temp_food_y[16][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[16][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[16][2]_i_1_n_0\
    );
\temp_food_y[16][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[16][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[16][3]_i_1_n_0\
    );
\temp_food_y[16][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => \temp_food_y[16][6]_i_4_n_0\,
      I3 => new_food_y2(4),
      O => \temp_food_y[16][4]_i_1_n_0\
    );
\temp_food_y[16][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_y[16][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[16][5]_i_1_n_0\
    );
\temp_food_y[16][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_3_n_0\,
      I1 => \temp_food_y[16][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[16][6]_i_1_n_0\
    );
\temp_food_y[16][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[16]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(3),
      I3 => \temp_food_x_reg[16]__0\(3),
      I4 => \temp_food_y[14][6]_i_3_0\,
      I5 => \temp_food_x_reg[16]__0\(2),
      O => \temp_food_y[16][6]_i_10_n_0\
    );
\temp_food_y[16][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_13_n_0\,
      I1 => \temp_food_y[16][6]_i_14_n_0\,
      I2 => \temp_food_y[0][5]_i_4_0\,
      I3 => \temp_food_x_reg[16]__0\(0),
      I4 => \temp_food_x_reg[10][0]_0\,
      I5 => \temp_food_x_reg[16]__0\(4),
      O => \temp_food_y[16][6]_i_11_n_0\
    );
\temp_food_y[16][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_11_0\,
      I1 => \temp_food_y_reg[16]__0\(6),
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[16]__0\(0),
      I4 => \temp_food_y[16][6]_i_15_n_0\,
      I5 => \temp_food_y[16][6]_i_16_n_0\,
      O => \temp_food_y[16][6]_i_12_n_0\
    );
\temp_food_y[16][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[16][7]_0\(0),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[30][6]_i_3_0\(4),
      I3 => \^temp_food_x_reg[16][7]_0\(2),
      I4 => \temp_food_y[29][6]_i_11_0\,
      I5 => \^temp_food_x_reg[16][7]_0\(1),
      O => \temp_food_y[16][6]_i_13_n_0\
    );
\temp_food_y[16][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[16]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(2),
      I3 => \temp_food_x_reg[16]__0\(3),
      I4 => \temp_food_y[30][6]_i_3_0\(1),
      I5 => \temp_food_x_reg[16]__0\(2),
      O => \temp_food_y[16][6]_i_14_n_0\
    );
\temp_food_y[16][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[16]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[16]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[16][6]_i_15_n_0\
    );
\temp_food_y[16][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[16]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[16]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[16][6]_i_16_n_0\
    );
\temp_food_y[16][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[16][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[16][6]_i_4_n_0\,
      O => \temp_food_y[16][6]_i_2_n_0\
    );
\temp_food_y[16][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_5_n_0\,
      I1 => \temp_food_y[16][6]_i_6_n_0\,
      I2 => \temp_food_y[16][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[16][4]_0\,
      I4 => \temp_food_y[16][6]_i_9_n_0\,
      I5 => \temp_food_y[16][6]_i_10_n_0\,
      O => \temp_food_y[16][6]_i_3_n_0\
    );
\temp_food_y[16][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_11_n_0\,
      I1 => \temp_food_y[16][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[29][2]_0\,
      I3 => \temp_food_y_reg[16]__0\(2),
      O => \temp_food_y[16][6]_i_4_n_0\
    );
\temp_food_y[16][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[16]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[16]__0\(5),
      I3 => \temp_food_y[23][6]_i_3_0\,
      O => \temp_food_y[16][6]_i_5_n_0\
    );
\temp_food_y[16][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[16]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[16]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[16][6]_i_6_n_0\
    );
\temp_food_y[16][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[16]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[16]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[16]__0\(6),
      O => \temp_food_y[16][6]_i_7_n_0\
    );
\temp_food_y[16][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[16]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \temp_food_x_reg[16]__0\(4),
      I3 => \temp_food_y[8][6]_i_3_0\,
      O => \temp_food_y[16][6]_i_9_n_0\
    );
\temp_food_y[17][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_y[17][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[17][0]_i_1_n_0\
    );
\temp_food_y[17][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[17][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[17][1]_i_1_n_0\
    );
\temp_food_y[17][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[17][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[17][2]_i_1_n_0\
    );
\temp_food_y[17][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[17][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[17][3]_i_1_n_0\
    );
\temp_food_y[17][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[17][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[17][4]_i_1_n_0\
    );
\temp_food_y[17][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(5),
      I1 => new_food_y1(5),
      I2 => \temp_food_y[17][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[17][6]_i_4_n_0\,
      O => \temp_food_y[17][5]_i_1_n_0\
    );
\temp_food_y[17][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_3_n_0\,
      I1 => \temp_food_y[17][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[17][6]_i_1_n_0\
    );
\temp_food_y[17][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[17]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[17]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[17]__0\(3),
      O => \temp_food_y[17][6]_i_10_n_0\
    );
\temp_food_y[17][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[17]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[17]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[17][6]_i_11_n_0\
    );
\temp_food_y[17][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[17]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[17]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[17][6]_i_12_n_0\
    );
\temp_food_y[17][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[17]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[17]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[17]__0\(6),
      O => \temp_food_y[17][6]_i_13_n_0\
    );
\temp_food_y[17][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[17][7]_0\(0),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[29][6]_i_11_0\,
      I3 => \^temp_food_x_reg[17][7]_0\(1),
      I4 => \temp_food_y[30][6]_i_3_0\(4),
      I5 => \^temp_food_x_reg[17][7]_0\(2),
      O => \temp_food_y[17][6]_i_14_n_0\
    );
\temp_food_y[17][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[17]__0\(0),
      I1 => \temp_food_y[0][5]_i_4_0\,
      I2 => \temp_food_x_reg[17]__0\(4),
      I3 => \temp_food_x_reg[10][0]_0\,
      O => \temp_food_y[17][6]_i_15_n_0\
    );
\temp_food_y[17][6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[17]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[17]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[17]__0\(3),
      O => \temp_food_y[17][6]_i_16_n_0\
    );
\temp_food_y[17][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[17][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[17][6]_i_4_n_0\,
      O => \temp_food_y[17][6]_i_2_n_0\
    );
\temp_food_y[17][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_5_n_0\,
      I1 => \temp_food_y[17][6]_i_6_n_0\,
      I2 => \temp_food_y[17][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[17][4]_0\,
      I4 => \temp_food_y[17][6]_i_9_n_0\,
      I5 => \temp_food_y[17][6]_i_10_n_0\,
      O => \temp_food_y[17][6]_i_3_n_0\
    );
\temp_food_y[17][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_11_n_0\,
      I1 => \temp_food_y[17][6]_i_12_n_0\,
      I2 => \temp_food_y[17][6]_i_13_n_0\,
      I3 => \temp_food_y[17][6]_i_14_n_0\,
      I4 => \temp_food_y[17][6]_i_15_n_0\,
      I5 => \temp_food_y[17][6]_i_16_n_0\,
      O => \temp_food_y[17][6]_i_4_n_0\
    );
\temp_food_y[17][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[17]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[17]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[17][6]_i_5_n_0\
    );
\temp_food_y[17][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[17]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[17]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[17][6]_i_6_n_0\
    );
\temp_food_y[17][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[17]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_x_reg[12][0]_0\,
      I3 => \temp_food_y_reg[17]__0\(6),
      I4 => \temp_food_y[1][4]_i_3_0\,
      I5 => \temp_food_y_reg[17]__0\(0),
      O => \temp_food_y[17][6]_i_7_n_0\
    );
\temp_food_y[17][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[17]__0\(4),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_x_reg[17]__0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(0),
      O => \temp_food_y[17][6]_i_9_n_0\
    );
\temp_food_y[18][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => resetn,
      I3 => \temp_food_y[18][6]_i_4_n_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[18][0]_i_1_n_0\
    );
\temp_food_y[18][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[18][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[18][1]_i_1_n_0\
    );
\temp_food_y[18][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[18][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[18][2]_i_1_n_0\
    );
\temp_food_y[18][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[18][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[18][3]_i_1_n_0\
    );
\temp_food_y[18][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => \temp_food_y[18][6]_i_4_n_0\,
      I3 => new_food_y2(4),
      O => \temp_food_y[18][4]_i_1_n_0\
    );
\temp_food_y[18][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => \temp_food_y[18][6]_i_4_n_0\,
      I3 => new_food_y2(5),
      O => \temp_food_y[18][5]_i_1_n_0\
    );
\temp_food_y[18][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_3_n_0\,
      I1 => \temp_food_y[18][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[18][6]_i_1_n_0\
    );
\temp_food_y[18][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[18]__0\(3),
      I1 => \temp_food_y[30][6]_i_3_0\(2),
      I2 => \temp_food_y[30][6]_i_3_0\(3),
      I3 => \temp_food_x_reg[18]__0\(5),
      I4 => \temp_food_x_reg[10][0]_0\,
      I5 => \temp_food_x_reg[18]__0\(4),
      O => \temp_food_y[18][6]_i_10_n_0\
    );
\temp_food_y[18][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[18]__0\(0),
      I1 => \temp_food_y[0][5]_i_4_0\,
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[18]__0\(2),
      I4 => \temp_food_y[7][6]_i_4_1\,
      I5 => \temp_food_x_reg[18]__0\(1),
      O => \temp_food_y[18][6]_i_11_n_0\
    );
\temp_food_y[18][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[18]__0\(7),
      I1 => \temp_food_y[30][6]_i_3_0\(4),
      I2 => \temp_food_x_reg[18]__0\(6),
      I3 => \temp_food_y[29][6]_i_11_0\,
      O => \temp_food_y[18][6]_i_12_n_0\
    );
\temp_food_y[18][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[18]__0\(1),
      I1 => \temp_food_y[30][6]_i_11_0\(1),
      I2 => \temp_food_y[30][6]_i_11_1\,
      I3 => \temp_food_x_reg[18]__0\(6),
      I4 => \temp_food_y[30][6]_i_11_0\(6),
      I5 => \temp_food_x_reg[18]__0\(7),
      O => \temp_food_y[18][6]_i_13_n_0\
    );
\temp_food_y[18][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[18]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(2),
      I3 => \temp_food_x_reg[18]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[18]__0\(3),
      O => \temp_food_y[18][6]_i_14_n_0\
    );
\temp_food_y[18][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[18]__0\(3),
      I1 => \temp_food_y[25][6]_i_3_1\,
      I2 => \temp_food_y_reg[18]__0\(1),
      I3 => \temp_food_y[18][6]_i_6_0\,
      O => \temp_food_y[18][6]_i_15_n_0\
    );
\temp_food_y[18][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[18]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[18]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[18][6]_i_16_n_0\
    );
\temp_food_y[18][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[18][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[18][6]_i_4_n_0\,
      O => \temp_food_y[18][6]_i_2_n_0\
    );
\temp_food_y[18][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_5_n_0\,
      I1 => \temp_food_y[18][6]_i_6_n_0\,
      I2 => food_valid_1_i_79_0(2),
      I3 => \temp_food_y_reg[18]__0\(2),
      O => \temp_food_y[18][6]_i_3_n_0\
    );
\temp_food_y[18][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_7_n_0\,
      I1 => \temp_food_y[18][6]_i_8_n_0\,
      I2 => \temp_food_y[18][6]_i_9_n_0\,
      I3 => \temp_food_y[18][6]_i_10_n_0\,
      I4 => \temp_food_y[18][6]_i_11_n_0\,
      I5 => \temp_food_y[18][6]_i_12_n_0\,
      O => \temp_food_y[18][6]_i_4_n_0\
    );
\temp_food_y[18][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_13_n_0\,
      I1 => \temp_food_y[18][6]_i_14_n_0\,
      I2 => \temp_food_y[30][6]_i_11_0\(0),
      I3 => \temp_food_x_reg[18]__0\(0),
      I4 => \temp_food_y[8][6]_i_3_0\,
      I5 => \temp_food_x_reg[18]__0\(4),
      O => \temp_food_y[18][6]_i_5_n_0\
    );
\temp_food_y[18][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[12][0]_0\,
      I1 => \temp_food_y_reg[18]__0\(6),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[18]__0\(0),
      I4 => \temp_food_y[18][6]_i_15_n_0\,
      I5 => \temp_food_y[18][6]_i_16_n_0\,
      O => \temp_food_y[18][6]_i_6_n_0\
    );
\temp_food_y[18][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[18]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[18]__0\(3),
      I3 => \temp_food_y[6][6]_i_12_0\,
      O => \temp_food_y[18][6]_i_7_n_0\
    );
\temp_food_y[18][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[18]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[18]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[18][6]_i_8_n_0\
    );
\temp_food_y[18][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[18]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[18]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[18]__0\(6),
      O => \temp_food_y[18][6]_i_9_n_0\
    );
\temp_food_y[19][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[19][0]_i_1_n_0\
    );
\temp_food_y[19][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[19][1]_i_1_n_0\
    );
\temp_food_y[19][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[19][2]_i_1_n_0\
    );
\temp_food_y[19][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[19][3]_i_1_n_0\
    );
\temp_food_y[19][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[19][4]_i_1_n_0\
    );
\temp_food_y[19][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_y[19][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[19][5]_i_1_n_0\
    );
\temp_food_y[19][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_3_n_0\,
      I1 => \temp_food_y[19][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[19][6]_i_1_n_0\
    );
\temp_food_y[19][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[19]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[19]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[19]__0\(3),
      O => \temp_food_y[19][6]_i_10_n_0\
    );
\temp_food_y[19][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[19]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[19]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[19][6]_i_11_n_0\
    );
\temp_food_y[19][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[19]__0\(1),
      I1 => \temp_food_y[14][6]_i_12_0\,
      I2 => \temp_food_y_reg[19]__0\(3),
      I3 => \temp_food_y[6][6]_i_12_0\,
      O => \temp_food_y[19][6]_i_12_n_0\
    );
\temp_food_y[19][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[19]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[19]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[19]__0\(6),
      O => \temp_food_y[19][6]_i_13_n_0\
    );
\temp_food_y[19][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[19]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[19]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[19][6]_i_15_n_0\
    );
\temp_food_y[19][6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[19]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[19]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[19]__0\(3),
      O => \temp_food_y[19][6]_i_16_n_0\
    );
\temp_food_y[19][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[19][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[19][6]_i_4_n_0\,
      O => \temp_food_y[19][6]_i_2_n_0\
    );
\temp_food_y[19][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_5_n_0\,
      I1 => \temp_food_y[19][6]_i_6_n_0\,
      I2 => \temp_food_y[19][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[19][0]_0\,
      I4 => \temp_food_y[19][6]_i_9_n_0\,
      I5 => \temp_food_y[19][6]_i_10_n_0\,
      O => \temp_food_y[19][6]_i_3_n_0\
    );
\temp_food_y[19][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_11_n_0\,
      I1 => \temp_food_y[19][6]_i_12_n_0\,
      I2 => \temp_food_y[19][6]_i_13_n_0\,
      I3 => \temp_food_x_reg[19][0]_1\,
      I4 => \temp_food_y[19][6]_i_15_n_0\,
      I5 => \temp_food_y[19][6]_i_16_n_0\,
      O => \temp_food_y[19][6]_i_4_n_0\
    );
\temp_food_y[19][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[19]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[19]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[19][6]_i_5_n_0\
    );
\temp_food_y[19][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[19]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[19]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[19][6]_i_6_n_0\
    );
\temp_food_y[19][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[19]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_x_reg[12][0]_0\,
      I3 => \temp_food_y_reg[19]__0\(6),
      I4 => \temp_food_y[1][4]_i_3_0\,
      I5 => \temp_food_y_reg[19]__0\(0),
      O => \temp_food_y[19][6]_i_7_n_0\
    );
\temp_food_y[19][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[19]__0\(4),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_x_reg[19]__0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(0),
      O => \temp_food_y[19][6]_i_9_n_0\
    );
\temp_food_y[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DC10"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_3_n_0\,
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_y1(0),
      I3 => new_food_y2(0),
      O => \temp_food_y[1][0]_i_1_n_0\
    );
\temp_food_y[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => new_food_y2(1),
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_y1(1),
      I3 => \temp_food_y[1][4]_i_3_n_0\,
      O => \temp_food_y[1][1]_i_1_n_0\
    );
\temp_food_y[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DC10"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_3_n_0\,
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_y1(2),
      I3 => new_food_y2(2),
      O => \temp_food_y[1][2]_i_1_n_0\
    );
\temp_food_y[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => new_food_y2(3),
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_y1(3),
      I3 => \temp_food_y[1][4]_i_3_n_0\,
      O => \temp_food_y[1][3]_i_1_n_0\
    );
\temp_food_y[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_3_n_0\,
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => resetn,
      O => \temp_food_y[1][4]_i_1_n_0\
    );
\temp_food_y[1][4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[1]__0\(0),
      I1 => \temp_food_y[0][5]_i_4_0\,
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[1]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(0),
      I5 => \temp_food_x_reg[1]__0\(1),
      O => \temp_food_y[1][4]_i_11_n_0\
    );
\temp_food_y[1][4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[1]__0\(7),
      I1 => \temp_food_y[30][6]_i_3_0\(4),
      I2 => \temp_food_x_reg[1]__0\(6),
      I3 => \temp_food_y[29][6]_i_11_0\,
      O => \temp_food_y[1][4]_i_12_n_0\
    );
\temp_food_y[1][4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[1]__0\(1),
      I1 => \temp_food_y[9][6]_i_3_0\,
      I2 => \temp_food_y[30][6]_i_11_1\,
      I3 => \temp_food_x_reg[1]__0\(6),
      I4 => \temp_food_y[30][6]_i_11_0\(6),
      I5 => \temp_food_x_reg[1]__0\(7),
      O => \temp_food_y[1][4]_i_13_n_0\
    );
\temp_food_y[1][4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[1][5]_0\(2),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[1]__0\(2),
      I4 => \temp_food_y[0][5]_i_3_0\,
      I5 => \^temp_food_x_reg[1][5]_0\(0),
      O => \temp_food_y[1][4]_i_14_n_0\
    );
\temp_food_y[1][4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[1]__0\(3),
      I1 => \temp_food_y[25][6]_i_3_1\,
      I2 => \^temp_food_y_reg[1][6]_0\(1),
      I3 => \temp_food_y[18][6]_i_6_0\,
      O => \temp_food_y[1][4]_i_15_n_0\
    );
\temp_food_y[1][4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[1]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[1]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[1][4]_i_16_n_0\
    );
\temp_food_y[1][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_y1(4),
      I1 => \temp_food_y[1][4]_i_3_n_0\,
      I2 => \^temp_food_y_reg[1][3]_0\,
      I3 => new_food_y2(4),
      O => \temp_food_y[1][4]_i_2_n_0\
    );
\temp_food_y[1][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_5_n_0\,
      I1 => \temp_food_y[1][4]_i_6_n_0\,
      I2 => food_valid_1_i_79_0(2),
      I3 => \^temp_food_y_reg[1][6]_0\(2),
      O => \temp_food_y[1][4]_i_3_n_0\
    );
\temp_food_y[1][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_7_n_0\,
      I1 => \temp_food_y_reg[1][6]_1\,
      I2 => \temp_food_y_reg[1][6]_2\,
      I3 => \temp_food_y_reg[1][6]_3\,
      I4 => \temp_food_y[1][4]_i_11_n_0\,
      I5 => \temp_food_y[1][4]_i_12_n_0\,
      O => \^temp_food_y_reg[1][3]_0\
    );
\temp_food_y[1][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_13_n_0\,
      I1 => \temp_food_y[1][4]_i_14_n_0\,
      I2 => \snake_1_size[5]_i_581\,
      I3 => \temp_food_x_reg[1]__0\(0),
      I4 => \temp_food_y[30][6]_i_11_0\(4),
      I5 => \^temp_food_x_reg[1][5]_0\(1),
      O => \temp_food_y[1][4]_i_5_n_0\
    );
\temp_food_y[1][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[12][0]_0\,
      I1 => \^temp_food_y_reg[1][6]_0\(3),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \^temp_food_y_reg[1][6]_0\(0),
      I4 => \temp_food_y[1][4]_i_15_n_0\,
      I5 => \temp_food_y[1][4]_i_16_n_0\,
      O => \temp_food_y[1][4]_i_6_n_0\
    );
\temp_food_y[1][4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[1]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y[30][6]_i_3_1\(2),
      I3 => \temp_food_y_reg[1]__0\(4),
      I4 => \temp_food_y[6][6]_i_12_1\,
      I5 => \temp_food_y_reg[1]__0\(5),
      O => \temp_food_y[1][4]_i_7_n_0\
    );
\temp_food_y[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => new_food_y2(5),
      I1 => \^temp_food_y_reg[1][3]_0\,
      I2 => new_food_y1(5),
      I3 => \temp_food_y[1][4]_i_3_n_0\,
      O => \temp_food_y[1][5]_i_1_n_0\
    );
\temp_food_y[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFC0000AA0C0000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[1][4]_i_3_n_0\,
      I3 => \^temp_food_y_reg[1][3]_0\,
      I4 => resetn,
      I5 => \^temp_food_y_reg[1][6]_0\(3),
      O => \temp_food_y[1][6]_i_1_n_0\
    );
\temp_food_y[20][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_y[20][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[20][0]_i_1_n_0\
    );
\temp_food_y[20][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[20][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[20][1]_i_1_n_0\
    );
\temp_food_y[20][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => \temp_food_y[20][6]_i_4_n_0\,
      I3 => new_food_y2(2),
      O => \temp_food_y[20][2]_i_1_n_0\
    );
\temp_food_y[20][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[20][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[20][3]_i_1_n_0\
    );
\temp_food_y[20][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[20][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[20][4]_i_1_n_0\
    );
\temp_food_y[20][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_y[20][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[20][5]_i_1_n_0\
    );
\temp_food_y[20][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => \temp_food_y[20][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[20][6]_i_1_n_0\
    );
\temp_food_y[20][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[20]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[20]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[20]__0\(3),
      O => \temp_food_y[20][6]_i_10_n_0\
    );
\temp_food_y[20][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_13_n_0\,
      I1 => \temp_food_y[20][6]_i_14_n_0\,
      I2 => \temp_food_y[0][5]_i_4_0\,
      I3 => \temp_food_x_reg[20]__0\(0),
      I4 => \temp_food_x_reg[10][0]_0\,
      I5 => \temp_food_x_reg[20]__0\(4),
      O => \temp_food_y[20][6]_i_11_n_0\
    );
\temp_food_y[20][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \snake_2_size[5]_i_607\,
      I1 => \temp_food_y_reg[20]__0\(0),
      I2 => \temp_food_y[10][6]_i_11_0\,
      I3 => \temp_food_y_reg[20]__0\(6),
      I4 => \temp_food_y[20][6]_i_15_n_0\,
      I5 => \temp_food_y[20][6]_i_16_n_0\,
      O => \temp_food_y[20][6]_i_12_n_0\
    );
\temp_food_y[20][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[20][7]_0\(0),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[30][6]_i_3_0\(4),
      I3 => \^temp_food_x_reg[20][7]_0\(2),
      I4 => \temp_food_y[29][6]_i_11_0\,
      I5 => \^temp_food_x_reg[20][7]_0\(1),
      O => \temp_food_y[20][6]_i_13_n_0\
    );
\temp_food_y[20][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[20]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(1),
      I3 => \temp_food_x_reg[20]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[20]__0\(3),
      O => \temp_food_y[20][6]_i_14_n_0\
    );
\temp_food_y[20][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[20]__0\(1),
      I1 => \temp_food_y[14][6]_i_12_0\,
      I2 => \temp_food_y_reg[20]__0\(3),
      I3 => \temp_food_y[6][6]_i_12_0\,
      O => \temp_food_y[20][6]_i_15_n_0\
    );
\temp_food_y[20][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[20]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[20]__0\(4),
      I3 => \temp_food_y[30][6]_i_3_1\(2),
      O => \temp_food_y[20][6]_i_16_n_0\
    );
\temp_food_y[20][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[20][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[20][6]_i_4_n_0\,
      O => \temp_food_y[20][6]_i_2_n_0\
    );
\temp_food_y[20][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_5_n_0\,
      I1 => \temp_food_y[20][6]_i_6_n_0\,
      I2 => \temp_food_y[20][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[20][1]_0\,
      I4 => \temp_food_y[20][6]_i_9_n_0\,
      I5 => \temp_food_y[20][6]_i_10_n_0\,
      O => \temp_food_y[20][6]_i_3_n_0\
    );
\temp_food_y[20][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_11_n_0\,
      I1 => \temp_food_y[20][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[29][2]_0\,
      I3 => \temp_food_y_reg[20]__0\(2),
      O => \temp_food_y[20][6]_i_4_n_0\
    );
\temp_food_y[20][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[20]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[20]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[20][6]_i_5_n_0\
    );
\temp_food_y[20][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[20]__0\(1),
      I1 => food_valid_1_i_79_0(1),
      I2 => \temp_food_y_reg[20]__0\(3),
      I3 => food_valid_1_i_79_0(3),
      O => \temp_food_y[20][6]_i_6_n_0\
    );
\temp_food_y[20][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[20]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[20]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[20]__0\(6),
      O => \temp_food_y[20][6]_i_7_n_0\
    );
\temp_food_y[20][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[20]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \temp_food_x_reg[20]__0\(4),
      I3 => \temp_food_y[8][6]_i_3_0\,
      O => \temp_food_y[20][6]_i_9_n_0\
    );
\temp_food_y[21][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[21][0]_i_1_n_0\
    );
\temp_food_y[21][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[21][1]_i_1_n_0\
    );
\temp_food_y[21][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[21][2]_i_1_n_0\
    );
\temp_food_y[21][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[21][3]_i_1_n_0\
    );
\temp_food_y[21][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[21][4]_i_1_n_0\
    );
\temp_food_y[21][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_y[21][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[21][5]_i_1_n_0\
    );
\temp_food_y[21][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => \temp_food_y[21][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[21][6]_i_1_n_0\
    );
\temp_food_y[21][6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[21]__0\(6),
      I1 => \temp_food_y[30][6]_i_11_1\,
      I2 => \temp_food_x_reg[21]__0\(7),
      I3 => \temp_food_y[30][6]_i_11_0\(6),
      O => \temp_food_y[21][6]_i_10_n_0\
    );
\temp_food_y[21][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[21]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[21]__0\(3),
      I3 => \temp_food_y[6][6]_i_12_0\,
      O => \temp_food_y[21][6]_i_11_n_0\
    );
\temp_food_y[21][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[21]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[21]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[21][6]_i_12_n_0\
    );
\temp_food_y[21][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[21]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[21]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[21]__0\(6),
      O => \temp_food_y[21][6]_i_13_n_0\
    );
\temp_food_y[21][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[21]__0\(1),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[29][6]_i_11_0\,
      I3 => \temp_food_x_reg[21]__0\(6),
      I4 => \temp_food_y[30][6]_i_3_0\(4),
      I5 => \temp_food_x_reg[21]__0\(7),
      O => \temp_food_y[21][6]_i_14_n_0\
    );
\temp_food_y[21][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[21]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[21]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[21][6]_i_15_n_0\
    );
\temp_food_y[21][6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[21]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[21]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[21]__0\(3),
      O => \temp_food_y[21][6]_i_16_n_0\
    );
\temp_food_y[21][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[21][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[21][6]_i_4_n_0\,
      O => \temp_food_y[21][6]_i_2_n_0\
    );
\temp_food_y[21][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_5_n_0\,
      I1 => \temp_food_y[21][6]_i_6_n_0\,
      I2 => \temp_food_y[21][6]_i_7_n_0\,
      I3 => \temp_food_y[21][6]_i_8_n_0\,
      I4 => \temp_food_y[21][6]_i_9_n_0\,
      I5 => \temp_food_y[21][6]_i_10_n_0\,
      O => \temp_food_y[21][6]_i_3_n_0\
    );
\temp_food_y[21][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_11_n_0\,
      I1 => \temp_food_y[21][6]_i_12_n_0\,
      I2 => \temp_food_y[21][6]_i_13_n_0\,
      I3 => \temp_food_y[21][6]_i_14_n_0\,
      I4 => \temp_food_y[21][6]_i_15_n_0\,
      I5 => \temp_food_y[21][6]_i_16_n_0\,
      O => \temp_food_y[21][6]_i_4_n_0\
    );
\temp_food_y[21][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[21]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[21]__0\(5),
      I3 => \temp_food_y[23][6]_i_3_0\,
      O => \temp_food_y[21][6]_i_5_n_0\
    );
\temp_food_y[21][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[21]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[21]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[21][6]_i_6_n_0\
    );
\temp_food_y[21][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[21]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_x_reg[12][0]_0\,
      I3 => \temp_food_y_reg[21]__0\(6),
      I4 => \temp_food_y[1][4]_i_3_0\,
      I5 => \temp_food_y_reg[21]__0\(0),
      O => \temp_food_y[21][6]_i_7_n_0\
    );
\temp_food_y[21][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[21]__0\(3),
      I1 => \temp_food_y[30][6]_i_11_0\(3),
      I2 => \temp_food_y[8][6]_i_3_0\,
      I3 => \temp_food_x_reg[21]__0\(4),
      I4 => \temp_food_y[30][6]_i_11_0\(5),
      I5 => \temp_food_x_reg[21]__0\(5),
      O => \temp_food_y[21][6]_i_8_n_0\
    );
\temp_food_y[21][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[21]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[21]__0\(2),
      I4 => \temp_food_y[9][6]_i_3_0\,
      I5 => \temp_food_x_reg[21]__0\(1),
      O => \temp_food_y[21][6]_i_9_n_0\
    );
\temp_food_y[22][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[22][7]_0\(1),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[29][6]_i_11_0\,
      I3 => \^temp_food_x_reg[22][7]_0\(3),
      I4 => \temp_food_y[30][6]_i_3_0\(4),
      I5 => \^temp_food_x_reg[22][7]_0\(4),
      O => \temp_food_y[22][6]_i_10_n_0\
    );
\temp_food_y[22][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[22][7]_0\(0),
      I1 => \temp_food_y[0][5]_i_4_0\,
      I2 => \^temp_food_x_reg[22][7]_0\(2),
      I3 => \temp_food_x_reg[10][0]_0\,
      O => \temp_food_y[22][6]_i_11_n_0\
    );
\temp_food_y[22][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[22]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(2),
      I3 => \temp_food_x_reg[22]__0\(3),
      I4 => \temp_food_y[7][6]_i_4_0\,
      I5 => \temp_food_x_reg[22]__0\(2),
      O => \temp_food_y[22][6]_i_12_n_0\
    );
\temp_food_y[22][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[22]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(3),
      I3 => \temp_food_x_reg[22]__0\(3),
      I4 => \temp_food_y[30][6]_i_11_0\(2),
      I5 => \temp_food_x_reg[22]__0\(2),
      O => \temp_food_x_reg[22][5]_0\
    );
\temp_food_y[22][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[22]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[22]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[22][6]_i_15_n_0\
    );
\temp_food_y[22][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[22]__0\(3),
      I1 => \temp_food_y[25][6]_i_3_1\,
      I2 => \temp_food_y_reg[22]__0\(5),
      I3 => \temp_food_y[23][6]_i_3_0\,
      O => \temp_food_y[22][6]_i_16_n_0\
    );
\temp_food_y[22][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[22][6]_i_7_n_0\,
      I1 => \temp_food_y[22][6]_i_8_n_0\,
      I2 => \temp_food_y[22][6]_i_9_n_0\,
      I3 => \temp_food_y[22][6]_i_10_n_0\,
      I4 => \temp_food_y[22][6]_i_11_n_0\,
      I5 => \temp_food_y[22][6]_i_12_n_0\,
      O => \^temp_food_y_reg[22][5]_0\
    );
\temp_food_y[22][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_3_0\,
      I1 => \temp_food_y_reg[22]__0\(0),
      I2 => \temp_food_x_reg[12][0]_0\,
      I3 => \temp_food_y_reg[22]__0\(6),
      I4 => \temp_food_y[22][6]_i_15_n_0\,
      I5 => \temp_food_y[22][6]_i_16_n_0\,
      O => \snake_1_y_reg[0][0]_rep\
    );
\temp_food_y[22][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[22]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[22]__0\(3),
      I3 => \temp_food_y[6][6]_i_12_0\,
      O => \temp_food_y[22][6]_i_7_n_0\
    );
\temp_food_y[22][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[22]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[22]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[22][6]_i_8_n_0\
    );
\temp_food_y[22][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^temp_food_y_reg[22][2]_0\(0),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[22]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[22]__0\(6),
      O => \temp_food_y[22][6]_i_9_n_0\
    );
\temp_food_y[23][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => resetn,
      I3 => \temp_food_y[23][6]_i_4_n_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[23][0]_i_1_n_0\
    );
\temp_food_y[23][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[23][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[23][1]_i_1_n_0\
    );
\temp_food_y[23][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[23][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[23][2]_i_1_n_0\
    );
\temp_food_y[23][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[23][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[23][3]_i_1_n_0\
    );
\temp_food_y[23][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => \temp_food_y[23][6]_i_4_n_0\,
      I3 => new_food_y2(4),
      O => \temp_food_y[23][4]_i_1_n_0\
    );
\temp_food_y[23][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_y[23][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[23][5]_i_1_n_0\
    );
\temp_food_y[23][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => \temp_food_y[23][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[23][6]_i_1_n_0\
    );
\temp_food_y[23][6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[23][7]_0\(1),
      I1 => \temp_food_y[30][6]_i_11_1\,
      I2 => \^temp_food_x_reg[23][7]_0\(2),
      I3 => \temp_food_y[30][6]_i_11_0\(6),
      O => \temp_food_y[23][6]_i_10_n_0\
    );
\temp_food_y[23][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[23]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[23]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[23][6]_i_11_n_0\
    );
\temp_food_y[23][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[23]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[23]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[23][6]_i_12_n_0\
    );
\temp_food_y[23][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[23]__0\(2),
      I1 => \temp_food_y[30][6]_i_3_1\(1),
      I2 => \temp_food_y[10][6]_i_11_0\,
      I3 => \temp_food_y_reg[23]__0\(6),
      I4 => \snake_2_size[5]_i_607\,
      I5 => \temp_food_y_reg[23]__0\(0),
      O => \temp_food_y[23][6]_i_13_n_0\
    );
\temp_food_y[23][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[23]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[23]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[23][6]_i_15_n_0\
    );
\temp_food_y[23][6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[23]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[23]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[23]__0\(3),
      O => \temp_food_y[23][6]_i_16_n_0\
    );
\temp_food_y[23][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[23][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[23][6]_i_4_n_0\,
      O => \temp_food_y[23][6]_i_2_n_0\
    );
\temp_food_y[23][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_5_n_0\,
      I1 => \temp_food_y[23][6]_i_6_n_0\,
      I2 => \temp_food_y[23][6]_i_7_n_0\,
      I3 => \temp_food_y[23][6]_i_8_n_0\,
      I4 => \temp_food_y[23][6]_i_9_n_0\,
      I5 => \temp_food_y[23][6]_i_10_n_0\,
      O => \temp_food_y[23][6]_i_3_n_0\
    );
\temp_food_y[23][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_11_n_0\,
      I1 => \temp_food_y[23][6]_i_12_n_0\,
      I2 => \temp_food_y[23][6]_i_13_n_0\,
      I3 => \temp_food_x_reg[23][1]_0\,
      I4 => \temp_food_y[23][6]_i_15_n_0\,
      I5 => \temp_food_y[23][6]_i_16_n_0\,
      O => \temp_food_y[23][6]_i_4_n_0\
    );
\temp_food_y[23][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[23]__0\(3),
      I1 => \temp_food_y[25][6]_i_3_1\,
      I2 => \temp_food_y_reg[23]__0\(5),
      I3 => \temp_food_y[23][6]_i_3_0\,
      O => \temp_food_y[23][6]_i_5_n_0\
    );
\temp_food_y[23][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[23]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[23]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[23][6]_i_6_n_0\
    );
\temp_food_y[23][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[23]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[23]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[23]__0\(6),
      O => \temp_food_y[23][6]_i_7_n_0\
    );
\temp_food_y[23][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[23]__0\(3),
      I1 => \temp_food_y[30][6]_i_11_0\(3),
      I2 => \temp_food_y[30][6]_i_11_0\(5),
      I3 => \temp_food_x_reg[23]__0\(5),
      I4 => \temp_food_y[8][6]_i_3_0\,
      I5 => \temp_food_x_reg[23]__0\(4),
      O => \temp_food_y[23][6]_i_8_n_0\
    );
\temp_food_y[23][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[23]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[23]__0\(2),
      I4 => \temp_food_y[9][6]_i_3_0\,
      I5 => \^temp_food_x_reg[23][7]_0\(0),
      O => \temp_food_y[23][6]_i_9_n_0\
    );
\temp_food_y[24][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[24][7]_0\(2),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \^temp_food_x_reg[24][7]_0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[24][6]_i_11_n_0\
    );
\temp_food_y[24][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[24]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[24]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[24]__0\(3),
      O => \temp_food_y[24][6]_i_12_n_0\
    );
\temp_food_y[24][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[24]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(2),
      I3 => \temp_food_x_reg[24]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[24]__0\(3),
      O => \temp_food_x_reg[24][5]_0\
    );
\temp_food_y[24][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[24]__0\(1),
      I1 => food_valid_1_i_79_0(1),
      I2 => \temp_food_y_reg[24]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[24][6]_i_15_n_0\
    );
\temp_food_y[24][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[24]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[24]__0\(3),
      I3 => \temp_food_y[25][6]_i_3_1\,
      O => \temp_food_y[24][6]_i_16_n_0\
    );
\temp_food_y[24][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[24][6]_i_7_n_0\,
      I1 => \temp_food_y[24][6]_i_8_n_0\,
      I2 => \temp_food_y[24][6]_i_9_n_0\,
      I3 => \temp_food_x_reg[24][2]_0\,
      I4 => \temp_food_y[24][6]_i_11_n_0\,
      I5 => \temp_food_y[24][6]_i_12_n_0\,
      O => \^temp_food_y_reg[24][5]_0\
    );
\temp_food_y[24][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[12][0]_0\,
      I1 => \temp_food_y_reg[24]__0\(6),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[24]__0\(0),
      I4 => \temp_food_y[24][6]_i_15_n_0\,
      I5 => \temp_food_y[24][6]_i_16_n_0\,
      O => \snake_1_y_reg[0][6]_rep\
    );
\temp_food_y[24][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[24]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[24]__0\(4),
      I3 => \temp_food_y[30][6]_i_3_1\(2),
      O => \temp_food_y[24][6]_i_7_n_0\
    );
\temp_food_y[24][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[24]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[24]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[24][6]_i_8_n_0\
    );
\temp_food_y[24][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^temp_food_y_reg[24][2]_0\(0),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[24]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[24]__0\(6),
      O => \temp_food_y[24][6]_i_9_n_0\
    );
\temp_food_y[25][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[25][0]_i_1_n_0\
    );
\temp_food_y[25][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[25][1]_i_1_n_0\
    );
\temp_food_y[25][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[25][2]_i_1_n_0\
    );
\temp_food_y[25][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[25][3]_i_1_n_0\
    );
\temp_food_y[25][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[25][4]_i_1_n_0\
    );
\temp_food_y[25][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_y[25][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[25][5]_i_1_n_0\
    );
\temp_food_y[25][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_3_n_0\,
      I1 => \temp_food_y[25][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[25][6]_i_1_n_0\
    );
\temp_food_y[25][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_13_n_0\,
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[25]__0\(4),
      I3 => \temp_food_y[25][6]_i_14_n_0\,
      I4 => \temp_food_y[0][5]_i_4_0\,
      I5 => \temp_food_x_reg[25]__0\(0),
      O => \temp_food_y[25][6]_i_11_n_0\
    );
\temp_food_y[25][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \snake_2_size[5]_i_607\,
      I1 => \temp_food_y_reg[25]__0\(0),
      I2 => \temp_food_y[10][6]_i_11_0\,
      I3 => \temp_food_y_reg[25]__0\(6),
      I4 => \temp_food_y[25][6]_i_15_n_0\,
      I5 => \temp_food_y[25][6]_i_16_n_0\,
      O => \temp_food_y[25][6]_i_12_n_0\
    );
\temp_food_y[25][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[25]__0\(1),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[29][6]_i_11_0\,
      I3 => \temp_food_x_reg[25]__0\(6),
      I4 => \temp_food_y[30][6]_i_3_0\(4),
      I5 => \temp_food_x_reg[25]__0\(7),
      O => \temp_food_y[25][6]_i_13_n_0\
    );
\temp_food_y[25][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[25][5]_0\(2),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(1),
      I3 => \^temp_food_x_reg[25][5]_0\(0),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \^temp_food_x_reg[25][5]_0\(1),
      O => \temp_food_y[25][6]_i_14_n_0\
    );
\temp_food_y[25][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[25]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[25]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[25][6]_i_15_n_0\
    );
\temp_food_y[25][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[25]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[25]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[25][6]_i_16_n_0\
    );
\temp_food_y[25][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[25][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[25][6]_i_4_n_0\,
      O => \temp_food_y[25][6]_i_2_n_0\
    );
\temp_food_y[25][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_5_n_0\,
      I1 => \temp_food_y[25][6]_i_6_n_0\,
      I2 => \temp_food_y[25][6]_i_7_n_0\,
      I3 => \temp_food_y[25][6]_i_8_n_0\,
      I4 => \temp_food_y[25][6]_i_9_n_0\,
      I5 => \temp_food_x_reg[25][0]_0\,
      O => \temp_food_y[25][6]_i_3_n_0\
    );
\temp_food_y[25][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_11_n_0\,
      I1 => \temp_food_y[25][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[29][2]_0\,
      I3 => \temp_food_y_reg[25]__0\(2),
      O => \temp_food_y[25][6]_i_4_n_0\
    );
\temp_food_y[25][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[25]__0\(3),
      I1 => \temp_food_y[25][6]_i_3_1\,
      I2 => \temp_food_y_reg[25]__0\(5),
      I3 => food_valid_1_i_79_0(5),
      O => \temp_food_y[25][6]_i_5_n_0\
    );
\temp_food_y[25][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[25]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[25]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[25][6]_i_6_n_0\
    );
\temp_food_y[25][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[25]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[25]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[25]__0\(6),
      O => \temp_food_y[25][6]_i_7_n_0\
    );
\temp_food_y[25][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[25]__0\(1),
      I1 => \temp_food_y[9][6]_i_3_0\,
      I2 => \temp_food_y[30][6]_i_11_1\,
      I3 => \temp_food_x_reg[25]__0\(6),
      I4 => \temp_food_y[30][6]_i_11_0\(6),
      I5 => \temp_food_x_reg[25]__0\(7),
      O => \temp_food_y[25][6]_i_8_n_0\
    );
\temp_food_y[25][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[25]__0\(4),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_x_reg[25]__0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(0),
      O => \temp_food_y[25][6]_i_9_n_0\
    );
\temp_food_y[26][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_y[26][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[26][0]_i_1_n_0\
    );
\temp_food_y[26][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[26][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[26][1]_i_1_n_0\
    );
\temp_food_y[26][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => \temp_food_y[26][6]_i_4_n_0\,
      I3 => new_food_y2(2),
      O => \temp_food_y[26][2]_i_1_n_0\
    );
\temp_food_y[26][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[26][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[26][3]_i_1_n_0\
    );
\temp_food_y[26][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => \temp_food_y[26][6]_i_4_n_0\,
      I3 => new_food_y2(4),
      O => \temp_food_y[26][4]_i_1_n_0\
    );
\temp_food_y[26][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_y[26][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[26][5]_i_1_n_0\
    );
\temp_food_y[26][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => \temp_food_y[26][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[26][6]_i_1_n_0\
    );
\temp_food_y[26][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[26]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[26]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[26][6]_i_11_n_0\
    );
\temp_food_y[26][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[26]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[26]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[26]__0\(3),
      O => \temp_food_y[26][6]_i_12_n_0\
    );
\temp_food_y[26][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[26][7]_0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(1),
      I2 => \temp_food_y[30][6]_i_11_1\,
      I3 => \^temp_food_x_reg[26][7]_0\(1),
      I4 => \temp_food_y[30][6]_i_11_0\(6),
      I5 => \^temp_food_x_reg[26][7]_0\(2),
      O => \temp_food_y[26][6]_i_13_n_0\
    );
\temp_food_y[26][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[26]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(2),
      I3 => \temp_food_x_reg[26]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[26]__0\(3),
      O => \temp_food_y[26][6]_i_14_n_0\
    );
\temp_food_y[26][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[26]__0\(3),
      I1 => \temp_food_y[25][6]_i_3_1\,
      I2 => \temp_food_y_reg[26]__0\(1),
      I3 => \temp_food_y[18][6]_i_6_0\,
      O => \temp_food_y[26][6]_i_15_n_0\
    );
\temp_food_y[26][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[26]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[26]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[26][6]_i_16_n_0\
    );
\temp_food_y[26][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[26][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[26][6]_i_4_n_0\,
      O => \temp_food_y[26][6]_i_2_n_0\
    );
\temp_food_y[26][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_5_n_0\,
      I1 => \temp_food_y[26][6]_i_6_n_0\,
      I2 => food_valid_1_i_79_0(2),
      I3 => \temp_food_y_reg[26]__0\(2),
      O => \temp_food_y[26][6]_i_3_n_0\
    );
\temp_food_y[26][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_7_n_0\,
      I1 => \temp_food_y[26][6]_i_8_n_0\,
      I2 => \temp_food_y[26][6]_i_9_n_0\,
      I3 => \temp_food_x_reg[26][2]_0\,
      I4 => \temp_food_y[26][6]_i_11_n_0\,
      I5 => \temp_food_y[26][6]_i_12_n_0\,
      O => \temp_food_y[26][6]_i_4_n_0\
    );
\temp_food_y[26][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_13_n_0\,
      I1 => \temp_food_y[26][6]_i_14_n_0\,
      I2 => \temp_food_y[30][6]_i_11_0\(0),
      I3 => \temp_food_x_reg[26]__0\(0),
      I4 => \temp_food_y[8][6]_i_3_0\,
      I5 => \temp_food_x_reg[26]__0\(4),
      O => \temp_food_y[26][6]_i_5_n_0\
    );
\temp_food_y[26][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[12][0]_0\,
      I1 => \temp_food_y_reg[26]__0\(6),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[26]__0\(0),
      I4 => \temp_food_y[26][6]_i_15_n_0\,
      I5 => \temp_food_y[26][6]_i_16_n_0\,
      O => \temp_food_y[26][6]_i_6_n_0\
    );
\temp_food_y[26][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[26]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[26]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[26][6]_i_7_n_0\
    );
\temp_food_y[26][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[26]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[26]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[26][6]_i_8_n_0\
    );
\temp_food_y[26][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[26]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \temp_food_y[10][6]_i_11_0\,
      I3 => \temp_food_y_reg[26]__0\(6),
      I4 => \snake_2_size[5]_i_607\,
      I5 => \temp_food_y_reg[26]__0\(0),
      O => \temp_food_y[26][6]_i_9_n_0\
    );
\temp_food_y[27][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[27][6]_i_3_n_0\,
      I2 => new_food_y1(0),
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[27][0]_i_1_n_0\
    );
\temp_food_y[27][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[27][1]_i_1_n_0\
    );
\temp_food_y[27][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[27][2]_i_1_n_0\
    );
\temp_food_y[27][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[27][3]_i_1_n_0\
    );
\temp_food_y[27][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[27][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[27][4]_i_1_n_0\
    );
\temp_food_y[27][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(5),
      I1 => new_food_y1(5),
      I2 => \temp_food_y[27][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[27][6]_i_4_n_0\,
      O => \temp_food_y[27][5]_i_1_n_0\
    );
\temp_food_y[27][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => \temp_food_y[27][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[27][6]_i_1_n_0\
    );
\temp_food_y[27][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[27]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[27]__0\(3),
      I3 => \temp_food_y[6][6]_i_12_0\,
      O => \temp_food_y[27][6]_i_11_n_0\
    );
\temp_food_y[27][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[27]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[27]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[27][6]_i_12_n_0\
    );
\temp_food_y[27][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[27]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \temp_food_y[10][6]_i_11_0\,
      I3 => \temp_food_y_reg[27]__0\(6),
      I4 => \snake_2_size[5]_i_607\,
      I5 => \temp_food_y_reg[27]__0\(0),
      O => \temp_food_y[27][6]_i_13_n_0\
    );
\temp_food_y[27][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[27]__0\(1),
      I1 => \temp_food_y[7][6]_i_4_1\,
      I2 => \temp_food_y[30][6]_i_3_0\(4),
      I3 => \temp_food_x_reg[27]__0\(7),
      I4 => \temp_food_y[29][6]_i_11_0\,
      I5 => \temp_food_x_reg[27]__0\(6),
      O => \temp_food_y[27][6]_i_14_n_0\
    );
\temp_food_y[27][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[27]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[27]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[27][6]_i_15_n_0\
    );
\temp_food_y[27][6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[27][5]_0\(2),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \^temp_food_x_reg[27][5]_0\(0),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \^temp_food_x_reg[27][5]_0\(1),
      O => \temp_food_y[27][6]_i_16_n_0\
    );
\temp_food_y[27][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[27][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[27][6]_i_4_n_0\,
      O => \temp_food_y[27][6]_i_2_n_0\
    );
\temp_food_y[27][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_5_n_0\,
      I1 => \temp_food_y[27][6]_i_6_n_0\,
      I2 => \temp_food_y[27][6]_i_7_n_0\,
      I3 => \temp_food_y[27][6]_i_8_n_0\,
      I4 => \temp_food_y[27][6]_i_9_n_0\,
      I5 => \temp_food_x_reg[27][0]_0\,
      O => \temp_food_y[27][6]_i_3_n_0\
    );
\temp_food_y[27][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_11_n_0\,
      I1 => \temp_food_y[27][6]_i_12_n_0\,
      I2 => \temp_food_y[27][6]_i_13_n_0\,
      I3 => \temp_food_y[27][6]_i_14_n_0\,
      I4 => \temp_food_y[27][6]_i_15_n_0\,
      I5 => \temp_food_y[27][6]_i_16_n_0\,
      O => \temp_food_y[27][6]_i_4_n_0\
    );
\temp_food_y[27][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[27]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[27]__0\(3),
      I3 => \temp_food_y[25][6]_i_3_1\,
      O => \temp_food_y[27][6]_i_5_n_0\
    );
\temp_food_y[27][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[27]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[27]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[27][6]_i_6_n_0\
    );
\temp_food_y[27][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[27]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[27]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[27]__0\(6),
      O => \temp_food_y[27][6]_i_7_n_0\
    );
\temp_food_y[27][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[27]__0\(1),
      I1 => \temp_food_y[30][6]_i_11_0\(1),
      I2 => \temp_food_y[30][6]_i_11_1\,
      I3 => \temp_food_x_reg[27]__0\(6),
      I4 => \temp_food_y[30][6]_i_11_0\(6),
      I5 => \temp_food_x_reg[27]__0\(7),
      O => \temp_food_y[27][6]_i_8_n_0\
    );
\temp_food_y[27][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[27]__0\(4),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_x_reg[27]__0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(0),
      O => \temp_food_y[27][6]_i_9_n_0\
    );
\temp_food_y[28][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_y[28][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[28][0]_i_1_n_0\
    );
\temp_food_y[28][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[28][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[28][1]_i_1_n_0\
    );
\temp_food_y[28][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[28][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[28][2]_i_1_n_0\
    );
\temp_food_y[28][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[28][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[28][3]_i_1_n_0\
    );
\temp_food_y[28][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => \temp_food_y[28][6]_i_4_n_0\,
      I3 => new_food_y2(4),
      O => \temp_food_y[28][4]_i_1_n_0\
    );
\temp_food_y[28][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => \temp_food_y[28][6]_i_4_n_0\,
      I3 => new_food_y2(5),
      O => \temp_food_y[28][5]_i_1_n_0\
    );
\temp_food_y[28][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => \temp_food_y[28][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[28][6]_i_1_n_0\
    );
\temp_food_y[28][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[28]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[28]__0\(2),
      I4 => \temp_food_y[0][5]_i_3_0\,
      I5 => \temp_food_x_reg[28]__0\(3),
      O => \temp_food_y[28][6]_i_10_n_0\
    );
\temp_food_y[28][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_13_n_0\,
      I1 => \temp_food_y[28][6]_i_14_n_0\,
      I2 => \temp_food_y[0][5]_i_4_0\,
      I3 => \temp_food_x_reg[28]__0\(0),
      I4 => \temp_food_x_reg[10][0]_0\,
      I5 => \temp_food_x_reg[28]__0\(4),
      O => \temp_food_y[28][6]_i_11_n_0\
    );
\temp_food_y[28][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_11_0\,
      I1 => \temp_food_y_reg[28]__0\(6),
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[28]__0\(0),
      I4 => \temp_food_y[28][6]_i_15_n_0\,
      I5 => \temp_food_y[28][6]_i_16_n_0\,
      O => \temp_food_y[28][6]_i_12_n_0\
    );
\temp_food_y[28][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[28][7]_0\(0),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[29][6]_i_11_0\,
      I3 => \^temp_food_x_reg[28][7]_0\(1),
      I4 => \temp_food_y[30][6]_i_3_0\(4),
      I5 => \^temp_food_x_reg[28][7]_0\(2),
      O => \temp_food_y[28][6]_i_13_n_0\
    );
\temp_food_y[28][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[28]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(1),
      I3 => \temp_food_x_reg[28]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[28]__0\(3),
      O => \temp_food_y[28][6]_i_14_n_0\
    );
\temp_food_y[28][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[28]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[28]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[28][6]_i_15_n_0\
    );
\temp_food_y[28][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[28]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[28]__0\(4),
      I3 => \temp_food_y[30][6]_i_3_1\(2),
      O => \temp_food_y[28][6]_i_16_n_0\
    );
\temp_food_y[28][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[28][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[28][6]_i_4_n_0\,
      O => \temp_food_y[28][6]_i_2_n_0\
    );
\temp_food_y[28][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_5_n_0\,
      I1 => \temp_food_y[28][6]_i_6_n_0\,
      I2 => \temp_food_y[28][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[28][2]_0\,
      I4 => \temp_food_y[28][6]_i_9_n_0\,
      I5 => \temp_food_y[28][6]_i_10_n_0\,
      O => \temp_food_y[28][6]_i_3_n_0\
    );
\temp_food_y[28][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_11_n_0\,
      I1 => \temp_food_y[28][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[29][2]_0\,
      I3 => \temp_food_y_reg[28]__0\(2),
      O => \temp_food_y[28][6]_i_4_n_0\
    );
\temp_food_y[28][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[28]__0\(3),
      I1 => \temp_food_y[25][6]_i_3_1\,
      I2 => \temp_food_y_reg[28]__0\(5),
      I3 => \temp_food_y[23][6]_i_3_0\,
      O => \temp_food_y[28][6]_i_5_n_0\
    );
\temp_food_y[28][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[28]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[28]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[28][6]_i_6_n_0\
    );
\temp_food_y[28][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[28]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_x_reg[12][0]_0\,
      I3 => \temp_food_y_reg[28]__0\(6),
      I4 => \temp_food_y[1][4]_i_3_0\,
      I5 => \temp_food_y_reg[28]__0\(0),
      O => \temp_food_y[28][6]_i_7_n_0\
    );
\temp_food_y[28][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[28]__0\(4),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_x_reg[28]__0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(0),
      O => \temp_food_y[28][6]_i_9_n_0\
    );
\temp_food_y[29][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_y[29][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[29][0]_i_1_n_0\
    );
\temp_food_y[29][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[29][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[29][1]_i_1_n_0\
    );
\temp_food_y[29][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[29][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[29][2]_i_1_n_0\
    );
\temp_food_y[29][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[29][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[29][3]_i_1_n_0\
    );
\temp_food_y[29][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[29][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[29][4]_i_1_n_0\
    );
\temp_food_y[29][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_y[29][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[29][5]_i_1_n_0\
    );
\temp_food_y[29][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_3_n_0\,
      I1 => \temp_food_y[29][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[29][6]_i_1_n_0\
    );
\temp_food_y[29][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_13_n_0\,
      I1 => \temp_food_y[29][6]_i_14_n_0\,
      I2 => \temp_food_y[0][5]_i_4_0\,
      I3 => \temp_food_x_reg[29]__0\(0),
      I4 => \temp_food_x_reg[10][0]_0\,
      I5 => \temp_food_x_reg[29]__0\(4),
      O => \temp_food_y[29][6]_i_11_n_0\
    );
\temp_food_y[29][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_11_0\,
      I1 => \temp_food_y_reg[29]__0\(6),
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[29]__0\(0),
      I4 => \temp_food_y[29][6]_i_15_n_0\,
      I5 => \temp_food_y[29][6]_i_16_n_0\,
      O => \temp_food_y[29][6]_i_12_n_0\
    );
\temp_food_y[29][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[29]__0\(1),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[30][6]_i_3_0\(4),
      I3 => \temp_food_x_reg[29]__0\(7),
      I4 => \temp_food_y[29][6]_i_11_0\,
      I5 => \temp_food_x_reg[29]__0\(6),
      O => \temp_food_y[29][6]_i_13_n_0\
    );
\temp_food_y[29][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^temp_food_x_reg[29][5]_0\(2),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(2),
      I3 => \^temp_food_x_reg[29][5]_0\(1),
      I4 => \temp_food_y[30][6]_i_3_0\(1),
      I5 => \^temp_food_x_reg[29][5]_0\(0),
      O => \temp_food_y[29][6]_i_14_n_0\
    );
\temp_food_y[29][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[29]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[29]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[29][6]_i_15_n_0\
    );
\temp_food_y[29][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[29]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[29]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[29][6]_i_16_n_0\
    );
\temp_food_y[29][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[29][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[29][6]_i_4_n_0\,
      O => \temp_food_y[29][6]_i_2_n_0\
    );
\temp_food_y[29][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_5_n_0\,
      I1 => \temp_food_y[29][6]_i_6_n_0\,
      I2 => \temp_food_y[29][6]_i_7_n_0\,
      I3 => \temp_food_y[29][6]_i_8_n_0\,
      I4 => \temp_food_y[29][6]_i_9_n_0\,
      I5 => \temp_food_x_reg[29][2]_1\,
      O => \temp_food_y[29][6]_i_3_n_0\
    );
\temp_food_y[29][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_11_n_0\,
      I1 => \temp_food_y[29][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[29][2]_0\,
      I3 => \temp_food_y_reg[29]__0\(2),
      O => \temp_food_y[29][6]_i_4_n_0\
    );
\temp_food_y[29][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[29]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[29]__0\(3),
      I3 => food_valid_1_i_79_0(3),
      O => \temp_food_y[29][6]_i_5_n_0\
    );
\temp_food_y[29][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[29]__0\(1),
      I1 => food_valid_1_i_79_0(1),
      I2 => \temp_food_y_reg[29]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[29][6]_i_6_n_0\
    );
\temp_food_y[29][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[29]__0\(2),
      I1 => \temp_food_x_reg[8][2]_1\,
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[29]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[29]__0\(6),
      O => \temp_food_y[29][6]_i_7_n_0\
    );
\temp_food_y[29][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[29]__0\(1),
      I1 => \temp_food_y[9][6]_i_3_0\,
      I2 => \temp_food_y[30][6]_i_11_1\,
      I3 => \temp_food_x_reg[29]__0\(6),
      I4 => \temp_food_y[30][6]_i_11_0\(6),
      I5 => \temp_food_x_reg[29]__0\(7),
      O => \temp_food_y[29][6]_i_8_n_0\
    );
\temp_food_y[29][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[29]__0\(4),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_x_reg[29]__0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(0),
      O => \temp_food_y[29][6]_i_9_n_0\
    );
\temp_food_y[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_y1(0),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[2][0]_i_1_n_0\
    );
\temp_food_y[2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_y1(1),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => new_food_y2(1),
      O => \temp_food_y[2][1]_i_1_n_0\
    );
\temp_food_y[2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(2),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[2][2]_i_1_n_0\
    );
\temp_food_y[2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(3),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[2][3]_i_1_n_0\
    );
\temp_food_y[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(4),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[2][4]_i_1_n_0\
    );
\temp_food_y[2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(5),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[2][5]_i_1_n_0\
    );
\temp_food_y[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \temp_food_y[2][6]_i_3_n_0\,
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => resetn,
      O => \temp_food_y[2][6]_i_1_n_0\
    );
\temp_food_y[2][6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[2]__0\(7),
      I1 => \temp_food_y[30][6]_i_11_0\(6),
      I2 => \temp_food_x_reg[2]__0\(6),
      I3 => \temp_food_y[30][6]_i_11_1\,
      O => \temp_food_y[2][6]_i_10_n_0\
    );
\temp_food_y[2][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[2][6]_i_13_n_0\,
      I1 => \temp_food_y[2][6]_i_14_n_0\,
      I2 => \temp_food_x_reg[10][0]_0\,
      I3 => \temp_food_x_reg[2]__0\(4),
      I4 => \temp_food_y[0][5]_i_4_0\,
      I5 => \temp_food_x_reg[2]__0\(0),
      O => \temp_food_y[2][6]_i_11_n_0\
    );
\temp_food_y[2][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_11_0\,
      I1 => \temp_food_y_reg[2]__0\(6),
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[2]__0\(0),
      I4 => \temp_food_y[2][6]_i_15_n_0\,
      I5 => \temp_food_y[2][6]_i_16_n_0\,
      O => \temp_food_y[2][6]_i_12_n_0\
    );
\temp_food_y[2][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[2]__0\(1),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[29][6]_i_11_0\,
      I3 => \temp_food_x_reg[2]__0\(6),
      I4 => \temp_food_y[30][6]_i_3_0\(4),
      I5 => \temp_food_x_reg[2]__0\(7),
      O => \temp_food_y[2][6]_i_13_n_0\
    );
\temp_food_y[2][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[2]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(2),
      I3 => \temp_food_x_reg[2]__0\(3),
      I4 => \temp_food_y[30][6]_i_3_0\(1),
      I5 => \temp_food_x_reg[2]__0\(2),
      O => \temp_food_y[2][6]_i_14_n_0\
    );
\temp_food_y[2][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[2]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[2]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[2][6]_i_15_n_0\
    );
\temp_food_y[2][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[2]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[2]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[2][6]_i_16_n_0\
    );
\temp_food_y[2][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA003000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => new_food_y1(6),
      I3 => resetn,
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \temp_food_y[2][6]_i_2_n_0\
    );
\temp_food_y[2][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \temp_food_y[2][6]_i_5_n_0\,
      I1 => \temp_food_y[2][6]_i_6_n_0\,
      I2 => \temp_food_y[2][6]_i_7_n_0\,
      I3 => \temp_food_y[2][6]_i_8_n_0\,
      I4 => \temp_food_y[2][6]_i_9_n_0\,
      I5 => \temp_food_y[2][6]_i_10_n_0\,
      O => \temp_food_y[2][6]_i_3_n_0\
    );
\temp_food_y[2][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[2][6]_i_11_n_0\,
      I1 => \temp_food_y[2][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[29][2]_0\,
      I3 => \temp_food_y_reg[2]__0\(2),
      O => \^snake_2_y_reg[0][2]_rep_0\
    );
\temp_food_y[2][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[2]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[2]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[2][6]_i_5_n_0\
    );
\temp_food_y[2][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[2]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[2]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[2][6]_i_6_n_0\
    );
\temp_food_y[2][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[2]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[2]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[2]__0\(6),
      O => \temp_food_y[2][6]_i_7_n_0\
    );
\temp_food_y[2][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[2]__0\(3),
      I1 => \temp_food_y[30][6]_i_11_0\(3),
      I2 => \temp_food_y[8][6]_i_3_0\,
      I3 => \temp_food_x_reg[2]__0\(4),
      I4 => \temp_food_y[30][6]_i_11_0\(5),
      I5 => \temp_food_x_reg[2]__0\(5),
      O => \temp_food_y[2][6]_i_8_n_0\
    );
\temp_food_y[2][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[2]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \temp_food_y[9][6]_i_3_0\,
      I3 => \temp_food_x_reg[2]__0\(1),
      I4 => \temp_food_y[14][6]_i_3_0\,
      I5 => \temp_food_x_reg[2]__0\(2),
      O => \temp_food_y[2][6]_i_9_n_0\
    );
\temp_food_y[30][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(0),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_y1(0),
      O => \temp_food_y[30][0]_i_1_n_0\
    );
\temp_food_y[30][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(1),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_y1(1),
      O => \temp_food_y[30][1]_i_1_n_0\
    );
\temp_food_y[30][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(2),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_y1(2),
      O => \temp_food_y[30][2]_i_1_n_0\
    );
\temp_food_y[30][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(3),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_y1(3),
      O => \temp_food_y[30][3]_i_1_n_0\
    );
\temp_food_y[30][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(4),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_y1(4),
      O => \temp_food_y[30][4]_i_1_n_0\
    );
\temp_food_y[30][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(5),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_y1(5),
      O => \temp_food_y[30][5]_i_1_n_0\
    );
\temp_food_y[30][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => resetn,
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => \temp_food_y[30][6]_i_4_n_0\,
      O => \temp_food_y[30][6]_i_1_n_0\
    );
\temp_food_y[30][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[30]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[30]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[30]__0\(3),
      O => \temp_food_y[30][6]_i_10_n_0\
    );
\temp_food_y[30][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[30][6]_i_14_n_0\,
      I1 => \temp_food_y[30][6]_i_15_n_0\,
      I2 => \temp_food_y[8][6]_i_3_0\,
      I3 => \temp_food_x_reg[30]__0\(4),
      I4 => \temp_food_y[30][6]_i_11_0\(0),
      I5 => \temp_food_x_reg[30]__0\(0),
      O => \temp_food_y[30][6]_i_11_n_0\
    );
\temp_food_y[30][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y[25][6]_i_3_0\,
      I3 => \temp_food_y_reg[30]__0\(4),
      I4 => \temp_food_y[23][6]_i_3_0\,
      I5 => \temp_food_y_reg[30]__0\(5),
      O => \temp_food_y[30][6]_i_12_n_0\
    );
\temp_food_y[30][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[30]__0\(1),
      I1 => \temp_food_y[30][6]_i_11_0\(1),
      I2 => \temp_food_y[30][6]_i_11_0\(6),
      I3 => \temp_food_x_reg[30]__0\(7),
      I4 => \temp_food_y[30][6]_i_11_1\,
      I5 => \temp_food_x_reg[30]__0\(6),
      O => \temp_food_y[30][6]_i_14_n_0\
    );
\temp_food_y[30][6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[30]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(2),
      I3 => \temp_food_x_reg[30]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[30]__0\(3),
      O => \temp_food_y[30][6]_i_15_n_0\
    );
\temp_food_y[30][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => new_food_y1(6),
      O => \temp_food_y[30][6]_i_2_n_0\
    );
\temp_food_y[30][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[30][6]_i_5_n_0\,
      I1 => \temp_food_y[30][6]_i_6_n_0\,
      I2 => \temp_food_y[30][6]_i_7_n_0\,
      I3 => \temp_food_y[30][6]_i_8_n_0\,
      I4 => \temp_food_y[30][6]_i_9_n_0\,
      I5 => \temp_food_y[30][6]_i_10_n_0\,
      O => \temp_food_y[30][6]_i_3_n_0\
    );
\temp_food_y[30][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000002"
    )
        port map (
      I0 => \temp_food_y[30][6]_i_11_n_0\,
      I1 => \temp_food_y[30][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[30][0]_0\,
      I3 => \temp_food_x_reg[12][0]_0\,
      I4 => \temp_food_y_reg[30]__0\(6),
      O => \temp_food_y[30][6]_i_4_n_0\
    );
\temp_food_y[30][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[30]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[30][6]_i_5_n_0\
    );
\temp_food_y[30][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \^temp_food_y_reg[30][2]_0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[30][6]_i_6_n_0\
    );
\temp_food_y[30][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^temp_food_y_reg[30][2]_0\(2),
      I1 => \temp_food_y[30][6]_i_3_1\(1),
      I2 => \snake_2_size[5]_i_607\,
      I3 => \^temp_food_y_reg[30][2]_0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[30]__0\(6),
      O => \temp_food_y[30][6]_i_7_n_0\
    );
\temp_food_y[30][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[30]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[30]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[30][6]_i_8_n_0\
    );
\temp_food_y[30][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[30]__0\(1),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[29][6]_i_11_0\,
      I3 => \temp_food_x_reg[30]__0\(6),
      I4 => \temp_food_y[30][6]_i_3_0\(4),
      I5 => \temp_food_x_reg[30]__0\(7),
      O => \temp_food_y[30][6]_i_9_n_0\
    );
\temp_food_y[31][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(0),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_y1(0),
      O => \temp_food_y[31][0]_i_1_n_0\
    );
\temp_food_y[31][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(1),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_y1(1),
      O => \temp_food_y[31][1]_i_1_n_0\
    );
\temp_food_y[31][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(2),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_y1(2),
      O => \temp_food_y[31][2]_i_1_n_0\
    );
\temp_food_y[31][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(3),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_y1(3),
      O => \temp_food_y[31][3]_i_1_n_0\
    );
\temp_food_y[31][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(4),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_y1(4),
      O => \temp_food_y[31][4]_i_1_n_0\
    );
\temp_food_y[31][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(5),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_y1(5),
      O => \temp_food_y[31][5]_i_1_n_0\
    );
\temp_food_y[31][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => resetn,
      I1 => food_valid_2_i_6_n_0,
      I2 => \temp_food_y[31][6]_i_3_n_0\,
      O => temp_food_x
    );
\temp_food_y[31][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => food_valid_2_i_6_n_0,
      I2 => new_food_y1(6),
      O => \temp_food_y[31][6]_i_2_n_0\
    );
\temp_food_y[31][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[31][6]_i_4_n_0\,
      I1 => \temp_food_y[31][6]_i_5_n_0\,
      I2 => \temp_food_y[31][6]_i_6_n_0\,
      I3 => \temp_food_x_reg[31][0]_1\,
      I4 => \temp_food_y[31][6]_i_8_n_0\,
      I5 => \temp_food_y[31][6]_i_9_n_0\,
      O => \temp_food_y[31][6]_i_3_n_0\
    );
\temp_food_y[31][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[31]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[31]__0\(3),
      I3 => food_valid_1_i_79_0(3),
      O => \temp_food_y[31][6]_i_4_n_0\
    );
\temp_food_y[31][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[31]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[31]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[31][6]_i_5_n_0\
    );
\temp_food_y[31][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[31]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[31]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[31]__0\(6),
      O => \temp_food_y[31][6]_i_6_n_0\
    );
\temp_food_y[31][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[31]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \temp_food_x_reg[31]__0\(4),
      I3 => \temp_food_y[8][6]_i_3_0\,
      O => \temp_food_y[31][6]_i_8_n_0\
    );
\temp_food_y[31][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[31]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[31]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[31]__0\(3),
      O => \temp_food_y[31][6]_i_9_n_0\
    );
\temp_food_y[3][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_y1(0),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => \temp_food_y[3][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[3][0]_i_1_n_0\
    );
\temp_food_y[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(1),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[3][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[3][1]_i_1_n_0\
    );
\temp_food_y[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(2),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[3][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[3][2]_i_1_n_0\
    );
\temp_food_y[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(3),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[3][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[3][3]_i_1_n_0\
    );
\temp_food_y[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200020"
    )
        port map (
      I0 => new_food_y1(4),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[3][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[3][4]_i_1_n_0\
    );
\temp_food_y[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA003000"
    )
        port map (
      I0 => new_food_y2(5),
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => new_food_y1(5),
      I3 => resetn,
      I4 => \temp_food_y[3][6]_i_4_n_0\,
      O => \temp_food_y[3][5]_i_1_n_0\
    );
\temp_food_y[3][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \temp_food_y[3][6]_i_3_n_0\,
      I1 => \temp_food_y[3][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[3][6]_i_1_n_0\
    );
\temp_food_y[3][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[3][7]_0\(3),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(3),
      I3 => \^temp_food_x_reg[3][7]_0\(2),
      I4 => \temp_food_y[14][6]_i_3_0\,
      I5 => \^temp_food_x_reg[3][7]_0\(1),
      O => \temp_food_y[3][6]_i_10_n_0\
    );
\temp_food_y[3][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[3][6]_i_13_n_0\,
      I1 => food_valid_1_i_75_0,
      I2 => \temp_food_y[0][5]_i_4_0\,
      I3 => \temp_food_x_reg[3]__0\(0),
      I4 => \temp_food_x_reg[10][0]_0\,
      I5 => \temp_food_x_reg[3]__0\(4),
      O => \temp_food_y[3][6]_i_11_n_0\
    );
\temp_food_y[3][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_11_0\,
      I1 => \temp_food_y_reg[3]__0\(6),
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[3]__0\(0),
      I4 => \temp_food_y[3][6]_i_15_n_0\,
      I5 => \temp_food_y[3][6]_i_16_n_0\,
      O => \temp_food_y[3][6]_i_12_n_0\
    );
\temp_food_y[3][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[3][7]_0\(0),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[30][6]_i_3_0\(4),
      I3 => \^temp_food_x_reg[3][7]_0\(5),
      I4 => \temp_food_y[29][6]_i_11_0\,
      I5 => \^temp_food_x_reg[3][7]_0\(4),
      O => \temp_food_y[3][6]_i_13_n_0\
    );
\temp_food_y[3][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[3]__0\(1),
      I1 => \temp_food_y[14][6]_i_12_0\,
      I2 => \temp_food_y_reg[3]__0\(3),
      I3 => \temp_food_y[6][6]_i_12_0\,
      O => \temp_food_y[3][6]_i_15_n_0\
    );
\temp_food_y[3][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[3]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[3]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[3][6]_i_16_n_0\
    );
\temp_food_y[3][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFFCFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[3][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[3][6]_i_4_n_0\,
      O => \temp_food_y[3][6]_i_2_n_0\
    );
\temp_food_y[3][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \temp_food_y[3][6]_i_5_n_0\,
      I1 => \temp_food_y[3][6]_i_6_n_0\,
      I2 => \temp_food_y[3][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[3][1]_0\,
      I4 => \temp_food_y[3][6]_i_9_n_0\,
      I5 => \temp_food_y[3][6]_i_10_n_0\,
      O => \temp_food_y[3][6]_i_3_n_0\
    );
\temp_food_y[3][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[3][6]_i_11_n_0\,
      I1 => \temp_food_y[3][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[29][2]_0\,
      I3 => \temp_food_y_reg[3]__0\(2),
      O => \temp_food_y[3][6]_i_4_n_0\
    );
\temp_food_y[3][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[3]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[3]__0\(5),
      I3 => \temp_food_y[23][6]_i_3_0\,
      O => \temp_food_y[3][6]_i_5_n_0\
    );
\temp_food_y[3][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[3]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[3]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[3][6]_i_6_n_0\
    );
\temp_food_y[3][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[3]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[3]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[3]__0\(6),
      O => \temp_food_y[3][6]_i_7_n_0\
    );
\temp_food_y[3][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[3]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \temp_food_x_reg[3]__0\(4),
      I3 => \temp_food_y[8][6]_i_3_0\,
      O => \temp_food_y[3][6]_i_9_n_0\
    );
\temp_food_y[4][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_y1(0),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[4][0]_i_1_n_0\
    );
\temp_food_y[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_y1(1),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => new_food_y2(1),
      O => \temp_food_y[4][1]_i_1_n_0\
    );
\temp_food_y[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_y1(2),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => new_food_y2(2),
      O => \temp_food_y[4][2]_i_1_n_0\
    );
\temp_food_y[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_y1(3),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => new_food_y2(3),
      O => \temp_food_y[4][3]_i_1_n_0\
    );
\temp_food_y[4][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_y1(4),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y[4][6]_i_4_n_0\,
      I3 => new_food_y2(4),
      O => \temp_food_y[4][4]_i_1_n_0\
    );
\temp_food_y[4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(5),
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => resetn,
      I3 => \temp_food_y[4][6]_i_4_n_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[4][5]_i_1_n_0\
    );
\temp_food_y[4][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \temp_food_y[4][6]_i_3_n_0\,
      I1 => \temp_food_y[4][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[4][6]_i_1_n_0\
    );
\temp_food_y[4][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[4]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[4]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[4]__0\(3),
      O => \temp_food_y[4][6]_i_10_n_0\
    );
\temp_food_y[4][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[4]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[4]__0\(4),
      I3 => \temp_food_y[30][6]_i_3_1\(2),
      O => \temp_food_y[4][6]_i_11_n_0\
    );
\temp_food_y[4][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[4]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[4]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[4][6]_i_12_n_0\
    );
\temp_food_y[4][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[4]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[4]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[4]__0\(6),
      O => \temp_food_y[4][6]_i_13_n_0\
    );
\temp_food_y[4][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[4]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[4]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[4][6]_i_15_n_0\
    );
\temp_food_y[4][6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[4]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[4]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[4]__0\(3),
      O => \temp_food_y[4][6]_i_16_n_0\
    );
\temp_food_y[4][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFFCFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[4][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[4][6]_i_4_n_0\,
      O => \temp_food_y[4][6]_i_2_n_0\
    );
\temp_food_y[4][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \temp_food_y[4][6]_i_5_n_0\,
      I1 => \temp_food_y[4][6]_i_6_n_0\,
      I2 => \temp_food_y[4][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[4][1]_0\,
      I4 => \temp_food_y[4][6]_i_9_n_0\,
      I5 => \temp_food_y[4][6]_i_10_n_0\,
      O => \temp_food_y[4][6]_i_3_n_0\
    );
\temp_food_y[4][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[4][6]_i_11_n_0\,
      I1 => \temp_food_y[4][6]_i_12_n_0\,
      I2 => \temp_food_y[4][6]_i_13_n_0\,
      I3 => \temp_food_x_reg[4][1]_1\,
      I4 => \temp_food_y[4][6]_i_15_n_0\,
      I5 => \temp_food_y[4][6]_i_16_n_0\,
      O => \temp_food_y[4][6]_i_4_n_0\
    );
\temp_food_y[4][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[4]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[4]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[4][6]_i_5_n_0\
    );
\temp_food_y[4][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[4]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[4]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[4][6]_i_6_n_0\
    );
\temp_food_y[4][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[4]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_x_reg[12][0]_0\,
      I3 => \temp_food_y_reg[4]__0\(6),
      I4 => \temp_food_y[1][4]_i_3_0\,
      I5 => \temp_food_y_reg[4]__0\(0),
      O => \temp_food_y[4][6]_i_7_n_0\
    );
\temp_food_y[4][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[4]__0\(4),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_x_reg[4]__0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(0),
      O => \temp_food_y[4][6]_i_9_n_0\
    );
\temp_food_y[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_y1(0),
      I2 => resetn,
      I3 => \temp_food_x_reg[5][6]_0\,
      I4 => new_food_y2(0),
      O => \temp_food_y[5][0]_i_1_n_0\
    );
\temp_food_y[5][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_y1(1),
      I2 => \temp_food_x_reg[5][6]_0\,
      I3 => new_food_y2(1),
      O => \temp_food_y[5][1]_i_1_n_0\
    );
\temp_food_y[5][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_y1(2),
      I2 => \temp_food_x_reg[5][6]_0\,
      I3 => new_food_y2(2),
      O => \temp_food_y[5][2]_i_1_n_0\
    );
\temp_food_y[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_x_reg[5][6]_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[5][3]_i_1_n_0\
    );
\temp_food_y[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_x_reg[5][6]_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[5][4]_i_1_n_0\
    );
\temp_food_y[5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_x_reg[5][6]_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[5][5]_i_1_n_0\
    );
\temp_food_y[5][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^temp_food_y_reg[5][5]_0\,
      I1 => \temp_food_x_reg[5][6]_0\,
      I2 => resetn,
      O => \temp_food_y[5][6]_i_1_n_0\
    );
\temp_food_y[5][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[5]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \^temp_food_x_reg[5]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \^temp_food_x_reg[5]__0\(3),
      O => \temp_food_y[5][6]_i_10_n_0\
    );
\temp_food_y[5][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_11_0\,
      I1 => \temp_food_y_reg[5]__0\(6),
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[5]__0\(0),
      I4 => \temp_food_y[5][6]_i_15_n_0\,
      I5 => \temp_food_y[5][6]_i_16_n_0\,
      O => \snake_2_y_reg[0][6]_rep\
    );
\temp_food_y[5][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[5]__0\(1),
      I1 => \temp_food_y[30][6]_i_3_0\(0),
      I2 => \temp_food_y[30][6]_i_3_0\(4),
      I3 => \^temp_food_x_reg[5]__0\(7),
      I4 => \temp_food_y[29][6]_i_11_0\,
      I5 => \^temp_food_x_reg[5]__0\(6),
      O => \temp_food_x_reg[5][1]_0\
    );
\temp_food_y[5][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[5]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[5]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[5][6]_i_15_n_0\
    );
\temp_food_y[5][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[5]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[5]__0\(4),
      I3 => \temp_food_y[30][6]_i_3_1\(2),
      O => \temp_food_y[5][6]_i_16_n_0\
    );
\temp_food_y[5][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \^temp_food_y_reg[5][5]_0\,
      I3 => resetn,
      I4 => \temp_food_x_reg[5][6]_0\,
      O => \temp_food_y[5][6]_i_2_n_0\
    );
\temp_food_y[5][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[5][6]_i_5_n_0\,
      I1 => \temp_food_y[5][6]_i_6_n_0\,
      I2 => \temp_food_y[5][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[5][6]_1\,
      I4 => \temp_food_y[5][6]_i_9_n_0\,
      I5 => \temp_food_y[5][6]_i_10_n_0\,
      O => \^temp_food_y_reg[5][5]_0\
    );
\temp_food_y[5][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[5]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[5]__0\(3),
      I3 => food_valid_1_i_79_0(3),
      O => \temp_food_y[5][6]_i_5_n_0\
    );
\temp_food_y[5][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[5]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[5]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[5][6]_i_6_n_0\
    );
\temp_food_y[5][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^temp_food_y_reg[5][2]_0\(0),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[5]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[5]__0\(6),
      O => \temp_food_y[5][6]_i_7_n_0\
    );
\temp_food_y[5][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[5]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \^temp_food_x_reg[5]__0\(4),
      I3 => \temp_food_y[8][6]_i_3_0\,
      O => \temp_food_y[5][6]_i_9_n_0\
    );
\temp_food_y[6][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_x_reg[6][3]_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[6][0]_i_1_n_0\
    );
\temp_food_y[6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_x_reg[6][3]_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[6][1]_i_1_n_0\
    );
\temp_food_y[6][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => \temp_food_x_reg[6][3]_0\,
      I3 => new_food_y2(2),
      O => \temp_food_y[6][2]_i_1_n_0\
    );
\temp_food_y[6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_x_reg[6][3]_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[6][3]_i_1_n_0\
    );
\temp_food_y[6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_x_reg[6][3]_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[6][4]_i_1_n_0\
    );
\temp_food_y[6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_x_reg[6][3]_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[6][5]_i_1_n_0\
    );
\temp_food_y[6][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_3_n_0\,
      I1 => \temp_food_x_reg[6][3]_0\,
      I2 => resetn,
      O => \temp_food_y[6][6]_i_1_n_0\
    );
\temp_food_y[6][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[6]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[6]__0\(2),
      I4 => \temp_food_y[30][6]_i_11_0\(3),
      I5 => \temp_food_x_reg[6]__0\(3),
      O => \temp_food_y[6][6]_i_10_n_0\
    );
\temp_food_y[6][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \snake_2_size[5]_i_607\,
      I1 => \temp_food_y_reg[6]__0\(0),
      I2 => \temp_food_y[10][6]_i_11_0\,
      I3 => \temp_food_y_reg[6]__0\(6),
      I4 => \temp_food_y[6][6]_i_15_n_0\,
      I5 => \temp_food_y[6][6]_i_16_n_0\,
      O => \snake_2_y_reg[0][0]_rep\
    );
\temp_food_y[6][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[6]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(1),
      I3 => \temp_food_x_reg[6]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[6]__0\(3),
      O => \temp_food_x_reg[6][5]_0\
    );
\temp_food_y[6][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[6]__0\(4),
      I1 => \temp_food_y[30][6]_i_3_1\(2),
      I2 => \temp_food_y_reg[6]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[6][6]_i_15_n_0\
    );
\temp_food_y[6][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[6]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[6]__0\(5),
      I3 => \temp_food_y[6][6]_i_12_1\,
      O => \temp_food_y[6][6]_i_16_n_0\
    );
\temp_food_y[6][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[6][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_x_reg[6][3]_0\,
      O => \temp_food_y[6][6]_i_2_n_0\
    );
\temp_food_y[6][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_5_n_0\,
      I1 => \temp_food_y[6][6]_i_6_n_0\,
      I2 => \temp_food_y[6][6]_i_7_n_0\,
      I3 => \temp_food_x_reg[6][4]_0\,
      I4 => \temp_food_y[6][6]_i_9_n_0\,
      I5 => \temp_food_y[6][6]_i_10_n_0\,
      O => \temp_food_y[6][6]_i_3_n_0\
    );
\temp_food_y[6][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[6]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[6]__0\(5),
      I3 => \temp_food_y[23][6]_i_3_0\,
      O => \temp_food_y[6][6]_i_5_n_0\
    );
\temp_food_y[6][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[6]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[6]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[6][6]_i_6_n_0\
    );
\temp_food_y[6][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^temp_food_y_reg[6][2]_0\(0),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[6]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[6]__0\(6),
      O => \temp_food_y[6][6]_i_7_n_0\
    );
\temp_food_y[6][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[6][7]_0\(2),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \^temp_food_x_reg[6][7]_0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(0),
      O => \temp_food_y[6][6]_i_9_n_0\
    );
\temp_food_y[7][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_y1(0),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => \temp_food_y[7][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[7][0]_i_1_n_0\
    );
\temp_food_y[7][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => new_food_y1(1),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => \temp_food_y[7][6]_i_4_n_0\,
      I3 => new_food_y2(1),
      O => \temp_food_y[7][1]_i_1_n_0\
    );
\temp_food_y[7][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(2),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => resetn,
      I3 => \temp_food_y[7][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[7][2]_i_1_n_0\
    );
\temp_food_y[7][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(3),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => resetn,
      I3 => \temp_food_y[7][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[7][3]_i_1_n_0\
    );
\temp_food_y[7][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FEF"
    )
        port map (
      I0 => new_food_y1(4),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => resetn,
      I3 => \temp_food_y[7][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[7][4]_i_1_n_0\
    );
\temp_food_y[7][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFFCFF"
    )
        port map (
      I0 => new_food_y2(5),
      I1 => new_food_y1(5),
      I2 => \^temp_food_y_reg[7][3]_0\,
      I3 => resetn,
      I4 => \temp_food_y[7][6]_i_4_n_0\,
      O => \temp_food_y[7][5]_i_1_n_0\
    );
\temp_food_y[7][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^temp_food_y_reg[7][3]_0\,
      I1 => \temp_food_y[7][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[7][6]_i_1_n_0\
    );
\temp_food_y[7][6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[7]__0\(7),
      I1 => \temp_food_y[30][6]_i_11_0\(6),
      I2 => \temp_food_x_reg[7]__0\(6),
      I3 => \temp_food_y[30][6]_i_11_1\,
      O => \temp_food_y[7][6]_i_10_n_0\
    );
\temp_food_y[7][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[7]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[7]__0\(4),
      I3 => \temp_food_y[30][6]_i_3_1\(2),
      O => \temp_food_y[7][6]_i_11_n_0\
    );
\temp_food_y[7][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[7]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[7]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[7][6]_i_12_n_0\
    );
\temp_food_y[7][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[7]__0\(2),
      I1 => \temp_food_x_reg[29][2]_0\,
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[7]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[7]__0\(6),
      O => \temp_food_y[7][6]_i_13_n_0\
    );
\temp_food_y[7][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[7]__0\(1),
      I1 => \temp_food_y[7][6]_i_4_1\,
      I2 => \temp_food_y[30][6]_i_3_0\(4),
      I3 => \temp_food_x_reg[7]__0\(7),
      I4 => \temp_food_y[29][6]_i_11_0\,
      I5 => \temp_food_x_reg[7]__0\(6),
      O => \temp_food_y[7][6]_i_14_n_0\
    );
\temp_food_y[7][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[7]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[7]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[7][6]_i_15_n_0\
    );
\temp_food_y[7][6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[7]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[7]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[7]__0\(3),
      O => \temp_food_y[7][6]_i_16_n_0\
    );
\temp_food_y[7][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA003000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => \^temp_food_y_reg[7][3]_0\,
      I2 => new_food_y1(6),
      I3 => resetn,
      I4 => \temp_food_y[7][6]_i_4_n_0\,
      O => \temp_food_y[7][6]_i_2_n_0\
    );
\temp_food_y[7][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \temp_food_y[7][6]_i_5_n_0\,
      I1 => \temp_food_y[7][6]_i_6_n_0\,
      I2 => \temp_food_y[7][6]_i_7_n_0\,
      I3 => \temp_food_y[7][6]_i_8_n_0\,
      I4 => \temp_food_y[7][6]_i_9_n_0\,
      I5 => \temp_food_y[7][6]_i_10_n_0\,
      O => \^temp_food_y_reg[7][3]_0\
    );
\temp_food_y[7][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[7][6]_i_11_n_0\,
      I1 => \temp_food_y[7][6]_i_12_n_0\,
      I2 => \temp_food_y[7][6]_i_13_n_0\,
      I3 => \temp_food_y[7][6]_i_14_n_0\,
      I4 => \temp_food_y[7][6]_i_15_n_0\,
      I5 => \temp_food_y[7][6]_i_16_n_0\,
      O => \temp_food_y[7][6]_i_4_n_0\
    );
\temp_food_y[7][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[7]__0\(3),
      I1 => food_valid_1_i_79_0(3),
      I2 => \temp_food_y_reg[7]__0\(5),
      I3 => \temp_food_y[23][6]_i_3_0\,
      O => \temp_food_y[7][6]_i_5_n_0\
    );
\temp_food_y[7][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[7]__0\(4),
      I1 => \temp_food_y[25][6]_i_3_0\,
      I2 => \temp_food_y_reg[7]__0\(1),
      I3 => food_valid_1_i_79_0(1),
      O => \temp_food_y[7][6]_i_6_n_0\
    );
\temp_food_y[7][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[7]__0\(2),
      I1 => food_valid_1_i_79_0(2),
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[7]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \temp_food_y_reg[7]__0\(6),
      O => \temp_food_y[7][6]_i_7_n_0\
    );
\temp_food_y[7][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[7]__0\(3),
      I1 => \temp_food_y[30][6]_i_11_0\(3),
      I2 => \temp_food_y[8][6]_i_3_0\,
      I3 => \temp_food_x_reg[7]__0\(4),
      I4 => \temp_food_y[30][6]_i_11_0\(5),
      I5 => \temp_food_x_reg[7]__0\(5),
      O => \temp_food_y[7][6]_i_8_n_0\
    );
\temp_food_y[7][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[7]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \temp_food_y[14][6]_i_3_0\,
      I3 => \temp_food_x_reg[7]__0\(2),
      I4 => \temp_food_y[9][6]_i_3_0\,
      I5 => \temp_food_x_reg[7]__0\(1),
      O => \temp_food_y[7][6]_i_9_n_0\
    );
\temp_food_y[8][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_y[8][6]_i_4_n_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[8][0]_i_1_n_0\
    );
\temp_food_y[8][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => resetn,
      I3 => \temp_food_y[8][6]_i_4_n_0\,
      I4 => new_food_y2(1),
      O => \temp_food_y[8][1]_i_1_n_0\
    );
\temp_food_y[8][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_y[8][6]_i_4_n_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[8][2]_i_1_n_0\
    );
\temp_food_y[8][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_y[8][6]_i_4_n_0\,
      I4 => new_food_y2(3),
      O => \temp_food_y[8][3]_i_1_n_0\
    );
\temp_food_y[8][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_y[8][6]_i_4_n_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[8][4]_i_1_n_0\
    );
\temp_food_y[8][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => \temp_food_y[8][6]_i_4_n_0\,
      I3 => new_food_y2(5),
      O => \temp_food_y[8][5]_i_1_n_0\
    );
\temp_food_y[8][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_3_n_0\,
      I1 => \temp_food_y[8][6]_i_4_n_0\,
      I2 => resetn,
      O => \temp_food_y[8][6]_i_1_n_0\
    );
\temp_food_y[8][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[8]__0\(4),
      I1 => \temp_food_x_reg[10][0]_0\,
      I2 => \temp_food_x_reg[8]__0\(0),
      I3 => \temp_food_y[0][5]_i_4_0\,
      O => \temp_food_y[8][6]_i_11_n_0\
    );
\temp_food_y[8][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[8]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[7][6]_i_4_0\,
      I3 => \temp_food_x_reg[8]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \temp_food_x_reg[8]__0\(3),
      O => \temp_food_y[8][6]_i_12_n_0\
    );
\temp_food_y[8][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[8]__0\(5),
      I1 => \temp_food_y[30][6]_i_11_0\(5),
      I2 => \temp_food_y[30][6]_i_11_0\(3),
      I3 => \temp_food_x_reg[8]__0\(3),
      I4 => \temp_food_y[30][6]_i_11_0\(2),
      I5 => \temp_food_x_reg[8]__0\(2),
      O => \temp_food_y[8][6]_i_13_n_0\
    );
\temp_food_y[8][6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[8]__0\(0),
      I1 => \temp_food_y[30][6]_i_11_0\(0),
      I2 => \^temp_food_x_reg[8][7]_0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(1),
      O => \temp_food_y[8][6]_i_14_n_0\
    );
\temp_food_y[8][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[8][7]_0\(1),
      I1 => \temp_food_y[30][6]_i_11_1\,
      I2 => \^temp_food_x_reg[8][7]_0\(2),
      I3 => \temp_food_y[30][6]_i_11_0\(6),
      O => \temp_food_y[8][6]_i_15_n_0\
    );
\temp_food_y[8][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[8]__0\(3),
      I1 => \temp_food_y[25][6]_i_3_1\,
      I2 => \temp_food_y_reg[8]__0\(1),
      I3 => \temp_food_y[18][6]_i_6_0\,
      O => \temp_food_y[8][6]_i_16_n_0\
    );
\temp_food_y[8][6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[8]__0\(5),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \temp_food_y_reg[8]__0\(4),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[8][6]_i_17_n_0\
    );
\temp_food_y[8][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[8][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_y[8][6]_i_4_n_0\,
      O => \temp_food_y[8][6]_i_2_n_0\
    );
\temp_food_y[8][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_5_n_0\,
      I1 => \temp_food_y[8][6]_i_6_n_0\,
      I2 => \temp_food_x_reg[8][2]_1\,
      I3 => \temp_food_y_reg[8]__0\(2),
      O => \temp_food_y[8][6]_i_3_n_0\
    );
\temp_food_y[8][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_7_n_0\,
      I1 => \temp_food_y[8][6]_i_8_n_0\,
      I2 => \temp_food_y[8][6]_i_9_n_0\,
      I3 => \temp_food_x_reg[8][2]_0\,
      I4 => \temp_food_y[8][6]_i_11_n_0\,
      I5 => \temp_food_y[8][6]_i_12_n_0\,
      O => \temp_food_y[8][6]_i_4_n_0\
    );
\temp_food_y[8][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000041"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_13_n_0\,
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \temp_food_x_reg[8]__0\(4),
      I3 => \temp_food_y[8][6]_i_14_n_0\,
      I4 => \temp_food_y[8][6]_i_15_n_0\,
      O => \temp_food_y[8][6]_i_5_n_0\
    );
\temp_food_y[8][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y[1][4]_i_3_0\,
      I1 => \temp_food_y_reg[8]__0\(0),
      I2 => \temp_food_x_reg[12][0]_0\,
      I3 => \temp_food_y_reg[8]__0\(6),
      I4 => \temp_food_y[8][6]_i_16_n_0\,
      I5 => \temp_food_y[8][6]_i_17_n_0\,
      O => \temp_food_y[8][6]_i_6_n_0\
    );
\temp_food_y[8][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[8]__0\(5),
      I1 => \temp_food_y[6][6]_i_12_1\,
      I2 => \temp_food_y_reg[8]__0\(4),
      I3 => \temp_food_y[30][6]_i_3_1\(2),
      O => \temp_food_y[8][6]_i_7_n_0\
    );
\temp_food_y[8][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[8]__0\(3),
      I1 => \temp_food_y[6][6]_i_12_0\,
      I2 => \temp_food_y_reg[8]__0\(1),
      I3 => \temp_food_y[14][6]_i_12_0\,
      O => \temp_food_y[8][6]_i_8_n_0\
    );
\temp_food_y[8][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[8]__0\(2),
      I1 => \temp_food_y[30][6]_i_3_1\(1),
      I2 => \snake_2_size[5]_i_607\,
      I3 => \temp_food_y_reg[8]__0\(0),
      I4 => \temp_food_y[10][6]_i_11_0\,
      I5 => \temp_food_y_reg[8]__0\(6),
      O => \temp_food_y[8][6]_i_9_n_0\
    );
\temp_food_y[9][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_x_reg[9][3]_0\,
      I3 => new_food_y2(0),
      O => \temp_food_y[9][0]_i_1_n_0\
    );
\temp_food_y[9][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_y1(1),
      I2 => \temp_food_x_reg[9][3]_0\,
      I3 => new_food_y2(1),
      O => \temp_food_y[9][1]_i_1_n_0\
    );
\temp_food_y[9][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_x_reg[9][3]_0\,
      I4 => new_food_y2(2),
      O => \temp_food_y[9][2]_i_1_n_0\
    );
\temp_food_y[9][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_y1(3),
      I2 => \temp_food_x_reg[9][3]_0\,
      I3 => new_food_y2(3),
      O => \temp_food_y[9][3]_i_1_n_0\
    );
\temp_food_y[9][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_x_reg[9][3]_0\,
      I4 => new_food_y2(4),
      O => \temp_food_y[9][4]_i_1_n_0\
    );
\temp_food_y[9][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_x_reg[9][3]_0\,
      I4 => new_food_y2(5),
      O => \temp_food_y[9][5]_i_1_n_0\
    );
\temp_food_y[9][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_3_n_0\,
      I1 => \temp_food_x_reg[9][3]_0\,
      I2 => resetn,
      O => \temp_food_y[9][6]_i_1_n_0\
    );
\temp_food_y[9][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[9]__0\(0),
      I1 => \snake_2_size[5]_i_607\,
      I2 => \temp_food_y[14][6]_i_12_0\,
      I3 => \temp_food_y_reg[9]__0\(1),
      I4 => \temp_food_x_reg[29][2]_0\,
      I5 => \temp_food_y_reg[9]__0\(2),
      O => \temp_food_y_reg[9][0]_0\
    );
\temp_food_y[9][6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^temp_food_x_reg[9]__0\(5),
      I1 => \temp_food_y[30][6]_i_3_0\(3),
      I2 => \temp_food_y[30][6]_i_3_0\(1),
      I3 => \^temp_food_x_reg[9]__0\(2),
      I4 => \temp_food_y[30][6]_i_3_0\(2),
      I5 => \^temp_food_x_reg[9]__0\(3),
      O => \temp_food_x_reg[9][5]_0\
    );
\temp_food_y[9][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \temp_food_y[9][6]_i_3_n_0\,
      I3 => resetn,
      I4 => \temp_food_x_reg[9][3]_0\,
      O => \temp_food_y[9][6]_i_2_n_0\
    );
\temp_food_y[9][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_5_n_0\,
      I1 => \temp_food_y[9][6]_i_6_n_0\,
      I2 => \temp_food_y[9][6]_i_7_n_0\,
      I3 => \temp_food_y[9][6]_i_8_n_0\,
      I4 => \temp_food_y[9][6]_i_9_n_0\,
      I5 => \temp_food_x_reg[9][4]_0\,
      O => \temp_food_y[9][6]_i_3_n_0\
    );
\temp_food_y[9][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_y_reg[9][6]_0\(2),
      I1 => \temp_food_y[23][6]_i_3_0\,
      I2 => \^temp_food_y_reg[9][6]_0\(0),
      I3 => food_valid_1_i_79_0(3),
      O => \temp_food_y[9][6]_i_5_n_0\
    );
\temp_food_y[9][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[9]__0\(1),
      I1 => food_valid_1_i_79_0(1),
      I2 => \^temp_food_y_reg[9][6]_0\(1),
      I3 => \temp_food_y[25][6]_i_3_0\,
      O => \temp_food_y[9][6]_i_6_n_0\
    );
\temp_food_y[9][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[9]__0\(2),
      I1 => \temp_food_x_reg[8][2]_1\,
      I2 => \temp_food_y[1][4]_i_3_0\,
      I3 => \temp_food_y_reg[9]__0\(0),
      I4 => \temp_food_x_reg[12][0]_0\,
      I5 => \^temp_food_y_reg[9][6]_0\(3),
      O => \temp_food_y[9][6]_i_7_n_0\
    );
\temp_food_y[9][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[9]__0\(1),
      I1 => \temp_food_y[9][6]_i_3_0\,
      I2 => \temp_food_y[30][6]_i_11_1\,
      I3 => \^temp_food_x_reg[9]__0\(6),
      I4 => \temp_food_y[30][6]_i_11_0\(6),
      I5 => \^temp_food_x_reg[9]__0\(7),
      O => \temp_food_y[9][6]_i_8_n_0\
    );
\temp_food_y[9][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^temp_food_x_reg[9]__0\(4),
      I1 => \temp_food_y[8][6]_i_3_0\,
      I2 => \^temp_food_x_reg[9]__0\(0),
      I3 => \temp_food_y[30][6]_i_11_0\(0),
      O => \temp_food_y[9][6]_i_9_n_0\
    );
\temp_food_y_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_y[0][0]_i_1_n_0\,
      Q => \^temp_food_y_reg[0][6]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_y[0][1]_i_1_n_0\,
      Q => \^temp_food_y_reg[0][6]_0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_y[0][2]_i_1_n_0\,
      Q => \^temp_food_y_reg[0][6]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_y[0][3]_i_1_n_0\,
      Q => \temp_food_y_reg[0]__0\(3),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_y[0][4]_i_1_n_0\,
      Q => \temp_food_y_reg[0]__0\(4),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[0][5]_i_1_n_0\,
      D => \temp_food_y[0][5]_i_2_n_0\,
      Q => \temp_food_y_reg[0]__0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \temp_food_y[0][6]_i_1_n_0\,
      Q => \^temp_food_y_reg[0][6]_0\(3),
      R => '0'
    );
\temp_food_y_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_y[10][0]_i_1_n_0\,
      Q => \temp_food_y_reg[10]__0\(0),
      R => '0'
    );
\temp_food_y_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_y[10][1]_i_1_n_0\,
      Q => \temp_food_y_reg[10]__0\(1),
      R => '0'
    );
\temp_food_y_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_y[10][2]_i_1_n_0\,
      Q => \temp_food_y_reg[10]__0\(2),
      R => '0'
    );
\temp_food_y_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_y[10][3]_i_1_n_0\,
      Q => \temp_food_y_reg[10]__0\(3),
      R => '0'
    );
\temp_food_y_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_y[10][4]_i_1_n_0\,
      Q => \temp_food_y_reg[10]__0\(4),
      R => '0'
    );
\temp_food_y_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_y[10][5]_i_1_n_0\,
      Q => \temp_food_y_reg[10]__0\(5),
      R => '0'
    );
\temp_food_y_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[10][6]_i_1_n_0\,
      D => \temp_food_y[10][6]_i_2_n_0\,
      Q => \temp_food_y_reg[10]__0\(6),
      R => '0'
    );
\temp_food_y_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_y[11][0]_i_1_n_0\,
      Q => \temp_food_y_reg[11]__0\(0),
      R => '0'
    );
\temp_food_y_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_y[11][1]_i_1_n_0\,
      Q => \temp_food_y_reg[11]__0\(1),
      R => '0'
    );
\temp_food_y_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_y[11][2]_i_1_n_0\,
      Q => \temp_food_y_reg[11]__0\(2),
      R => '0'
    );
\temp_food_y_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_y[11][3]_i_1_n_0\,
      Q => \temp_food_y_reg[11]__0\(3),
      R => '0'
    );
\temp_food_y_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_y[11][4]_i_1_n_0\,
      Q => \temp_food_y_reg[11]__0\(4),
      R => '0'
    );
\temp_food_y_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_y[11][5]_i_1_n_0\,
      Q => \temp_food_y_reg[11]__0\(5),
      R => '0'
    );
\temp_food_y_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[11][6]_i_1_n_0\,
      D => \temp_food_y[11][6]_i_2_n_0\,
      Q => \temp_food_y_reg[11]__0\(6),
      R => '0'
    );
\temp_food_y_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_y[12][0]_i_1_n_0\,
      Q => \temp_food_y_reg[12]__0\(0),
      R => '0'
    );
\temp_food_y_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_y[12][1]_i_1_n_0\,
      Q => \temp_food_y_reg[12]__0\(1),
      R => '0'
    );
\temp_food_y_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_y[12][2]_i_1_n_0\,
      Q => \temp_food_y_reg[12]__0\(2),
      R => '0'
    );
\temp_food_y_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_y[12][3]_i_1_n_0\,
      Q => \^temp_food_y_reg[12][5]_0\(0),
      R => '0'
    );
\temp_food_y_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_y[12][4]_i_1_n_0\,
      Q => \^temp_food_y_reg[12][5]_0\(1),
      R => '0'
    );
\temp_food_y_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_y[12][5]_i_1_n_0\,
      Q => \^temp_food_y_reg[12][5]_0\(2),
      R => '0'
    );
\temp_food_y_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[12][6]_i_1_n_0\,
      D => \temp_food_y[12][6]_i_2_n_0\,
      Q => \temp_food_y_reg[12]__0\(6),
      R => '0'
    );
\temp_food_y_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_y[13][0]_i_1_n_0\,
      Q => \temp_food_y_reg[13]__0\(0),
      R => '0'
    );
\temp_food_y_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_y[13][1]_i_1_n_0\,
      Q => \temp_food_y_reg[13]__0\(1),
      R => '0'
    );
\temp_food_y_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_y[13][2]_i_1_n_0\,
      Q => \temp_food_y_reg[13]__0\(2),
      R => '0'
    );
\temp_food_y_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_y[13][3]_i_1_n_0\,
      Q => \temp_food_y_reg[13]__0\(3),
      R => '0'
    );
\temp_food_y_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_y[13][4]_i_1_n_0\,
      Q => \temp_food_y_reg[13]__0\(4),
      R => '0'
    );
\temp_food_y_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_y[13][5]_i_1_n_0\,
      Q => \temp_food_y_reg[13]__0\(5),
      R => '0'
    );
\temp_food_y_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[13][6]_i_1_n_0\,
      D => \temp_food_y[13][6]_i_2_n_0\,
      Q => \temp_food_y_reg[13]__0\(6),
      R => '0'
    );
\temp_food_y_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_y[14][0]_i_1_n_0\,
      Q => \temp_food_y_reg[14]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_y[14][1]_i_1_n_0\,
      Q => \temp_food_y_reg[14]__0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_y[14][2]_i_1_n_0\,
      Q => \temp_food_y_reg[14]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_y[14][3]_i_1_n_0\,
      Q => \temp_food_y_reg[14]__0\(3),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_y[14][4]_i_1_n_0\,
      Q => \temp_food_y_reg[14]__0\(4),
      R => '0'
    );
\temp_food_y_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_y[14][5]_i_1_n_0\,
      Q => \temp_food_y_reg[14]__0\(5),
      R => '0'
    );
\temp_food_y_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[14][6]_i_1_n_0\,
      D => \temp_food_y[14][6]_i_2_n_0\,
      Q => \temp_food_y_reg[14]__0\(6),
      R => '0'
    );
\temp_food_y_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_y[15][0]_i_1_n_0\,
      Q => \temp_food_y_reg[15]__0\(0),
      R => '0'
    );
\temp_food_y_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_y[15][1]_i_1_n_0\,
      Q => \temp_food_y_reg[15]__0\(1),
      R => '0'
    );
\temp_food_y_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_y[15][2]_i_1_n_0\,
      Q => \temp_food_y_reg[15]__0\(2),
      R => '0'
    );
\temp_food_y_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_y[15][3]_i_1_n_0\,
      Q => \temp_food_y_reg[15]__0\(3),
      R => '0'
    );
\temp_food_y_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_y[15][4]_i_1_n_0\,
      Q => \temp_food_y_reg[15]__0\(4),
      R => '0'
    );
\temp_food_y_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_y[15][5]_i_1_n_0\,
      Q => \temp_food_y_reg[15]__0\(5),
      R => '0'
    );
\temp_food_y_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[15][6]_i_1_n_0\,
      D => \temp_food_y[15][6]_i_2_n_0\,
      Q => \temp_food_y_reg[15]__0\(6),
      R => '0'
    );
\temp_food_y_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_y[16][0]_i_1_n_0\,
      Q => \temp_food_y_reg[16]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_y[16][1]_i_1_n_0\,
      Q => \temp_food_y_reg[16]__0\(1),
      R => '0'
    );
\temp_food_y_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_y[16][2]_i_1_n_0\,
      Q => \temp_food_y_reg[16]__0\(2),
      R => '0'
    );
\temp_food_y_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_y[16][3]_i_1_n_0\,
      Q => \temp_food_y_reg[16]__0\(3),
      R => '0'
    );
\temp_food_y_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_y[16][4]_i_1_n_0\,
      Q => \temp_food_y_reg[16]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_y[16][5]_i_1_n_0\,
      Q => \temp_food_y_reg[16]__0\(5),
      R => '0'
    );
\temp_food_y_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[16][6]_i_1_n_0\,
      D => \temp_food_y[16][6]_i_2_n_0\,
      Q => \temp_food_y_reg[16]__0\(6),
      R => '0'
    );
\temp_food_y_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_y[17][0]_i_1_n_0\,
      Q => \temp_food_y_reg[17]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_y[17][1]_i_1_n_0\,
      Q => \temp_food_y_reg[17]__0\(1),
      R => '0'
    );
\temp_food_y_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_y[17][2]_i_1_n_0\,
      Q => \temp_food_y_reg[17]__0\(2),
      R => '0'
    );
\temp_food_y_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_y[17][3]_i_1_n_0\,
      Q => \temp_food_y_reg[17]__0\(3),
      R => '0'
    );
\temp_food_y_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_y[17][4]_i_1_n_0\,
      Q => \temp_food_y_reg[17]__0\(4),
      R => '0'
    );
\temp_food_y_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_y[17][5]_i_1_n_0\,
      Q => \temp_food_y_reg[17]__0\(5),
      R => '0'
    );
\temp_food_y_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[17][6]_i_1_n_0\,
      D => \temp_food_y[17][6]_i_2_n_0\,
      Q => \temp_food_y_reg[17]__0\(6),
      R => '0'
    );
\temp_food_y_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_y[18][0]_i_1_n_0\,
      Q => \temp_food_y_reg[18]__0\(0),
      R => '0'
    );
\temp_food_y_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_y[18][1]_i_1_n_0\,
      Q => \temp_food_y_reg[18]__0\(1),
      R => '0'
    );
\temp_food_y_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_y[18][2]_i_1_n_0\,
      Q => \temp_food_y_reg[18]__0\(2),
      R => '0'
    );
\temp_food_y_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_y[18][3]_i_1_n_0\,
      Q => \temp_food_y_reg[18]__0\(3),
      R => '0'
    );
\temp_food_y_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_y[18][4]_i_1_n_0\,
      Q => \temp_food_y_reg[18]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_y[18][5]_i_1_n_0\,
      Q => \temp_food_y_reg[18]__0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[18][6]_i_1_n_0\,
      D => \temp_food_y[18][6]_i_2_n_0\,
      Q => \temp_food_y_reg[18]__0\(6),
      R => '0'
    );
\temp_food_y_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_y[19][0]_i_1_n_0\,
      Q => \temp_food_y_reg[19]__0\(0),
      R => '0'
    );
\temp_food_y_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_y[19][1]_i_1_n_0\,
      Q => \temp_food_y_reg[19]__0\(1),
      R => '0'
    );
\temp_food_y_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_y[19][2]_i_1_n_0\,
      Q => \temp_food_y_reg[19]__0\(2),
      R => '0'
    );
\temp_food_y_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_y[19][3]_i_1_n_0\,
      Q => \temp_food_y_reg[19]__0\(3),
      R => '0'
    );
\temp_food_y_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_y[19][4]_i_1_n_0\,
      Q => \temp_food_y_reg[19]__0\(4),
      R => '0'
    );
\temp_food_y_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_y[19][5]_i_1_n_0\,
      Q => \temp_food_y_reg[19]__0\(5),
      R => '0'
    );
\temp_food_y_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[19][6]_i_1_n_0\,
      D => \temp_food_y[19][6]_i_2_n_0\,
      Q => \temp_food_y_reg[19]__0\(6),
      R => '0'
    );
\temp_food_y_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_y[1][0]_i_1_n_0\,
      Q => \^temp_food_y_reg[1][6]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[1][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_y[1][1]_i_1_n_0\,
      Q => \^temp_food_y_reg[1][6]_0\(1),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_y[1][2]_i_1_n_0\,
      Q => \^temp_food_y_reg[1][6]_0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[1][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_y[1][3]_i_1_n_0\,
      Q => \temp_food_y_reg[1]__0\(3),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_y[1][4]_i_2_n_0\,
      Q => \temp_food_y_reg[1]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[1][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y[1][4]_i_1_n_0\,
      D => \temp_food_y[1][5]_i_1_n_0\,
      Q => \temp_food_y_reg[1]__0\(5),
      S => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \temp_food_y[1][6]_i_1_n_0\,
      Q => \^temp_food_y_reg[1][6]_0\(3),
      R => '0'
    );
\temp_food_y_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_y[20][0]_i_1_n_0\,
      Q => \temp_food_y_reg[20]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_y[20][1]_i_1_n_0\,
      Q => \temp_food_y_reg[20]__0\(1),
      R => '0'
    );
\temp_food_y_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_y[20][2]_i_1_n_0\,
      Q => \temp_food_y_reg[20]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_y[20][3]_i_1_n_0\,
      Q => \temp_food_y_reg[20]__0\(3),
      R => '0'
    );
\temp_food_y_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_y[20][4]_i_1_n_0\,
      Q => \temp_food_y_reg[20]__0\(4),
      R => '0'
    );
\temp_food_y_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_y[20][5]_i_1_n_0\,
      Q => \temp_food_y_reg[20]__0\(5),
      R => '0'
    );
\temp_food_y_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => \temp_food_y[20][6]_i_2_n_0\,
      Q => \temp_food_y_reg[20]__0\(6),
      R => '0'
    );
\temp_food_y_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_y[21][0]_i_1_n_0\,
      Q => \temp_food_y_reg[21]__0\(0),
      R => '0'
    );
\temp_food_y_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_y[21][1]_i_1_n_0\,
      Q => \temp_food_y_reg[21]__0\(1),
      R => '0'
    );
\temp_food_y_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_y[21][2]_i_1_n_0\,
      Q => \temp_food_y_reg[21]__0\(2),
      R => '0'
    );
\temp_food_y_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_y[21][3]_i_1_n_0\,
      Q => \temp_food_y_reg[21]__0\(3),
      R => '0'
    );
\temp_food_y_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_y[21][4]_i_1_n_0\,
      Q => \temp_food_y_reg[21]__0\(4),
      R => '0'
    );
\temp_food_y_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_y[21][5]_i_1_n_0\,
      Q => \temp_food_y_reg[21]__0\(5),
      R => '0'
    );
\temp_food_y_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[21][6]_i_1_n_0\,
      D => \temp_food_y[21][6]_i_2_n_0\,
      Q => \temp_food_y_reg[21]__0\(6),
      R => '0'
    );
\temp_food_y_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => \temp_food_y_reg[22][0]_0\,
      Q => \temp_food_y_reg[22]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => \temp_food_y_reg[22][1]_0\,
      Q => \temp_food_y_reg[22]__0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => D(0),
      Q => \^temp_food_y_reg[22][2]_0\(0),
      R => '0'
    );
\temp_food_y_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => D(1),
      Q => \temp_food_y_reg[22]__0\(3),
      R => '0'
    );
\temp_food_y_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => D(2),
      Q => \temp_food_y_reg[22]__0\(4),
      R => '0'
    );
\temp_food_y_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => D(3),
      Q => \temp_food_y_reg[22]__0\(5),
      R => '0'
    );
\temp_food_y_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[22][2]_1\,
      D => D(4),
      Q => \temp_food_y_reg[22]__0\(6),
      R => '0'
    );
\temp_food_y_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_y[23][0]_i_1_n_0\,
      Q => \temp_food_y_reg[23]__0\(0),
      R => '0'
    );
\temp_food_y_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_y[23][1]_i_1_n_0\,
      Q => \temp_food_y_reg[23]__0\(1),
      R => '0'
    );
\temp_food_y_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_y[23][2]_i_1_n_0\,
      Q => \temp_food_y_reg[23]__0\(2),
      R => '0'
    );
\temp_food_y_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_y[23][3]_i_1_n_0\,
      Q => \temp_food_y_reg[23]__0\(3),
      R => '0'
    );
\temp_food_y_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_y[23][4]_i_1_n_0\,
      Q => \temp_food_y_reg[23]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_y[23][5]_i_1_n_0\,
      Q => \temp_food_y_reg[23]__0\(5),
      R => '0'
    );
\temp_food_y_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => \temp_food_y[23][6]_i_2_n_0\,
      Q => \temp_food_y_reg[23]__0\(6),
      R => '0'
    );
\temp_food_y_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_y_reg[24][6]_0\(0),
      Q => \temp_food_y_reg[24]__0\(0),
      R => '0'
    );
\temp_food_y_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_y_reg[24][1]_0\,
      Q => \temp_food_y_reg[24]__0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_y_reg[24][6]_0\(1),
      Q => \^temp_food_y_reg[24][2]_0\(0),
      R => '0'
    );
\temp_food_y_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_y_reg[24][6]_0\(2),
      Q => \temp_food_y_reg[24]__0\(3),
      R => '0'
    );
\temp_food_y_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_y_reg[24][6]_0\(3),
      Q => \temp_food_y_reg[24]__0\(4),
      R => '0'
    );
\temp_food_y_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_y_reg[24][6]_0\(4),
      Q => \temp_food_y_reg[24]__0\(5),
      R => '0'
    );
\temp_food_y_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[24][0]_0\,
      D => \temp_food_y_reg[24][6]_0\(5),
      Q => \temp_food_y_reg[24]__0\(6),
      R => '0'
    );
\temp_food_y_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_y[25][0]_i_1_n_0\,
      Q => \temp_food_y_reg[25]__0\(0),
      R => '0'
    );
\temp_food_y_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_y[25][1]_i_1_n_0\,
      Q => \temp_food_y_reg[25]__0\(1),
      R => '0'
    );
\temp_food_y_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_y[25][2]_i_1_n_0\,
      Q => \temp_food_y_reg[25]__0\(2),
      R => '0'
    );
\temp_food_y_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_y[25][3]_i_1_n_0\,
      Q => \temp_food_y_reg[25]__0\(3),
      R => '0'
    );
\temp_food_y_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_y[25][4]_i_1_n_0\,
      Q => \temp_food_y_reg[25]__0\(4),
      R => '0'
    );
\temp_food_y_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_y[25][5]_i_1_n_0\,
      Q => \temp_food_y_reg[25]__0\(5),
      R => '0'
    );
\temp_food_y_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => \temp_food_y[25][6]_i_2_n_0\,
      Q => \temp_food_y_reg[25]__0\(6),
      R => '0'
    );
\temp_food_y_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_y[26][0]_i_1_n_0\,
      Q => \temp_food_y_reg[26]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_y[26][1]_i_1_n_0\,
      Q => \temp_food_y_reg[26]__0\(1),
      R => '0'
    );
\temp_food_y_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_y[26][2]_i_1_n_0\,
      Q => \temp_food_y_reg[26]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_y[26][3]_i_1_n_0\,
      Q => \temp_food_y_reg[26]__0\(3),
      R => '0'
    );
\temp_food_y_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_y[26][4]_i_1_n_0\,
      Q => \temp_food_y_reg[26]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_y[26][5]_i_1_n_0\,
      Q => \temp_food_y_reg[26]__0\(5),
      R => '0'
    );
\temp_food_y_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => \temp_food_y[26][6]_i_2_n_0\,
      Q => \temp_food_y_reg[26]__0\(6),
      R => '0'
    );
\temp_food_y_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_y[27][0]_i_1_n_0\,
      Q => \temp_food_y_reg[27]__0\(0),
      R => '0'
    );
\temp_food_y_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_y[27][1]_i_1_n_0\,
      Q => \temp_food_y_reg[27]__0\(1),
      R => '0'
    );
\temp_food_y_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_y[27][2]_i_1_n_0\,
      Q => \temp_food_y_reg[27]__0\(2),
      R => '0'
    );
\temp_food_y_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_y[27][3]_i_1_n_0\,
      Q => \temp_food_y_reg[27]__0\(3),
      R => '0'
    );
\temp_food_y_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_y[27][4]_i_1_n_0\,
      Q => \temp_food_y_reg[27]__0\(4),
      R => '0'
    );
\temp_food_y_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_y[27][5]_i_1_n_0\,
      Q => \temp_food_y_reg[27]__0\(5),
      R => '0'
    );
\temp_food_y_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => \temp_food_y[27][6]_i_2_n_0\,
      Q => \temp_food_y_reg[27]__0\(6),
      R => '0'
    );
\temp_food_y_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_y[28][0]_i_1_n_0\,
      Q => \temp_food_y_reg[28]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_y[28][1]_i_1_n_0\,
      Q => \temp_food_y_reg[28]__0\(1),
      R => '0'
    );
\temp_food_y_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_y[28][2]_i_1_n_0\,
      Q => \temp_food_y_reg[28]__0\(2),
      R => '0'
    );
\temp_food_y_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_y[28][3]_i_1_n_0\,
      Q => \temp_food_y_reg[28]__0\(3),
      R => '0'
    );
\temp_food_y_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_y[28][4]_i_1_n_0\,
      Q => \temp_food_y_reg[28]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_y[28][5]_i_1_n_0\,
      Q => \temp_food_y_reg[28]__0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => \temp_food_y[28][6]_i_2_n_0\,
      Q => \temp_food_y_reg[28]__0\(6),
      R => '0'
    );
\temp_food_y_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_y[29][0]_i_1_n_0\,
      Q => \temp_food_y_reg[29]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_y[29][1]_i_1_n_0\,
      Q => \temp_food_y_reg[29]__0\(1),
      R => '0'
    );
\temp_food_y_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_y[29][2]_i_1_n_0\,
      Q => \temp_food_y_reg[29]__0\(2),
      R => '0'
    );
\temp_food_y_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_y[29][3]_i_1_n_0\,
      Q => \temp_food_y_reg[29]__0\(3),
      R => '0'
    );
\temp_food_y_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_y[29][4]_i_1_n_0\,
      Q => \temp_food_y_reg[29]__0\(4),
      R => '0'
    );
\temp_food_y_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_y[29][5]_i_1_n_0\,
      Q => \temp_food_y_reg[29]__0\(5),
      R => '0'
    );
\temp_food_y_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[29][6]_i_1_n_0\,
      D => \temp_food_y[29][6]_i_2_n_0\,
      Q => \temp_food_y_reg[29]__0\(6),
      R => '0'
    );
\temp_food_y_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_y[2][0]_i_1_n_0\,
      Q => \temp_food_y_reg[2]__0\(0),
      R => '0'
    );
\temp_food_y_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_y[2][1]_i_1_n_0\,
      Q => \temp_food_y_reg[2]__0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_y[2][2]_i_1_n_0\,
      Q => \temp_food_y_reg[2]__0\(2),
      R => '0'
    );
\temp_food_y_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_y[2][3]_i_1_n_0\,
      Q => \temp_food_y_reg[2]__0\(3),
      R => '0'
    );
\temp_food_y_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_y[2][4]_i_1_n_0\,
      Q => \temp_food_y_reg[2]__0\(4),
      R => '0'
    );
\temp_food_y_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_y[2][5]_i_1_n_0\,
      Q => \temp_food_y_reg[2]__0\(5),
      R => '0'
    );
\temp_food_y_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[2][6]_i_1_n_0\,
      D => \temp_food_y[2][6]_i_2_n_0\,
      Q => \temp_food_y_reg[2]__0\(6),
      R => '0'
    );
\temp_food_y_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_y[30][0]_i_1_n_0\,
      Q => \^temp_food_y_reg[30][2]_0\(0),
      R => '0'
    );
\temp_food_y_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_y[30][1]_i_1_n_0\,
      Q => \^temp_food_y_reg[30][2]_0\(1),
      R => '0'
    );
\temp_food_y_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_y[30][2]_i_1_n_0\,
      Q => \^temp_food_y_reg[30][2]_0\(2),
      R => '0'
    );
\temp_food_y_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_y[30][3]_i_1_n_0\,
      Q => \temp_food_y_reg[30]__0\(3),
      R => '0'
    );
\temp_food_y_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_y[30][4]_i_1_n_0\,
      Q => \temp_food_y_reg[30]__0\(4),
      R => '0'
    );
\temp_food_y_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_y[30][5]_i_1_n_0\,
      Q => \temp_food_y_reg[30]__0\(5),
      R => '0'
    );
\temp_food_y_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => \temp_food_y[30][6]_i_2_n_0\,
      Q => \temp_food_y_reg[30]__0\(6),
      R => '0'
    );
\temp_food_y_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_y[31][0]_i_1_n_0\,
      Q => \temp_food_y_reg[31]__0\(0),
      R => '0'
    );
\temp_food_y_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_y[31][1]_i_1_n_0\,
      Q => \temp_food_y_reg[31]__0\(1),
      R => '0'
    );
\temp_food_y_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_y[31][2]_i_1_n_0\,
      Q => \temp_food_y_reg[31]__0\(2),
      R => '0'
    );
\temp_food_y_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_y[31][3]_i_1_n_0\,
      Q => \temp_food_y_reg[31]__0\(3),
      R => '0'
    );
\temp_food_y_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_y[31][4]_i_1_n_0\,
      Q => \temp_food_y_reg[31]__0\(4),
      R => '0'
    );
\temp_food_y_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_y[31][5]_i_1_n_0\,
      Q => \temp_food_y_reg[31]__0\(5),
      R => '0'
    );
\temp_food_y_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => temp_food_x,
      D => \temp_food_y[31][6]_i_2_n_0\,
      Q => \temp_food_y_reg[31]__0\(6),
      R => '0'
    );
\temp_food_y_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_y[3][0]_i_1_n_0\,
      Q => \temp_food_y_reg[3]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_y[3][1]_i_1_n_0\,
      Q => \temp_food_y_reg[3]__0\(1),
      R => '0'
    );
\temp_food_y_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_y[3][2]_i_1_n_0\,
      Q => \temp_food_y_reg[3]__0\(2),
      R => '0'
    );
\temp_food_y_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_y[3][3]_i_1_n_0\,
      Q => \temp_food_y_reg[3]__0\(3),
      R => '0'
    );
\temp_food_y_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_y[3][4]_i_1_n_0\,
      Q => \temp_food_y_reg[3]__0\(4),
      R => '0'
    );
\temp_food_y_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_y[3][5]_i_1_n_0\,
      Q => \temp_food_y_reg[3]__0\(5),
      R => '0'
    );
\temp_food_y_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[3][6]_i_1_n_0\,
      D => \temp_food_y[3][6]_i_2_n_0\,
      Q => \temp_food_y_reg[3]__0\(6),
      R => '0'
    );
\temp_food_y_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_y[4][0]_i_1_n_0\,
      Q => \temp_food_y_reg[4]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_y[4][1]_i_1_n_0\,
      Q => \temp_food_y_reg[4]__0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_y[4][2]_i_1_n_0\,
      Q => \temp_food_y_reg[4]__0\(2),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_y[4][3]_i_1_n_0\,
      Q => \temp_food_y_reg[4]__0\(3),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_y[4][4]_i_1_n_0\,
      Q => \temp_food_y_reg[4]__0\(4),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_y[4][5]_i_1_n_0\,
      Q => \temp_food_y_reg[4]__0\(5),
      R => '0'
    );
\temp_food_y_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[4][6]_i_1_n_0\,
      D => \temp_food_y[4][6]_i_2_n_0\,
      Q => \temp_food_y_reg[4]__0\(6),
      R => '0'
    );
\temp_food_y_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_y[5][0]_i_1_n_0\,
      Q => \temp_food_y_reg[5]__0\(0),
      R => '0'
    );
\temp_food_y_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_y[5][1]_i_1_n_0\,
      Q => \temp_food_y_reg[5]__0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_y[5][2]_i_1_n_0\,
      Q => \^temp_food_y_reg[5][2]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_y[5][3]_i_1_n_0\,
      Q => \temp_food_y_reg[5]__0\(3),
      R => '0'
    );
\temp_food_y_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_y[5][4]_i_1_n_0\,
      Q => \temp_food_y_reg[5]__0\(4),
      R => '0'
    );
\temp_food_y_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_y[5][5]_i_1_n_0\,
      Q => \temp_food_y_reg[5]__0\(5),
      R => '0'
    );
\temp_food_y_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[5][6]_i_1_n_0\,
      D => \temp_food_y[5][6]_i_2_n_0\,
      Q => \temp_food_y_reg[5]__0\(6),
      R => '0'
    );
\temp_food_y_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_y[6][0]_i_1_n_0\,
      Q => \temp_food_y_reg[6]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_y[6][1]_i_1_n_0\,
      Q => \temp_food_y_reg[6]__0\(1),
      R => '0'
    );
\temp_food_y_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_y[6][2]_i_1_n_0\,
      Q => \^temp_food_y_reg[6][2]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_y[6][3]_i_1_n_0\,
      Q => \temp_food_y_reg[6]__0\(3),
      R => '0'
    );
\temp_food_y_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_y[6][4]_i_1_n_0\,
      Q => \temp_food_y_reg[6]__0\(4),
      R => '0'
    );
\temp_food_y_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_y[6][5]_i_1_n_0\,
      Q => \temp_food_y_reg[6]__0\(5),
      R => '0'
    );
\temp_food_y_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[6][6]_i_1_n_0\,
      D => \temp_food_y[6][6]_i_2_n_0\,
      Q => \temp_food_y_reg[6]__0\(6),
      R => '0'
    );
\temp_food_y_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_y[7][0]_i_1_n_0\,
      Q => \temp_food_y_reg[7]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_y[7][1]_i_1_n_0\,
      Q => \temp_food_y_reg[7]__0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_y[7][2]_i_1_n_0\,
      Q => \temp_food_y_reg[7]__0\(2),
      R => '0'
    );
\temp_food_y_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_y[7][3]_i_1_n_0\,
      Q => \temp_food_y_reg[7]__0\(3),
      R => '0'
    );
\temp_food_y_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_y[7][4]_i_1_n_0\,
      Q => \temp_food_y_reg[7]__0\(4),
      R => '0'
    );
\temp_food_y_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_y[7][5]_i_1_n_0\,
      Q => \temp_food_y_reg[7]__0\(5),
      R => '0'
    );
\temp_food_y_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[7][6]_i_1_n_0\,
      D => \temp_food_y[7][6]_i_2_n_0\,
      Q => \temp_food_y_reg[7]__0\(6),
      R => '0'
    );
\temp_food_y_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_y[8][0]_i_1_n_0\,
      Q => \temp_food_y_reg[8]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_y[8][1]_i_1_n_0\,
      Q => \temp_food_y_reg[8]__0\(1),
      R => '0'
    );
\temp_food_y_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_y[8][2]_i_1_n_0\,
      Q => \temp_food_y_reg[8]__0\(2),
      R => '0'
    );
\temp_food_y_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_y[8][3]_i_1_n_0\,
      Q => \temp_food_y_reg[8]__0\(3),
      R => '0'
    );
\temp_food_y_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_y[8][4]_i_1_n_0\,
      Q => \temp_food_y_reg[8]__0\(4),
      R => '0'
    );
\temp_food_y_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_y[8][5]_i_1_n_0\,
      Q => \temp_food_y_reg[8]__0\(5),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[8][6]_i_1_n_0\,
      D => \temp_food_y[8][6]_i_2_n_0\,
      Q => \temp_food_y_reg[8]__0\(6),
      R => '0'
    );
\temp_food_y_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_y[9][0]_i_1_n_0\,
      Q => \temp_food_y_reg[9]__0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_y[9][1]_i_1_n_0\,
      Q => \temp_food_y_reg[9]__0\(1),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_y[9][2]_i_1_n_0\,
      Q => \temp_food_y_reg[9]__0\(2),
      R => '0'
    );
\temp_food_y_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_y[9][3]_i_1_n_0\,
      Q => \^temp_food_y_reg[9][6]_0\(0),
      R => \snake_1_size[5]_i_1_n_0\
    );
\temp_food_y_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_y[9][4]_i_1_n_0\,
      Q => \^temp_food_y_reg[9][6]_0\(1),
      R => '0'
    );
\temp_food_y_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_y[9][5]_i_1_n_0\,
      Q => \^temp_food_y_reg[9][6]_0\(2),
      R => '0'
    );
\temp_food_y_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[9][6]_i_1_n_0\,
      D => \temp_food_y[9][6]_i_2_n_0\,
      Q => \^temp_food_y_reg[9][6]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_body is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[0][5]_rep_0\ : out STD_LOGIC;
    \snake_1_y_reg[0][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[0][0]_rep_0\ : out STD_LOGIC;
    \snake_2_x_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[0][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[0][1]_rep_0\ : out STD_LOGIC;
    go_signal_0 : out STD_LOGIC;
    \snake_1_y_reg[0][2]_0\ : out STD_LOGIC;
    go_signal_1 : out STD_LOGIC;
    \snake_1_y_reg[0][2]_1\ : out STD_LOGIC;
    \snake_1_y_reg[0][1]_rep_0\ : out STD_LOGIC;
    \snake_1_y_reg[0][3]_rep_0\ : out STD_LOGIC;
    \snake_1_y_reg[0][2]_rep_0\ : out STD_LOGIC;
    \snake_1_x_reg[0][1]_rep_0\ : out STD_LOGIC;
    \snake_1_x_reg[0][0]_rep_0\ : out STD_LOGIC;
    \snake_1_x_reg[0][3]_rep_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][1]_rep__0_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][3]_rep_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][2]_rep_0\ : out STD_LOGIC;
    \snake_2_x_reg[0][2]_rep_0\ : out STD_LOGIC;
    \snake_2_x_reg[0][1]_rep_0\ : out STD_LOGIC;
    \snake_2_x_reg[0][0]_rep__0_0\ : out STD_LOGIC;
    \snake_1_y_reg[0][6]_rep__0_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][5]_rep_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][6]_rep_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][6]_rep_1\ : out STD_LOGIC;
    \snake_2_y_reg[0][6]_rep_2\ : out STD_LOGIC;
    resetn_0 : out STD_LOGIC;
    snake_2_dead_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_2_y_reg[0][2]_rep_1\ : out STD_LOGIC;
    go_signal_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_1_y_reg[0][1]_0\ : out STD_LOGIC;
    \snake_1_y_reg[0][0]_rep_0\ : out STD_LOGIC;
    \snake_2_x_reg[0][6]_rep_0\ : out STD_LOGIC;
    \snake_2_x_reg[0][6]_rep_1\ : out STD_LOGIC;
    \snake_1_x_reg[0][7]_0\ : out STD_LOGIC;
    \snake_1_x_reg[0][6]_rep_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    food_received_1_0 : out STD_LOGIC;
    \snake_2_y_reg[0][2]_rep_2\ : out STD_LOGIC;
    new_food_x1_1_sp_1 : out STD_LOGIC;
    new_food_x1_2_sp_1 : out STD_LOGIC;
    new_food_x1_4_sp_1 : out STD_LOGIC;
    new_food_x1_7_sp_1 : out STD_LOGIC;
    new_food_y1_0_sp_1 : out STD_LOGIC;
    new_food_y1_1_sp_1 : out STD_LOGIC;
    \new_food_y2[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    resetn_1 : out STD_LOGIC;
    \snake_1_x_reg[0][4]_rep_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][6]_rep_3\ : out STD_LOGIC;
    \snake_2_y_reg[0][2]_rep_3\ : out STD_LOGIC;
    food_received_1_1 : out STD_LOGIC;
    \snake_2_x_reg[0][4]_rep_0\ : out STD_LOGIC;
    \snake_1_x_reg[0][7]_1\ : out STD_LOGIC;
    \snake_1_x_reg[0][6]_rep_1\ : out STD_LOGIC;
    \snake_1_x_reg[0][6]_rep_2\ : out STD_LOGIC;
    \snake_1_x_reg[0][7]_2\ : out STD_LOGIC;
    \snake_2_x_reg[0][7]_1\ : out STD_LOGIC;
    \snake_2_x_reg[0][6]_rep_2\ : out STD_LOGIC;
    \snake_1_x_reg[0][6]_rep_3\ : out STD_LOGIC;
    food_received_1_2 : out STD_LOGIC;
    \snake_1_x_reg[0][2]_rep_0\ : out STD_LOGIC;
    \snake_1_x_reg[0][2]_rep_1\ : out STD_LOGIC;
    \snake_2_x_reg[0][4]_rep_1\ : out STD_LOGIC;
    \snake_2_y_reg[0][2]_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][0]_rep_0\ : out STD_LOGIC;
    food_received_1_3 : out STD_LOGIC;
    \snake_1_x_reg[0][6]_rep_4\ : out STD_LOGIC;
    \snake_2_x_reg[0][6]_rep_3\ : out STD_LOGIC;
    \snake_2_x_reg[0][6]_rep_4\ : out STD_LOGIC;
    \new_food_x1[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \new_food_y2[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \new_food_x1[1]_0\ : out STD_LOGIC;
    \new_food_x1[4]_0\ : out STD_LOGIC;
    \new_food_x1[7]_0\ : out STD_LOGIC;
    \new_food_y1[1]_0\ : out STD_LOGIC;
    resetn_2 : out STD_LOGIC;
    \snake_2_x_reg[0][7]_2\ : out STD_LOGIC;
    \snake_2_x_reg[0][7]_3\ : out STD_LOGIC;
    \snake_1_x_reg[0][7]_3\ : out STD_LOGIC;
    \snake_2_x_reg[0][6]_rep_5\ : out STD_LOGIC;
    \snake_1_x_reg[0][2]_rep_2\ : out STD_LOGIC;
    \snake_1_x_reg[0][6]_rep_5\ : out STD_LOGIC;
    \snake_1_x_reg[0][7]_4\ : out STD_LOGIC;
    \snake_1_x_reg[0][2]_rep_3\ : out STD_LOGIC;
    \snake_2_x_reg[0][2]_0\ : out STD_LOGIC;
    \snake_1_x_reg[0][6]_rep_6\ : out STD_LOGIC;
    \snake_2_x_reg[0][6]_rep_6\ : out STD_LOGIC;
    \snake_1_x_reg[0][2]_rep_4\ : out STD_LOGIC;
    \snake_1_x_reg[0][7]_5\ : out STD_LOGIC;
    \snake_1_y_reg[0][5]_rep_0\ : out STD_LOGIC;
    \snake_1_y_reg[0][5]_rep_1\ : out STD_LOGIC;
    \snake_1_y_reg[0][4]_rep_0\ : out STD_LOGIC;
    \snake_2_x_reg[0][4]_rep_2\ : out STD_LOGIC;
    \snake_2_y_reg[0][1]_rep__0_1\ : out STD_LOGIC;
    \snake_2_x_reg[62][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[62][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[22][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[53][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[53][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[54][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[23][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[23][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[62][6]_0\ : out STD_LOGIC;
    \snake_2_y_reg[55][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[0][6]_rep_0\ : out STD_LOGIC;
    \snake_2_x_reg[55][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[21][5]_0\ : out STD_LOGIC;
    \snake_2_y_reg[21][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[21][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[21][1]_0\ : out STD_LOGIC;
    \snake_1_x_reg[18][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[18][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[2][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[26][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[0][4]_rep_0\ : out STD_LOGIC;
    \snake_2_x_reg[12][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[12][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[44][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[9][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[9][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[15][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[15][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[3][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[3][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[13][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[13][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[24][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[24][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[28][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[44][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[16][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[23][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[23][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[55][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[55][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[28][1]_0\ : out STD_LOGIC;
    \snake_2_x_reg[28][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[28][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[28][2]_0\ : out STD_LOGIC;
    \snake_1_x_reg[19][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[19][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[3][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[3][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[51][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[51][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[59][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[59][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[59][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[59][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[59][6]_0\ : out STD_LOGIC;
    \snake_1_x_reg[0][6]_0\ : out STD_LOGIC;
    \snake_1_y_reg[35][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[35][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[16][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[29][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[29][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[22][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[61][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[13][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[37][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[29][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[29][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[13][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[17][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[17][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[27][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[27][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[30][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[30][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[27][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[27][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[27][5]_0\ : out STD_LOGIC;
    \snake_1_x_reg[0][7]_6\ : out STD_LOGIC;
    \snake_2_y_reg[26][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[26][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[18][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[14][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[60][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[60][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[31][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[31][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[54][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[54][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[47][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[47][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[62][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[62][6]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[43][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[42][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[42][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[7][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[7][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[39][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[39][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[41][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[61][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[61][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[48][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[48][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[52][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[52][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[61][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[45][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[45][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[34][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[34][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[7][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[39][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[39][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[36][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[36][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[25][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[25][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[54][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[46][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[46][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[8][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[8][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[15][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[15][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[46][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[46][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[33][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[33][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[0][5]_0\ : out STD_LOGIC;
    \snake_1_y_reg[33][5]_0\ : out STD_LOGIC;
    \snake_2_x_reg[30][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[30][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[48][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[47][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[47][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[35][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[51][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[32][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[22][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[32][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[32][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[60][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[60][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[56][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[56][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[36][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[36][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[44][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[42][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[42][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[32][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[4][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[4][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[24][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[24][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[4][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[4][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[53][6]_0\ : out STD_LOGIC;
    \snake_1_y_reg[53][6]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[53][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[8][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[8][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[33][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[33][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[41][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[44][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[50][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[50][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[57][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[57][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[57][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[57][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[45][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[45][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[5][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[5][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[9][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[9][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[52][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[52][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[34][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[34][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[14][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[14][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[14][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[48][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[37][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[37][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[21][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[21][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[31][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[31][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[7][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[51][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[41][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[41][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[50][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[50][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[35][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[25][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[25][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[58][0]_0\ : out STD_LOGIC;
    \snake_2_x_reg[58][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[58][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[58][3]_0\ : out STD_LOGIC;
    \snake_2_x_reg[58][5]_0\ : out STD_LOGIC;
    \snake_1_y_reg[37][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[49][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[49][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[43][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[43][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[43][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[0][0]_0\ : out STD_LOGIC;
    \snake_1_x_reg[0][6]_1\ : out STD_LOGIC;
    \snake_1_y_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[5][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[5][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[38][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[38][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[49][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[49][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[58][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[58][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[28][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[38][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[38][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_x_reg[26][6]_0\ : out STD_LOGIC;
    \snake_1_x_reg[26][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[18][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[20][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[20][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[22][5]_0\ : out STD_LOGIC;
    \snake_1_x_reg[22][4]_0\ : out STD_LOGIC;
    \snake_1_x_reg[22][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[2][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[12][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[12][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[10][5]_0\ : out STD_LOGIC;
    \snake_1_y_reg[10][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[0][0]_0\ : out STD_LOGIC;
    \snake_1_x_reg[10][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[6][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[6][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[56][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[56][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[6][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[6][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[16][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[16][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[17][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[17][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[19][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[19][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[0][0]_rep_1\ : out STD_LOGIC;
    \snake_2_x_reg[19][0]_0\ : out STD_LOGIC;
    \snake_2_x_reg[11][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[11][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[0][6]_rep_7\ : out STD_LOGIC;
    \snake_2_x_reg[11][0]_0\ : out STD_LOGIC;
    \snake_1_x_reg[20][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[20][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[10][5]_0\ : out STD_LOGIC;
    \snake_2_y_reg[10][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[0][4]_rep_1\ : out STD_LOGIC;
    \snake_2_x_reg[10][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[11][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[11][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[40][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[40][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[40][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[40][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_x_reg[0][7]_4\ : out STD_LOGIC;
    \snake_2_x_reg[45][5]_0\ : out STD_LOGIC;
    \snake_1_y_reg[3][1]_0\ : out STD_LOGIC;
    \snake_2_x_reg[0][6]_rep_7\ : out STD_LOGIC;
    \snake_2_x_reg[0][6]_rep_8\ : out STD_LOGIC;
    \snake_1_y_reg[60][4]_0\ : out STD_LOGIC;
    \snake_2_y_reg[56][2]_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][3]_rep_1\ : out STD_LOGIC;
    \snake_2_y_reg[1][1]_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][2]_1\ : out STD_LOGIC;
    \snake_2_y_reg[0][1]_rep_1\ : out STD_LOGIC;
    \snake_2_y_reg[0][4]_rep_1\ : out STD_LOGIC;
    \snake_2_y_reg[0][2]_2\ : out STD_LOGIC;
    \snake_2_x_reg[0][7]_5\ : out STD_LOGIC;
    \snake_1_y_reg[38][6]_1\ : out STD_LOGIC;
    \snake_1_y_reg[38][0]_0\ : out STD_LOGIC;
    \snake_1_x_reg[38][5]_0\ : out STD_LOGIC;
    \snake_2_x_reg[11][7]_1\ : out STD_LOGIC;
    \snake_2_x_reg[0][1]_rep_1\ : out STD_LOGIC;
    \snake_2_x_reg[0][7]_6\ : out STD_LOGIC;
    \snake_2_y_reg[18][5]_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][2]_3\ : out STD_LOGIC;
    \snake_1_x_reg[11][5]_0\ : out STD_LOGIC;
    \snake_1_y_reg[28][3]_0\ : out STD_LOGIC;
    \snake_2_x_reg[0][0]_rep_1\ : out STD_LOGIC;
    \snake_2_x_reg[0][1]_0\ : out STD_LOGIC;
    \snake_2_y_reg[3][1]_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][4]_rep_2\ : out STD_LOGIC;
    \snake_2_y_reg[0][1]_0\ : out STD_LOGIC;
    \snake_1_y_reg[10][3]_0\ : out STD_LOGIC;
    \snake_2_x_reg[0][4]_0\ : out STD_LOGIC;
    \snake_2_x_reg[36][5]_0\ : out STD_LOGIC;
    \snake_2_y_reg[36][0]_0\ : out STD_LOGIC;
    \snake_2_x_reg[21][1]_0\ : out STD_LOGIC;
    \snake_2_y_reg[0][1]_rep__0_2\ : out STD_LOGIC;
    snake_1_x_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    snake_1_y_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    snake_2_x_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    snake_2_y_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_x_reg[0][0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \snake_2_x_reg[0][2]_1\ : in STD_LOGIC;
    input_dir_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_dir_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    go_signal : in STD_LOGIC;
    \temp_food_y_reg[1]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_food_y_reg[0]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    resetn : in STD_LOGIC;
    snake_1_dead_out : in STD_LOGIC;
    snake_2_dead_out : in STD_LOGIC;
    \snake_2_size_reg[5]\ : in STD_LOGIC;
    \snake_2_size_reg[5]_0\ : in STD_LOGIC;
    \snake_1_size_reg[5]\ : in STD_LOGIC;
    \temp_food_y[30][6]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y[31][6]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    new_food_x1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_food_x_reg[22][3]\ : in STD_LOGIC;
    new_food_x2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    food_received_1 : in STD_LOGIC;
    food_valid_1_i_13 : in STD_LOGIC;
    food_valid_1_i_13_0 : in STD_LOGIC;
    new_food_y1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_food_y2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \temp_food_x_reg[22][3]_0\ : in STD_LOGIC;
    \temp_food_x_reg[22][3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[22]__0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_y[22][6]_i_3_0\ : in STD_LOGIC;
    \snake_2_size_reg[5]_1\ : in STD_LOGIC;
    \snake_2_size_reg[5]_2\ : in STD_LOGIC;
    \snake_2_size_reg[5]_3\ : in STD_LOGIC;
    \temp_food_x_reg[6][3]\ : in STD_LOGIC;
    \temp_food_y_reg[6]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_y[6][6]_i_4_0\ : in STD_LOGIC;
    \temp_food_x_reg[6]__0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[5]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_food_x_reg[4]__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y[19][6]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[8]__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[23]__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y[13][6]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[5][6]\ : in STD_LOGIC;
    \temp_food_y_reg[5]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_y[5][6]_i_4_0\ : in STD_LOGIC;
    \temp_food_x_reg[29]__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[1]__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[9][3]\ : in STD_LOGIC;
    \temp_food_y_reg[9]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_food_y[9][6]_i_4_0\ : in STD_LOGIC;
    \temp_food_x_reg[9]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_food_x_reg[3]__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \temp_food_y[11][6]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[24][2]\ : in STD_LOGIC;
    \temp_food_x_reg[24][2]_0\ : in STD_LOGIC;
    \temp_food_x_reg[24][2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_y[24][6]_i_3_0\ : in STD_LOGIC;
    \temp_food_x_reg[24]__0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_y[12][6]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[26]__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[0]__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \temp_food_y[25][6]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[20]__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[28]__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y[27][6]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[16]__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[17]__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y[12][6]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \snake_1_size_reg[5]_0\ : in STD_LOGIC;
    \snake_1_size_reg[5]_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_61_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_31_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_40_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_44_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_74_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_55_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_23_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_102_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_55_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_78_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_56_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_31_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_452_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \snake_2_size[5]_i_40_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_335_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_21_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_62_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_257_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_32_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_21_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_16_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_335_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_233_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_177_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_101_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_44_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_47_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_51_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_47_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_16_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_42_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_104_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_251_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_62_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_110_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_140_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_29_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_20_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_42_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_89_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_47_2\ : in STD_LOGIC;
    \snake_2_size[5]_i_101_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_22_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_561_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_334_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_23_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_31_2\ : in STD_LOGIC;
    \snake_1_size[5]_i_73_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_22_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_46_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_109_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_47_3\ : in STD_LOGIC;
    \snake_2_size[5]_i_104_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_104_2\ : in STD_LOGIC;
    \snake_2_size[5]_i_42_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_78_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_22_2\ : in STD_LOGIC;
    \snake_1_size[5]_i_243_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \snake_2_size[5]_i_6\ : in STD_LOGIC;
    \snake_1_size[5]_i_78_2\ : in STD_LOGIC;
    \snake_1_size[5]_i_240_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_61_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_42_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_52_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_44_2\ : in STD_LOGIC;
    \snake_2_size[5]_i_44_3\ : in STD_LOGIC;
    \snake_1_size[5]_i_61_2\ : in STD_LOGIC;
    \snake_2_size[5]_i_331_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_41_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_20_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_41_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_29_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_607_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_102_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_76_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_21_2\ : in STD_LOGIC;
    \snake_2_size[5]_i_50_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_50_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_32_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_73_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_84_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_21_3\ : in STD_LOGIC;
    \snake_1_size[5]_i_943_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_76_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_76_2\ : in STD_LOGIC;
    \snake_2_size[5]_i_632_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_104_3\ : in STD_LOGIC;
    \snake_1_size[5]_i_56_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_268_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_244_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_62_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_104_4\ : in STD_LOGIC;
    \snake_2_size[5]_i_104_5\ : in STD_LOGIC;
    \snake_1_size[5]_i_55_2\ : in STD_LOGIC;
    \snake_1_size[5]_i_30_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_30_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_57_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_176_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_83_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_49_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_19_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_203_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_560_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_28_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_111_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_44_4\ : in STD_LOGIC;
    \snake_2_size[5]_i_23_2\ : in STD_LOGIC;
    \snake_1_size[5]_i_274_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_47_4\ : in STD_LOGIC;
    \snake_2_size[5]_i_294_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_67_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_246_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_29_2\ : in STD_LOGIC;
    \snake_2_size[5]_i_330_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_58_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_51_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_39_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_133_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_27_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_54_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_938_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_250_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_65_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_153_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_177_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_99_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_251_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_334_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_334_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_47_5\ : in STD_LOGIC;
    \snake_2_size[5]_i_97_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_394_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_56_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_67_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_182_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_332_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_62_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_60_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_75_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_153_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_482_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_27_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_84_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_274_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_41_2\ : in STD_LOGIC;
    \snake_1_size[5]_i_74_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_298_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_62_2\ : in STD_LOGIC;
    \snake_1_size[5]_i_205_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_277_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_256_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_649_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_335_2\ : in STD_LOGIC;
    \snake_1_size[5]_i_82_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_244_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_176_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_62_3\ : in STD_LOGIC;
    \snake_1_size[5]_i_30_2\ : in STD_LOGIC;
    \snake_1_size[5]_i_602_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_43_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_250_1\ : in STD_LOGIC;
    \snake_2_size[5]_i_282_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_181_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_943_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_29_3\ : in STD_LOGIC;
    \snake_2_size[5]_i_140_1\ : in STD_LOGIC;
    \snake_1_size[5]_i_80_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_77_0\ : in STD_LOGIC;
    \snake_1_size[5]_i_69_0\ : in STD_LOGIC;
    \snake_2_size[5]_i_729_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_body;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_body is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal new_food_x1_1_sn_1 : STD_LOGIC;
  signal new_food_x1_2_sn_1 : STD_LOGIC;
  signal new_food_x1_4_sn_1 : STD_LOGIC;
  signal new_food_x1_7_sn_1 : STD_LOGIC;
  signal new_food_y1_0_sn_1 : STD_LOGIC;
  signal new_food_y1_1_sn_1 : STD_LOGIC;
  signal respawned_1 : STD_LOGIC;
  signal respawned_2 : STD_LOGIC;
  signal snake_1_dead_i_10_n_0 : STD_LOGIC;
  signal snake_1_dead_i_11_n_0 : STD_LOGIC;
  signal snake_1_dead_i_12_n_0 : STD_LOGIC;
  signal snake_1_dead_i_13_n_0 : STD_LOGIC;
  signal snake_1_dead_i_14_n_0 : STD_LOGIC;
  signal snake_1_dead_i_2_n_0 : STD_LOGIC;
  signal snake_1_dead_i_3_n_0 : STD_LOGIC;
  signal snake_1_dead_i_4_n_0 : STD_LOGIC;
  signal snake_1_dead_i_6_n_0 : STD_LOGIC;
  signal snake_1_dead_i_7_n_0 : STD_LOGIC;
  signal snake_1_dead_i_8_n_0 : STD_LOGIC;
  signal snake_1_dead_i_9_n_0 : STD_LOGIC;
  signal \snake_1_size[5]_i_1001_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1002_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1003_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1004_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1005_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1006_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1007_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1008_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1009_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_100_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1010_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1011_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1012_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1013_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1014_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1015_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1016_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1017_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1018_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1019_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1020_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1021_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1022_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1023_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1024_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1025_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1026_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1027_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1028_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1029_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_102_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1030_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1031_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1032_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1033_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1034_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1035_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1036_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1037_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1038_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1039_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_103_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1040_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1041_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1042_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1043_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1044_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1045_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1046_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1047_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1048_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1049_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_104_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1050_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1051_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1052_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1053_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1054_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1055_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1056_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1057_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_105_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1060_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1061_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1062_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1063_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1064_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1065_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1066_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1067_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1068_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1069_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_106_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1070_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1071_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1072_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1073_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1074_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1075_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1076_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1077_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1078_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1079_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_107_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1080_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1081_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1082_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1084_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1085_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1086_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1087_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1088_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1089_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_108_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1090_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1091_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1092_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1093_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1094_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1095_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1096_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1097_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1098_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1099_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_109_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_10_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1100_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1101_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1102_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1103_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1104_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1105_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1106_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1107_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1108_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1109_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_110_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1110_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1111_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1112_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1113_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1114_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1115_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1116_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1117_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1118_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1119_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_111_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1120_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1121_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1122_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1123_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1124_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1125_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1126_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1127_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1128_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1129_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_112_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1130_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1131_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1132_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1133_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1134_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1135_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1136_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1137_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1138_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1139_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_113_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1140_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1141_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1142_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1143_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1144_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1145_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1146_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1147_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1148_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1149_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_114_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1150_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1151_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1152_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1153_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1154_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1155_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1156_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1157_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1158_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1159_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_115_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1161_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1162_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1163_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1164_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1165_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1166_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1167_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1168_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1169_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1170_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1171_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1172_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1173_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1174_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1175_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1176_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1177_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1178_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1179_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_117_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1180_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1181_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1182_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1183_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1185_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1186_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1187_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1188_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1189_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_118_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1190_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1191_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1192_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1193_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1194_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1195_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1196_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1197_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1198_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1199_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_119_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_11_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1200_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1201_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1202_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1203_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1204_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1205_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1206_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1207_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1208_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1209_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1210_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1211_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1212_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1213_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1214_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1215_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1216_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1217_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1218_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1219_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_121_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1220_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1221_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1222_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1223_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1224_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1225_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1226_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1227_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1228_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1229_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_122_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1230_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1231_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1232_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1233_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1234_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1235_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1236_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1237_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1238_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1239_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_123_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1240_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1241_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1242_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1243_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1244_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1245_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1246_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1247_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1248_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1249_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_124_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1250_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1251_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1252_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1253_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1254_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1255_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1256_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_1257_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_125_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_126_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_127_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_129_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_12_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_130_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_131_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_132_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_133_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_134_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_135_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_136_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_137_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_138_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_139_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_140_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_141_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_142_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_145_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_146_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_147_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_148_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_149_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_151_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_152_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_153_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_154_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_155_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_156_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_157_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_158_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_159_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_160_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_161_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_164_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_166_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_167_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_168_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_169_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_16_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_170_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_171_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_172_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_173_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_174_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_175_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_176_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_178_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_179_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_17_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_180_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_181_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_182_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_183_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_184_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_185_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_186_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_190_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_191_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_192_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_193_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_194_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_195_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_196_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_197_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_199_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_19_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_201_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_202_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_203_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_204_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_205_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_207_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_208_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_209_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_20_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_210_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_211_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_212_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_213_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_214_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_216_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_217_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_218_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_219_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_21_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_220_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_221_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_222_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_223_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_224_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_225_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_226_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_228_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_229_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_22_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_230_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_231_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_232_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_233_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_234_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_235_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_236_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_238_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_239_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_23_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_240_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_241_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_242_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_243_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_244_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_245_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_246_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_247_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_248_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_249_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_250_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_251_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_252_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_253_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_254_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_255_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_256_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_257_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_258_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_259_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_261_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_262_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_263_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_264_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_265_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_266_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_267_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_268_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_269_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_270_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_271_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_272_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_273_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_274_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_275_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_276_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_277_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_278_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_279_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_27_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_280_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_281_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_282_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_283_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_284_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_285_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_287_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_289_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_28_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_290_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_291_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_292_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_293_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_294_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_295_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_296_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_297_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_298_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_299_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_29_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_300_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_301_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_302_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_303_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_304_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_305_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_307_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_308_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_309_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_30_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_310_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_311_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_314_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_315_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_316_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_317_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_318_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_319_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_31_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_320_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_322_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_323_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_324_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_325_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_326_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_328_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_329_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_32_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_330_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_333_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_334_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_335_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_336_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_338_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_339_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_33_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_340_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_343_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_344_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_345_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_346_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_348_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_34_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_350_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_351_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_352_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_353_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_355_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_356_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_357_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_358_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_359_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_35_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_360_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_361_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_362_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_364_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_365_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_366_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_367_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_368_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_36_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_370_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_371_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_372_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_373_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_374_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_376_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_377_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_378_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_379_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_37_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_380_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_382_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_383_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_384_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_385_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_386_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_387_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_388_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_389_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_38_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_390_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_391_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_392_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_393_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_394_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_396_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_397_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_398_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_399_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_400_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_401_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_403_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_404_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_405_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_407_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_408_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_409_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_410_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_411_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_412_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_413_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_414_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_415_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_416_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_417_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_418_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_420_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_421_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_422_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_423_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_424_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_425_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_427_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_428_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_429_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_42_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_430_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_431_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_432_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_433_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_434_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_435_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_43_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_442_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_443_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_444_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_445_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_446_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_447_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_44_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_451_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_452_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_453_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_454_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_455_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_456_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_457_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_458_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_459_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_45_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_460_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_461_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_462_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_463_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_464_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_465_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_466_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_467_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_468_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_469_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_46_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_470_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_471_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_472_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_473_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_474_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_475_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_476_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_477_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_478_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_479_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_47_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_481_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_482_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_483_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_484_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_485_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_487_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_488_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_489_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_491_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_492_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_493_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_494_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_495_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_496_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_497_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_498_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_499_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_4_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_500_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_501_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_502_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_503_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_504_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_505_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_506_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_507_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_508_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_509_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_50_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_511_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_512_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_513_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_514_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_515_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_516_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_517_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_518_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_519_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_51_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_520_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_521_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_522_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_523_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_524_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_525_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_526_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_527_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_528_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_529_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_531_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_532_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_533_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_534_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_535_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_536_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_537_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_538_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_53_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_540_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_541_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_542_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_543_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_544_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_545_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_546_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_547_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_548_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_549_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_54_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_550_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_552_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_553_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_554_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_555_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_556_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_557_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_558_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_559_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_55_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_560_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_561_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_562_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_563_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_564_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_565_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_566_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_567_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_568_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_569_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_56_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_570_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_571_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_572_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_573_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_574_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_575_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_576_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_577_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_578_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_579_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_580_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_581_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_582_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_583_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_584_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_585_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_586_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_587_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_588_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_589_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_58_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_590_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_591_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_592_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_593_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_594_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_595_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_596_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_597_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_598_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_599_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_59_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_601_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_602_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_603_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_604_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_605_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_606_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_607_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_608_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_609_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_60_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_610_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_611_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_612_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_613_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_614_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_615_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_616_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_617_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_618_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_619_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_61_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_620_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_622_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_623_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_624_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_625_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_626_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_627_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_628_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_629_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_62_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_630_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_631_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_633_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_634_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_635_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_636_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_637_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_638_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_639_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_63_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_640_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_641_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_643_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_644_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_645_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_646_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_647_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_648_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_649_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_64_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_650_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_651_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_652_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_653_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_654_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_655_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_656_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_658_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_659_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_65_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_660_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_661_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_662_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_664_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_665_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_668_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_669_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_66_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_670_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_671_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_672_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_673_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_674_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_675_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_676_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_677_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_678_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_679_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_67_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_680_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_681_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_682_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_683_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_684_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_685_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_686_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_689_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_68_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_690_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_691_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_692_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_693_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_694_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_695_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_696_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_697_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_699_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_69_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_6_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_700_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_701_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_702_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_703_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_704_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_705_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_706_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_707_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_708_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_709_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_70_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_710_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_711_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_712_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_713_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_714_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_715_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_716_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_718_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_719_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_71_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_720_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_721_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_722_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_723_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_724_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_725_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_726_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_727_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_728_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_729_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_730_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_731_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_732_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_733_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_734_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_735_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_738_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_739_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_73_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_740_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_741_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_742_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_743_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_744_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_745_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_746_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_747_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_748_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_749_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_74_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_750_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_751_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_752_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_753_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_754_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_755_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_756_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_757_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_759_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_75_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_760_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_761_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_762_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_763_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_766_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_767_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_768_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_769_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_76_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_770_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_771_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_772_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_773_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_774_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_775_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_776_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_777_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_778_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_779_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_77_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_780_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_782_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_783_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_784_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_785_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_786_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_787_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_788_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_789_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_78_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_790_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_791_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_792_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_793_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_794_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_797_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_798_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_799_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_79_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_800_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_801_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_802_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_804_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_805_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_806_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_807_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_808_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_809_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_80_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_810_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_811_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_812_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_813_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_814_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_815_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_816_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_817_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_818_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_819_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_81_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_820_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_821_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_822_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_823_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_824_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_825_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_826_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_827_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_828_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_829_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_82_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_830_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_831_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_832_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_833_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_834_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_835_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_836_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_837_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_838_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_839_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_83_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_840_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_842_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_843_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_844_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_845_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_846_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_847_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_848_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_849_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_84_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_850_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_851_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_852_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_853_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_854_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_855_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_856_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_857_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_858_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_859_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_85_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_860_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_861_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_862_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_863_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_864_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_865_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_866_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_867_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_868_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_86_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_870_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_871_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_872_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_873_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_874_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_875_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_879_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_87_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_880_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_881_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_882_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_884_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_885_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_886_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_887_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_888_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_889_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_88_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_890_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_891_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_892_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_893_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_894_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_895_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_896_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_897_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_898_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_899_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_89_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_8_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_900_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_901_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_903_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_904_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_905_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_906_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_907_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_908_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_909_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_90_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_910_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_911_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_912_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_913_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_914_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_915_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_916_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_917_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_918_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_91_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_920_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_921_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_922_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_923_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_924_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_925_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_926_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_927_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_928_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_929_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_92_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_930_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_931_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_932_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_933_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_934_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_936_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_937_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_938_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_939_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_93_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_940_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_941_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_942_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_943_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_944_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_945_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_946_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_947_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_948_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_950_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_951_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_952_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_954_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_955_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_956_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_957_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_958_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_959_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_95_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_961_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_962_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_963_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_964_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_965_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_966_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_967_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_968_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_969_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_96_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_970_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_971_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_972_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_973_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_974_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_975_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_976_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_977_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_978_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_97_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_980_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_981_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_982_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_983_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_984_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_985_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_986_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_987_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_988_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_989_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_98_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_990_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_991_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_992_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_993_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_994_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_995_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_996_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_997_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_998_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_999_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_99_n_0\ : STD_LOGIC;
  signal \snake_1_size[5]_i_9_n_0\ : STD_LOGIC;
  signal snake_1_x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \snake_1_x[0][0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_x[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \snake_1_x[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \snake_1_x[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \snake_1_x[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \snake_1_x[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \snake_1_x[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \snake_1_x[0][7]_i_5_n_0\ : STD_LOGIC;
  signal snake_1_x_0 : STD_LOGIC;
  signal \^snake_1_x_reg[0][0]_rep_0\ : STD_LOGIC;
  signal \^snake_1_x_reg[0][1]_rep_0\ : STD_LOGIC;
  signal \^snake_1_x_reg[0][2]_rep_1\ : STD_LOGIC;
  signal \^snake_1_x_reg[0][3]_rep_0\ : STD_LOGIC;
  signal \snake_1_x_reg[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_x_reg[0][4]_i_1_n_1\ : STD_LOGIC;
  signal \snake_1_x_reg[0][4]_i_1_n_2\ : STD_LOGIC;
  signal \snake_1_x_reg[0][4]_i_1_n_3\ : STD_LOGIC;
  signal \^snake_1_x_reg[0][4]_rep_0\ : STD_LOGIC;
  signal \^snake_1_x_reg[0][5]_rep_0\ : STD_LOGIC;
  signal \^snake_1_x_reg[0][6]_rep_0\ : STD_LOGIC;
  signal \snake_1_x_reg[0][7]_i_2_n_2\ : STD_LOGIC;
  signal \snake_1_x_reg[0][7]_i_2_n_3\ : STD_LOGIC;
  signal \^snake_1_x_reg[10][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[11][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[12][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[13][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[14][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[15][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[16][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[17][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[18][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[19][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[20][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[21][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[22][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[23][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[24][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[25][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[26][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[27][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[28][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[29][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[2][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[30][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[31][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[32][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[33][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[34][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[35][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[36][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[37][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[38][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[39][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[3][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[40][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[41][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[42][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[43][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[44][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[45][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[46][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[47][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[48][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[49][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[4][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[50][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[51][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[52][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[53][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[54][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[55][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[56][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[57][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[58][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[59][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[5][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[60][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[61][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[62][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[6][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[7][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[8][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_1_x_reg[9][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal snake_1_y : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \snake_1_y[0][0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_y[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \snake_1_y[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \snake_1_y[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \snake_1_y[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \snake_1_y[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_y[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \snake_1_y[0][6]_i_4_n_0\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][0]_rep_0\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][1]_rep_0\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][2]_0\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][2]_1\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][2]_rep_0\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][3]_rep_0\ : STD_LOGIC;
  signal \snake_1_y_reg[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \snake_1_y_reg[0][4]_i_1_n_1\ : STD_LOGIC;
  signal \snake_1_y_reg[0][4]_i_1_n_2\ : STD_LOGIC;
  signal \snake_1_y_reg[0][4]_i_1_n_3\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][4]_rep_0\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][5]_rep_1\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \snake_1_y_reg[0][6]_i_2_n_3\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][6]_rep_0\ : STD_LOGIC;
  signal \^snake_1_y_reg[0][6]_rep__0_0\ : STD_LOGIC;
  signal \^snake_1_y_reg[10][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[11][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[12][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[13][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[14][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[15][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[16][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[17][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[18][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[19][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[1][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[20][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[21][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[22][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[23][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[24][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[25][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[26][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[27][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[28][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[29][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[2][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[30][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[31][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[32][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[33][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[34][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[35][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[36][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[37][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[38][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[39][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[3][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[40][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[41][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[42][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[43][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[44][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[45][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[46][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[47][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[48][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[49][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[4][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[50][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[51][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[52][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[53][6]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[54][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[55][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[56][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[57][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[58][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[59][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[5][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[60][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[61][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[62][6]_0\ : STD_LOGIC;
  signal \^snake_1_y_reg[62][6]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[6][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[7][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[8][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_1_y_reg[9][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal snake_2_dead_i_4_n_0 : STD_LOGIC;
  signal snake_2_dead_i_5_n_0 : STD_LOGIC;
  signal snake_2_dead_i_6_n_0 : STD_LOGIC;
  signal \snake_2_size[5]_i_1000_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1001_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1002_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1003_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1004_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1005_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1006_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1007_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_100_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1012_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1013_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1017_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1018_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_101_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1022_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1023_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1024_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1025_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1026_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1027_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1028_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_102_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1030_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1031_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1032_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1033_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1034_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1035_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1036_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1037_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1038_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1039_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_103_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1040_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1041_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1042_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1043_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1046_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1047_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1048_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1049_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_104_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1050_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1051_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1052_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1053_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1054_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1055_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1056_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1057_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1058_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1059_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_105_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1060_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1061_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1062_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1063_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1064_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1065_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1066_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1067_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1068_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1069_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_106_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1070_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1071_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1072_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1073_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1074_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1075_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1076_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1077_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_107_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1080_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1081_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1082_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1083_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1084_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1085_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1086_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1087_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1088_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1089_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1090_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1091_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1092_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1093_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1094_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1098_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1099_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_109_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_10_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1100_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1101_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1102_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1103_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1104_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1105_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1106_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1109_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1110_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1111_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1112_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1113_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1114_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1115_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1116_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1117_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1118_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1119_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_111_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1120_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1121_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1122_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1123_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1124_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1125_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1127_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1128_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1129_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_112_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1130_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1131_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1132_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1133_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1134_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1135_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1136_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1137_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1138_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1139_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_113_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1140_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1141_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1143_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1144_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1145_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1146_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1147_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1148_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1149_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_114_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1150_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1151_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1152_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1153_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1154_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1155_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1156_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1157_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1158_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1159_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_115_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1160_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1161_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1164_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1165_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1166_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1167_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1168_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1169_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_116_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1170_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1171_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1172_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1173_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1174_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1175_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1176_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1177_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1178_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1179_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1180_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1181_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1182_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1183_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1184_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1185_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1186_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1187_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1188_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1189_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_118_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1190_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1191_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1192_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1193_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1194_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1195_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1196_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1197_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1198_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1199_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_119_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_11_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1200_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1201_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1202_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1203_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1204_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1205_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1206_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1208_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1209_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_120_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1210_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1211_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1213_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1214_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1215_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1216_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1217_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1218_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1219_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_121_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1220_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1221_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1222_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1223_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1224_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1225_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1226_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_1227_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_122_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_124_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_125_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_126_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_127_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_128_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_129_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_12_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_130_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_131_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_133_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_134_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_135_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_136_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_137_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_139_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_140_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_141_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_142_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_144_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_145_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_146_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_147_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_148_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_149_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_150_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_151_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_153_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_154_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_155_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_156_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_157_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_158_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_159_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_161_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_162_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_163_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_164_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_165_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_166_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_167_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_169_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_170_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_171_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_173_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_174_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_175_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_176_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_177_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_178_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_179_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_180_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_181_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_182_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_183_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_184_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_185_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_186_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_187_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_188_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_189_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_190_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_192_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_193_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_194_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_195_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_196_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_198_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_199_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_200_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_201_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_202_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_203_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_204_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_205_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_206_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_207_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_208_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_209_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_20_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_211_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_212_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_213_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_214_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_215_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_216_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_217_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_218_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_21_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_220_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_221_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_222_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_223_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_224_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_225_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_227_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_229_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_22_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_230_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_231_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_232_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_233_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_234_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_235_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_236_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_237_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_238_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_239_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_23_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_240_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_241_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_243_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_244_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_245_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_246_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_247_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_248_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_24_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_251_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_252_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_253_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_254_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_255_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_256_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_257_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_258_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_259_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_25_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_260_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_261_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_262_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_263_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_264_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_265_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_266_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_268_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_269_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_26_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_270_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_271_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_273_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_274_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_275_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_276_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_277_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_278_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_279_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_27_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_280_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_281_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_282_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_283_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_284_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_285_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_287_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_288_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_289_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_28_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_290_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_291_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_292_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_293_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_294_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_295_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_296_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_297_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_298_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_299_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_29_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_301_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_302_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_303_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_304_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_305_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_307_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_308_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_309_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_30_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_310_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_312_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_313_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_314_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_316_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_317_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_318_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_319_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_31_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_320_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_321_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_322_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_323_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_325_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_326_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_327_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_328_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_329_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_32_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_330_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_331_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_332_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_333_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_334_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_335_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_336_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_337_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_338_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_339_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_33_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_340_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_342_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_343_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_344_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_345_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_346_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_347_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_348_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_349_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_350_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_351_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_352_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_353_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_354_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_355_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_356_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_357_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_35_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_360_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_361_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_362_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_363_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_364_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_365_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_366_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_367_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_369_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_36_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_370_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_371_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_372_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_373_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_374_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_375_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_376_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_377_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_378_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_379_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_37_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_380_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_381_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_383_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_384_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_385_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_386_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_387_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_388_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_389_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_38_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_390_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_391_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_392_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_393_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_395_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_396_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_397_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_398_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_399_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_39_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_3_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_400_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_401_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_402_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_403_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_404_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_405_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_406_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_407_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_409_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_40_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_410_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_411_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_412_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_413_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_414_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_415_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_416_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_417_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_418_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_419_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_41_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_420_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_421_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_422_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_424_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_425_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_426_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_427_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_428_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_429_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_42_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_430_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_431_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_432_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_433_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_434_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_435_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_437_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_438_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_439_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_43_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_440_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_441_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_442_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_443_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_444_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_445_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_446_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_447_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_448_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_449_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_44_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_451_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_452_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_453_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_455_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_456_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_457_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_458_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_45_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_460_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_461_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_462_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_463_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_464_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_465_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_466_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_467_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_468_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_469_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_46_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_470_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_471_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_472_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_473_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_475_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_476_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_477_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_478_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_479_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_47_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_480_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_481_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_482_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_483_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_484_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_485_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_486_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_487_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_488_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_489_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_48_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_490_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_491_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_493_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_494_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_495_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_497_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_498_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_499_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_49_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_500_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_501_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_502_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_503_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_504_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_507_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_508_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_509_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_50_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_510_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_511_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_512_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_513_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_514_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_515_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_516_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_517_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_51_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_520_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_521_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_523_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_524_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_525_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_526_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_52_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_530_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_532_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_533_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_534_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_535_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_537_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_538_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_539_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_53_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_540_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_541_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_542_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_543_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_545_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_546_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_547_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_548_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_549_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_54_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_550_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_551_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_553_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_554_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_555_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_556_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_557_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_558_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_559_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_55_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_560_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_561_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_562_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_563_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_564_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_565_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_566_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_567_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_568_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_569_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_56_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_570_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_573_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_574_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_575_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_576_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_577_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_578_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_579_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_57_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_580_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_583_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_584_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_585_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_586_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_587_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_588_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_589_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_58_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_590_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_591_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_592_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_593_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_594_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_595_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_596_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_597_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_598_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_599_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_59_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_600_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_601_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_602_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_603_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_604_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_605_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_606_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_607_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_608_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_609_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_60_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_610_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_611_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_612_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_613_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_614_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_615_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_616_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_617_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_618_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_619_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_61_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_620_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_621_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_622_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_623_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_624_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_625_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_626_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_627_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_628_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_629_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_62_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_630_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_631_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_632_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_633_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_634_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_635_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_636_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_637_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_638_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_639_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_63_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_640_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_641_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_642_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_643_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_644_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_645_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_646_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_647_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_648_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_649_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_64_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_650_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_651_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_652_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_653_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_654_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_655_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_656_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_657_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_65_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_660_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_663_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_664_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_665_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_666_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_668_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_669_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_66_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_670_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_673_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_674_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_675_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_676_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_677_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_678_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_679_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_67_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_680_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_681_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_682_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_683_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_684_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_686_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_687_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_688_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_689_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_68_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_690_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_691_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_692_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_693_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_694_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_695_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_696_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_697_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_698_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_699_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_69_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_700_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_701_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_702_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_703_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_704_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_705_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_706_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_707_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_708_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_709_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_70_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_710_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_713_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_714_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_715_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_716_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_718_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_720_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_721_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_722_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_724_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_725_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_726_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_727_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_729_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_72_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_730_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_731_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_732_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_733_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_734_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_735_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_736_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_737_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_738_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_739_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_73_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_740_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_741_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_742_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_743_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_744_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_745_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_746_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_747_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_74_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_752_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_753_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_754_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_755_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_756_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_757_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_758_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_759_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_75_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_760_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_761_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_762_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_763_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_764_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_765_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_766_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_767_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_768_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_769_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_76_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_770_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_771_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_772_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_773_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_776_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_777_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_778_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_779_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_77_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_780_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_781_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_782_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_783_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_784_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_785_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_786_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_787_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_788_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_789_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_78_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_790_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_791_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_792_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_794_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_795_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_796_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_797_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_798_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_799_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_79_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_7_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_800_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_801_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_802_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_803_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_804_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_805_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_807_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_808_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_809_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_810_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_811_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_812_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_813_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_814_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_815_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_816_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_817_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_818_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_819_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_81_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_820_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_821_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_822_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_824_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_825_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_826_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_827_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_828_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_829_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_82_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_830_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_831_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_832_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_833_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_835_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_836_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_837_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_838_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_839_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_83_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_840_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_841_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_842_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_843_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_844_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_845_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_846_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_848_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_849_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_84_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_850_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_851_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_852_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_853_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_855_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_856_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_857_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_858_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_859_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_860_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_861_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_862_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_863_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_864_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_865_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_866_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_867_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_868_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_869_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_86_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_870_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_871_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_872_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_873_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_874_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_875_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_876_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_877_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_878_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_879_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_87_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_880_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_881_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_882_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_883_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_885_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_886_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_887_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_888_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_889_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_88_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_890_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_891_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_892_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_893_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_894_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_895_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_896_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_897_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_898_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_899_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_89_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_900_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_901_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_902_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_903_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_904_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_905_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_906_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_907_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_908_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_909_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_90_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_910_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_911_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_912_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_913_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_914_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_915_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_916_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_918_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_919_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_920_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_922_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_923_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_924_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_925_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_926_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_927_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_929_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_92_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_930_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_931_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_932_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_933_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_934_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_935_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_936_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_937_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_938_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_939_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_93_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_940_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_941_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_942_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_943_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_944_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_945_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_947_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_948_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_949_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_94_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_950_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_951_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_952_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_953_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_954_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_955_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_956_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_957_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_958_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_959_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_95_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_960_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_961_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_962_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_963_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_964_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_965_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_966_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_967_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_968_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_969_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_96_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_970_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_971_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_972_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_973_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_974_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_975_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_976_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_977_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_978_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_979_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_97_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_980_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_981_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_982_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_983_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_984_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_985_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_986_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_987_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_988_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_98_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_990_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_991_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_992_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_993_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_994_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_995_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_996_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_997_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_998_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_999_n_0\ : STD_LOGIC;
  signal \snake_2_size[5]_i_99_n_0\ : STD_LOGIC;
  signal snake_2_x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \snake_2_x[0][0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \snake_2_x[0][0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \snake_2_x[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \snake_2_x[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \snake_2_x[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \snake_2_x[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \snake_2_x[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \snake_2_x[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \snake_2_x[0][7]_i_5_n_0\ : STD_LOGIC;
  signal snake_2_x_1 : STD_LOGIC;
  signal \^snake_2_x_reg[0][0]_rep_0\ : STD_LOGIC;
  signal \^snake_2_x_reg[0][0]_rep__0_0\ : STD_LOGIC;
  signal \^snake_2_x_reg[0][1]_rep_0\ : STD_LOGIC;
  signal \^snake_2_x_reg[0][2]_rep_0\ : STD_LOGIC;
  signal \snake_2_x_reg[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \snake_2_x_reg[0][4]_i_1_n_1\ : STD_LOGIC;
  signal \snake_2_x_reg[0][4]_i_1_n_2\ : STD_LOGIC;
  signal \snake_2_x_reg[0][4]_i_1_n_3\ : STD_LOGIC;
  signal \^snake_2_x_reg[0][4]_rep_0\ : STD_LOGIC;
  signal \^snake_2_x_reg[0][6]_rep_1\ : STD_LOGIC;
  signal \^snake_2_x_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \snake_2_x_reg[0][7]_i_2_n_2\ : STD_LOGIC;
  signal \snake_2_x_reg[0][7]_i_2_n_3\ : STD_LOGIC;
  signal \^snake_2_x_reg[10][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[11][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[12][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[13][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[14][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[15][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[16][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[17][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[18][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[19][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[20][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[21][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[22][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[23][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[24][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[25][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[26][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[27][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[28][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[29][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[2][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[30][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[31][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[32][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[33][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[34][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[35][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[36][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[37][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[38][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[39][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[3][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[40][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[41][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[42][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[43][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[44][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[45][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[46][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[47][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[48][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[49][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[4][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[50][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[51][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[52][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[53][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[54][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[55][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[56][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[57][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[58][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[59][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[5][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[60][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[61][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[62][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[6][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[7][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[8][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_x_reg[9][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal snake_2_y : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \snake_2_y[0][0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \snake_2_y[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \snake_2_y[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \snake_2_y[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \snake_2_y[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \snake_2_y[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \snake_2_y[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \snake_2_y[0][6]_i_4_n_0\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][0]_rep_0\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][1]_rep_0\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][1]_rep__0_0\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][2]_rep_0\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][2]_rep_1\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][2]_rep_2\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][2]_rep_3\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][3]_rep_0\ : STD_LOGIC;
  signal \snake_2_y_reg[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \snake_2_y_reg[0][4]_i_1_n_1\ : STD_LOGIC;
  signal \snake_2_y_reg[0][4]_i_1_n_2\ : STD_LOGIC;
  signal \snake_2_y_reg[0][4]_i_1_n_3\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][4]_rep_0\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][5]_rep_0\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \snake_2_y_reg[0][6]_i_2_n_3\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][6]_rep_1\ : STD_LOGIC;
  signal \^snake_2_y_reg[0][6]_rep_3\ : STD_LOGIC;
  signal \^snake_2_y_reg[10][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[11][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[12][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[13][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[14][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[15][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[16][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[17][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[18][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[19][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[1][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[20][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[21][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[22][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[23][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[24][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[25][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[26][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[27][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[28][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[29][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[2][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[30][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[31][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[32][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[33][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[34][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[35][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[36][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[37][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[38][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[39][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[3][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[40][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[41][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[42][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[43][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[44][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[45][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[46][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[47][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[48][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[49][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[4][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[50][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[51][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[52][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[53][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[54][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[55][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[56][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[57][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[58][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[59][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[5][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[60][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[61][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[62][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[6][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[7][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[8][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_y_reg[9][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \snake_collision/snake_1_dead7_out\ : STD_LOGIC;
  signal \snake_collision/snake_2_dead0_out\ : STD_LOGIC;
  signal \snake_collision/snake_2_dead2_out\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_14_n_0\ : STD_LOGIC;
  signal \NLW_snake_1_x_reg[0][7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_snake_1_x_reg[0][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_snake_1_y_reg[0][6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_snake_1_y_reg[0][6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_snake_2_x_reg[0][7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_snake_2_x_reg[0][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_snake_2_y_reg[0][6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_snake_2_y_reg[0][6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of food_valid_1_i_20 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of food_valid_1_i_39 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of food_valid_1_i_72 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of food_valid_1_i_74 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of snake_1_dead_i_10 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of snake_1_dead_i_12 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of snake_1_dead_i_13 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of snake_1_dead_i_14 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of snake_1_dead_i_3 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of snake_1_dead_i_5 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of snake_1_dead_i_7 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of snake_1_dead_i_9 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_1100\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_1175\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_507\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \snake_1_size[5]_i_951\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \snake_1_x[0][0]_i_1\ : label is "soft_lutpair1";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][0]\ : label is "snake_1_x_reg[0][0]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][0]_rep\ : label is "snake_1_x_reg[0][0]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][1]\ : label is "snake_1_x_reg[0][1]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][1]_rep\ : label is "snake_1_x_reg[0][1]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][2]\ : label is "snake_1_x_reg[0][2]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][2]_rep\ : label is "snake_1_x_reg[0][2]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][3]\ : label is "snake_1_x_reg[0][3]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][3]_rep\ : label is "snake_1_x_reg[0][3]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][4]\ : label is "snake_1_x_reg[0][4]";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \snake_1_x_reg[0][4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][4]_rep\ : label is "snake_1_x_reg[0][4]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][5]\ : label is "snake_1_x_reg[0][5]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][5]_rep\ : label is "snake_1_x_reg[0][5]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][6]\ : label is "snake_1_x_reg[0][6]";
  attribute ORIG_CELL_NAME of \snake_1_x_reg[0][6]_rep\ : label is "snake_1_x_reg[0][6]";
  attribute METHODOLOGY_DRC_VIOS of \snake_1_x_reg[0][7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \snake_1_y[0][0]_i_1\ : label is "soft_lutpair2";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][0]\ : label is "snake_1_y_reg[0][0]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][0]_rep\ : label is "snake_1_y_reg[0][0]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][1]\ : label is "snake_1_y_reg[0][1]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][1]_rep\ : label is "snake_1_y_reg[0][1]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][2]\ : label is "snake_1_y_reg[0][2]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][2]_rep\ : label is "snake_1_y_reg[0][2]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][3]\ : label is "snake_1_y_reg[0][3]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][3]_rep\ : label is "snake_1_y_reg[0][3]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][4]\ : label is "snake_1_y_reg[0][4]";
  attribute METHODOLOGY_DRC_VIOS of \snake_1_y_reg[0][4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][4]_rep\ : label is "snake_1_y_reg[0][4]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][5]\ : label is "snake_1_y_reg[0][5]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][5]_rep\ : label is "snake_1_y_reg[0][5]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][6]\ : label is "snake_1_y_reg[0][6]";
  attribute METHODOLOGY_DRC_VIOS of \snake_1_y_reg[0][6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][6]_rep\ : label is "snake_1_y_reg[0][6]";
  attribute ORIG_CELL_NAME of \snake_1_y_reg[0][6]_rep__0\ : label is "snake_1_y_reg[0][6]";
  attribute SOFT_HLUTNM of snake_2_dead_i_2 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_1088\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_1224\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_1225\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_234\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_24\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_26\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_27\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_439\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_611\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_613\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_63\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_64\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_65\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \snake_2_size[5]_i_879\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \snake_2_x[0][0]_i_1\ : label is "soft_lutpair12";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][0]\ : label is "snake_2_x_reg[0][0]";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][0]_rep\ : label is "snake_2_x_reg[0][0]";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][0]_rep__0\ : label is "snake_2_x_reg[0][0]";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][1]\ : label is "snake_2_x_reg[0][1]";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][1]_rep\ : label is "snake_2_x_reg[0][1]";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][2]\ : label is "snake_2_x_reg[0][2]";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][2]_rep\ : label is "snake_2_x_reg[0][2]";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][4]\ : label is "snake_2_x_reg[0][4]";
  attribute METHODOLOGY_DRC_VIOS of \snake_2_x_reg[0][4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][4]_rep\ : label is "snake_2_x_reg[0][4]";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][6]\ : label is "snake_2_x_reg[0][6]";
  attribute ORIG_CELL_NAME of \snake_2_x_reg[0][6]_rep\ : label is "snake_2_x_reg[0][6]";
  attribute METHODOLOGY_DRC_VIOS of \snake_2_x_reg[0][7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \snake_2_y[0][0]_i_1\ : label is "soft_lutpair3";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][0]\ : label is "snake_2_y_reg[0][0]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][0]_rep\ : label is "snake_2_y_reg[0][0]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][1]\ : label is "snake_2_y_reg[0][1]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][1]_rep\ : label is "snake_2_y_reg[0][1]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][1]_rep__0\ : label is "snake_2_y_reg[0][1]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][2]\ : label is "snake_2_y_reg[0][2]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][2]_rep\ : label is "snake_2_y_reg[0][2]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][3]\ : label is "snake_2_y_reg[0][3]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][3]_rep\ : label is "snake_2_y_reg[0][3]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][4]\ : label is "snake_2_y_reg[0][4]";
  attribute METHODOLOGY_DRC_VIOS of \snake_2_y_reg[0][4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][4]_rep\ : label is "snake_2_y_reg[0][4]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][5]\ : label is "snake_2_y_reg[0][5]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][5]_rep\ : label is "snake_2_y_reg[0][5]";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][6]\ : label is "snake_2_y_reg[0][6]";
  attribute METHODOLOGY_DRC_VIOS of \snake_2_y_reg[0][6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ORIG_CELL_NAME of \snake_2_y_reg[0][6]_rep\ : label is "snake_2_y_reg[0][6]";
  attribute SOFT_HLUTNM of \temp_food_x[22][6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \temp_food_y[0][5]_i_13\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \temp_food_y[1][4]_i_9\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \temp_food_y[22][6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \temp_food_y[24][0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \temp_food_y[24][1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \temp_food_y[24][6]_i_1\ : label is "soft_lutpair6";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  new_food_x1_1_sp_1 <= new_food_x1_1_sn_1;
  new_food_x1_2_sp_1 <= new_food_x1_2_sn_1;
  new_food_x1_4_sp_1 <= new_food_x1_4_sn_1;
  new_food_x1_7_sp_1 <= new_food_x1_7_sn_1;
  new_food_y1_0_sp_1 <= new_food_y1_0_sn_1;
  new_food_y1_1_sp_1 <= new_food_y1_1_sn_1;
  \snake_1_x_reg[0][0]_rep_0\ <= \^snake_1_x_reg[0][0]_rep_0\;
  \snake_1_x_reg[0][1]_rep_0\ <= \^snake_1_x_reg[0][1]_rep_0\;
  \snake_1_x_reg[0][2]_rep_1\ <= \^snake_1_x_reg[0][2]_rep_1\;
  \snake_1_x_reg[0][3]_rep_0\ <= \^snake_1_x_reg[0][3]_rep_0\;
  \snake_1_x_reg[0][4]_rep_0\ <= \^snake_1_x_reg[0][4]_rep_0\;
  \snake_1_x_reg[0][5]_rep_0\ <= \^snake_1_x_reg[0][5]_rep_0\;
  \snake_1_x_reg[0][6]_rep_0\ <= \^snake_1_x_reg[0][6]_rep_0\;
  \snake_1_x_reg[10][7]_0\(7 downto 0) <= \^snake_1_x_reg[10][7]_0\(7 downto 0);
  \snake_1_x_reg[11][7]_0\(7 downto 0) <= \^snake_1_x_reg[11][7]_0\(7 downto 0);
  \snake_1_x_reg[12][7]_0\(7 downto 0) <= \^snake_1_x_reg[12][7]_0\(7 downto 0);
  \snake_1_x_reg[13][7]_0\(7 downto 0) <= \^snake_1_x_reg[13][7]_0\(7 downto 0);
  \snake_1_x_reg[14][7]_0\(7 downto 0) <= \^snake_1_x_reg[14][7]_0\(7 downto 0);
  \snake_1_x_reg[15][7]_0\(7 downto 0) <= \^snake_1_x_reg[15][7]_0\(7 downto 0);
  \snake_1_x_reg[16][7]_0\(7 downto 0) <= \^snake_1_x_reg[16][7]_0\(7 downto 0);
  \snake_1_x_reg[17][7]_0\(7 downto 0) <= \^snake_1_x_reg[17][7]_0\(7 downto 0);
  \snake_1_x_reg[18][7]_0\(7 downto 0) <= \^snake_1_x_reg[18][7]_0\(7 downto 0);
  \snake_1_x_reg[19][7]_0\(7 downto 0) <= \^snake_1_x_reg[19][7]_0\(7 downto 0);
  \snake_1_x_reg[1][7]_0\(7 downto 0) <= \^snake_1_x_reg[1][7]_0\(7 downto 0);
  \snake_1_x_reg[20][7]_0\(7 downto 0) <= \^snake_1_x_reg[20][7]_0\(7 downto 0);
  \snake_1_x_reg[21][7]_0\(7 downto 0) <= \^snake_1_x_reg[21][7]_0\(7 downto 0);
  \snake_1_x_reg[22][7]_0\(7 downto 0) <= \^snake_1_x_reg[22][7]_0\(7 downto 0);
  \snake_1_x_reg[23][7]_0\(7 downto 0) <= \^snake_1_x_reg[23][7]_0\(7 downto 0);
  \snake_1_x_reg[24][7]_0\(7 downto 0) <= \^snake_1_x_reg[24][7]_0\(7 downto 0);
  \snake_1_x_reg[25][7]_0\(7 downto 0) <= \^snake_1_x_reg[25][7]_0\(7 downto 0);
  \snake_1_x_reg[26][7]_0\(7 downto 0) <= \^snake_1_x_reg[26][7]_0\(7 downto 0);
  \snake_1_x_reg[27][7]_0\(7 downto 0) <= \^snake_1_x_reg[27][7]_0\(7 downto 0);
  \snake_1_x_reg[28][7]_0\(7 downto 0) <= \^snake_1_x_reg[28][7]_0\(7 downto 0);
  \snake_1_x_reg[29][7]_0\(7 downto 0) <= \^snake_1_x_reg[29][7]_0\(7 downto 0);
  \snake_1_x_reg[2][7]_0\(7 downto 0) <= \^snake_1_x_reg[2][7]_0\(7 downto 0);
  \snake_1_x_reg[30][7]_0\(7 downto 0) <= \^snake_1_x_reg[30][7]_0\(7 downto 0);
  \snake_1_x_reg[31][7]_0\(7 downto 0) <= \^snake_1_x_reg[31][7]_0\(7 downto 0);
  \snake_1_x_reg[32][7]_0\(7 downto 0) <= \^snake_1_x_reg[32][7]_0\(7 downto 0);
  \snake_1_x_reg[33][7]_0\(7 downto 0) <= \^snake_1_x_reg[33][7]_0\(7 downto 0);
  \snake_1_x_reg[34][7]_0\(7 downto 0) <= \^snake_1_x_reg[34][7]_0\(7 downto 0);
  \snake_1_x_reg[35][7]_0\(7 downto 0) <= \^snake_1_x_reg[35][7]_0\(7 downto 0);
  \snake_1_x_reg[36][7]_0\(7 downto 0) <= \^snake_1_x_reg[36][7]_0\(7 downto 0);
  \snake_1_x_reg[37][7]_0\(7 downto 0) <= \^snake_1_x_reg[37][7]_0\(7 downto 0);
  \snake_1_x_reg[38][7]_0\(7 downto 0) <= \^snake_1_x_reg[38][7]_0\(7 downto 0);
  \snake_1_x_reg[39][7]_0\(7 downto 0) <= \^snake_1_x_reg[39][7]_0\(7 downto 0);
  \snake_1_x_reg[3][7]_0\(7 downto 0) <= \^snake_1_x_reg[3][7]_0\(7 downto 0);
  \snake_1_x_reg[40][7]_0\(7 downto 0) <= \^snake_1_x_reg[40][7]_0\(7 downto 0);
  \snake_1_x_reg[41][7]_0\(7 downto 0) <= \^snake_1_x_reg[41][7]_0\(7 downto 0);
  \snake_1_x_reg[42][7]_0\(7 downto 0) <= \^snake_1_x_reg[42][7]_0\(7 downto 0);
  \snake_1_x_reg[43][7]_0\(7 downto 0) <= \^snake_1_x_reg[43][7]_0\(7 downto 0);
  \snake_1_x_reg[44][7]_0\(7 downto 0) <= \^snake_1_x_reg[44][7]_0\(7 downto 0);
  \snake_1_x_reg[45][7]_0\(7 downto 0) <= \^snake_1_x_reg[45][7]_0\(7 downto 0);
  \snake_1_x_reg[46][7]_0\(7 downto 0) <= \^snake_1_x_reg[46][7]_0\(7 downto 0);
  \snake_1_x_reg[47][7]_0\(7 downto 0) <= \^snake_1_x_reg[47][7]_0\(7 downto 0);
  \snake_1_x_reg[48][7]_0\(7 downto 0) <= \^snake_1_x_reg[48][7]_0\(7 downto 0);
  \snake_1_x_reg[49][7]_0\(7 downto 0) <= \^snake_1_x_reg[49][7]_0\(7 downto 0);
  \snake_1_x_reg[4][7]_0\(7 downto 0) <= \^snake_1_x_reg[4][7]_0\(7 downto 0);
  \snake_1_x_reg[50][7]_0\(7 downto 0) <= \^snake_1_x_reg[50][7]_0\(7 downto 0);
  \snake_1_x_reg[51][7]_0\(7 downto 0) <= \^snake_1_x_reg[51][7]_0\(7 downto 0);
  \snake_1_x_reg[52][7]_0\(7 downto 0) <= \^snake_1_x_reg[52][7]_0\(7 downto 0);
  \snake_1_x_reg[53][7]_0\(7 downto 0) <= \^snake_1_x_reg[53][7]_0\(7 downto 0);
  \snake_1_x_reg[54][7]_0\(7 downto 0) <= \^snake_1_x_reg[54][7]_0\(7 downto 0);
  \snake_1_x_reg[55][7]_0\(7 downto 0) <= \^snake_1_x_reg[55][7]_0\(7 downto 0);
  \snake_1_x_reg[56][7]_0\(7 downto 0) <= \^snake_1_x_reg[56][7]_0\(7 downto 0);
  \snake_1_x_reg[57][7]_0\(7 downto 0) <= \^snake_1_x_reg[57][7]_0\(7 downto 0);
  \snake_1_x_reg[58][7]_0\(7 downto 0) <= \^snake_1_x_reg[58][7]_0\(7 downto 0);
  \snake_1_x_reg[59][7]_0\(7 downto 0) <= \^snake_1_x_reg[59][7]_0\(7 downto 0);
  \snake_1_x_reg[5][7]_0\(7 downto 0) <= \^snake_1_x_reg[5][7]_0\(7 downto 0);
  \snake_1_x_reg[60][7]_0\(7 downto 0) <= \^snake_1_x_reg[60][7]_0\(7 downto 0);
  \snake_1_x_reg[61][7]_0\(7 downto 0) <= \^snake_1_x_reg[61][7]_0\(7 downto 0);
  \snake_1_x_reg[62][7]_0\(7 downto 0) <= \^snake_1_x_reg[62][7]_0\(7 downto 0);
  \snake_1_x_reg[6][7]_0\(7 downto 0) <= \^snake_1_x_reg[6][7]_0\(7 downto 0);
  \snake_1_x_reg[7][7]_0\(7 downto 0) <= \^snake_1_x_reg[7][7]_0\(7 downto 0);
  \snake_1_x_reg[8][7]_0\(7 downto 0) <= \^snake_1_x_reg[8][7]_0\(7 downto 0);
  \snake_1_x_reg[9][7]_0\(7 downto 0) <= \^snake_1_x_reg[9][7]_0\(7 downto 0);
  \snake_1_y_reg[0][0]_rep_0\ <= \^snake_1_y_reg[0][0]_rep_0\;
  \snake_1_y_reg[0][1]_rep_0\ <= \^snake_1_y_reg[0][1]_rep_0\;
  \snake_1_y_reg[0][2]_0\ <= \^snake_1_y_reg[0][2]_0\;
  \snake_1_y_reg[0][2]_1\ <= \^snake_1_y_reg[0][2]_1\;
  \snake_1_y_reg[0][2]_rep_0\ <= \^snake_1_y_reg[0][2]_rep_0\;
  \snake_1_y_reg[0][3]_rep_0\ <= \^snake_1_y_reg[0][3]_rep_0\;
  \snake_1_y_reg[0][4]_rep_0\ <= \^snake_1_y_reg[0][4]_rep_0\;
  \snake_1_y_reg[0][5]_rep_1\ <= \^snake_1_y_reg[0][5]_rep_1\;
  \snake_1_y_reg[0][6]_0\(6 downto 0) <= \^snake_1_y_reg[0][6]_0\(6 downto 0);
  \snake_1_y_reg[0][6]_rep_0\ <= \^snake_1_y_reg[0][6]_rep_0\;
  \snake_1_y_reg[0][6]_rep__0_0\ <= \^snake_1_y_reg[0][6]_rep__0_0\;
  \snake_1_y_reg[10][6]_0\(6 downto 0) <= \^snake_1_y_reg[10][6]_0\(6 downto 0);
  \snake_1_y_reg[11][6]_0\(6 downto 0) <= \^snake_1_y_reg[11][6]_0\(6 downto 0);
  \snake_1_y_reg[12][6]_0\(6 downto 0) <= \^snake_1_y_reg[12][6]_0\(6 downto 0);
  \snake_1_y_reg[13][6]_0\(6 downto 0) <= \^snake_1_y_reg[13][6]_0\(6 downto 0);
  \snake_1_y_reg[14][6]_0\(6 downto 0) <= \^snake_1_y_reg[14][6]_0\(6 downto 0);
  \snake_1_y_reg[15][6]_0\(6 downto 0) <= \^snake_1_y_reg[15][6]_0\(6 downto 0);
  \snake_1_y_reg[16][6]_0\(6 downto 0) <= \^snake_1_y_reg[16][6]_0\(6 downto 0);
  \snake_1_y_reg[17][6]_0\(6 downto 0) <= \^snake_1_y_reg[17][6]_0\(6 downto 0);
  \snake_1_y_reg[18][6]_0\(6 downto 0) <= \^snake_1_y_reg[18][6]_0\(6 downto 0);
  \snake_1_y_reg[19][6]_0\(6 downto 0) <= \^snake_1_y_reg[19][6]_0\(6 downto 0);
  \snake_1_y_reg[1][6]_0\(6 downto 0) <= \^snake_1_y_reg[1][6]_0\(6 downto 0);
  \snake_1_y_reg[20][6]_0\(6 downto 0) <= \^snake_1_y_reg[20][6]_0\(6 downto 0);
  \snake_1_y_reg[21][6]_0\(6 downto 0) <= \^snake_1_y_reg[21][6]_0\(6 downto 0);
  \snake_1_y_reg[22][6]_0\(6 downto 0) <= \^snake_1_y_reg[22][6]_0\(6 downto 0);
  \snake_1_y_reg[23][6]_0\(6 downto 0) <= \^snake_1_y_reg[23][6]_0\(6 downto 0);
  \snake_1_y_reg[24][6]_0\(6 downto 0) <= \^snake_1_y_reg[24][6]_0\(6 downto 0);
  \snake_1_y_reg[25][6]_0\(6 downto 0) <= \^snake_1_y_reg[25][6]_0\(6 downto 0);
  \snake_1_y_reg[26][6]_0\(6 downto 0) <= \^snake_1_y_reg[26][6]_0\(6 downto 0);
  \snake_1_y_reg[27][6]_0\(6 downto 0) <= \^snake_1_y_reg[27][6]_0\(6 downto 0);
  \snake_1_y_reg[28][6]_0\(6 downto 0) <= \^snake_1_y_reg[28][6]_0\(6 downto 0);
  \snake_1_y_reg[29][6]_0\(6 downto 0) <= \^snake_1_y_reg[29][6]_0\(6 downto 0);
  \snake_1_y_reg[2][6]_0\(6 downto 0) <= \^snake_1_y_reg[2][6]_0\(6 downto 0);
  \snake_1_y_reg[30][6]_0\(6 downto 0) <= \^snake_1_y_reg[30][6]_0\(6 downto 0);
  \snake_1_y_reg[31][6]_0\(6 downto 0) <= \^snake_1_y_reg[31][6]_0\(6 downto 0);
  \snake_1_y_reg[32][6]_0\(6 downto 0) <= \^snake_1_y_reg[32][6]_0\(6 downto 0);
  \snake_1_y_reg[33][6]_0\(6 downto 0) <= \^snake_1_y_reg[33][6]_0\(6 downto 0);
  \snake_1_y_reg[34][6]_0\(6 downto 0) <= \^snake_1_y_reg[34][6]_0\(6 downto 0);
  \snake_1_y_reg[35][6]_0\(6 downto 0) <= \^snake_1_y_reg[35][6]_0\(6 downto 0);
  \snake_1_y_reg[36][6]_0\(6 downto 0) <= \^snake_1_y_reg[36][6]_0\(6 downto 0);
  \snake_1_y_reg[37][6]_0\(6 downto 0) <= \^snake_1_y_reg[37][6]_0\(6 downto 0);
  \snake_1_y_reg[38][6]_0\(6 downto 0) <= \^snake_1_y_reg[38][6]_0\(6 downto 0);
  \snake_1_y_reg[39][6]_0\(6 downto 0) <= \^snake_1_y_reg[39][6]_0\(6 downto 0);
  \snake_1_y_reg[3][6]_0\(6 downto 0) <= \^snake_1_y_reg[3][6]_0\(6 downto 0);
  \snake_1_y_reg[40][6]_0\(6 downto 0) <= \^snake_1_y_reg[40][6]_0\(6 downto 0);
  \snake_1_y_reg[41][6]_0\(6 downto 0) <= \^snake_1_y_reg[41][6]_0\(6 downto 0);
  \snake_1_y_reg[42][6]_0\(6 downto 0) <= \^snake_1_y_reg[42][6]_0\(6 downto 0);
  \snake_1_y_reg[43][6]_0\(6 downto 0) <= \^snake_1_y_reg[43][6]_0\(6 downto 0);
  \snake_1_y_reg[44][6]_0\(6 downto 0) <= \^snake_1_y_reg[44][6]_0\(6 downto 0);
  \snake_1_y_reg[45][6]_0\(6 downto 0) <= \^snake_1_y_reg[45][6]_0\(6 downto 0);
  \snake_1_y_reg[46][6]_0\(6 downto 0) <= \^snake_1_y_reg[46][6]_0\(6 downto 0);
  \snake_1_y_reg[47][6]_0\(6 downto 0) <= \^snake_1_y_reg[47][6]_0\(6 downto 0);
  \snake_1_y_reg[48][6]_0\(6 downto 0) <= \^snake_1_y_reg[48][6]_0\(6 downto 0);
  \snake_1_y_reg[49][6]_0\(6 downto 0) <= \^snake_1_y_reg[49][6]_0\(6 downto 0);
  \snake_1_y_reg[4][6]_0\(6 downto 0) <= \^snake_1_y_reg[4][6]_0\(6 downto 0);
  \snake_1_y_reg[50][6]_0\(6 downto 0) <= \^snake_1_y_reg[50][6]_0\(6 downto 0);
  \snake_1_y_reg[51][6]_0\(6 downto 0) <= \^snake_1_y_reg[51][6]_0\(6 downto 0);
  \snake_1_y_reg[52][6]_0\(6 downto 0) <= \^snake_1_y_reg[52][6]_0\(6 downto 0);
  \snake_1_y_reg[53][6]_1\(6 downto 0) <= \^snake_1_y_reg[53][6]_1\(6 downto 0);
  \snake_1_y_reg[54][6]_0\(6 downto 0) <= \^snake_1_y_reg[54][6]_0\(6 downto 0);
  \snake_1_y_reg[55][6]_0\(6 downto 0) <= \^snake_1_y_reg[55][6]_0\(6 downto 0);
  \snake_1_y_reg[56][6]_0\(6 downto 0) <= \^snake_1_y_reg[56][6]_0\(6 downto 0);
  \snake_1_y_reg[57][6]_0\(6 downto 0) <= \^snake_1_y_reg[57][6]_0\(6 downto 0);
  \snake_1_y_reg[58][6]_0\(6 downto 0) <= \^snake_1_y_reg[58][6]_0\(6 downto 0);
  \snake_1_y_reg[59][6]_0\(6 downto 0) <= \^snake_1_y_reg[59][6]_0\(6 downto 0);
  \snake_1_y_reg[5][6]_0\(6 downto 0) <= \^snake_1_y_reg[5][6]_0\(6 downto 0);
  \snake_1_y_reg[60][6]_0\(6 downto 0) <= \^snake_1_y_reg[60][6]_0\(6 downto 0);
  \snake_1_y_reg[61][6]_0\(6 downto 0) <= \^snake_1_y_reg[61][6]_0\(6 downto 0);
  \snake_1_y_reg[62][6]_0\ <= \^snake_1_y_reg[62][6]_0\;
  \snake_1_y_reg[62][6]_1\(6 downto 0) <= \^snake_1_y_reg[62][6]_1\(6 downto 0);
  \snake_1_y_reg[6][6]_0\(6 downto 0) <= \^snake_1_y_reg[6][6]_0\(6 downto 0);
  \snake_1_y_reg[7][6]_0\(6 downto 0) <= \^snake_1_y_reg[7][6]_0\(6 downto 0);
  \snake_1_y_reg[8][6]_0\(6 downto 0) <= \^snake_1_y_reg[8][6]_0\(6 downto 0);
  \snake_1_y_reg[9][6]_0\(6 downto 0) <= \^snake_1_y_reg[9][6]_0\(6 downto 0);
  \snake_2_x_reg[0][0]_rep_0\ <= \^snake_2_x_reg[0][0]_rep_0\;
  \snake_2_x_reg[0][0]_rep__0_0\ <= \^snake_2_x_reg[0][0]_rep__0_0\;
  \snake_2_x_reg[0][1]_rep_0\ <= \^snake_2_x_reg[0][1]_rep_0\;
  \snake_2_x_reg[0][2]_rep_0\ <= \^snake_2_x_reg[0][2]_rep_0\;
  \snake_2_x_reg[0][4]_rep_0\ <= \^snake_2_x_reg[0][4]_rep_0\;
  \snake_2_x_reg[0][6]_rep_1\ <= \^snake_2_x_reg[0][6]_rep_1\;
  \snake_2_x_reg[0][7]_0\(7 downto 0) <= \^snake_2_x_reg[0][7]_0\(7 downto 0);
  \snake_2_x_reg[10][7]_0\(7 downto 0) <= \^snake_2_x_reg[10][7]_0\(7 downto 0);
  \snake_2_x_reg[11][7]_0\(7 downto 0) <= \^snake_2_x_reg[11][7]_0\(7 downto 0);
  \snake_2_x_reg[12][7]_0\(7 downto 0) <= \^snake_2_x_reg[12][7]_0\(7 downto 0);
  \snake_2_x_reg[13][7]_0\(7 downto 0) <= \^snake_2_x_reg[13][7]_0\(7 downto 0);
  \snake_2_x_reg[14][7]_0\(7 downto 0) <= \^snake_2_x_reg[14][7]_0\(7 downto 0);
  \snake_2_x_reg[15][7]_0\(7 downto 0) <= \^snake_2_x_reg[15][7]_0\(7 downto 0);
  \snake_2_x_reg[16][7]_0\(7 downto 0) <= \^snake_2_x_reg[16][7]_0\(7 downto 0);
  \snake_2_x_reg[17][7]_0\(7 downto 0) <= \^snake_2_x_reg[17][7]_0\(7 downto 0);
  \snake_2_x_reg[18][7]_0\(7 downto 0) <= \^snake_2_x_reg[18][7]_0\(7 downto 0);
  \snake_2_x_reg[19][7]_0\(7 downto 0) <= \^snake_2_x_reg[19][7]_0\(7 downto 0);
  \snake_2_x_reg[1][7]_0\(7 downto 0) <= \^snake_2_x_reg[1][7]_0\(7 downto 0);
  \snake_2_x_reg[20][7]_0\(7 downto 0) <= \^snake_2_x_reg[20][7]_0\(7 downto 0);
  \snake_2_x_reg[21][7]_0\(7 downto 0) <= \^snake_2_x_reg[21][7]_0\(7 downto 0);
  \snake_2_x_reg[22][7]_0\(7 downto 0) <= \^snake_2_x_reg[22][7]_0\(7 downto 0);
  \snake_2_x_reg[23][7]_0\(7 downto 0) <= \^snake_2_x_reg[23][7]_0\(7 downto 0);
  \snake_2_x_reg[24][7]_0\(7 downto 0) <= \^snake_2_x_reg[24][7]_0\(7 downto 0);
  \snake_2_x_reg[25][7]_0\(7 downto 0) <= \^snake_2_x_reg[25][7]_0\(7 downto 0);
  \snake_2_x_reg[26][7]_0\(7 downto 0) <= \^snake_2_x_reg[26][7]_0\(7 downto 0);
  \snake_2_x_reg[27][7]_0\(7 downto 0) <= \^snake_2_x_reg[27][7]_0\(7 downto 0);
  \snake_2_x_reg[28][7]_0\(7 downto 0) <= \^snake_2_x_reg[28][7]_0\(7 downto 0);
  \snake_2_x_reg[29][7]_0\(7 downto 0) <= \^snake_2_x_reg[29][7]_0\(7 downto 0);
  \snake_2_x_reg[2][7]_0\(7 downto 0) <= \^snake_2_x_reg[2][7]_0\(7 downto 0);
  \snake_2_x_reg[30][7]_0\(7 downto 0) <= \^snake_2_x_reg[30][7]_0\(7 downto 0);
  \snake_2_x_reg[31][7]_0\(7 downto 0) <= \^snake_2_x_reg[31][7]_0\(7 downto 0);
  \snake_2_x_reg[32][7]_0\(7 downto 0) <= \^snake_2_x_reg[32][7]_0\(7 downto 0);
  \snake_2_x_reg[33][7]_0\(7 downto 0) <= \^snake_2_x_reg[33][7]_0\(7 downto 0);
  \snake_2_x_reg[34][7]_0\(7 downto 0) <= \^snake_2_x_reg[34][7]_0\(7 downto 0);
  \snake_2_x_reg[35][7]_0\(7 downto 0) <= \^snake_2_x_reg[35][7]_0\(7 downto 0);
  \snake_2_x_reg[36][7]_0\(7 downto 0) <= \^snake_2_x_reg[36][7]_0\(7 downto 0);
  \snake_2_x_reg[37][7]_0\(7 downto 0) <= \^snake_2_x_reg[37][7]_0\(7 downto 0);
  \snake_2_x_reg[38][7]_0\(7 downto 0) <= \^snake_2_x_reg[38][7]_0\(7 downto 0);
  \snake_2_x_reg[39][7]_0\(7 downto 0) <= \^snake_2_x_reg[39][7]_0\(7 downto 0);
  \snake_2_x_reg[3][7]_0\(7 downto 0) <= \^snake_2_x_reg[3][7]_0\(7 downto 0);
  \snake_2_x_reg[40][7]_0\(7 downto 0) <= \^snake_2_x_reg[40][7]_0\(7 downto 0);
  \snake_2_x_reg[41][7]_0\(7 downto 0) <= \^snake_2_x_reg[41][7]_0\(7 downto 0);
  \snake_2_x_reg[42][7]_0\(7 downto 0) <= \^snake_2_x_reg[42][7]_0\(7 downto 0);
  \snake_2_x_reg[43][7]_0\(7 downto 0) <= \^snake_2_x_reg[43][7]_0\(7 downto 0);
  \snake_2_x_reg[44][7]_0\(7 downto 0) <= \^snake_2_x_reg[44][7]_0\(7 downto 0);
  \snake_2_x_reg[45][7]_0\(7 downto 0) <= \^snake_2_x_reg[45][7]_0\(7 downto 0);
  \snake_2_x_reg[46][7]_0\(7 downto 0) <= \^snake_2_x_reg[46][7]_0\(7 downto 0);
  \snake_2_x_reg[47][7]_0\(7 downto 0) <= \^snake_2_x_reg[47][7]_0\(7 downto 0);
  \snake_2_x_reg[48][7]_0\(7 downto 0) <= \^snake_2_x_reg[48][7]_0\(7 downto 0);
  \snake_2_x_reg[49][7]_0\(7 downto 0) <= \^snake_2_x_reg[49][7]_0\(7 downto 0);
  \snake_2_x_reg[4][7]_0\(7 downto 0) <= \^snake_2_x_reg[4][7]_0\(7 downto 0);
  \snake_2_x_reg[50][7]_0\(7 downto 0) <= \^snake_2_x_reg[50][7]_0\(7 downto 0);
  \snake_2_x_reg[51][7]_0\(7 downto 0) <= \^snake_2_x_reg[51][7]_0\(7 downto 0);
  \snake_2_x_reg[52][7]_0\(7 downto 0) <= \^snake_2_x_reg[52][7]_0\(7 downto 0);
  \snake_2_x_reg[53][7]_0\(7 downto 0) <= \^snake_2_x_reg[53][7]_0\(7 downto 0);
  \snake_2_x_reg[54][7]_0\(7 downto 0) <= \^snake_2_x_reg[54][7]_0\(7 downto 0);
  \snake_2_x_reg[55][7]_0\(7 downto 0) <= \^snake_2_x_reg[55][7]_0\(7 downto 0);
  \snake_2_x_reg[56][7]_0\(7 downto 0) <= \^snake_2_x_reg[56][7]_0\(7 downto 0);
  \snake_2_x_reg[57][7]_0\(7 downto 0) <= \^snake_2_x_reg[57][7]_0\(7 downto 0);
  \snake_2_x_reg[58][7]_0\(7 downto 0) <= \^snake_2_x_reg[58][7]_0\(7 downto 0);
  \snake_2_x_reg[59][7]_0\(7 downto 0) <= \^snake_2_x_reg[59][7]_0\(7 downto 0);
  \snake_2_x_reg[5][7]_0\(7 downto 0) <= \^snake_2_x_reg[5][7]_0\(7 downto 0);
  \snake_2_x_reg[60][7]_0\(7 downto 0) <= \^snake_2_x_reg[60][7]_0\(7 downto 0);
  \snake_2_x_reg[61][7]_0\(7 downto 0) <= \^snake_2_x_reg[61][7]_0\(7 downto 0);
  \snake_2_x_reg[62][7]_0\(7 downto 0) <= \^snake_2_x_reg[62][7]_0\(7 downto 0);
  \snake_2_x_reg[6][7]_0\(7 downto 0) <= \^snake_2_x_reg[6][7]_0\(7 downto 0);
  \snake_2_x_reg[7][7]_0\(7 downto 0) <= \^snake_2_x_reg[7][7]_0\(7 downto 0);
  \snake_2_x_reg[8][7]_0\(7 downto 0) <= \^snake_2_x_reg[8][7]_0\(7 downto 0);
  \snake_2_x_reg[9][7]_0\(7 downto 0) <= \^snake_2_x_reg[9][7]_0\(7 downto 0);
  \snake_2_y_reg[0][0]_rep_0\ <= \^snake_2_y_reg[0][0]_rep_0\;
  \snake_2_y_reg[0][1]_rep_0\ <= \^snake_2_y_reg[0][1]_rep_0\;
  \snake_2_y_reg[0][1]_rep__0_0\ <= \^snake_2_y_reg[0][1]_rep__0_0\;
  \snake_2_y_reg[0][2]_rep_0\ <= \^snake_2_y_reg[0][2]_rep_0\;
  \snake_2_y_reg[0][2]_rep_1\ <= \^snake_2_y_reg[0][2]_rep_1\;
  \snake_2_y_reg[0][2]_rep_2\ <= \^snake_2_y_reg[0][2]_rep_2\;
  \snake_2_y_reg[0][2]_rep_3\ <= \^snake_2_y_reg[0][2]_rep_3\;
  \snake_2_y_reg[0][3]_rep_0\ <= \^snake_2_y_reg[0][3]_rep_0\;
  \snake_2_y_reg[0][4]_rep_0\ <= \^snake_2_y_reg[0][4]_rep_0\;
  \snake_2_y_reg[0][5]_rep_0\ <= \^snake_2_y_reg[0][5]_rep_0\;
  \snake_2_y_reg[0][6]_0\(6 downto 0) <= \^snake_2_y_reg[0][6]_0\(6 downto 0);
  \snake_2_y_reg[0][6]_rep_1\ <= \^snake_2_y_reg[0][6]_rep_1\;
  \snake_2_y_reg[0][6]_rep_3\ <= \^snake_2_y_reg[0][6]_rep_3\;
  \snake_2_y_reg[10][6]_0\(6 downto 0) <= \^snake_2_y_reg[10][6]_0\(6 downto 0);
  \snake_2_y_reg[11][6]_0\(6 downto 0) <= \^snake_2_y_reg[11][6]_0\(6 downto 0);
  \snake_2_y_reg[12][6]_0\(6 downto 0) <= \^snake_2_y_reg[12][6]_0\(6 downto 0);
  \snake_2_y_reg[13][6]_0\(6 downto 0) <= \^snake_2_y_reg[13][6]_0\(6 downto 0);
  \snake_2_y_reg[14][6]_0\(6 downto 0) <= \^snake_2_y_reg[14][6]_0\(6 downto 0);
  \snake_2_y_reg[15][6]_0\(6 downto 0) <= \^snake_2_y_reg[15][6]_0\(6 downto 0);
  \snake_2_y_reg[16][6]_0\(6 downto 0) <= \^snake_2_y_reg[16][6]_0\(6 downto 0);
  \snake_2_y_reg[17][6]_0\(6 downto 0) <= \^snake_2_y_reg[17][6]_0\(6 downto 0);
  \snake_2_y_reg[18][6]_0\(6 downto 0) <= \^snake_2_y_reg[18][6]_0\(6 downto 0);
  \snake_2_y_reg[19][6]_0\(6 downto 0) <= \^snake_2_y_reg[19][6]_0\(6 downto 0);
  \snake_2_y_reg[1][6]_0\(6 downto 0) <= \^snake_2_y_reg[1][6]_0\(6 downto 0);
  \snake_2_y_reg[20][6]_0\(6 downto 0) <= \^snake_2_y_reg[20][6]_0\(6 downto 0);
  \snake_2_y_reg[21][6]_0\(6 downto 0) <= \^snake_2_y_reg[21][6]_0\(6 downto 0);
  \snake_2_y_reg[22][6]_0\(6 downto 0) <= \^snake_2_y_reg[22][6]_0\(6 downto 0);
  \snake_2_y_reg[23][6]_0\(6 downto 0) <= \^snake_2_y_reg[23][6]_0\(6 downto 0);
  \snake_2_y_reg[24][6]_0\(6 downto 0) <= \^snake_2_y_reg[24][6]_0\(6 downto 0);
  \snake_2_y_reg[25][6]_0\(6 downto 0) <= \^snake_2_y_reg[25][6]_0\(6 downto 0);
  \snake_2_y_reg[26][6]_0\(6 downto 0) <= \^snake_2_y_reg[26][6]_0\(6 downto 0);
  \snake_2_y_reg[27][6]_0\(6 downto 0) <= \^snake_2_y_reg[27][6]_0\(6 downto 0);
  \snake_2_y_reg[28][6]_0\(6 downto 0) <= \^snake_2_y_reg[28][6]_0\(6 downto 0);
  \snake_2_y_reg[29][6]_0\(6 downto 0) <= \^snake_2_y_reg[29][6]_0\(6 downto 0);
  \snake_2_y_reg[2][6]_0\(6 downto 0) <= \^snake_2_y_reg[2][6]_0\(6 downto 0);
  \snake_2_y_reg[30][6]_0\(6 downto 0) <= \^snake_2_y_reg[30][6]_0\(6 downto 0);
  \snake_2_y_reg[31][6]_0\(6 downto 0) <= \^snake_2_y_reg[31][6]_0\(6 downto 0);
  \snake_2_y_reg[32][6]_0\(6 downto 0) <= \^snake_2_y_reg[32][6]_0\(6 downto 0);
  \snake_2_y_reg[33][6]_0\(6 downto 0) <= \^snake_2_y_reg[33][6]_0\(6 downto 0);
  \snake_2_y_reg[34][6]_0\(6 downto 0) <= \^snake_2_y_reg[34][6]_0\(6 downto 0);
  \snake_2_y_reg[35][6]_0\(6 downto 0) <= \^snake_2_y_reg[35][6]_0\(6 downto 0);
  \snake_2_y_reg[36][6]_0\(6 downto 0) <= \^snake_2_y_reg[36][6]_0\(6 downto 0);
  \snake_2_y_reg[37][6]_0\(6 downto 0) <= \^snake_2_y_reg[37][6]_0\(6 downto 0);
  \snake_2_y_reg[38][6]_0\(6 downto 0) <= \^snake_2_y_reg[38][6]_0\(6 downto 0);
  \snake_2_y_reg[39][6]_0\(6 downto 0) <= \^snake_2_y_reg[39][6]_0\(6 downto 0);
  \snake_2_y_reg[3][6]_0\(6 downto 0) <= \^snake_2_y_reg[3][6]_0\(6 downto 0);
  \snake_2_y_reg[40][6]_0\(6 downto 0) <= \^snake_2_y_reg[40][6]_0\(6 downto 0);
  \snake_2_y_reg[41][6]_0\(6 downto 0) <= \^snake_2_y_reg[41][6]_0\(6 downto 0);
  \snake_2_y_reg[42][6]_0\(6 downto 0) <= \^snake_2_y_reg[42][6]_0\(6 downto 0);
  \snake_2_y_reg[43][6]_0\(6 downto 0) <= \^snake_2_y_reg[43][6]_0\(6 downto 0);
  \snake_2_y_reg[44][6]_0\(6 downto 0) <= \^snake_2_y_reg[44][6]_0\(6 downto 0);
  \snake_2_y_reg[45][6]_0\(6 downto 0) <= \^snake_2_y_reg[45][6]_0\(6 downto 0);
  \snake_2_y_reg[46][6]_0\(6 downto 0) <= \^snake_2_y_reg[46][6]_0\(6 downto 0);
  \snake_2_y_reg[47][6]_0\(6 downto 0) <= \^snake_2_y_reg[47][6]_0\(6 downto 0);
  \snake_2_y_reg[48][6]_0\(6 downto 0) <= \^snake_2_y_reg[48][6]_0\(6 downto 0);
  \snake_2_y_reg[49][6]_0\(6 downto 0) <= \^snake_2_y_reg[49][6]_0\(6 downto 0);
  \snake_2_y_reg[4][6]_0\(6 downto 0) <= \^snake_2_y_reg[4][6]_0\(6 downto 0);
  \snake_2_y_reg[50][6]_0\(6 downto 0) <= \^snake_2_y_reg[50][6]_0\(6 downto 0);
  \snake_2_y_reg[51][6]_0\(6 downto 0) <= \^snake_2_y_reg[51][6]_0\(6 downto 0);
  \snake_2_y_reg[52][6]_0\(6 downto 0) <= \^snake_2_y_reg[52][6]_0\(6 downto 0);
  \snake_2_y_reg[53][6]_0\(6 downto 0) <= \^snake_2_y_reg[53][6]_0\(6 downto 0);
  \snake_2_y_reg[54][6]_0\(6 downto 0) <= \^snake_2_y_reg[54][6]_0\(6 downto 0);
  \snake_2_y_reg[55][6]_0\(6 downto 0) <= \^snake_2_y_reg[55][6]_0\(6 downto 0);
  \snake_2_y_reg[56][6]_0\(6 downto 0) <= \^snake_2_y_reg[56][6]_0\(6 downto 0);
  \snake_2_y_reg[57][6]_0\(6 downto 0) <= \^snake_2_y_reg[57][6]_0\(6 downto 0);
  \snake_2_y_reg[58][6]_0\(6 downto 0) <= \^snake_2_y_reg[58][6]_0\(6 downto 0);
  \snake_2_y_reg[59][6]_0\(6 downto 0) <= \^snake_2_y_reg[59][6]_0\(6 downto 0);
  \snake_2_y_reg[5][6]_0\(6 downto 0) <= \^snake_2_y_reg[5][6]_0\(6 downto 0);
  \snake_2_y_reg[60][6]_0\(6 downto 0) <= \^snake_2_y_reg[60][6]_0\(6 downto 0);
  \snake_2_y_reg[61][6]_0\(6 downto 0) <= \^snake_2_y_reg[61][6]_0\(6 downto 0);
  \snake_2_y_reg[62][6]_0\(6 downto 0) <= \^snake_2_y_reg[62][6]_0\(6 downto 0);
  \snake_2_y_reg[6][6]_0\(6 downto 0) <= \^snake_2_y_reg[6][6]_0\(6 downto 0);
  \snake_2_y_reg[7][6]_0\(6 downto 0) <= \^snake_2_y_reg[7][6]_0\(6 downto 0);
  \snake_2_y_reg[8][6]_0\(6 downto 0) <= \^snake_2_y_reg[8][6]_0\(6 downto 0);
  \snake_2_y_reg[9][6]_0\(6 downto 0) <= \^snake_2_y_reg[9][6]_0\(6 downto 0);
food_valid_1_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => go_signal,
      O => go_signal_1
    );
food_valid_1_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222FFFF2222"
    )
        port map (
      I0 => food_received_1,
      I1 => \^snake_2_y_reg[0][2]_rep_2\,
      I2 => food_valid_1_i_13,
      I3 => \^snake_1_y_reg[0][2]_0\,
      I4 => go_signal,
      I5 => food_valid_1_i_13_0,
      O => food_received_1_0
    );
food_valid_1_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => go_signal,
      O => go_signal_0
    );
food_valid_1_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \^snake_2_y_reg[0][6]_rep_3\,
      O => food_received_1_3
    );
food_valid_1_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \^snake_2_y_reg[0][2]_rep_3\,
      O => food_received_1_2
    );
food_valid_1_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => food_received_1,
      I1 => \^snake_2_y_reg[0][2]_rep_2\,
      O => food_received_1_1
    );
food_valid_2_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \temp_food_y[31][6]_i_3\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \temp_food_y[31][6]_i_3\(2),
      I4 => \temp_food_y[31][6]_i_3\(0),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_x_reg[0][6]_rep_0\
    );
respawned_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \snake_1_x_reg[0][0]_1\,
      Q => respawned_1,
      R => '0'
    );
respawned_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \snake_2_x_reg[0][2]_1\,
      Q => respawned_2,
      R => '0'
    );
snake_1_dead_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => snake_1_dead_i_2_n_0,
      I1 => resetn,
      O => resetn_0
    );
snake_1_dead_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01115555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      O => snake_1_dead_i_10_n_0
    );
snake_1_dead_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => snake_1_dead_i_14_n_0,
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^q\(6),
      O => snake_1_dead_i_11_n_0
    );
snake_1_dead_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      O => snake_1_dead_i_12_n_0
    );
snake_1_dead_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01555555"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      O => snake_1_dead_i_13_n_0
    );
snake_1_dead_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA88888"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^q\(2),
      O => snake_1_dead_i_14_n_0
    );
snake_1_dead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFB300"
    )
        port map (
      I0 => snake_1_dead_i_3_n_0,
      I1 => \snake_1_size[5]_i_16_n_0\,
      I2 => snake_1_dead_i_4_n_0,
      I3 => go_signal,
      I4 => \snake_collision/snake_1_dead7_out\,
      I5 => snake_1_dead_out,
      O => snake_1_dead_i_2_n_0
    );
snake_1_dead_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \snake_1_size[5]_i_19_n_0\,
      I1 => \snake_1_size_reg[5]_1\,
      I2 => \snake_1_size[5]_i_17_n_0\,
      O => snake_1_dead_i_3_n_0
    );
snake_1_dead_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \snake_1_size[5]_i_19_n_0\,
      I1 => \snake_1_size_reg[5]_1\,
      I2 => respawned_1,
      O => snake_1_dead_i_4_n_0
    );
snake_1_dead_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => go_signal,
      I1 => \snake_1_size[5]_i_17_n_0\,
      I2 => \snake_1_size[5]_i_4_n_0\,
      I3 => snake_1_dead_i_6_n_0,
      O => \snake_collision/snake_1_dead7_out\
    );
snake_1_dead_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3311000000033333"
    )
        port map (
      I0 => snake_1_dead_i_7_n_0,
      I1 => snake_1_dead_i_8_n_0,
      I2 => snake_1_dead_i_9_n_0,
      I3 => snake_1_dead_i_10_n_0,
      I4 => snake_1_dead_i_11_n_0,
      I5 => \^q\(7),
      O => snake_1_dead_i_6_n_0
    );
snake_1_dead_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep_0\,
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => snake_1_dead_i_7_n_0
    );
snake_1_dead_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000011"
    )
        port map (
      I0 => snake_1_dead_i_12_n_0,
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => snake_1_dead_i_13_n_0,
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      O => snake_1_dead_i_8_n_0
    );
snake_1_dead_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEEE"
    )
        port map (
      I0 => \^snake_1_y_reg[0][5]_rep_1\,
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      O => snake_1_dead_i_9_n_0
    );
\snake_1_size[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[62][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[62][7]_0\(1),
      I4 => \^q\(7),
      I5 => \^snake_2_x_reg[62][7]_0\(7),
      O => \snake_1_size[5]_i_10_n_0\
    );
\snake_1_size[5]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_302_n_0\,
      I1 => \snake_1_size[5]_i_303_n_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[60][6]_0\(1),
      I4 => \^snake_1_y_reg[0][6]_0\(3),
      I5 => \^snake_1_y_reg[60][6]_0\(3),
      O => \snake_1_size[5]_i_100_n_0\
    );
\snake_1_size[5]_i_1001\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][1]_rep_0\,
      I1 => \^snake_2_x_reg[13][7]_0\(1),
      I2 => \^snake_2_y_reg[13][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_1001_n_0\
    );
\snake_1_size[5]_i_1002\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[13][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_2_x_reg[13][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_1002_n_0\
    );
\snake_1_size[5]_i_1003\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[44][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[44][7]_0\(6),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[44][7]_0\(7),
      O => \snake_1_size[5]_i_1003_n_0\
    );
\snake_1_size[5]_i_1004\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[44][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_1_x_reg[44][7]_0\(3),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_1_x_reg[44][7]_0\(2),
      O => \snake_1_size[5]_i_1004_n_0\
    );
\snake_1_size[5]_i_1005\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_2_x_reg[37][7]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \^snake_2_y_reg[37][6]_0\(6),
      I4 => \snake_1_size[5]_i_1198_n_0\,
      I5 => \snake_1_size[5]_i_1199_n_0\,
      O => \snake_1_size[5]_i_1005_n_0\
    );
\snake_1_size[5]_i_1006\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1200_n_0\,
      I1 => \^snake_2_x_reg[37][7]_0\(3),
      I2 => \^q\(3),
      I3 => \^snake_2_x_reg[37][7]_0\(2),
      I4 => \^q\(2),
      I5 => \snake_1_size[5]_i_1201_n_0\,
      O => \snake_1_size[5]_i_1006_n_0\
    );
\snake_1_size[5]_i_1007\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[37][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[37][7]_0\(4),
      I4 => \^q\(1),
      I5 => \^snake_2_x_reg[37][7]_0\(1),
      O => \snake_1_size[5]_i_1007_n_0\
    );
\snake_1_size[5]_i_1008\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1202_n_0\,
      I1 => \snake_1_size[5]_i_1203_n_0\,
      I2 => \^snake_1_y_reg[21][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_x_reg[21][7]_0\(4),
      I5 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_1008_n_0\
    );
\snake_1_size[5]_i_1009\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[21][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_1_y_reg[21][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_1_y_reg[21][6]_0\(5),
      I5 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_1009_n_0\
    );
\snake_1_size[5]_i_1010\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[21][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[21][6]_0\(1),
      I4 => \^snake_1_x_reg[21][7]_0\(3),
      I5 => \^q\(3),
      O => \snake_1_size[5]_i_1010_n_0\
    );
\snake_1_size[5]_i_1011\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1204_n_0\,
      I1 => \snake_1_size[5]_i_1205_n_0\,
      I2 => \^snake_1_y_reg[21][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \^snake_1_y_reg[21][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_1011_n_0\
    );
\snake_1_size[5]_i_1012\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[21][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[21][7]_0\(6),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_1_x_reg[21][7]_0\(5),
      O => \snake_1_size[5]_i_1012_n_0\
    );
\snake_1_size[5]_i_1013\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[14][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[14][7]_0\(6),
      I4 => \^q\(7),
      I5 => \^snake_2_x_reg[14][7]_0\(7),
      O => \snake_1_size[5]_i_1013_n_0\
    );
\snake_1_size[5]_i_1014\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^snake_2_x_reg[14][7]_0\(2),
      I2 => \^q\(3),
      I3 => \^snake_2_x_reg[14][7]_0\(3),
      I4 => \^snake_2_x_reg[14][7]_0\(5),
      I5 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_1014_n_0\
    );
\snake_1_size[5]_i_1015\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[14][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_2_y_reg[14][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_1015_n_0\
    );
\snake_1_size[5]_i_1016\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_2_x_reg[48][7]_0\(6),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[48][7]_0\(7),
      I4 => \snake_1_size[5]_i_1206_n_0\,
      I5 => \snake_1_size[5]_i_1207_n_0\,
      O => \snake_1_size[5]_i_1016_n_0\
    );
\snake_1_size[5]_i_1017\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[48][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[48][6]_0\(2),
      I4 => \^snake_1_y_reg[0][6]_0\(1),
      I5 => \^snake_2_y_reg[48][6]_0\(1),
      O => \snake_1_size[5]_i_1017_n_0\
    );
\snake_1_size[5]_i_1018\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[48][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_y_reg[48][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \^snake_2_y_reg[48][6]_0\(4),
      O => \snake_1_size[5]_i_1018_n_0\
    );
\snake_1_size[5]_i_1019\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[52][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_2_y_reg[52][6]_0\(5),
      I4 => \^q\(3),
      I5 => \^snake_2_x_reg[52][7]_0\(3),
      O => \snake_1_size[5]_i_1019_n_0\
    );
\snake_1_size[5]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[60][6]_0\(2),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[60][7]_0\(7),
      I4 => \snake_1_size[5]_i_304_n_0\,
      O => \snake_1_size[5]_i_102_n_0\
    );
\snake_1_size[5]_i_1020\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[52][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_2_x_reg[52][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_1020_n_0\
    );
\snake_1_size[5]_i_1021\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[52][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[52][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_2_y_reg[52][6]_0\(0),
      I5 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_size[5]_i_1021_n_0\
    );
\snake_1_size[5]_i_1022\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[52][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_2_y_reg[52][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_1022_n_0\
    );
\snake_1_size[5]_i_1023\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1208_n_0\,
      I1 => \^snake_1_y_reg[9][6]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      I4 => \^snake_1_x_reg[9][7]_0\(2),
      I5 => \snake_1_size[5]_i_1209_n_0\,
      O => \snake_1_size[5]_i_1023_n_0\
    );
\snake_1_size[5]_i_1024\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1210_n_0\,
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[9][6]_0\(3),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \^snake_1_y_reg[9][6]_0\(2),
      I5 => \snake_1_size[5]_i_1211_n_0\,
      O => \snake_1_size[5]_i_1024_n_0\
    );
\snake_1_size[5]_i_1025\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[9][6]_0\(4),
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[9][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_1_x_reg[9][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_1025_n_0\
    );
\snake_1_size[5]_i_1026\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[9][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^q\(0),
      I3 => \^snake_1_x_reg[9][7]_0\(0),
      I4 => \^snake_1_y_reg[9][6]_0\(0),
      I5 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_size[5]_i_1026_n_0\
    );
\snake_1_size[5]_i_1027\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[9][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[9][7]_0\(6),
      I4 => \^q\(4),
      I5 => \^snake_1_x_reg[9][7]_0\(4),
      O => \snake_1_size[5]_i_1027_n_0\
    );
\snake_1_size[5]_i_1028\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_1_y_reg[14][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[14][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_0\(1),
      I5 => \^snake_1_y_reg[14][6]_0\(1),
      O => \snake_1_size[5]_i_1028_n_0\
    );
\snake_1_size[5]_i_1029\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[14][7]_0\(7),
      I2 => \^snake_1_y_reg[14][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_1029_n_0\
    );
\snake_1_size[5]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[60][6]_0\(3),
      I2 => \^snake_1_x_reg[60][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_1_y_reg[60][6]_0\(4),
      I5 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_103_n_0\
    );
\snake_1_size[5]_i_1030\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[34][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[34][7]_0\(2),
      O => \snake_1_size[5]_i_1030_n_0\
    );
\snake_1_size[5]_i_1031\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[34][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[34][7]_0\(2),
      I3 => \^q\(2),
      O => \snake_1_size[5]_i_1031_n_0\
    );
\snake_1_size[5]_i_1032\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[34][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[34][6]_0\(4),
      I4 => \^snake_1_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[34][7]_0\(1),
      O => \snake_1_size[5]_i_1032_n_0\
    );
\snake_1_size[5]_i_1033\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[34][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_2_x_reg[34][7]_0\(7),
      I3 => \^q\(7),
      O => \snake_1_size[5]_i_1033_n_0\
    );
\snake_1_size[5]_i_1034\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[26][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[26][7]_0\(7),
      I4 => \^snake_1_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[26][7]_0\(1),
      O => \snake_1_size[5]_i_1034_n_0\
    );
\snake_1_size[5]_i_1035\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[26][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[26][6]_0\(4),
      I4 => \^snake_2_x_reg[26][7]_0\(0),
      I5 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_1035_n_0\
    );
\snake_1_size[5]_i_1036\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[27][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[27][7]_0\(6),
      O => \snake_1_size[5]_i_1036_n_0\
    );
\snake_1_size[5]_i_1037\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[29][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[29][6]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_1037_n_0\
    );
\snake_1_size[5]_i_1038\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[29][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[29][6]_0\(4),
      I4 => \^snake_1_x_reg[29][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_1038_n_0\
    );
\snake_1_size[5]_i_1039\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_1_y_reg[24][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[24][6]_0\(1),
      I4 => \^snake_1_x_reg[0][1]_rep_0\,
      I5 => \^snake_1_x_reg[24][7]_0\(1),
      O => \snake_1_size[5]_i_1039_n_0\
    );
\snake_1_size[5]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[60][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[60][6]_0\(1),
      I4 => \^snake_1_y_reg[60][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_104_n_0\
    );
\snake_1_size[5]_i_1040\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[24][6]_0\(4),
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[24][7]_0\(6),
      O => \snake_1_size[5]_i_1040_n_0\
    );
\snake_1_size[5]_i_1041\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[24][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[24][6]_0\(1),
      O => \snake_1_size[5]_i_1041_n_0\
    );
\snake_1_size[5]_i_1042\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][4]_rep_0\,
      I1 => \^snake_2_x_reg[28][7]_0\(4),
      I2 => \^q\(3),
      I3 => \^snake_2_x_reg[28][7]_0\(3),
      O => \snake_1_size[5]_i_1042_n_0\
    );
\snake_1_size[5]_i_1043\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1212_n_0\,
      I1 => \snake_1_size[5]_i_1213_n_0\,
      I2 => \^snake_2_y_reg[28][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_2_x_reg[28][7]_0\(5),
      I5 => \^q\(5),
      O => \snake_1_size[5]_i_1043_n_0\
    );
\snake_1_size[5]_i_1044\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[28][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[28][7]_0\(7),
      I4 => \^snake_1_y_reg[0][6]_rep_0\,
      I5 => \^snake_2_y_reg[28][6]_0\(6),
      O => \snake_1_size[5]_i_1044_n_0\
    );
\snake_1_size[5]_i_1045\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[28][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_2_x_reg[28][7]_0\(5),
      I3 => \^q\(5),
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_2_y_reg[28][6]_0\(3),
      O => \snake_1_size[5]_i_1045_n_0\
    );
\snake_1_size[5]_i_1046\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[12][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[12][7]_0\(4),
      I4 => \^q\(3),
      I5 => \^snake_2_x_reg[12][7]_0\(3),
      O => \snake_1_size[5]_i_1046_n_0\
    );
\snake_1_size[5]_i_1047\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[12][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[12][7]_0\(5),
      I3 => \^q\(5),
      O => \snake_1_size[5]_i_1047_n_0\
    );
\snake_1_size[5]_i_1048\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[12][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_2_x_reg[12][7]_0\(6),
      I4 => \^snake_2_x_reg[12][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_1048_n_0\
    );
\snake_1_size[5]_i_1049\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1214_n_0\,
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[12][6]_0\(3),
      I3 => \^snake_2_x_reg[12][7]_0\(2),
      I4 => \^q\(2),
      I5 => \snake_1_size[5]_i_1215_n_0\,
      O => \snake_1_size[5]_i_1049_n_0\
    );
\snake_1_size[5]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[60][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[60][7]_0\(0),
      I4 => \^q\(6),
      I5 => \^snake_1_x_reg[60][7]_0\(6),
      O => \snake_1_size[5]_i_105_n_0\
    );
\snake_1_size[5]_i_1050\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[18][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[18][6]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_1_y_reg[18][6]_0\(6),
      O => \snake_1_size[5]_i_1050_n_0\
    );
\snake_1_size[5]_i_1051\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[18][6]_0\(4),
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[18][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_1051_n_0\
    );
\snake_1_size[5]_i_1052\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[18][7]_0\(7),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[18][7]_0\(6),
      I4 => \^snake_1_x_reg[18][7]_0\(1),
      I5 => \^q\(1),
      O => \snake_1_size[5]_i_1052_n_0\
    );
\snake_1_size[5]_i_1053\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[18][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^snake_1_x_reg[18][7]_0\(2),
      I4 => \^q\(3),
      I5 => \^snake_1_x_reg[18][7]_0\(3),
      O => \snake_1_size[5]_i_1053_n_0\
    );
\snake_1_size[5]_i_1054\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[16][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[16][6]_0\(1),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_1_y_reg[16][6]_0\(2),
      O => \snake_1_size[5]_i_1054_n_0\
    );
\snake_1_size[5]_i_1055\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[16][6]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[16][6]_0\(5),
      I4 => \^snake_1_y_reg[16][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_1055_n_0\
    );
\snake_1_size[5]_i_1056\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1216_n_0\,
      I1 => \^q\(4),
      I2 => \^snake_1_x_reg[16][7]_0\(4),
      I3 => \snake_1_size[5]_i_1217_n_0\,
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[16][7]_0\(0),
      O => \snake_1_size[5]_i_1056_n_0\
    );
\snake_1_size[5]_i_1057\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[59][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_1_x_reg[59][7]_0\(3),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[59][6]_0\(0),
      O => \snake_1_size[5]_i_1057_n_0\
    );
\snake_1_size[5]_i_1058\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[59][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_1_y_reg[59][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_x_reg[59][7]_0\(1),
      I5 => \^q\(1),
      O => \snake_1_x_reg[59][6]_0\
    );
\snake_1_size[5]_i_1059\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_1_x_reg[59][7]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[59][6]_0\(4),
      I4 => \^snake_1_y_reg[59][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_x_reg[0][6]_0\
    );
\snake_1_size[5]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_305_n_0\,
      I1 => \snake_1_size[5]_i_47_1\,
      I2 => \snake_1_size[5]_i_307_n_0\,
      I3 => \snake_1_size[5]_i_308_n_0\,
      I4 => \snake_1_size[5]_i_309_n_0\,
      I5 => \snake_1_size[5]_i_310_n_0\,
      O => \snake_1_size[5]_i_106_n_0\
    );
\snake_1_size[5]_i_1060\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[19][6]_0\(0),
      I2 => \^snake_1_x_reg[19][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \^snake_1_x_reg[19][7]_0\(4),
      O => \snake_1_size[5]_i_1060_n_0\
    );
\snake_1_size[5]_i_1061\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[19][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[19][6]_0\(0),
      O => \snake_1_size[5]_i_1061_n_0\
    );
\snake_1_size[5]_i_1062\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[19][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[19][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_1062_n_0\
    );
\snake_1_size[5]_i_1063\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[19][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[19][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \snake_1_size[5]_i_1218_n_0\,
      O => \snake_1_size[5]_i_1063_n_0\
    );
\snake_1_size[5]_i_1064\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[26][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[26][7]_0\(7),
      I4 => \^q\(3),
      I5 => \^snake_1_x_reg[26][7]_0\(3),
      O => \snake_1_size[5]_i_1064_n_0\
    );
\snake_1_size[5]_i_1065\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[26][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[26][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_1065_n_0\
    );
\snake_1_size[5]_i_1066\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[26][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_1_x_reg[26][7]_0\(2),
      I3 => \^q\(2),
      O => \snake_1_size[5]_i_1066_n_0\
    );
\snake_1_size[5]_i_1067\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[38][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[38][6]_0\(3),
      O => \snake_1_size[5]_i_1067_n_0\
    );
\snake_1_size[5]_i_1068\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[38][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_2_x_reg[38][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      I4 => \snake_1_size[5]_i_1219_n_0\,
      O => \snake_1_size[5]_i_1068_n_0\
    );
\snake_1_size[5]_i_1069\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[10][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_1_y_reg[10][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[10][6]_0\(0),
      O => \snake_1_size[5]_i_1069_n_0\
    );
\snake_1_size[5]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005444"
    )
        port map (
      I0 => \snake_1_size[5]_i_311_n_0\,
      I1 => \snake_1_size[5]_i_243_0\(3),
      I2 => \snake_2_size[5]_i_58_0\,
      I3 => \snake_1_size[5]_i_47_4\,
      I4 => \snake_1_size[5]_i_314_n_0\,
      I5 => \snake_1_size[5]_i_315_n_0\,
      O => \snake_1_size[5]_i_107_n_0\
    );
\snake_1_size[5]_i_1070\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[10][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[10][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_1070_n_0\
    );
\snake_1_size[5]_i_1071\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[10][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[10][7]_0\(6),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[10][7]_0\(7),
      O => \snake_1_size[5]_i_1071_n_0\
    );
\snake_1_size[5]_i_1072\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[10][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^snake_1_x_reg[10][7]_0\(2),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_1_x_reg[10][7]_0\(3),
      O => \snake_1_size[5]_i_1072_n_0\
    );
\snake_1_size[5]_i_1073\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[2][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[2][6]_0\(2),
      O => \snake_1_size[5]_i_1073_n_0\
    );
\snake_1_size[5]_i_1074\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[49][6]_0\(3),
      I2 => \^snake_1_y_reg[49][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_0\(6),
      O => \snake_1_size[5]_i_1074_n_0\
    );
\snake_1_size[5]_i_1075\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[49][6]_0\(3),
      I2 => \^snake_1_x_reg[49][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^snake_1_x_reg[49][7]_0\(3),
      I5 => \^q\(3),
      O => \snake_1_size[5]_i_1075_n_0\
    );
\snake_1_size[5]_i_1076\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[49][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[49][6]_0\(4),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[49][7]_0\(7),
      O => \snake_1_size[5]_i_1076_n_0\
    );
\snake_1_size[5]_i_1077\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[49][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[49][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_1077_n_0\
    );
\snake_1_size[5]_i_1078\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_1_x_reg[58][7]_0\(5),
      I2 => \^snake_1_y_reg[58][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_1078_n_0\
    );
\snake_1_size[5]_i_1079\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[38][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[38][6]_0\(1),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[38][7]_0\(7),
      O => \snake_1_size[5]_i_1079_n_0\
    );
\snake_1_size[5]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_316_n_0\,
      I1 => \snake_1_size[5]_i_317_n_0\,
      I2 => \snake_1_size[5]_i_318_n_0\,
      I3 => \snake_1_size[5]_i_319_n_0\,
      I4 => \snake_1_size[5]_i_320_n_0\,
      I5 => \snake_1_size[5]_i_47_2\,
      O => \snake_1_size[5]_i_108_n_0\
    );
\snake_1_size[5]_i_1080\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[38][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_x_reg[38][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_1080_n_0\
    );
\snake_1_size[5]_i_1081\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[38][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[38][6]_0\(0),
      I4 => \^snake_1_y_reg[38][6]_0\(4),
      I5 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_1081_n_0\
    );
\snake_1_size[5]_i_1082\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1220_n_0\,
      I1 => \snake_1_size[5]_i_1221_n_0\,
      I2 => \^q\(0),
      I3 => \^snake_1_x_reg[5][7]_0\(0),
      I4 => \^q\(5),
      I5 => \^snake_1_x_reg[5][7]_0\(5),
      O => \snake_1_size[5]_i_1082_n_0\
    );
\snake_1_size[5]_i_1084\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[5][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[5][6]_0\(1),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[5][7]_0\(7),
      O => \snake_1_size[5]_i_1084_n_0\
    );
\snake_1_size[5]_i_1085\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[5][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_1_y_reg[5][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^q\(3),
      I5 => \^snake_1_x_reg[5][7]_0\(3),
      O => \snake_1_size[5]_i_1085_n_0\
    );
\snake_1_size[5]_i_1086\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1222_n_0\,
      I1 => \^snake_1_x_reg[5][7]_0\(5),
      I2 => \^q\(5),
      I3 => \^snake_1_y_reg[5][6]_0\(5),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \snake_1_size[5]_i_1223_n_0\,
      O => \snake_1_size[5]_i_1086_n_0\
    );
\snake_1_size[5]_i_1087\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[5][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^q\(2),
      I3 => \^snake_1_x_reg[5][7]_0\(2),
      I4 => \^snake_1_y_reg[0][6]_0\(6),
      I5 => \^snake_1_y_reg[5][6]_0\(6),
      O => \snake_1_size[5]_i_1087_n_0\
    );
\snake_1_size[5]_i_1088\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => \^snake_2_y_reg[1][6]_0\(1),
      I2 => \^snake_2_y_reg[1][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_1088_n_0\
    );
\snake_1_size[5]_i_1089\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[1][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_0\(6),
      I2 => \^snake_2_x_reg[1][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_2_y_reg[1][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_1089_n_0\
    );
\snake_1_size[5]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_322_n_0\,
      I1 => \snake_1_size[5]_i_323_n_0\,
      I2 => \snake_1_size[5]_i_324_n_0\,
      I3 => \snake_1_size[5]_i_325_n_0\,
      I4 => \snake_1_size[5]_i_326_n_0\,
      I5 => \snake_1_size[5]_i_47_5\,
      O => \snake_1_size[5]_i_109_n_0\
    );
\snake_1_size[5]_i_1090\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[1][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[1][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \^snake_1_x_reg[1][7]_0\(7),
      I5 => \^q\(7),
      O => \snake_1_size[5]_i_1090_n_0\
    );
\snake_1_size[5]_i_1091\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1224_n_0\,
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[1][6]_0\(2),
      I3 => \^q\(4),
      I4 => \^snake_1_x_reg[1][7]_0\(4),
      O => \snake_1_size[5]_i_1091_n_0\
    );
\snake_1_size[5]_i_1092\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^snake_2_x_reg[49][7]_0\(1),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[49][7]_0\(7),
      I4 => \^snake_1_y_reg[0][6]_0\(3),
      I5 => \^snake_2_y_reg[49][6]_0\(3),
      O => \snake_1_size[5]_i_1092_n_0\
    );
\snake_1_size[5]_i_1093\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^snake_2_x_reg[49][7]_0\(0),
      I2 => \^q\(1),
      I3 => \^snake_2_x_reg[49][7]_0\(1),
      O => \snake_1_size[5]_i_1093_n_0\
    );
\snake_1_size[5]_i_1094\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[37][6]_0\(5),
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[37][7]_0\(6),
      O => \snake_1_size[5]_i_1094_n_0\
    );
\snake_1_size[5]_i_1095\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[37][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[37][6]_0\(3),
      O => \snake_1_size[5]_i_1095_n_0\
    );
\snake_1_size[5]_i_1096\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[37][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[37][7]_0\(3),
      I3 => \^q\(3),
      O => \snake_1_size[5]_i_1096_n_0\
    );
\snake_1_size[5]_i_1097\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[11][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[11][6]_0\(3),
      I4 => \^snake_1_x_reg[11][7]_0\(0),
      I5 => \^q\(0),
      O => \snake_1_size[5]_i_1097_n_0\
    );
\snake_1_size[5]_i_1098\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[11][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[11][6]_0\(2),
      O => \snake_1_size[5]_i_1098_n_0\
    );
\snake_1_size[5]_i_1099\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[11][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[11][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_1099_n_0\
    );
\snake_1_size[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[62][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[62][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_2_y_reg[62][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_11_n_0\
    );
\snake_1_size[5]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0002"
    )
        port map (
      I0 => \snake_1_size[5]_i_328_n_0\,
      I1 => \snake_1_size[5]_i_329_n_0\,
      I2 => \snake_1_size[5]_i_330_n_0\,
      I3 => \snake_2_size[5]_i_109_0\,
      I4 => \snake_1_size[5]_i_47_3\,
      I5 => \snake_1_size[5]_i_333_n_0\,
      O => \snake_1_size[5]_i_110_n_0\
    );
\snake_1_size[5]_i_1100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[11][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^q\(0),
      I3 => \^snake_1_x_reg[11][7]_0\(0),
      I4 => \snake_1_size[5]_i_1225_n_0\,
      O => \snake_1_size[5]_i_1100_n_0\
    );
\snake_1_size[5]_i_1101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][1]_rep_0\,
      I1 => \^snake_2_x_reg[56][7]_0\(1),
      I2 => \^snake_2_x_reg[56][7]_0\(6),
      I3 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_1101_n_0\
    );
\snake_1_size[5]_i_1102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[56][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_2_x_reg[56][7]_0\(1),
      I3 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_1102_n_0\
    );
\snake_1_size[5]_i_1103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[56][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_2_x_reg[56][7]_0\(6),
      O => \snake_1_size[5]_i_1103_n_0\
    );
\snake_1_size[5]_i_1104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[60][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[60][7]_0\(7),
      I3 => \^q\(7),
      O => \snake_1_size[5]_i_1104_n_0\
    );
\snake_1_size[5]_i_1105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1226_n_0\,
      I1 => \snake_1_size[5]_i_1227_n_0\,
      I2 => \^snake_2_x_reg[60][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^snake_2_y_reg[60][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_1105_n_0\
    );
\snake_1_size[5]_i_1106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[32][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[32][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_1106_n_0\
    );
\snake_1_size[5]_i_1107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[32][6]_0\(3),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[32][6]_0\(1),
      O => \snake_1_size[5]_i_1107_n_0\
    );
\snake_1_size[5]_i_1108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[53][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^q\(2),
      I3 => \^snake_1_x_reg[53][7]_0\(2),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[53][7]_0\(0),
      O => \snake_1_size[5]_i_1108_n_0\
    );
\snake_1_size[5]_i_1109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[53][6]_1\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[53][7]_0\(6),
      I4 => \^snake_1_x_reg[53][7]_0\(5),
      I5 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_1109_n_0\
    );
\snake_1_size[5]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_334_n_0\,
      I1 => \snake_1_size[5]_i_335_n_0\,
      I2 => \snake_1_size[5]_i_336_n_0\,
      I3 => \snake_2_size[5]_i_452_0\(1),
      I4 => \snake_1_size[5]_i_47_0\,
      I5 => \snake_1_size[5]_i_338_n_0\,
      O => \snake_1_size[5]_i_111_n_0\
    );
\snake_1_size[5]_i_1110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[53][6]_1\(3),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[53][6]_1\(1),
      O => \snake_1_size[5]_i_1110_n_0\
    );
\snake_1_size[5]_i_1111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[53][6]_1\(0),
      I2 => \^q\(4),
      I3 => \^snake_1_x_reg[53][7]_0\(4),
      O => \snake_1_size[5]_i_1111_n_0\
    );
\snake_1_size[5]_i_1112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[4][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^q\(4),
      I3 => \^snake_2_x_reg[4][7]_0\(4),
      O => \snake_1_size[5]_i_1112_n_0\
    );
\snake_1_size[5]_i_1113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[4][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[4][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_2_x_reg[4][7]_0\(3),
      O => \snake_1_size[5]_i_1113_n_0\
    );
\snake_1_size[5]_i_1114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_2_y_reg[4][6]_0\(0),
      I2 => \^snake_2_y_reg[4][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_1114_n_0\
    );
\snake_1_size[5]_i_1115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[4][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[4][7]_0\(6),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_1_x_reg[4][7]_0\(3),
      O => \snake_1_size[5]_i_1115_n_0\
    );
\snake_1_size[5]_i_1116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[4][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[4][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_1116_n_0\
    );
\snake_1_size[5]_i_1117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[25][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_2_x_reg[25][7]_0\(2),
      I3 => \^q\(2),
      O => \snake_1_size[5]_i_1117_n_0\
    );
\snake_1_size[5]_i_1118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[25][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[25][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \snake_1_size[5]_i_1228_n_0\,
      O => \snake_1_size[5]_i_1118_n_0\
    );
\snake_1_size[5]_i_1119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[54][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[54][7]_0\(1),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_2_x_reg[54][7]_0\(2),
      O => \snake_1_size[5]_i_1119_n_0\
    );
\snake_1_size[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[20][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[20][6]_0\(6),
      I4 => \^snake_1_y_reg[0][0]_rep_0\,
      I5 => \^snake_2_y_reg[20][6]_0\(0),
      O => \snake_1_size[5]_i_112_n_0\
    );
\snake_1_size[5]_i_1120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[54][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[54][7]_0\(5),
      I4 => \^q\(4),
      I5 => \^snake_2_x_reg[54][7]_0\(4),
      O => \snake_1_size[5]_i_1120_n_0\
    );
\snake_1_size[5]_i_1121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[36][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[36][7]_0\(7),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[36][7]_0\(0),
      O => \snake_1_size[5]_i_1121_n_0\
    );
\snake_1_size[5]_i_1122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[36][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_y_reg[36][6]_0\(5),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_1_y_reg[36][6]_0\(1),
      O => \snake_1_size[5]_i_1122_n_0\
    );
\snake_1_size[5]_i_1123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[36][6]_0\(4),
      I2 => \^snake_1_y_reg[36][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_x_reg[36][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_1123_n_0\
    );
\snake_1_size[5]_i_1124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep_0\,
      I1 => \^snake_1_y_reg[36][6]_0\(2),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[36][6]_0\(4),
      O => \snake_1_size[5]_i_1124_n_0\
    );
\snake_1_size[5]_i_1125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1229_n_0\,
      I1 => \snake_1_size[5]_i_1230_n_0\,
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[34][6]_0\(3),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_1_y_reg[34][6]_0\(2),
      O => \snake_1_size[5]_i_1125_n_0\
    );
\snake_1_size[5]_i_1126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[34][6]_0\(0),
      I2 => \^snake_1_x_reg[34][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^snake_1_y_reg[34][6]_0\(4),
      I5 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_1126_n_0\
    );
\snake_1_size[5]_i_1127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[34][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[34][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_1_y_reg[34][6]_0\(2),
      O => \snake_1_size[5]_i_1127_n_0\
    );
\snake_1_size[5]_i_1128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1231_n_0\,
      I1 => \snake_1_size[5]_i_1232_n_0\,
      I2 => \^snake_1_x_reg[34][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_y_reg[34][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_1128_n_0\
    );
\snake_1_size[5]_i_1129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[46][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[46][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[46][6]_0\(0),
      O => \snake_1_size[5]_i_1129_n_0\
    );
\snake_1_size[5]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[20][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[20][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_113_n_0\
    );
\snake_1_size[5]_i_1130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[46][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_y_reg[46][6]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_1130_n_0\
    );
\snake_1_size[5]_i_1131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[46][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[46][7]_0\(7),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_1_x_reg[46][7]_0\(2),
      O => \snake_1_size[5]_i_1131_n_0\
    );
\snake_1_size[5]_i_1132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[46][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_x_reg[46][7]_0\(3),
      I3 => \^q\(3),
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \^snake_1_x_reg[46][7]_0\(6),
      O => \snake_1_size[5]_i_1132_n_0\
    );
\snake_1_size[5]_i_1133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[46][6]_0\(0),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_2_x_reg[46][7]_0\(6),
      O => \snake_1_size[5]_i_1133_n_0\
    );
\snake_1_size[5]_i_1134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_2_x_reg[46][7]_0\(4),
      I2 => \^snake_2_x_reg[46][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_1134_n_0\
    );
\snake_1_size[5]_i_1135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[46][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[46][7]_0\(7),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_2_y_reg[46][6]_0\(6),
      O => \snake_1_size[5]_i_1135_n_0\
    );
\snake_1_size[5]_i_1136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[46][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[46][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_1136_n_0\
    );
\snake_1_size[5]_i_1137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[61][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[61][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_2_x_reg[61][7]_0\(6),
      I5 => \^q\(6),
      O => \snake_1_size[5]_i_1137_n_0\
    );
\snake_1_size[5]_i_1138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[42][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[42][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_1138_n_0\
    );
\snake_1_size[5]_i_1139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_2_y_reg[42][6]_0\(2),
      I2 => \^snake_2_x_reg[42][7]_0\(0),
      I3 => \^q\(0),
      I4 => \^snake_2_x_reg[42][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_1139_n_0\
    );
\snake_1_size[5]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[20][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[20][7]_0\(3),
      I4 => \^q\(2),
      I5 => \^snake_2_x_reg[20][7]_0\(2),
      O => \snake_1_size[5]_i_114_n_0\
    );
\snake_1_size[5]_i_1140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_2_y_reg[42][6]_0\(2),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[42][7]_0\(4),
      O => \snake_1_size[5]_i_1140_n_0\
    );
\snake_1_size[5]_i_1141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[42][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[42][6]_0\(4),
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \^snake_2_x_reg[42][7]_0\(6),
      O => \snake_1_size[5]_i_1141_n_0\
    );
\snake_1_size[5]_i_1142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[62][6]_1\(2),
      I2 => \^snake_1_x_reg[62][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_1142_n_0\
    );
\snake_1_size[5]_i_1143\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][1]_rep_0\,
      I1 => \^snake_1_x_reg[62][7]_0\(1),
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_1_x_reg[62][7]_0\(2),
      I4 => \snake_1_size[5]_i_1233_n_0\,
      O => \snake_1_size[5]_i_1143_n_0\
    );
\snake_1_size[5]_i_1144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[62][6]_1\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_x_reg[62][7]_0\(6),
      I3 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_1144_n_0\
    );
\snake_1_size[5]_i_1145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1234_n_0\,
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[62][7]_0\(0),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[62][6]_1\(4),
      I5 => \snake_1_size[5]_i_1235_n_0\,
      O => \snake_1_size[5]_i_1145_n_0\
    );
\snake_1_size[5]_i_1146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[54][6]_0\(3),
      I2 => \^snake_1_x_reg[54][7]_0\(1),
      I3 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_1146_n_0\
    );
\snake_1_size[5]_i_1147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^snake_1_x_reg[61][7]_0\(3),
      I2 => \^snake_1_y_reg[61][6]_0\(0),
      I3 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_1147_n_0\
    );
\snake_1_size[5]_i_1148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[61][6]_0\(5),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[61][7]_0\(4),
      O => \snake_1_size[5]_i_1148_n_0\
    );
\snake_1_size[5]_i_1149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[61][6]_0\(4),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_1_x_reg[61][7]_0\(3),
      I4 => \snake_1_size[5]_i_1236_n_0\,
      O => \snake_1_size[5]_i_1149_n_0\
    );
\snake_1_size[5]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[20][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[20][7]_0\(7),
      I4 => \^q\(6),
      I5 => \^snake_2_x_reg[20][7]_0\(6),
      O => \snake_1_size[5]_i_115_n_0\
    );
\snake_1_size[5]_i_1150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[45][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[45][7]_0\(7),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_2_x_reg[45][7]_0\(2),
      O => \snake_1_size[5]_i_1150_n_0\
    );
\snake_1_size[5]_i_1151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[45][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[45][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[0][6]_0\(1),
      I5 => \^snake_2_y_reg[45][6]_0\(1),
      O => \snake_1_size[5]_i_1151_n_0\
    );
\snake_1_size[5]_i_1152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[52][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[52][6]_0\(4),
      I4 => \^q\(6),
      I5 => \^snake_1_x_reg[52][7]_0\(6),
      O => \snake_1_size[5]_i_1152_n_0\
    );
\snake_1_size[5]_i_1153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[52][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[52][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_1_y_reg[52][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_1153_n_0\
    );
\snake_1_size[5]_i_1154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[52][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_1_x_reg[52][7]_0\(7),
      I3 => \^q\(7),
      O => \snake_1_size[5]_i_1154_n_0\
    );
\snake_1_size[5]_i_1155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[52][6]_0\(5),
      I2 => \^snake_1_x_reg[52][7]_0\(5),
      I3 => \^q\(5),
      I4 => \snake_1_size[5]_i_1237_n_0\,
      O => \snake_1_size[5]_i_1155_n_0\
    );
\snake_1_size[5]_i_1156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1238_n_0\,
      I1 => \^snake_1_x_reg[48][7]_0\(2),
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_1_y_reg[48][6]_0\(4),
      I4 => \^snake_1_y_reg[0][4]_rep_0\,
      I5 => \snake_1_size[5]_i_1239_n_0\,
      O => \snake_1_size[5]_i_1156_n_0\
    );
\snake_1_size[5]_i_1157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_1240_n_0\,
      I1 => \snake_1_size[5]_i_1241_n_0\,
      I2 => \^snake_1_x_reg[48][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      I4 => \^snake_1_x_reg[48][7]_0\(0),
      I5 => \^q\(0),
      O => \snake_1_size[5]_i_1157_n_0\
    );
\snake_1_size[5]_i_1158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1242_n_0\,
      I1 => \^snake_1_x_reg[48][7]_0\(7),
      I2 => \^q\(7),
      I3 => \^snake_1_y_reg[48][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \snake_1_size[5]_i_1243_n_0\,
      O => \snake_1_size[5]_i_1158_n_0\
    );
\snake_1_size[5]_i_1159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[55][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_2_y_reg[55][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_x_reg[55][7]_0\(6),
      I5 => \^q\(6),
      O => \snake_1_size[5]_i_1159_n_0\
    );
\snake_1_size[5]_i_1161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[31][6]_0\(1),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_1_y_reg[31][6]_0\(6),
      I4 => \^q\(0),
      I5 => \^snake_1_x_reg[31][7]_0\(0),
      O => \snake_1_size[5]_i_1161_n_0\
    );
\snake_1_size[5]_i_1162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[31][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[31][7]_0\(3),
      I3 => \^q\(3),
      O => \snake_1_size[5]_i_1162_n_0\
    );
\snake_1_size[5]_i_1163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep_0\,
      I1 => \^snake_1_y_reg[31][6]_0\(2),
      I2 => \^q\(5),
      I3 => \^snake_1_x_reg[31][7]_0\(5),
      O => \snake_1_size[5]_i_1163_n_0\
    );
\snake_1_size[5]_i_1164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[39][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[39][7]_0\(1),
      I3 => \^q\(1),
      O => \snake_1_size[5]_i_1164_n_0\
    );
\snake_1_size[5]_i_1165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAFFFFFFFF"
    )
        port map (
      I0 => \snake_1_size[5]_i_1244_n_0\,
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[39][7]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_y_reg[39][6]_0\(3),
      I5 => \snake_2_size[5]_i_335_0\,
      O => \snake_1_size[5]_i_1165_n_0\
    );
\snake_1_size[5]_i_1166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[39][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_2_x_reg[39][7]_0\(0),
      I3 => \^q\(0),
      O => \snake_1_size[5]_i_1166_n_0\
    );
\snake_1_size[5]_i_1167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[39][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[39][6]_0\(1),
      I4 => \^snake_2_y_reg[39][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_1167_n_0\
    );
\snake_1_size[5]_i_1168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[47][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[47][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_1168_n_0\
    );
\snake_1_size[5]_i_1169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFFFFBFFBBFFB"
    )
        port map (
      I0 => \snake_1_size[5]_i_1245_n_0\,
      I1 => \snake_1_size[5]_i_943_0\,
      I2 => \^snake_2_y_reg[47][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_2_y_reg[47][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_1169_n_0\
    );
\snake_1_size[5]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[18][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[18][6]_0\(1),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_2_y_reg[18][6]_0\(2),
      O => \snake_1_size[5]_i_117_n_0\
    );
\snake_1_size[5]_i_1170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_1246_n_0\,
      I1 => \^snake_2_x_reg[47][7]_0\(2),
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[47][7]_0\(4),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \snake_1_size[5]_i_1247_n_0\,
      O => \snake_1_size[5]_i_1170_n_0\
    );
\snake_1_size[5]_i_1171\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_2_y_reg[47][6]_0\(1),
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[47][7]_0\(2),
      I4 => \snake_1_size[5]_i_1248_n_0\,
      O => \snake_1_size[5]_i_1171_n_0\
    );
\snake_1_size[5]_i_1172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[51][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[51][7]_0\(4),
      O => \snake_1_size[5]_i_1172_n_0\
    );
\snake_1_size[5]_i_1173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[51][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_x_reg[51][7]_0\(1),
      I3 => \^q\(1),
      O => \snake_1_size[5]_i_1173_n_0\
    );
\snake_1_size[5]_i_1174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[39][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^q\(3),
      I3 => \^snake_1_x_reg[39][7]_0\(3),
      O => \snake_1_size[5]_i_1174_n_0\
    );
\snake_1_size[5]_i_1175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[39][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[39][6]_0\(2),
      O => \snake_1_size[5]_i_1175_n_0\
    );
\snake_1_size[5]_i_1176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[39][6]_0\(4),
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[39][6]_0\(3),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[39][6]_0\(0),
      O => \snake_1_size[5]_i_1176_n_0\
    );
\snake_1_size[5]_i_1177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[39][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[39][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_1_x_reg[39][7]_0\(6),
      I5 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_1177_n_0\
    );
\snake_1_size[5]_i_1178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[15][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_1_x_reg[15][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      I4 => \^snake_1_x_reg[15][7]_0\(5),
      I5 => \^q\(5),
      O => \snake_1_size[5]_i_1178_n_0\
    );
\snake_1_size[5]_i_1179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[15][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_x_reg[15][7]_0\(2),
      I3 => \^q\(2),
      O => \snake_1_size[5]_i_1179_n_0\
    );
\snake_1_size[5]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[18][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[18][6]_0\(4),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \^snake_2_y_reg[18][6]_0\(5),
      O => \snake_1_size[5]_i_118_n_0\
    );
\snake_1_size[5]_i_1180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_1_y_reg[15][6]_0\(0),
      I2 => \^q\(0),
      I3 => \^snake_1_x_reg[15][7]_0\(0),
      O => \snake_1_size[5]_i_1180_n_0\
    );
\snake_1_size[5]_i_1181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[23][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_2_y_reg[23][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_1181_n_0\
    );
\snake_1_size[5]_i_1182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[23][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_2_y_reg[23][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_1182_n_0\
    );
\snake_1_size[5]_i_1183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[23][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^q\(4),
      I3 => \^snake_2_x_reg[23][7]_0\(4),
      O => \snake_1_size[5]_i_1183_n_0\
    );
\snake_1_size[5]_i_1185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[7][7]_0\(7),
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[7][7]_0\(1),
      I4 => \snake_1_size[5]_i_1249_n_0\,
      O => \snake_1_size[5]_i_1185_n_0\
    );
\snake_1_size[5]_i_1186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep_0\,
      I1 => \^snake_2_y_reg[7][6]_0\(6),
      I2 => \^q\(4),
      I3 => \^snake_2_x_reg[7][7]_0\(4),
      O => \snake_1_size[5]_i_1186_n_0\
    );
\snake_1_size[5]_i_1187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_2_x_reg[7][7]_0\(6),
      I2 => \^snake_2_x_reg[7][7]_0\(2),
      I3 => \^q\(2),
      O => \snake_1_size[5]_i_1187_n_0\
    );
\snake_1_size[5]_i_1188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[7][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[7][7]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^snake_2_x_reg[7][7]_0\(5),
      O => \snake_1_size[5]_i_1188_n_0\
    );
\snake_1_size[5]_i_1189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^snake_1_y_reg[47][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[47][6]_0\(1),
      I4 => \^snake_1_y_reg[47][6]_0\(4),
      I5 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_1189_n_0\
    );
\snake_1_size[5]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_339_n_0\,
      I1 => \snake_1_size[5]_i_340_n_0\,
      I2 => \^q\(0),
      I3 => \^snake_2_x_reg[18][7]_0\(0),
      I4 => \^q\(4),
      I5 => \^snake_2_x_reg[18][7]_0\(4),
      O => \snake_1_size[5]_i_119_n_0\
    );
\snake_1_size[5]_i_1190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[47][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_1_x_reg[47][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_1190_n_0\
    );
\snake_1_size[5]_i_1191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[47][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_1_y_reg[47][6]_0\(6),
      I4 => \^snake_1_x_reg[47][7]_0\(2),
      I5 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_1191_n_0\
    );
\snake_1_size[5]_i_1192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[5][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_2_y_reg[5][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_1192_n_0\
    );
\snake_1_size[5]_i_1193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^snake_2_x_reg[5][7]_0\(1),
      I2 => \^snake_2_y_reg[5][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_1193_n_0\
    );
\snake_1_size[5]_i_1194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[5][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_y_reg[5][6]_0\(5),
      I4 => \^snake_2_x_reg[5][7]_0\(6),
      I5 => \^q\(6),
      O => \snake_1_size[5]_i_1194_n_0\
    );
\snake_1_size[5]_i_1195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1250_n_0\,
      I1 => \snake_1_size[5]_i_1251_n_0\,
      I2 => \^snake_2_x_reg[5][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      I4 => \^snake_1_y_reg[0][6]_0\(1),
      I5 => \^snake_2_y_reg[5][6]_0\(1),
      O => \snake_1_size[5]_i_1195_n_0\
    );
\snake_1_size[5]_i_1196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[57][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_2_x_reg[57][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_1196_n_0\
    );
\snake_1_size[5]_i_1197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[57][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[57][6]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_0\(1),
      I5 => \^snake_2_y_reg[57][6]_0\(1),
      O => \snake_1_size[5]_i_1197_n_0\
    );
\snake_1_size[5]_i_1198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[37][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[37][7]_0\(7),
      O => \snake_1_size[5]_i_1198_n_0\
    );
\snake_1_size[5]_i_1199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => \^snake_2_y_reg[37][6]_0\(1),
      I2 => \^snake_2_y_reg[37][6]_0\(0),
      I3 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_1199_n_0\
    );
\snake_1_size[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep_0\,
      I1 => \^snake_2_y_reg[62][6]_0\(2),
      I2 => \^snake_2_x_reg[62][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^snake_2_x_reg[62][7]_0\(6),
      I5 => \^q\(6),
      O => \snake_1_size[5]_i_12_n_0\
    );
\snake_1_size[5]_i_1200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[37][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_2_y_reg[37][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_1200_n_0\
    );
\snake_1_size[5]_i_1201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1252_n_0\,
      I1 => \^snake_2_x_reg[37][7]_0\(0),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[37][6]_0\(1),
      I4 => \^snake_1_y_reg[0][6]_0\(1),
      I5 => \snake_1_size[5]_i_1253_n_0\,
      O => \snake_1_size[5]_i_1201_n_0\
    );
\snake_1_size[5]_i_1202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[21][7]_0\(2),
      I1 => \^q\(2),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[21][6]_0\(0),
      I4 => \^snake_1_x_reg[21][7]_0\(4),
      I5 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_1202_n_0\
    );
\snake_1_size[5]_i_1203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^snake_1_x_reg[21][7]_0\(0),
      I2 => \^snake_1_x_reg[21][7]_0\(2),
      I3 => \^q\(2),
      O => \snake_1_size[5]_i_1203_n_0\
    );
\snake_1_size[5]_i_1204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[21][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[21][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \^snake_1_y_reg[21][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_1204_n_0\
    );
\snake_1_size[5]_i_1205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[21][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^snake_1_x_reg[21][7]_0\(1),
      I3 => \^q\(1),
      O => \snake_1_size[5]_i_1205_n_0\
    );
\snake_1_size[5]_i_1206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[48][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_2_x_reg[48][7]_0\(2),
      I4 => \^snake_1_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[48][7]_0\(1),
      O => \snake_1_size[5]_i_1206_n_0\
    );
\snake_1_size[5]_i_1207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_2_x_reg[48][7]_0\(4),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[48][7]_0\(5),
      I4 => \^snake_2_x_reg[48][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_1207_n_0\
    );
\snake_1_size[5]_i_1208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[9][6]_0\(1),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_1_x_reg[9][7]_0\(3),
      O => \snake_1_size[5]_i_1208_n_0\
    );
\snake_1_size[5]_i_1209\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep_0\,
      I1 => \^snake_1_y_reg[9][6]_0\(2),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[9][6]_0\(3),
      I4 => \snake_1_size[5]_i_1254_n_0\,
      O => \snake_1_size[5]_i_1209_n_0\
    );
\snake_1_size[5]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[3][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[3][7]_0\(7),
      I4 => \^q\(2),
      I5 => \^snake_1_x_reg[3][7]_0\(2),
      O => \snake_1_size[5]_i_121_n_0\
    );
\snake_1_size[5]_i_1210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^snake_1_x_reg[9][7]_0\(0),
      I2 => \^snake_1_y_reg[9][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_1210_n_0\
    );
\snake_1_size[5]_i_1211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[9][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_1_x_reg[9][7]_0\(2),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_1_x_reg[9][7]_0\(3),
      O => \snake_1_size[5]_i_1211_n_0\
    );
\snake_1_size[5]_i_1212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[28][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[28][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \^snake_2_y_reg[28][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_1212_n_0\
    );
\snake_1_size[5]_i_1213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[28][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[28][6]_0\(3),
      O => \snake_1_size[5]_i_1213_n_0\
    );
\snake_1_size[5]_i_1214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[12][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[12][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_1214_n_0\
    );
\snake_1_size[5]_i_1215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[12][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[12][6]_0\(3),
      I4 => \^snake_2_y_reg[12][6]_0\(4),
      I5 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_1215_n_0\
    );
\snake_1_size[5]_i_1216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[16][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[16][7]_0\(6),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[16][7]_0\(7),
      O => \snake_1_size[5]_i_1216_n_0\
    );
\snake_1_size[5]_i_1217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[16][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_1_x_reg[16][7]_0\(3),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_1_x_reg[16][7]_0\(2),
      O => \snake_1_size[5]_i_1217_n_0\
    );
\snake_1_size[5]_i_1218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[19][6]_0\(3),
      I2 => \^snake_1_y_reg[19][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_1218_n_0\
    );
\snake_1_size[5]_i_1219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_2_y_reg[38][6]_0\(2),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[38][7]_0\(6),
      O => \snake_1_size[5]_i_1219_n_0\
    );
\snake_1_size[5]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_343_n_0\,
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[3][6]_0\(0),
      I3 => \^q\(0),
      I4 => \^snake_1_x_reg[3][7]_0\(0),
      I5 => \snake_1_size[5]_i_344_n_0\,
      O => \snake_1_size[5]_i_122_n_0\
    );
\snake_1_size[5]_i_1220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_1_x_reg[5][7]_0\(6),
      I2 => \^snake_1_x_reg[5][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^q\(4),
      I5 => \^snake_1_x_reg[5][7]_0\(4),
      O => \snake_1_size[5]_i_1220_n_0\
    );
\snake_1_size[5]_i_1221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_1_x_reg[5][7]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[5][6]_0\(2),
      O => \snake_1_size[5]_i_1221_n_0\
    );
\snake_1_size[5]_i_1222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[5][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^snake_1_y_reg[5][6]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_1222_n_0\
    );
\snake_1_size[5]_i_1223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[5][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[5][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      I4 => \^snake_1_x_reg[5][7]_0\(3),
      I5 => \^q\(3),
      O => \snake_1_size[5]_i_1223_n_0\
    );
\snake_1_size[5]_i_1224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[1][6]_0\(0),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[1][7]_0\(7),
      I4 => \^snake_1_y_reg[1][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_1224_n_0\
    );
\snake_1_size[5]_i_1225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[11][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_x_reg[11][7]_0\(3),
      I3 => \^q\(3),
      O => \snake_1_size[5]_i_1225_n_0\
    );
\snake_1_size[5]_i_1226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[60][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_2_x_reg[60][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      I4 => \^snake_2_x_reg[60][7]_0\(0),
      I5 => \^q\(0),
      O => \snake_1_size[5]_i_1226_n_0\
    );
\snake_1_size[5]_i_1227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[60][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_2_x_reg[60][7]_0\(3),
      I3 => \^q\(3),
      O => \snake_1_size[5]_i_1227_n_0\
    );
\snake_1_size[5]_i_1228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[25][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[25][7]_0\(2),
      O => \snake_1_size[5]_i_1228_n_0\
    );
\snake_1_size[5]_i_1229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[34][6]_0\(3),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_1_x_reg[34][7]_0\(3),
      I4 => \^snake_1_x_reg[34][7]_0\(2),
      I5 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_1229_n_0\
    );
\snake_1_size[5]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_345_n_0\,
      I1 => \^snake_1_y_reg[3][6]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_x_reg[3][7]_0\(4),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \snake_1_size[5]_i_346_n_0\,
      O => \snake_1_size[5]_i_123_n_0\
    );
\snake_1_size[5]_i_1230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][3]_rep_0\,
      I1 => \^snake_1_x_reg[34][7]_0\(3),
      I2 => \^snake_1_x_reg[34][7]_0\(7),
      I3 => \^q\(7),
      O => \snake_1_size[5]_i_1230_n_0\
    );
\snake_1_size[5]_i_1231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[34][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_1_y_reg[34][6]_0\(6),
      I4 => \^q\(6),
      I5 => \^snake_1_x_reg[34][7]_0\(6),
      O => \snake_1_size[5]_i_1231_n_0\
    );
\snake_1_size[5]_i_1232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[34][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_x_reg[34][7]_0\(5),
      I3 => \^q\(5),
      O => \snake_1_size[5]_i_1232_n_0\
    );
\snake_1_size[5]_i_1233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[62][6]_1\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_y_reg[62][6]_1\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_1233_n_0\
    );
\snake_1_size[5]_i_1234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => \^snake_1_y_reg[62][6]_1\(1),
      I2 => \^q\(2),
      I3 => \^snake_1_x_reg[62][7]_0\(2),
      O => \snake_1_size[5]_i_1234_n_0\
    );
\snake_1_size[5]_i_1235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[62][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[62][6]_1\(1),
      I4 => \^snake_1_y_reg[0][4]_rep_0\,
      I5 => \^snake_1_y_reg[62][6]_1\(4),
      O => \snake_1_size[5]_i_1235_n_0\
    );
\snake_1_size[5]_i_1236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[61][6]_0\(2),
      I2 => \^snake_1_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[61][6]_0\(3),
      O => \snake_1_size[5]_i_1236_n_0\
    );
\snake_1_size[5]_i_1237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[52][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[52][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_1237_n_0\
    );
\snake_1_size[5]_i_1238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[48][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[48][6]_0\(2),
      O => \snake_1_size[5]_i_1238_n_0\
    );
\snake_1_size[5]_i_1239\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[48][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[48][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \snake_1_size[5]_i_1255_n_0\,
      O => \snake_1_size[5]_i_1239_n_0\
    );
\snake_1_size[5]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_54_0\,
      I1 => \snake_1_size[5]_i_348_n_0\,
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[3][6]_0\(2),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_1_x_reg[3][7]_0\(3),
      O => \snake_1_size[5]_i_124_n_0\
    );
\snake_1_size[5]_i_1240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_1_y_reg[48][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[48][6]_0\(2),
      I4 => \^snake_1_x_reg[48][7]_0\(3),
      I5 => \^q\(3),
      O => \snake_1_size[5]_i_1240_n_0\
    );
\snake_1_size[5]_i_1241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[48][6]_0\(4),
      I2 => \^snake_1_y_reg[48][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_1241_n_0\
    );
\snake_1_size[5]_i_1242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[48][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^q\(1),
      I3 => \^snake_1_x_reg[48][7]_0\(1),
      I4 => \^snake_1_y_reg[0][6]_0\(3),
      I5 => \^snake_1_y_reg[48][6]_0\(3),
      O => \snake_1_size[5]_i_1242_n_0\
    );
\snake_1_size[5]_i_1243\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[48][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_1_x_reg[48][7]_0\(6),
      I3 => \^snake_1_x_reg[0][6]_rep_0\,
      I4 => \snake_1_size[5]_i_1256_n_0\,
      O => \snake_1_size[5]_i_1243_n_0\
    );
\snake_1_size[5]_i_1244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[39][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_2_x_reg[39][7]_0\(2),
      I4 => \^snake_2_x_reg[39][7]_0\(7),
      I5 => \^q\(7),
      O => \snake_1_size[5]_i_1244_n_0\
    );
\snake_1_size[5]_i_1245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][1]_rep_0\,
      I1 => \^snake_2_x_reg[47][7]_0\(1),
      I2 => \^snake_2_x_reg[47][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^snake_2_y_reg[47][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_1245_n_0\
    );
\snake_1_size[5]_i_1246\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_2_y_reg[47][6]_0\(1),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[47][7]_0\(6),
      O => \snake_1_size[5]_i_1246_n_0\
    );
\snake_1_size[5]_i_1247\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^snake_2_x_reg[47][7]_0\(0),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[47][7]_0\(6),
      I4 => \snake_1_size[5]_i_1257_n_0\,
      O => \snake_1_size[5]_i_1247_n_0\
    );
\snake_1_size[5]_i_1248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[47][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^q\(0),
      I3 => \^snake_2_x_reg[47][7]_0\(0),
      O => \snake_1_size[5]_i_1248_n_0\
    );
\snake_1_size[5]_i_1249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[7][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[7][6]_0\(1),
      I4 => \^snake_1_y_reg[7][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_1249_n_0\
    );
\snake_1_size[5]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FF04040404"
    )
        port map (
      I0 => \snake_1_size[5]_i_55_1\,
      I1 => \snake_1_size[5]_i_350_n_0\,
      I2 => \snake_1_size[5]_i_351_n_0\,
      I3 => \snake_1_size[5]_i_55_0\,
      I4 => \snake_1_size[5]_i_352_n_0\,
      I5 => \snake_1_size[5]_i_353_n_0\,
      O => \snake_1_size[5]_i_125_n_0\
    );
\snake_1_size[5]_i_1250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[5][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[5][6]_0\(4),
      I4 => \^snake_2_x_reg[5][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_1250_n_0\
    );
\snake_1_size[5]_i_1251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[5][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[5][6]_0\(3),
      O => \snake_1_size[5]_i_1251_n_0\
    );
\snake_1_size[5]_i_1252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep_0\,
      I1 => \^snake_2_y_reg[37][6]_0\(2),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[37][6]_0\(0),
      O => \snake_1_size[5]_i_1252_n_0\
    );
\snake_1_size[5]_i_1253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[37][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[37][7]_0\(7),
      I4 => \^snake_2_y_reg[37][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_1253_n_0\
    );
\snake_1_size[5]_i_1254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[9][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[9][6]_0\(0),
      I3 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_1254_n_0\
    );
\snake_1_size[5]_i_1255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => \^snake_1_y_reg[48][6]_0\(1),
      I2 => \^snake_1_x_reg[48][7]_0\(6),
      I3 => \^q\(6),
      O => \snake_1_size[5]_i_1255_n_0\
    );
\snake_1_size[5]_i_1256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[48][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[48][7]_0\(0),
      O => \snake_1_size[5]_i_1256_n_0\
    );
\snake_1_size[5]_i_1257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^snake_2_x_reg[47][7]_0\(1),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[47][7]_0\(4),
      O => \snake_1_size[5]_i_1257_n_0\
    );
\snake_1_size[5]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_55_2\,
      I1 => \snake_1_size[5]_i_355_n_0\,
      I2 => \^snake_1_y_reg[28][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \snake_1_size[5]_i_356_n_0\,
      I5 => \snake_1_size[5]_i_357_n_0\,
      O => \snake_1_size[5]_i_126_n_0\
    );
\snake_1_size[5]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_358_n_0\,
      I1 => \snake_1_size[5]_i_359_n_0\,
      I2 => \^snake_2_y_reg[9][6]_0\(0),
      I3 => \^snake_1_y_reg[0][0]_rep_0\,
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_2_y_reg[9][6]_0\(2),
      O => \snake_1_size[5]_i_127_n_0\
    );
\snake_1_size[5]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[9][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_2_x_reg[9][7]_0\(4),
      I3 => \^q\(4),
      I4 => \snake_1_size[5]_i_360_n_0\,
      I5 => \snake_1_size[5]_i_361_n_0\,
      O => \snake_1_size[5]_i_129_n_0\
    );
\snake_1_size[5]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[9][7]_0\(2),
      I1 => \^q\(2),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[9][6]_0\(1),
      I4 => \^q\(1),
      I5 => \^snake_2_x_reg[9][7]_0\(1),
      O => \snake_1_size[5]_i_130_n_0\
    );
\snake_1_size[5]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[3][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[3][7]_0\(6),
      I4 => \^q\(7),
      I5 => \^snake_2_x_reg[3][7]_0\(7),
      O => \snake_1_size[5]_i_131_n_0\
    );
\snake_1_size[5]_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_362_n_0\,
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[3][6]_0\(2),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[3][6]_0\(1),
      O => \snake_1_size[5]_i_132_n_0\
    );
\snake_1_size[5]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[3][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^q\(5),
      I3 => \^snake_2_x_reg[3][7]_0\(5),
      I4 => \^q\(0),
      I5 => \^snake_2_x_reg[3][7]_0\(0),
      O => \snake_1_size[5]_i_133_n_0\
    );
\snake_1_size[5]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[3][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_2_x_reg[3][7]_0\(1),
      I3 => \^q\(1),
      I4 => \^snake_2_x_reg[3][7]_0\(5),
      I5 => \^q\(5),
      O => \snake_1_size[5]_i_134_n_0\
    );
\snake_1_size[5]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_56_0\,
      I1 => \snake_1_size[5]_i_364_n_0\,
      I2 => \^snake_2_x_reg[3][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_2_y_reg[3][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_135_n_0\
    );
\snake_1_size[5]_i_136\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_365_n_0\,
      I1 => \snake_1_size[5]_i_366_n_0\,
      I2 => \snake_1_size[5]_i_367_n_0\,
      I3 => \snake_1_size[5]_i_368_n_0\,
      I4 => \snake_2_size[5]_i_335_1\,
      O => \snake_1_size[5]_i_136_n_0\
    );
\snake_1_size[5]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[6][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[6][7]_0\(7),
      I4 => \^q\(1),
      I5 => \^snake_1_x_reg[6][7]_0\(1),
      O => \snake_1_size[5]_i_137_n_0\
    );
\snake_1_size[5]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[6][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_x_reg[6][7]_0\(0),
      I3 => \^q\(0),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_1_y_reg[6][6]_0\(1),
      O => \snake_1_size[5]_i_138_n_0\
    );
\snake_1_size[5]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_370_n_0\,
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[6][7]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[6][6]_0\(3),
      I5 => \snake_1_size[5]_i_371_n_0\,
      O => \snake_1_size[5]_i_139_n_0\
    );
\snake_1_size[5]_i_140\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[6][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^q\(5),
      I3 => \^snake_1_x_reg[6][7]_0\(5),
      I4 => \snake_1_size[5]_i_372_n_0\,
      O => \snake_1_size[5]_i_140_n_0\
    );
\snake_1_size[5]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[56][7]_0\(2),
      I1 => \^q\(2),
      I2 => \^snake_1_x_reg[56][7]_0\(4),
      I3 => \^q\(4),
      I4 => \^snake_1_x_reg[56][7]_0\(6),
      I5 => \^q\(6),
      O => \snake_1_size[5]_i_141_n_0\
    );
\snake_1_size[5]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[56][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_1_y_reg[56][6]_0\(6),
      I4 => \^snake_1_y_reg[56][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_142_n_0\
    );
\snake_1_size[5]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[56][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^snake_1_x_reg[56][7]_0\(7),
      I3 => \^q\(7),
      I4 => \snake_1_size[5]_i_373_n_0\,
      I5 => \snake_1_size[5]_i_374_n_0\,
      O => \snake_1_size[5]_i_145_n_0\
    );
\snake_1_size[5]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[56][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^q\(5),
      I3 => \^snake_1_x_reg[56][7]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(3),
      I5 => \^snake_1_y_reg[56][6]_0\(3),
      O => \snake_1_size[5]_i_146_n_0\
    );
\snake_1_size[5]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABAAAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_61_2\,
      I1 => \snake_1_size[5]_i_61_0\,
      I2 => \snake_1_size[5]_i_376_n_0\,
      I3 => \snake_1_size[5]_i_377_n_0\,
      I4 => \snake_1_size[5]_i_378_n_0\,
      I5 => \snake_1_size[5]_i_379_n_0\,
      O => \snake_1_size[5]_i_147_n_0\
    );
\snake_1_size[5]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_380_n_0\,
      I1 => \snake_1_size[5]_i_61_1\,
      I2 => \snake_1_size[5]_i_382_n_0\,
      I3 => \snake_1_size[5]_i_383_n_0\,
      I4 => \snake_1_size[5]_i_384_n_0\,
      I5 => \snake_1_size[5]_i_385_n_0\,
      O => \snake_1_size[5]_i_148_n_0\
    );
\snake_1_size[5]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_386_n_0\,
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[2][6]_0\(3),
      I3 => \^snake_2_x_reg[2][7]_0\(7),
      I4 => \^q\(7),
      I5 => \snake_1_size[5]_i_387_n_0\,
      O => \snake_1_size[5]_i_149_n_0\
    );
\snake_1_size[5]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_388_n_0\,
      I1 => \^snake_2_x_reg[2][7]_0\(1),
      I2 => \^q\(1),
      I3 => \^snake_2_y_reg[2][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \snake_1_size[5]_i_389_n_0\,
      O => \snake_1_size[5]_i_151_n_0\
    );
\snake_1_size[5]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[2][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[2][7]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_2_y_reg[2][6]_0\(0),
      O => \snake_1_size[5]_i_152_n_0\
    );
\snake_1_size[5]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_390_n_0\,
      I1 => \snake_1_size[5]_i_391_n_0\,
      I2 => \snake_1_size[5]_i_392_n_0\,
      I3 => \snake_1_size[5]_i_393_n_0\,
      I4 => \snake_1_size[5]_i_62_0\,
      I5 => \snake_1_size[5]_i_394_n_0\,
      O => \snake_1_size[5]_i_153_n_0\
    );
\snake_1_size[5]_i_154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \snake_1_size[5]_i_62_3\,
      I1 => \snake_1_size[5]_i_396_n_0\,
      I2 => \snake_1_size[5]_i_397_n_0\,
      I3 => \snake_1_size[5]_i_398_n_0\,
      I4 => \snake_1_size[5]_i_399_n_0\,
      O => \snake_1_size[5]_i_154_n_0\
    );
\snake_1_size[5]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[43][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[43][7]_0\(0),
      I4 => \^q\(6),
      I5 => \^snake_1_x_reg[43][7]_0\(6),
      O => \snake_1_size[5]_i_155_n_0\
    );
\snake_1_size[5]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[43][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_x_reg[43][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      I4 => \snake_1_size[5]_i_400_n_0\,
      I5 => \snake_1_size[5]_i_401_n_0\,
      O => \snake_1_size[5]_i_156_n_0\
    );
\snake_1_size[5]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \snake_1_size[5]_i_62_2\,
      I1 => \^snake_1_x_reg[43][7]_0\(7),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[43][7]_0\(2),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \snake_1_size[5]_i_403_n_0\,
      O => \snake_1_size[5]_i_157_n_0\
    );
\snake_1_size[5]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_404_n_0\,
      I1 => \snake_1_size[5]_i_405_n_0\,
      I2 => \snake_1_size[5]_i_62_1\,
      I3 => \snake_1_size[5]_i_407_n_0\,
      I4 => \snake_1_size[5]_i_408_n_0\,
      I5 => \snake_1_size[5]_i_409_n_0\,
      O => \snake_1_size[5]_i_158_n_0\
    );
\snake_1_size[5]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_410_n_0\,
      I1 => \^snake_1_y_reg[50][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_x_reg[50][7]_0\(2),
      I4 => \^q\(2),
      I5 => \snake_1_size[5]_i_411_n_0\,
      O => \snake_1_size[5]_i_159_n_0\
    );
\snake_1_size[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \snake_1_size[5]_i_27_n_0\,
      I1 => \snake_1_size[5]_i_28_n_0\,
      I2 => \snake_1_size[5]_i_29_n_0\,
      I3 => \snake_1_size[5]_i_30_n_0\,
      I4 => \snake_1_size[5]_i_31_n_0\,
      I5 => \snake_1_size[5]_i_32_n_0\,
      O => \snake_1_size[5]_i_16_n_0\
    );
\snake_1_size[5]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_412_n_0\,
      I1 => \^snake_1_y_reg[50][6]_0\(3),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^q\(2),
      I4 => \^snake_1_x_reg[50][7]_0\(2),
      I5 => \snake_1_size[5]_i_413_n_0\,
      O => \snake_1_size[5]_i_160_n_0\
    );
\snake_1_size[5]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_414_n_0\,
      I1 => \^snake_1_x_reg[50][7]_0\(5),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[50][7]_0\(6),
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \snake_1_size[5]_i_415_n_0\,
      O => \snake_1_size[5]_i_161_n_0\
    );
\snake_1_size[5]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_416_n_0\,
      I1 => \snake_1_size[5]_i_417_n_0\,
      I2 => \^snake_2_y_reg[35][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_0\(6),
      I4 => \^snake_2_y_reg[35][6]_0\(4),
      I5 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_164_n_0\
    );
\snake_1_size[5]_i_166\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_418_n_0\,
      I1 => \^q\(7),
      I2 => \^snake_2_x_reg[35][7]_0\(7),
      I3 => \^q\(2),
      I4 => \^snake_2_x_reg[35][7]_0\(2),
      O => \snake_1_size[5]_i_166_n_0\
    );
\snake_1_size[5]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[35][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[35][7]_0\(1),
      I3 => \^q\(1),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_2_x_reg[35][7]_0\(5),
      O => \snake_1_size[5]_i_167_n_0\
    );
\snake_1_size[5]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[35][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[35][6]_0\(2),
      I4 => \^snake_2_y_reg[35][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_168_n_0\
    );
\snake_1_size[5]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[35][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[35][7]_0\(0),
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_2_y_reg[35][6]_0\(3),
      O => \snake_1_size[5]_i_169_n_0\
    );
\snake_1_size[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_33_n_0\,
      I1 => \snake_1_size[5]_i_34_n_0\,
      I2 => \snake_1_size[5]_i_35_n_0\,
      I3 => \snake_1_size[5]_i_36_n_0\,
      I4 => \snake_1_size[5]_i_37_n_0\,
      I5 => \snake_1_size[5]_i_38_n_0\,
      O => \snake_1_size[5]_i_17_n_0\
    );
\snake_1_size[5]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_65_0\,
      I1 => \snake_1_size[5]_i_420_n_0\,
      I2 => \^snake_1_y_reg[35][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_1_x_reg[35][7]_0\(6),
      I5 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_170_n_0\
    );
\snake_1_size[5]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[35][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[35][7]_0\(3),
      I3 => \^q\(3),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_1_x_reg[35][7]_0\(5),
      O => \snake_1_size[5]_i_171_n_0\
    );
\snake_1_size[5]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[35][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_y_reg[35][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[35][6]_0\(0),
      O => \snake_1_size[5]_i_172_n_0\
    );
\snake_1_size[5]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[35][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[35][7]_0\(1),
      I4 => \^snake_1_x_reg[35][7]_0\(2),
      I5 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_173_n_0\
    );
\snake_1_size[5]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[35][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[0][6]_0\(6),
      I3 => \^snake_1_y_reg[35][6]_0\(6),
      I4 => \^q\(3),
      I5 => \^snake_1_x_reg[35][7]_0\(3),
      O => \snake_1_size[5]_i_174_n_0\
    );
\snake_1_size[5]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[35][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^q\(4),
      I3 => \^snake_1_x_reg[35][7]_0\(4),
      I4 => \^snake_1_y_reg[0][4]_rep_0\,
      I5 => \^snake_1_y_reg[35][6]_0\(4),
      O => \snake_1_size[5]_i_175_n_0\
    );
\snake_1_size[5]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_421_n_0\,
      I1 => \snake_1_size[5]_i_422_n_0\,
      I2 => \^snake_1_x_reg[41][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[41][7]_0\(7),
      O => \snake_1_size[5]_i_176_n_0\
    );
\snake_1_size[5]_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_423_n_0\,
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[41][7]_0\(5),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_1_y_reg[41][6]_0\(1),
      O => \snake_1_size[5]_i_178_n_0\
    );
\snake_1_size[5]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[41][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_y_reg[41][6]_0\(5),
      I4 => \^snake_1_x_reg[41][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_179_n_0\
    );
\snake_1_size[5]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[41][7]_0\(7),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[41][7]_0\(0),
      I4 => \^snake_1_y_reg[41][6]_0\(2),
      I5 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_180_n_0\
    );
\snake_1_size[5]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[41][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[41][6]_0\(3),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[41][6]_0\(0),
      O => \snake_1_size[5]_i_181_n_0\
    );
\snake_1_size[5]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_1_size[5]_i_424_n_0\,
      I1 => \snake_1_size[5]_i_425_n_0\,
      I2 => \snake_1_size[5]_i_67_1\,
      I3 => \snake_1_size[5]_i_943_0\,
      I4 => \snake_1_size[5]_i_427_n_0\,
      I5 => \snake_1_size[5]_i_428_n_0\,
      O => \snake_1_size[5]_i_182_n_0\
    );
\snake_1_size[5]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_429_n_0\,
      I1 => \snake_1_size[5]_i_430_n_0\,
      I2 => \snake_1_size[5]_i_67_0\,
      I3 => \snake_1_size[5]_i_431_n_0\,
      I4 => \snake_1_size[5]_i_432_n_0\,
      I5 => \snake_1_size[5]_i_433_n_0\,
      O => \snake_1_size[5]_i_183_n_0\
    );
\snake_1_size[5]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_434_n_0\,
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[58][6]_0\(4),
      I3 => \^snake_2_x_reg[58][7]_0\(2),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \snake_1_size[5]_i_435_n_0\,
      O => \snake_1_size[5]_i_184_n_0\
    );
\snake_1_size[5]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[58][6]_0\(3),
      I2 => \^snake_2_y_reg[58][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \^snake_2_x_reg[58][7]_0\(2),
      I5 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_185_n_0\
    );
\snake_1_size[5]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_2_x_reg[58][7]_0\(7),
      I2 => \^snake_2_y_reg[58][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_0\(6),
      I4 => \^snake_2_x_reg[58][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_186_n_0\
    );
\snake_1_size[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFABAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_42_n_0\,
      I1 => \snake_1_size[5]_i_43_n_0\,
      I2 => \snake_1_size[5]_i_44_n_0\,
      I3 => \snake_1_size[5]_i_45_n_0\,
      I4 => \snake_1_size[5]_i_46_n_0\,
      I5 => \snake_1_size[5]_i_47_n_0\,
      O => \snake_1_size[5]_i_19_n_0\
    );
\snake_1_size[5]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_442_n_0\,
      I1 => \^snake_1_x_reg[20][7]_0\(3),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[20][6]_0\(2),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \snake_1_size[5]_i_443_n_0\,
      O => \snake_1_size[5]_i_190_n_0\
    );
\snake_1_size[5]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_444_n_0\,
      I1 => \snake_1_size[5]_i_445_n_0\,
      I2 => \^q\(2),
      I3 => \^snake_1_x_reg[20][7]_0\(2),
      I4 => \^snake_1_x_reg[20][7]_0\(4),
      I5 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_191_n_0\
    );
\snake_1_size[5]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I1 => \^snake_1_y_reg[20][6]_0\(6),
      I2 => \^snake_1_y_reg[20][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      I4 => \^snake_1_y_reg[20][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_192_n_0\
    );
\snake_1_size[5]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[20][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_y_reg[20][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_y_reg[20][6]_0\(5),
      I5 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_193_n_0\
    );
\snake_1_size[5]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[11][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[11][6]_0\(6),
      I4 => \^snake_1_y_reg[0][0]_rep_0\,
      I5 => \^snake_2_y_reg[11][6]_0\(0),
      O => \snake_1_size[5]_i_194_n_0\
    );
\snake_1_size[5]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_446_n_0\,
      I1 => \snake_1_size[5]_i_447_n_0\,
      I2 => \^snake_2_x_reg[11][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_2_x_reg[11][7]_0\(5),
      O => \snake_1_size[5]_i_195_n_0\
    );
\snake_1_size[5]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[11][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[11][7]_0\(2),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_2_x_reg[11][7]_0\(5),
      O => \snake_1_size[5]_i_196_n_0\
    );
\snake_1_size[5]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[11][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_y_reg[11][6]_0\(5),
      I4 => \^snake_2_y_reg[11][6]_0\(1),
      I5 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_197_n_0\
    );
\snake_1_size[5]_i_199\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \snake_1_size[5]_i_69_0\,
      I1 => \snake_1_size[5]_i_451_n_0\,
      I2 => \snake_1_size[5]_i_452_n_0\,
      I3 => \snake_1_size[5]_i_453_n_0\,
      I4 => \snake_1_size[5]_i_454_n_0\,
      O => \snake_1_size[5]_i_199_n_0\
    );
\snake_1_size[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => go_signal,
      I1 => \snake_1_size[5]_i_4_n_0\,
      I2 => \snake_1_size_reg[5]\,
      I3 => \snake_1_size[5]_i_6_n_0\,
      O => go_signal_2(0)
    );
\snake_1_size[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_2_y_reg[62][6]_0\(0),
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[62][7]_0\(2),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_2_x_reg[62][7]_0\(0),
      O => \snake_1_size[5]_i_20_n_0\
    );
\snake_1_size[5]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_455_n_0\,
      I1 => \^snake_1_y_reg[40][6]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[40][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \snake_1_size[5]_i_456_n_0\,
      O => \snake_1_size[5]_i_201_n_0\
    );
\snake_1_size[5]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[40][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[40][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[40][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_202_n_0\
    );
\snake_1_size[5]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^snake_1_x_reg[40][7]_0\(2),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[40][6]_0\(1),
      I4 => \^snake_1_y_reg[0][0]_rep_0\,
      I5 => \^snake_1_y_reg[40][6]_0\(0),
      O => \snake_1_size[5]_i_203_n_0\
    );
\snake_1_size[5]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_457_n_0\,
      I1 => \^snake_1_x_reg[40][7]_0\(0),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[40][7]_0\(3),
      I4 => \^q\(3),
      I5 => \snake_1_size[5]_i_458_n_0\,
      O => \snake_1_size[5]_i_204_n_0\
    );
\snake_1_size[5]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_50_1\,
      I1 => \snake_1_size[5]_i_459_n_0\,
      I2 => \snake_1_size[5]_i_460_n_0\,
      I3 => \snake_1_size[5]_i_461_n_0\,
      I4 => \snake_1_size[5]_i_462_n_0\,
      I5 => \snake_1_size[5]_i_463_n_0\,
      O => \snake_1_size[5]_i_205_n_0\
    );
\snake_1_size[5]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_464_n_0\,
      I1 => \snake_1_size[5]_i_465_n_0\,
      I2 => \^snake_2_y_reg[17][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_2_x_reg[17][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_207_n_0\
    );
\snake_1_size[5]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_466_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_2_y_reg[17][6]_0\(5),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \^snake_2_y_reg[17][6]_0\(2),
      I5 => \snake_1_size[5]_i_467_n_0\,
      O => \snake_1_size[5]_i_208_n_0\
    );
\snake_1_size[5]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_468_n_0\,
      I1 => \^snake_2_x_reg[17][7]_0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^snake_2_x_reg[17][7]_0\(1),
      I5 => \snake_1_size[5]_i_469_n_0\,
      O => \snake_1_size[5]_i_209_n_0\
    );
\snake_1_size[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][0]_rep_0\,
      I1 => \^snake_2_x_reg[62][7]_0\(0),
      I2 => \^snake_2_y_reg[62][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_21_n_0\
    );
\snake_1_size[5]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_2_x_reg[16][7]_0\(6),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[16][7]_0\(7),
      I4 => \snake_1_size[5]_i_470_n_0\,
      I5 => \snake_1_size[5]_i_471_n_0\,
      O => \snake_1_size[5]_i_210_n_0\
    );
\snake_1_size[5]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_472_n_0\,
      I1 => \snake_1_size[5]_i_473_n_0\,
      I2 => \^snake_2_y_reg[16][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_2_y_reg[16][6]_0\(4),
      I5 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_211_n_0\
    );
\snake_1_size[5]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_474_n_0\,
      I1 => \snake_1_size[5]_i_475_n_0\,
      I2 => \^snake_2_y_reg[36][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_2_x_reg[36][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_212_n_0\
    );
\snake_1_size[5]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_476_n_0\,
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_2_y_reg[36][6]_0\(5),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \^snake_2_y_reg[36][6]_0\(2),
      I5 => \snake_1_size[5]_i_477_n_0\,
      O => \snake_1_size[5]_i_213_n_0\
    );
\snake_1_size[5]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_478_n_0\,
      I1 => \^snake_2_x_reg[36][7]_0\(2),
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[36][7]_0\(6),
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \snake_1_size[5]_i_479_n_0\,
      O => \snake_1_size[5]_i_214_n_0\
    );
\snake_1_size[5]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000082"
    )
        port map (
      I0 => \snake_1_size[5]_i_73_1\,
      I1 => \^snake_2_y_reg[44][6]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \snake_1_size[5]_i_481_n_0\,
      I4 => \snake_1_size[5]_i_482_n_0\,
      I5 => \snake_1_size[5]_i_483_n_0\,
      O => \snake_1_size[5]_i_216_n_0\
    );
\snake_1_size[5]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \snake_1_size[5]_i_484_n_0\,
      I1 => \snake_1_size[5]_i_485_n_0\,
      I2 => \snake_1_size[5]_i_47_0\,
      I3 => \snake_1_size[5]_i_73_0\,
      I4 => \snake_1_size[5]_i_487_n_0\,
      I5 => \snake_1_size[5]_i_488_n_0\,
      O => \snake_1_size[5]_i_217_n_0\
    );
\snake_1_size[5]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[53][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_y_reg[53][6]_0\(5),
      I4 => \^q\(3),
      I5 => \^snake_2_x_reg[53][7]_0\(3),
      O => \snake_1_size[5]_i_218_n_0\
    );
\snake_1_size[5]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][1]_rep_0\,
      I1 => \^snake_2_x_reg[53][7]_0\(1),
      I2 => \^snake_2_x_reg[53][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^snake_2_x_reg[53][7]_0\(6),
      I5 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_219_n_0\
    );
\snake_1_size[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][5]_rep_1\,
      I1 => \^snake_2_y_reg[62][6]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[62][6]_0\(0),
      O => \snake_1_size[5]_i_22_n_0\
    );
\snake_1_size[5]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[53][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[53][7]_0\(7),
      I4 => \^snake_2_x_reg[53][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_220_n_0\
    );
\snake_1_size[5]_i_221\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_489_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[53][6]_0\(3),
      I3 => \^snake_1_y_reg[0][0]_rep_0\,
      I4 => \^snake_2_y_reg[53][6]_0\(0),
      O => \snake_1_size[5]_i_221_n_0\
    );
\snake_1_size[5]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_74_0\,
      I1 => \snake_1_size[5]_i_491_n_0\,
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[53][6]_0\(6),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_2_x_reg[53][7]_0\(0),
      O => \snake_1_size[5]_i_222_n_0\
    );
\snake_1_size[5]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040004000400"
    )
        port map (
      I0 => \snake_1_size[5]_i_492_n_0\,
      I1 => \snake_1_size[5]_i_493_n_0\,
      I2 => \snake_1_size[5]_i_494_n_0\,
      I3 => \snake_2_size[5]_i_452_0\(4),
      I4 => \snake_2_size[5]_i_452_0\(3),
      I5 => \snake_1_size[5]_i_74_1\,
      O => \snake_1_size[5]_i_223_n_0\
    );
\snake_1_size[5]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404000000"
    )
        port map (
      I0 => \snake_1_size[5]_i_495_n_0\,
      I1 => \snake_1_size[5]_i_496_n_0\,
      I2 => \snake_1_size[5]_i_497_n_0\,
      I3 => \snake_1_size[5]_i_243_0\(0),
      I4 => \snake_1_size[5]_i_243_0\(3),
      I5 => \snake_1_size[5]_i_75_0\,
      O => \snake_1_size[5]_i_224_n_0\
    );
\snake_1_size[5]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[22][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[22][6]_0\(6),
      I4 => \snake_1_size[5]_i_498_n_0\,
      I5 => \snake_1_size[5]_i_499_n_0\,
      O => \snake_1_size[5]_i_225_n_0\
    );
\snake_1_size[5]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_500_n_0\,
      I1 => \^q\(4),
      I2 => \^snake_2_x_reg[22][7]_0\(4),
      I3 => \snake_1_size[5]_i_501_n_0\,
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_2_x_reg[22][7]_0\(0),
      O => \snake_1_size[5]_i_226_n_0\
    );
\snake_1_size[5]_i_228\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_502_n_0\,
      I1 => \snake_1_size[5]_i_503_n_0\,
      I2 => \snake_1_size[5]_i_504_n_0\,
      I3 => \snake_1_size[5]_i_505_n_0\,
      I4 => \snake_1_size[5]_i_76_0\,
      O => \snake_1_size[5]_i_228_n_0\
    );
\snake_1_size[5]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_506_n_0\,
      I1 => \^snake_2_x_reg[33][7]_0\(0),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_2_y_reg[33][6]_0\(4),
      I5 => \snake_1_size[5]_i_507_n_0\,
      O => \snake_1_size[5]_i_229_n_0\
    );
\snake_1_size[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[62][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_2_y_reg[62][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \^snake_2_x_reg[62][7]_0\(6),
      O => \snake_1_size[5]_i_23_n_0\
    );
\snake_1_size[5]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[33][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[33][7]_0\(4),
      I3 => \^q\(4),
      I4 => \snake_1_size[5]_i_508_n_0\,
      I5 => \snake_1_size[5]_i_509_n_0\,
      O => \snake_1_size[5]_i_230_n_0\
    );
\snake_1_size[5]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[33][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[33][6]_0\(6),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \^snake_2_y_reg[33][6]_0\(5),
      O => \snake_1_size[5]_i_231_n_0\
    );
\snake_1_size[5]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FF04040404"
    )
        port map (
      I0 => \snake_1_size[5]_i_76_2\,
      I1 => \snake_1_size[5]_i_511_n_0\,
      I2 => \snake_1_size[5]_i_512_n_0\,
      I3 => \snake_1_size[5]_i_76_1\,
      I4 => \snake_1_size[5]_i_513_n_0\,
      I5 => \snake_1_size[5]_i_514_n_0\,
      O => \snake_1_size[5]_i_232_n_0\
    );
\snake_1_size[5]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_2_size[5]_i_20_0\,
      I1 => \snake_1_size[5]_i_515_n_0\,
      I2 => \snake_1_size[5]_i_516_n_0\,
      I3 => \snake_1_size[5]_i_517_n_0\,
      I4 => \snake_1_size[5]_i_518_n_0\,
      I5 => \snake_1_size[5]_i_519_n_0\,
      O => \snake_1_size[5]_i_233_n_0\
    );
\snake_1_size[5]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_520_n_0\,
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[42][6]_0\(3),
      I3 => \^snake_1_y_reg[0][5]_rep_1\,
      I4 => \^snake_1_y_reg[42][6]_0\(5),
      I5 => \snake_1_size[5]_i_521_n_0\,
      O => \snake_1_size[5]_i_234_n_0\
    );
\snake_1_size[5]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_522_n_0\,
      I1 => \snake_1_size[5]_i_523_n_0\,
      I2 => \^snake_1_x_reg[42][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[42][7]_0\(5),
      I5 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_235_n_0\
    );
\snake_1_size[5]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_524_n_0\,
      I1 => \snake_1_size[5]_i_525_n_0\,
      I2 => \^snake_1_x_reg[42][7]_0\(4),
      I3 => \^q\(4),
      I4 => \^snake_1_x_reg[42][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_236_n_0\
    );
\snake_1_size[5]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_77_0\,
      I1 => \snake_1_size[5]_i_526_n_0\,
      I2 => \^snake_2_y_reg[32][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \snake_1_size[5]_i_527_n_0\,
      I5 => \snake_1_size[5]_i_528_n_0\,
      O => \snake_1_size[5]_i_238_n_0\
    );
\snake_1_size[5]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
        port map (
      I0 => \snake_1_size[5]_i_529_n_0\,
      I1 => \snake_2_size[5]_i_177_0\,
      I2 => \snake_1_size[5]_i_531_n_0\,
      I3 => \snake_1_size[5]_i_532_n_0\,
      I4 => \snake_1_size[5]_i_533_n_0\,
      I5 => \snake_1_size[5]_i_534_n_0\,
      O => \snake_1_size[5]_i_239_n_0\
    );
\snake_1_size[5]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \snake_1_size[5]_i_535_n_0\,
      I1 => \snake_1_size[5]_i_536_n_0\,
      I2 => \snake_1_size[5]_i_537_n_0\,
      I3 => \snake_1_size[5]_i_538_n_0\,
      I4 => \snake_1_size[5]_i_78_2\,
      I5 => \snake_1_size[5]_i_540_n_0\,
      O => \snake_1_size[5]_i_240_n_0\
    );
\snake_1_size[5]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_1_size[5]_i_78_0\,
      I1 => \snake_1_size[5]_i_541_n_0\,
      I2 => \snake_1_size[5]_i_542_n_0\,
      I3 => \snake_1_size[5]_i_543_n_0\,
      I4 => \snake_1_size[5]_i_544_n_0\,
      I5 => \snake_1_size[5]_i_545_n_0\,
      O => \snake_1_size[5]_i_241_n_0\
    );
\snake_1_size[5]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_1_size[5]_i_546_n_0\,
      I1 => \snake_1_size[5]_i_547_n_0\,
      I2 => \snake_1_size[5]_i_47_0\,
      I3 => \snake_2_size[5]_i_40_1\,
      I4 => \snake_1_size[5]_i_548_n_0\,
      I5 => \snake_1_size[5]_i_549_n_0\,
      O => \snake_1_size[5]_i_242_n_0\
    );
\snake_1_size[5]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_550_n_0\,
      I1 => \snake_1_size[5]_i_78_1\,
      I2 => \snake_1_size[5]_i_552_n_0\,
      I3 => \snake_1_size[5]_i_553_n_0\,
      I4 => \snake_1_size[5]_i_554_n_0\,
      I5 => \snake_1_size[5]_i_555_n_0\,
      O => \snake_1_size[5]_i_243_n_0\
    );
\snake_1_size[5]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
        port map (
      I0 => \snake_1_size[5]_i_556_n_0\,
      I1 => \snake_2_size[5]_i_62_1\,
      I2 => \snake_1_size[5]_i_557_n_0\,
      I3 => \snake_1_size[5]_i_558_n_0\,
      I4 => \snake_1_size[5]_i_559_n_0\,
      I5 => \snake_1_size[5]_i_560_n_0\,
      O => \snake_1_size[5]_i_244_n_0\
    );
\snake_1_size[5]_i_245\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_561_n_0\,
      I1 => \snake_1_size[5]_i_562_n_0\,
      I2 => \snake_1_size[5]_i_563_n_0\,
      I3 => \snake_1_size[5]_i_564_n_0\,
      I4 => \snake_1_size[5]_i_565_n_0\,
      O => \snake_1_size[5]_i_245_n_0\
    );
\snake_1_size[5]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_566_n_0\,
      I1 => \snake_1_size[5]_i_567_n_0\,
      I2 => \snake_1_size[5]_i_568_n_0\,
      I3 => \snake_1_size[5]_i_569_n_0\,
      I4 => \snake_1_size[5]_i_570_n_0\,
      I5 => \snake_1_size[5]_i_571_n_0\,
      O => \snake_1_size[5]_i_246_n_0\
    );
\snake_1_size[5]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[23][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[23][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \snake_1_size[5]_i_572_n_0\,
      I5 => \snake_1_size[5]_i_573_n_0\,
      O => \snake_1_size[5]_i_247_n_0\
    );
\snake_1_size[5]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_574_n_0\,
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_y_reg[23][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[23][6]_0\(3),
      I5 => \snake_1_size[5]_i_575_n_0\,
      O => \snake_1_size[5]_i_248_n_0\
    );
\snake_1_size[5]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_576_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[23][6]_0\(4),
      I3 => \^snake_1_y_reg[23][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(5),
      I5 => \snake_1_size[5]_i_577_n_0\,
      O => \snake_1_size[5]_i_249_n_0\
    );
\snake_1_size[5]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAFFFFAABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_578_n_0\,
      I1 => \snake_1_size[5]_i_579_n_0\,
      I2 => \snake_1_size[5]_i_580_n_0\,
      I3 => \snake_1_size[5]_i_581_n_0\,
      I4 => \snake_1_size[5]_i_582_n_0\,
      I5 => \snake_1_size[5]_i_583_n_0\,
      O => \snake_1_size[5]_i_250_n_0\
    );
\snake_1_size[5]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \snake_1_size[5]_i_584_n_0\,
      I1 => \snake_1_size[5]_i_585_n_0\,
      I2 => \snake_1_size[5]_i_586_n_0\,
      I3 => \snake_1_size[5]_i_587_n_0\,
      I4 => \snake_1_size[5]_i_588_n_0\,
      I5 => \snake_1_size[5]_i_589_n_0\,
      O => \snake_1_size[5]_i_251_n_0\
    );
\snake_1_size[5]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[15][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_2_y_reg[15][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \snake_1_size[5]_i_590_n_0\,
      I5 => \snake_1_size[5]_i_591_n_0\,
      O => \snake_1_size[5]_i_252_n_0\
    );
\snake_1_size[5]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_592_n_0\,
      I1 => \snake_1_size[5]_i_593_n_0\,
      I2 => \^snake_2_y_reg[15][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_2_y_reg[15][6]_0\(3),
      O => \snake_1_size[5]_i_253_n_0\
    );
\snake_1_size[5]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_594_n_0\,
      I1 => \snake_1_size[5]_i_595_n_0\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[15][7]_0\(7),
      I4 => \^snake_2_y_reg[15][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_254_n_0\
    );
\snake_1_size[5]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_596_n_0\,
      I1 => \snake_1_size[5]_i_597_n_0\,
      I2 => \snake_1_size[5]_i_598_n_0\,
      I3 => \snake_1_size[5]_i_599_n_0\,
      I4 => \snake_1_size[5]_i_80_0\,
      I5 => \snake_1_size[5]_i_601_n_0\,
      O => \snake_1_size[5]_i_255_n_0\
    );
\snake_1_size[5]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAFFFFAABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_602_n_0\,
      I1 => \snake_1_size[5]_i_603_n_0\,
      I2 => \snake_1_size[5]_i_604_n_0\,
      I3 => \snake_1_size[5]_i_605_n_0\,
      I4 => \snake_1_size[5]_i_606_n_0\,
      I5 => \snake_1_size[5]_i_607_n_0\,
      O => \snake_1_size[5]_i_256_n_0\
    );
\snake_1_size[5]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_608_n_0\,
      I1 => \snake_2_size[5]_i_21_1\,
      I2 => \snake_1_size[5]_i_609_n_0\,
      I3 => \snake_1_size[5]_i_610_n_0\,
      I4 => \snake_1_size[5]_i_611_n_0\,
      I5 => \snake_1_size[5]_i_612_n_0\,
      O => \snake_1_size[5]_i_257_n_0\
    );
\snake_1_size[5]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => \snake_1_size[5]_i_613_n_0\,
      I1 => \snake_2_size[5]_i_452_0\(0),
      I2 => \snake_2_size[5]_i_452_0\(1),
      I3 => \snake_1_size[5]_i_47_0\,
      I4 => \snake_1_size[5]_i_614_n_0\,
      I5 => \snake_1_size[5]_i_615_n_0\,
      O => \snake_1_size[5]_i_258_n_0\
    );
\snake_1_size[5]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_616_n_0\,
      I1 => \snake_1_size[5]_i_617_n_0\,
      I2 => \^snake_1_y_reg[57][6]_0\(5),
      I3 => \^snake_1_y_reg[0][5]_rep_1\,
      I4 => \^snake_1_x_reg[57][7]_0\(2),
      I5 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_259_n_0\
    );
\snake_1_size[5]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[57][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_x_reg[57][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      I4 => \snake_1_size[5]_i_618_n_0\,
      I5 => \snake_1_size[5]_i_619_n_0\,
      O => \snake_1_size[5]_i_261_n_0\
    );
\snake_1_size[5]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[57][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[57][7]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_1_y_reg[57][6]_0\(6),
      O => \snake_1_size[5]_i_262_n_0\
    );
\snake_1_size[5]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[41][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[41][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_2_y_reg[41][6]_0\(6),
      O => \snake_1_size[5]_i_263_n_0\
    );
\snake_1_size[5]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^snake_2_x_reg[41][7]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[41][6]_0\(0),
      I4 => \^snake_2_y_reg[41][6]_0\(1),
      I5 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_264_n_0\
    );
\snake_1_size[5]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[41][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_2_y_reg[41][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \^snake_2_y_reg[41][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_265_n_0\
    );
\snake_1_size[5]_i_266\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_620_n_0\,
      I1 => \^q\(7),
      I2 => \^snake_2_x_reg[41][7]_0\(7),
      I3 => \^q\(1),
      I4 => \^snake_2_x_reg[41][7]_0\(1),
      O => \snake_1_size[5]_i_266_n_0\
    );
\snake_1_size[5]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_82_0\,
      I1 => \snake_1_size[5]_i_622_n_0\,
      I2 => \^snake_2_x_reg[41][7]_0\(6),
      I3 => \^q\(6),
      I4 => \^snake_2_x_reg[41][7]_0\(4),
      I5 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_267_n_0\
    );
\snake_1_size[5]_i_268\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \snake_1_size[5]_i_623_n_0\,
      I1 => \snake_1_size[5]_i_624_n_0\,
      I2 => \snake_1_size[5]_i_625_n_0\,
      I3 => \snake_1_size[5]_i_626_n_0\,
      I4 => \snake_1_size[5]_i_627_n_0\,
      O => \snake_1_size[5]_i_268_n_0\
    );
\snake_1_size[5]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_628_n_0\,
      I1 => \^snake_2_y_reg[50][6]_0\(0),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[50][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \snake_1_size[5]_i_629_n_0\,
      O => \snake_1_size[5]_i_269_n_0\
    );
\snake_1_size[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF10"
    )
        port map (
      I0 => \snake_1_size[5]_i_50_n_0\,
      I1 => \snake_1_size[5]_i_51_n_0\,
      I2 => \snake_2_size[5]_i_23_0\,
      I3 => \snake_1_size[5]_i_53_n_0\,
      I4 => \snake_1_size[5]_i_54_n_0\,
      I5 => \snake_1_size[5]_i_55_n_0\,
      O => \snake_1_size[5]_i_27_n_0\
    );
\snake_1_size[5]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_630_n_0\,
      I1 => \snake_1_size[5]_i_631_n_0\,
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[50][7]_0\(3),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \^snake_2_y_reg[50][6]_0\(5),
      O => \snake_1_size[5]_i_270_n_0\
    );
\snake_1_size[5]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[50][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[50][7]_0\(1),
      I3 => \^q\(1),
      I4 => \^snake_2_x_reg[50][7]_0\(2),
      I5 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_271_n_0\
    );
\snake_1_size[5]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^snake_2_x_reg[50][7]_0\(1),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[50][7]_0\(3),
      I4 => \^snake_2_x_reg[50][7]_0\(7),
      I5 => \^q\(7),
      O => \snake_1_size[5]_i_272_n_0\
    );
\snake_1_size[5]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000082"
    )
        port map (
      I0 => \snake_1_size[5]_i_83_0\,
      I1 => \^snake_1_y_reg[44][6]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \snake_1_size[5]_i_633_n_0\,
      I4 => \snake_1_size[5]_i_634_n_0\,
      I5 => \snake_1_size[5]_i_635_n_0\,
      O => \snake_1_size[5]_i_273_n_0\
    );
\snake_1_size[5]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_636_n_0\,
      I1 => \snake_1_size[5]_i_637_n_0\,
      I2 => \snake_1_size[5]_i_638_n_0\,
      I3 => \snake_1_size[5]_i_639_n_0\,
      I4 => \snake_1_size[5]_i_640_n_0\,
      I5 => \snake_1_size[5]_i_641_n_0\,
      O => \snake_1_size[5]_i_274_n_0\
    );
\snake_1_size[5]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_1_size[5]_i_84_0\,
      I1 => \snake_1_size[5]_i_643_n_0\,
      I2 => \snake_1_size[5]_i_644_n_0\,
      I3 => \snake_1_size[5]_i_645_n_0\,
      I4 => \snake_1_size[5]_i_646_n_0\,
      I5 => \snake_1_size[5]_i_647_n_0\,
      O => \snake_1_size[5]_i_275_n_0\
    );
\snake_1_size[5]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_648_n_0\,
      I1 => \^snake_1_y_reg[14][6]_0\(0),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[14][7]_0\(3),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \snake_1_size[5]_i_649_n_0\,
      O => \snake_1_size[5]_i_276_n_0\
    );
\snake_1_size[5]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_650_n_0\,
      I1 => \snake_1_size[5]_i_651_n_0\,
      I2 => \^snake_1_x_reg[14][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      I4 => \^snake_1_x_reg[14][7]_0\(0),
      I5 => \^q\(0),
      O => \snake_1_size[5]_i_277_n_0\
    );
\snake_1_size[5]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_652_n_0\,
      I1 => \snake_1_size[5]_i_653_n_0\,
      I2 => \snake_1_size[5]_i_654_n_0\,
      I3 => \snake_1_size[5]_i_655_n_0\,
      I4 => \snake_1_size[5]_i_656_n_0\,
      I5 => \snake_1_size[5]_i_84_1\,
      O => \snake_1_size[5]_i_278_n_0\
    );
\snake_1_size[5]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[21][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_2_x_reg[21][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_2_x_reg[21][7]_0\(3),
      I5 => \^q\(3),
      O => \snake_1_size[5]_i_279_n_0\
    );
\snake_1_size[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFABAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_56_n_0\,
      I1 => \snake_1_size[5]_i_16_0\,
      I2 => \snake_1_size[5]_i_58_n_0\,
      I3 => \snake_1_size[5]_i_59_n_0\,
      I4 => \snake_1_size[5]_i_60_n_0\,
      I5 => \snake_1_size[5]_i_61_n_0\,
      O => \snake_1_size[5]_i_28_n_0\
    );
\snake_1_size[5]_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[21][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_2_x_reg[21][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_280_n_0\
    );
\snake_1_size[5]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_658_n_0\,
      I1 => \snake_1_size[5]_i_659_n_0\,
      I2 => \snake_1_size[5]_i_660_n_0\,
      I3 => \snake_1_size[5]_i_661_n_0\,
      I4 => \snake_1_size[5]_i_662_n_0\,
      I5 => \snake_1_size[5]_i_89_0\,
      O => \snake_1_size[5]_i_281_n_0\
    );
\snake_1_size[5]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[27][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[27][7]_0\(5),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_1_y_reg[27][6]_0\(1),
      O => \snake_1_size[5]_i_282_n_0\
    );
\snake_1_size[5]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_664_n_0\,
      I1 => \^snake_1_y_reg[27][6]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[27][7]_0\(0),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \snake_1_size[5]_i_665_n_0\,
      O => \snake_1_size[5]_i_283_n_0\
    );
\snake_1_size[5]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[27][6]_0\(5),
      I2 => \^snake_1_x_reg[27][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_y_reg[27][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_284_n_0\
    );
\snake_1_size[5]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[27][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[27][6]_0\(0),
      I4 => \^snake_1_x_reg[27][7]_0\(2),
      I5 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_285_n_0\
    );
\snake_1_size[5]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_668_n_0\,
      I1 => \snake_1_size[5]_i_669_n_0\,
      I2 => \^snake_2_y_reg[27][6]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      I4 => \^snake_2_x_reg[27][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_287_n_0\
    );
\snake_1_size[5]_i_289\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_670_n_0\,
      I1 => \^q\(1),
      I2 => \^snake_2_x_reg[27][7]_0\(1),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      I4 => \^snake_2_x_reg[27][7]_0\(4),
      O => \snake_1_size[5]_i_289_n_0\
    );
\snake_1_size[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_62_n_0\,
      I1 => \snake_1_size[5]_i_63_n_0\,
      I2 => \snake_1_size[5]_i_64_n_0\,
      I3 => \snake_1_size[5]_i_65_n_0\,
      I4 => \snake_1_size[5]_i_66_n_0\,
      I5 => \snake_1_size[5]_i_67_n_0\,
      O => \snake_1_size[5]_i_29_n_0\
    );
\snake_1_size[5]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[27][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_2_x_reg[27][7]_0\(6),
      I4 => \^snake_2_x_reg[27][7]_0\(5),
      I5 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_290_n_0\
    );
\snake_1_size[5]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[27][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[27][7]_0\(5),
      I4 => \^snake_2_y_reg[27][6]_0\(4),
      I5 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_291_n_0\
    );
\snake_1_size[5]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[27][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_2_y_reg[27][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_2_y_reg[27][6]_0\(6),
      O => \snake_1_size[5]_i_292_n_0\
    );
\snake_1_size[5]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_1_y_reg[30][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[30][6]_0\(1),
      I4 => \^snake_1_x_reg[30][7]_0\(4),
      I5 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_293_n_0\
    );
\snake_1_size[5]_i_294\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[30][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_x_reg[30][7]_0\(6),
      I3 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_294_n_0\
    );
\snake_1_size[5]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[30][7]_0\(7),
      I2 => \^snake_1_y_reg[30][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_1_x_reg[30][7]_0\(6),
      I5 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_295_n_0\
    );
\snake_1_size[5]_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[30][6]_0\(2),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[30][7]_0\(7),
      O => \snake_1_size[5]_i_296_n_0\
    );
\snake_1_size[5]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[30][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^q\(2),
      I3 => \^snake_1_x_reg[30][7]_0\(2),
      I4 => \^snake_1_y_reg[0][4]_rep_0\,
      I5 => \^snake_1_y_reg[30][6]_0\(4),
      O => \snake_1_size[5]_i_297_n_0\
    );
\snake_1_size[5]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[30][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[30][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      I4 => \^snake_1_y_reg[30][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_298_n_0\
    );
\snake_1_size[5]_i_299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[31][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_2_y_reg[31][6]_0\(5),
      O => \snake_1_size[5]_i_299_n_0\
    );
\snake_1_size[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101000000000"
    )
        port map (
      I0 => \snake_1_size[5]_i_68_n_0\,
      I1 => \snake_1_size[5]_i_69_n_0\,
      I2 => \snake_1_size[5]_i_70_n_0\,
      I3 => \snake_1_size[5]_i_71_n_0\,
      I4 => \snake_1_size[5]_i_16_1\,
      I5 => snake_1_dead_i_6_n_0,
      O => \snake_1_size[5]_i_30_n_0\
    );
\snake_1_size[5]_i_300\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \^snake_2_x_reg[31][7]_0\(6),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[31][6]_0\(4),
      O => \snake_1_size[5]_i_300_n_0\
    );
\snake_1_size[5]_i_301\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep_0\,
      I1 => \^snake_2_y_reg[31][6]_0\(6),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[31][6]_0\(4),
      I4 => \snake_1_size[5]_i_671_n_0\,
      O => \snake_1_size[5]_i_301_n_0\
    );
\snake_1_size[5]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^snake_1_x_reg[60][7]_0\(2),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[60][6]_0\(5),
      I4 => \^q\(5),
      I5 => \^snake_1_x_reg[60][7]_0\(5),
      O => \snake_1_size[5]_i_302_n_0\
    );
\snake_1_size[5]_i_303\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_1_x_reg[60][7]_0\(5),
      I2 => \^snake_1_x_reg[60][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_303_n_0\
    );
\snake_1_size[5]_i_304\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[60][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^snake_1_y_reg[60][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_304_n_0\
    );
\snake_1_size[5]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_672_n_0\,
      I1 => \snake_1_size[5]_i_673_n_0\,
      I2 => \^snake_2_y_reg[29][6]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_2_y_reg[29][6]_0\(6),
      O => \snake_1_size[5]_i_305_n_0\
    );
\snake_1_size[5]_i_307\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][5]_rep_0\,
      I1 => \^snake_2_x_reg[29][7]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[29][6]_0\(4),
      I4 => \snake_1_size[5]_i_674_n_0\,
      O => \snake_1_size[5]_i_307_n_0\
    );
\snake_1_size[5]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[29][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[29][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^q\(2),
      I5 => \^snake_2_x_reg[29][7]_0\(2),
      O => \snake_1_size[5]_i_308_n_0\
    );
\snake_1_size[5]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[29][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[29][6]_0\(6),
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_2_y_reg[29][6]_0\(3),
      O => \snake_1_size[5]_i_309_n_0\
    );
\snake_1_size[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_73_n_0\,
      I1 => \snake_1_size[5]_i_74_n_0\,
      I2 => \snake_1_size[5]_i_75_n_0\,
      I3 => \snake_1_size[5]_i_76_n_0\,
      I4 => \snake_1_size[5]_i_77_n_0\,
      I5 => \snake_1_size[5]_i_78_n_0\,
      O => \snake_1_size[5]_i_31_n_0\
    );
\snake_1_size[5]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[29][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[29][7]_0\(7),
      I4 => \^q\(1),
      I5 => \^snake_2_x_reg[29][7]_0\(1),
      O => \snake_1_size[5]_i_310_n_0\
    );
\snake_1_size[5]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_675_n_0\,
      I1 => \snake_1_size[5]_i_676_n_0\,
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[29][6]_0\(2),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[29][6]_0\(0),
      O => \snake_1_size[5]_i_311_n_0\
    );
\snake_1_size[5]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[29][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[29][7]_0\(1),
      I3 => \^q\(1),
      I4 => \snake_1_size[5]_i_677_n_0\,
      I5 => \snake_1_size[5]_i_678_n_0\,
      O => \snake_1_size[5]_i_314_n_0\
    );
\snake_1_size[5]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[29][7]_0\(2),
      I1 => \^q\(2),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[29][7]_0\(4),
      I4 => \^q\(0),
      I5 => \^snake_1_x_reg[29][7]_0\(0),
      O => \snake_1_size[5]_i_315_n_0\
    );
\snake_1_size[5]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[17][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[17][6]_0\(1),
      I4 => \^snake_1_y_reg[17][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_316_n_0\
    );
\snake_1_size[5]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[17][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[17][6]_0\(3),
      I4 => \^snake_1_x_reg[17][7]_0\(3),
      I5 => \^q\(3),
      O => \snake_1_size[5]_i_317_n_0\
    );
\snake_1_size[5]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_1_y_reg[17][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^q\(1),
      I3 => \^snake_1_x_reg[17][7]_0\(1),
      I4 => \^snake_1_y_reg[17][6]_0\(4),
      I5 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_318_n_0\
    );
\snake_1_size[5]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[17][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_1_y_reg[17][6]_0\(6),
      I4 => \^q\(1),
      I5 => \^snake_1_x_reg[17][7]_0\(1),
      O => \snake_1_size[5]_i_319_n_0\
    );
\snake_1_size[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_79_n_0\,
      I1 => \snake_1_size[5]_i_80_n_0\,
      I2 => \snake_1_size[5]_i_81_n_0\,
      I3 => \snake_1_size[5]_i_82_n_0\,
      I4 => \snake_1_size[5]_i_83_n_0\,
      I5 => \snake_1_size[5]_i_84_n_0\,
      O => \snake_1_size[5]_i_32_n_0\
    );
\snake_1_size[5]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_679_n_0\,
      I1 => \^snake_1_x_reg[17][7]_0\(0),
      I2 => \^q\(0),
      I3 => \^snake_1_x_reg[17][7]_0\(2),
      I4 => \^q\(2),
      I5 => \snake_1_size[5]_i_680_n_0\,
      O => \snake_1_size[5]_i_320_n_0\
    );
\snake_1_size[5]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][5]_rep_0\,
      I1 => \^snake_1_x_reg[13][7]_0\(5),
      I2 => \^q\(3),
      I3 => \^snake_1_x_reg[13][7]_0\(3),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[13][6]_0\(4),
      O => \snake_1_size[5]_i_322_n_0\
    );
\snake_1_size[5]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[13][6]_0\(0),
      I2 => \^snake_1_x_reg[13][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^q\(2),
      I5 => \^snake_1_x_reg[13][7]_0\(2),
      O => \snake_1_size[5]_i_323_n_0\
    );
\snake_1_size[5]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_1_x_reg[13][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[13][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^snake_1_y_reg[13][6]_0\(0),
      I5 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_size[5]_i_324_n_0\
    );
\snake_1_size[5]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[13][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[13][7]_0\(7),
      I4 => \^snake_1_x_reg[13][7]_0\(3),
      I5 => \^q\(3),
      O => \snake_1_size[5]_i_325_n_0\
    );
\snake_1_size[5]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_681_n_0\,
      I1 => \snake_1_size[5]_i_682_n_0\,
      I2 => \^snake_1_x_reg[13][7]_0\(1),
      I3 => \^q\(1),
      I4 => \^snake_1_x_reg[13][7]_0\(0),
      I5 => \^q\(0),
      O => \snake_1_size[5]_i_326_n_0\
    );
\snake_1_size[5]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \snake_1_size[5]_i_683_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[24][6]_0\(5),
      I3 => \^snake_1_x_reg[24][7]_0\(2),
      I4 => \^q\(2),
      I5 => \snake_1_size[5]_i_684_n_0\,
      O => \snake_1_size[5]_i_328_n_0\
    );
\snake_1_size[5]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[24][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[24][7]_0\(7),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_1_y_reg[24][6]_0\(6),
      O => \snake_1_size[5]_i_329_n_0\
    );
\snake_1_size[5]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_33_n_0\
    );
\snake_1_size[5]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_685_n_0\,
      I1 => \^q\(3),
      I2 => \^snake_1_x_reg[24][7]_0\(3),
      I3 => \^snake_1_x_reg[24][7]_0\(0),
      I4 => \^q\(0),
      I5 => \snake_1_size[5]_i_686_n_0\,
      O => \snake_1_size[5]_i_330_n_0\
    );
\snake_1_size[5]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \snake_2_size[5]_i_42_0\,
      I1 => \snake_1_size[5]_i_689_n_0\,
      I2 => \snake_1_size[5]_i_690_n_0\,
      I3 => \snake_1_size[5]_i_691_n_0\,
      I4 => \snake_1_size[5]_i_692_n_0\,
      I5 => \snake_1_size[5]_i_110_0\,
      O => \snake_1_size[5]_i_333_n_0\
    );
\snake_1_size[5]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_693_n_0\,
      I1 => \snake_1_size[5]_i_694_n_0\,
      I2 => \snake_1_size[5]_i_695_n_0\,
      I3 => \snake_1_size[5]_i_696_n_0\,
      I4 => \snake_1_size[5]_i_697_n_0\,
      I5 => \snake_1_size[5]_i_111_0\,
      O => \snake_1_size[5]_i_334_n_0\
    );
\snake_1_size[5]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_699_n_0\,
      I1 => \snake_2_size[5]_i_39_0\,
      I2 => \snake_1_size[5]_i_700_n_0\,
      I3 => \snake_1_size[5]_i_701_n_0\,
      I4 => \snake_1_size[5]_i_702_n_0\,
      I5 => \snake_1_size[5]_i_703_n_0\,
      O => \snake_1_size[5]_i_335_n_0\
    );
\snake_1_size[5]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_704_n_0\,
      I1 => \snake_1_size[5]_i_705_n_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_2_y_reg[59][6]_0\(5),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \^snake_2_x_reg[59][7]_0\(4),
      O => \snake_1_size[5]_i_336_n_0\
    );
\snake_1_size[5]_i_338\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_706_n_0\,
      I1 => \snake_1_size[5]_i_707_n_0\,
      I2 => \snake_1_size[5]_i_708_n_0\,
      I3 => \snake_1_size[5]_i_709_n_0\,
      I4 => \snake_1_size[5]_i_710_n_0\,
      O => \snake_1_size[5]_i_338_n_0\
    );
\snake_1_size[5]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[18][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[18][7]_0\(6),
      I4 => \^q\(7),
      I5 => \^snake_2_x_reg[18][7]_0\(7),
      O => \snake_1_size[5]_i_339_n_0\
    );
\snake_1_size[5]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_1_size[5]_i_34_n_0\
    );
\snake_1_size[5]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[18][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[18][7]_0\(3),
      I4 => \^q\(2),
      I5 => \^snake_2_x_reg[18][7]_0\(2),
      O => \snake_1_size[5]_i_340_n_0\
    );
\snake_1_size[5]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_711_n_0\,
      I1 => \snake_1_size[5]_i_712_n_0\,
      I2 => \^snake_1_y_reg[22][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_1_y_reg[22][6]_0\(4),
      I5 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_y_reg[22][5]_0\
    );
\snake_1_size[5]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_713_n_0\,
      I1 => \^snake_1_x_reg[22][7]_0\(4),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[22][7]_0\(0),
      I4 => \^q\(0),
      I5 => \snake_1_size[5]_i_714_n_0\,
      O => \snake_1_x_reg[22][4]_0\
    );
\snake_1_size[5]_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[3][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_1_y_reg[3][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_343_n_0\
    );
\snake_1_size[5]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_1_x_reg[3][7]_0\(5),
      I2 => \^snake_1_x_reg[3][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[0][6]_rep_0\,
      I5 => \^snake_1_y_reg[3][6]_0\(6),
      O => \snake_1_size[5]_i_344_n_0\
    );
\snake_1_size[5]_i_345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[3][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^q\(5),
      I3 => \^snake_1_x_reg[3][7]_0\(5),
      O => \snake_1_size[5]_i_345_n_0\
    );
\snake_1_size[5]_i_346\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[3][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[3][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      I4 => \snake_1_size[5]_i_715_n_0\,
      O => \snake_1_size[5]_i_346_n_0\
    );
\snake_1_size[5]_i_348\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[3][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_1_y_reg[3][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \snake_1_size[5]_i_716_n_0\,
      O => \snake_1_size[5]_i_348_n_0\
    );
\snake_1_size[5]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep_0\,
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_35_n_0\
    );
\snake_1_size[5]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_718_n_0\,
      I1 => \snake_1_size[5]_i_719_n_0\,
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[26][7]_0\(0),
      I4 => \^snake_1_x_reg[26][7]_0\(4),
      I5 => \^q\(4),
      O => \snake_1_size[5]_i_350_n_0\
    );
\snake_1_size[5]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_720_n_0\,
      I1 => \^q\(4),
      I2 => \^snake_1_x_reg[26][7]_0\(4),
      I3 => \^snake_1_y_reg[26][6]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \snake_1_size[5]_i_721_n_0\,
      O => \snake_1_size[5]_i_351_n_0\
    );
\snake_1_size[5]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_722_n_0\,
      I1 => \^snake_2_y_reg[38][6]_0\(1),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_2_y_reg[38][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_rep_0\,
      I5 => \snake_1_size[5]_i_723_n_0\,
      O => \snake_1_size[5]_i_352_n_0\
    );
\snake_1_size[5]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \^snake_2_y_reg[38][6]_0\(4),
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[38][7]_0\(3),
      I3 => \^q\(3),
      I4 => \snake_1_size[5]_i_724_n_0\,
      I5 => \snake_1_size[5]_i_725_n_0\,
      O => \snake_1_size[5]_i_353_n_0\
    );
\snake_1_size[5]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_726_n_0\,
      I1 => \snake_1_size[5]_i_727_n_0\,
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[28][7]_0\(6),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[28][7]_0\(7),
      O => \snake_1_size[5]_i_355_n_0\
    );
\snake_1_size[5]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[28][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[28][6]_0\(1),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_1_y_reg[28][6]_0\(2),
      O => \snake_1_size[5]_i_356_n_0\
    );
\snake_1_size[5]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[28][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_y_reg[28][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[28][6]_0\(4),
      O => \snake_1_size[5]_i_357_n_0\
    );
\snake_1_size[5]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_2_x_reg[9][7]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \^snake_2_y_reg[9][6]_0\(6),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_2_y_reg[9][6]_0\(2),
      O => \snake_1_size[5]_i_358_n_0\
    );
\snake_1_size[5]_i_359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[9][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[9][7]_0\(6),
      O => \snake_1_size[5]_i_359_n_0\
    );
\snake_1_size[5]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][1]_rep_0\,
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^snake_2_x_reg[0][6]_rep_1\,
      I5 => \^q\(6),
      O => \snake_1_size[5]_i_36_n_0\
    );
\snake_1_size[5]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[9][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[9][6]_0\(3),
      I4 => \^snake_2_y_reg[9][6]_0\(5),
      I5 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_360_n_0\
    );
\snake_1_size[5]_i_361\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_728_n_0\,
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_2_x_reg[9][7]_0\(5),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_2_x_reg[9][7]_0\(0),
      O => \snake_1_size[5]_i_361_n_0\
    );
\snake_1_size[5]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[3][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[3][7]_0\(0),
      I3 => \^q\(0),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \^snake_2_y_reg[3][6]_0\(4),
      O => \snake_1_size[5]_i_362_n_0\
    );
\snake_1_size[5]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[3][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[3][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \^snake_2_y_reg[3][6]_0\(5),
      O => \snake_1_size[5]_i_364_n_0\
    );
\snake_1_size[5]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_729_n_0\,
      I1 => \^snake_2_y_reg[6][6]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_2_y_reg[6][6]_0\(6),
      I5 => \snake_1_size[5]_i_730_n_0\,
      O => \snake_1_size[5]_i_365_n_0\
    );
\snake_1_size[5]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_2_y_reg[6][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[6][6]_0\(0),
      I4 => \^snake_2_y_reg[6][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_366_n_0\
    );
\snake_1_size[5]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[6][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^q\(0),
      I3 => \^snake_2_x_reg[6][7]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_2_y_reg[6][6]_0\(6),
      O => \snake_1_size[5]_i_367_n_0\
    );
\snake_1_size[5]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_731_n_0\,
      I1 => \snake_1_size[5]_i_732_n_0\,
      I2 => \^snake_2_x_reg[6][7]_0\(1),
      I3 => \^q\(1),
      I4 => \^snake_2_x_reg[6][7]_0\(4),
      I5 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_368_n_0\
    );
\snake_1_size[5]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][0]_rep_0\,
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_1_size[5]_i_37_n_0\
    );
\snake_1_size[5]_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[6][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[6][7]_0\(0),
      I3 => \^q\(0),
      O => \snake_1_size[5]_i_370_n_0\
    );
\snake_1_size[5]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[6][6]_0\(3),
      I2 => \^snake_1_x_reg[6][7]_0\(5),
      I3 => \^q\(5),
      I4 => \^snake_1_x_reg[6][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_371_n_0\
    );
\snake_1_size[5]_i_372\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[6][6]_0\(1),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[6][6]_0\(0),
      O => \snake_1_size[5]_i_372_n_0\
    );
\snake_1_size[5]_i_373\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[56][6]_0\(4),
      I2 => \^snake_1_y_reg[56][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \snake_1_size[5]_i_733_n_0\,
      O => \snake_1_size[5]_i_373_n_0\
    );
\snake_1_size[5]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_734_n_0\,
      I1 => \^snake_1_y_reg[56][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_1_y_reg[56][6]_0\(6),
      I5 => \snake_1_size[5]_i_735_n_0\,
      O => \snake_1_size[5]_i_374_n_0\
    );
\snake_1_size[5]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_738_n_0\,
      I1 => \^snake_1_x_reg[12][7]_0\(3),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[12][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \snake_1_size[5]_i_739_n_0\,
      O => \snake_1_size[5]_i_376_n_0\
    );
\snake_1_size[5]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_1_x_reg[12][7]_0\(4),
      I2 => \^q\(1),
      I3 => \^snake_1_x_reg[12][7]_0\(1),
      I4 => \^snake_1_x_reg[12][7]_0\(7),
      I5 => \^q\(7),
      O => \snake_1_size[5]_i_377_n_0\
    );
\snake_1_size[5]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_1_y_reg[12][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[12][7]_0\(6),
      I3 => \^q\(6),
      I4 => \^snake_1_y_reg[0][4]_rep_0\,
      I5 => \^snake_1_y_reg[12][6]_0\(4),
      O => \snake_1_size[5]_i_378_n_0\
    );
\snake_1_size[5]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_740_n_0\,
      I1 => \snake_1_size[5]_i_741_n_0\,
      I2 => \^snake_1_x_reg[12][7]_0\(6),
      I3 => \^q\(6),
      I4 => \^q\(0),
      I5 => \^snake_1_x_reg[12][7]_0\(0),
      O => \snake_1_size[5]_i_379_n_0\
    );
\snake_1_size[5]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^q\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_38_n_0\
    );
\snake_1_size[5]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_742_n_0\,
      I1 => \^q\(6),
      I2 => \^snake_1_x_reg[2][7]_0\(6),
      I3 => \^q\(0),
      I4 => \^snake_1_x_reg[2][7]_0\(0),
      I5 => \snake_1_size[5]_i_743_n_0\,
      O => \snake_1_size[5]_i_380_n_0\
    );
\snake_1_size[5]_i_382\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_744_n_0\,
      I1 => \^q\(7),
      I2 => \^snake_1_x_reg[2][7]_0\(7),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^snake_1_x_reg[2][7]_0\(5),
      O => \snake_1_size[5]_i_382_n_0\
    );
\snake_1_size[5]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[2][6]_0\(3),
      I2 => \^snake_1_y_reg[2][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^q\(4),
      I5 => \^snake_1_x_reg[2][7]_0\(4),
      O => \snake_1_size[5]_i_383_n_0\
    );
\snake_1_size[5]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[2][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_1_y_reg[2][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^q\(0),
      I5 => \^snake_1_x_reg[2][7]_0\(0),
      O => \snake_1_size[5]_i_384_n_0\
    );
\snake_1_size[5]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[2][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[2][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[2][6]_0\(0),
      O => \snake_1_size[5]_i_385_n_0\
    );
\snake_1_size[5]_i_386\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][2]_rep_1\,
      I1 => \^snake_2_x_reg[2][7]_0\(2),
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[2][6]_0\(2),
      O => \snake_1_size[5]_i_386_n_0\
    );
\snake_1_size[5]_i_387\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I1 => \^snake_2_y_reg[2][6]_0\(6),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[2][7]_0\(5),
      I4 => \snake_1_size[5]_i_745_n_0\,
      O => \snake_1_size[5]_i_387_n_0\
    );
\snake_1_size[5]_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[2][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[2][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_388_n_0\
    );
\snake_1_size[5]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_746_n_0\,
      I1 => \snake_1_size[5]_i_747_n_0\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[2][7]_0\(7),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_2_x_reg[2][7]_0\(5),
      O => \snake_1_size[5]_i_389_n_0\
    );
\snake_1_size[5]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \snake_1_size[5]_i_85_n_0\,
      I1 => \^snake_2_y_reg[21][6]_0\(1),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[21][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \snake_1_size[5]_i_86_n_0\,
      O => \snake_2_y_reg[21][1]_0\
    );
\snake_1_size[5]_i_390\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_748_n_0\,
      I1 => \snake_1_size[5]_i_749_n_0\,
      I2 => \snake_1_size[5]_i_750_n_0\,
      I3 => \snake_1_size[5]_i_751_n_0\,
      I4 => \snake_1_size[5]_i_153_1\,
      O => \snake_1_size[5]_i_390_n_0\
    );
\snake_1_size[5]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_752_n_0\,
      I1 => \snake_1_size[5]_i_753_n_0\,
      I2 => \^snake_1_y_reg[58][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_0\(6),
      I4 => \^snake_1_x_reg[58][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_391_n_0\
    );
\snake_1_size[5]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_754_n_0\,
      I1 => \^snake_1_y_reg[58][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(6),
      I4 => \^snake_1_y_reg[58][6]_0\(6),
      I5 => \snake_1_size[5]_i_755_n_0\,
      O => \snake_1_size[5]_i_392_n_0\
    );
\snake_1_size[5]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_756_n_0\,
      I1 => \^snake_1_y_reg[58][6]_0\(3),
      I2 => \^snake_1_y_reg[0][6]_0\(3),
      I3 => \^snake_1_x_reg[58][7]_0\(4),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \snake_1_size[5]_i_757_n_0\,
      O => \snake_1_size[5]_i_393_n_0\
    );
\snake_1_size[5]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_1_size[5]_i_153_0\,
      I1 => \snake_1_size[5]_i_759_n_0\,
      I2 => \snake_1_size[5]_i_760_n_0\,
      I3 => \snake_1_size[5]_i_761_n_0\,
      I4 => \snake_1_size[5]_i_762_n_0\,
      I5 => \snake_1_size[5]_i_763_n_0\,
      O => \snake_1_size[5]_i_394_n_0\
    );
\snake_1_size[5]_i_396\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_766_n_0\,
      I1 => \^q\(5),
      I2 => \^snake_2_x_reg[43][7]_0\(5),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      I4 => \^snake_2_x_reg[43][7]_0\(4),
      O => \snake_1_size[5]_i_396_n_0\
    );
\snake_1_size[5]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[43][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_2_y_reg[43][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \^snake_2_x_reg[43][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_397_n_0\
    );
\snake_1_size[5]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[43][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_2_x_reg[43][7]_0\(1),
      I3 => \^q\(1),
      I4 => \^snake_2_y_reg[43][6]_0\(2),
      I5 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_398_n_0\
    );
\snake_1_size[5]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[43][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[43][6]_0\(4),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_2_x_reg[43][7]_0\(2),
      O => \snake_1_size[5]_i_399_n_0\
    );
\snake_1_size[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \snake_1_size[5]_i_8_n_0\,
      I1 => \snake_1_size[5]_i_9_n_0\,
      I2 => \snake_1_size[5]_i_10_n_0\,
      I3 => \snake_1_size[5]_i_11_n_0\,
      I4 => \snake_1_size[5]_i_12_n_0\,
      I5 => \snake_1_size_reg[5]_0\,
      O => \snake_1_size[5]_i_4_n_0\
    );
\snake_1_size[5]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_87_n_0\,
      I1 => \^snake_2_y_reg[21][6]_0\(5),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_x_reg[21][7]_0\(1),
      I4 => \^snake_1_x_reg[0][1]_rep_0\,
      I5 => \snake_1_size[5]_i_88_n_0\,
      O => \snake_2_y_reg[21][5]_0\
    );
\snake_1_size[5]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[43][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[43][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_1_y_reg[43][6]_0\(2),
      O => \snake_1_size[5]_i_400_n_0\
    );
\snake_1_size[5]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_767_n_0\,
      I1 => \snake_1_size[5]_i_768_n_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[43][6]_0\(5),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_1_y_reg[43][6]_0\(2),
      O => \snake_1_size[5]_i_401_n_0\
    );
\snake_1_size[5]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[43][6]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[43][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[43][6]_0\(0),
      O => \snake_1_size[5]_i_403_n_0\
    );
\snake_1_size[5]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[1][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[1][7]_0\(1),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_2_x_reg[1][7]_0\(2),
      O => \snake_1_size[5]_i_404_n_0\
    );
\snake_1_size[5]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[1][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_2_x_reg[1][7]_0\(7),
      I3 => \^q\(7),
      I4 => \snake_1_size[5]_i_769_n_0\,
      I5 => \snake_1_size[5]_i_770_n_0\,
      O => \snake_1_size[5]_i_405_n_0\
    );
\snake_1_size[5]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[1][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[1][6]_0\(2),
      I4 => \^snake_2_y_reg[1][6]_0\(4),
      I5 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_407_n_0\
    );
\snake_1_size[5]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_2_y_reg[1][6]_0\(1),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[1][7]_0\(0),
      I4 => \^snake_2_y_reg[1][6]_0\(3),
      I5 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_408_n_0\
    );
\snake_1_size[5]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => \snake_1_size[5]_i_771_n_0\,
      I1 => \snake_1_size[5]_i_772_n_0\,
      I2 => \snake_2_size[5]_i_332_0\,
      I3 => \snake_2_size[5]_i_97_0\,
      I4 => \snake_1_size[5]_i_773_n_0\,
      I5 => \snake_1_size[5]_i_774_n_0\,
      O => \snake_1_size[5]_i_409_n_0\
    );
\snake_1_size[5]_i_410\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][3]_rep_0\,
      I1 => \^snake_1_x_reg[50][7]_0\(3),
      I2 => \^snake_1_x_reg[50][7]_0\(4),
      I3 => \^q\(4),
      O => \snake_1_size[5]_i_410_n_0\
    );
\snake_1_size[5]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[50][6]_0\(1),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[50][6]_0\(3),
      I4 => \^snake_1_x_reg[50][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_411_n_0\
    );
\snake_1_size[5]_i_412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[50][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_1_y_reg[50][6]_0\(6),
      O => \snake_1_size[5]_i_412_n_0\
    );
\snake_1_size[5]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[50][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_1_y_reg[50][6]_0\(6),
      I4 => \^snake_1_x_reg[50][7]_0\(7),
      I5 => \^q\(7),
      O => \snake_1_size[5]_i_413_n_0\
    );
\snake_1_size[5]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[50][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[50][6]_0\(2),
      I4 => \^snake_1_y_reg[0][4]_rep_0\,
      I5 => \^snake_1_y_reg[50][6]_0\(4),
      O => \snake_1_size[5]_i_414_n_0\
    );
\snake_1_size[5]_i_415\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[50][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[50][7]_0\(4),
      I3 => \^q\(4),
      I4 => \snake_1_size[5]_i_775_n_0\,
      O => \snake_1_size[5]_i_415_n_0\
    );
\snake_1_size[5]_i_416\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_2_y_reg[35][6]_0\(2),
      I2 => \^snake_2_x_reg[35][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_416_n_0\
    );
\snake_1_size[5]_i_417\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[35][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[35][7]_0\(4),
      O => \snake_1_size[5]_i_417_n_0\
    );
\snake_1_size[5]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[35][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[35][7]_0\(3),
      I4 => \^snake_1_y_reg[0][0]_rep_0\,
      I5 => \^snake_2_y_reg[35][6]_0\(0),
      O => \snake_1_size[5]_i_418_n_0\
    );
\snake_1_size[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_89_n_0\,
      I1 => \snake_1_size[5]_i_90_n_0\,
      I2 => \snake_1_size[5]_i_91_n_0\,
      I3 => \snake_1_size[5]_i_92_n_0\,
      I4 => \snake_1_size[5]_i_93_n_0\,
      I5 => \snake_2_size[5]_i_104_0\,
      O => \snake_1_size[5]_i_42_n_0\
    );
\snake_1_size[5]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][2]_rep_1\,
      I1 => \^snake_1_x_reg[35][7]_0\(2),
      I2 => \^snake_1_x_reg[35][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_1_y_reg[35][6]_0\(3),
      O => \snake_1_size[5]_i_420_n_0\
    );
\snake_1_size[5]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[41][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[41][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_y_reg[41][6]_0\(4),
      I5 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_421_n_0\
    );
\snake_1_size[5]_i_422\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[41][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[41][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_422_n_0\
    );
\snake_1_size[5]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[41][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_y_reg[41][6]_0\(5),
      I3 => \^snake_1_y_reg[0][5]_rep_1\,
      I4 => \^snake_1_x_reg[41][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_423_n_0\
    );
\snake_1_size[5]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[49][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^q\(3),
      I3 => \^snake_2_x_reg[49][7]_0\(3),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[49][6]_0\(1),
      O => \snake_1_size[5]_i_424_n_0\
    );
\snake_1_size[5]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[49][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_2_x_reg[49][7]_0\(6),
      I3 => \^snake_1_x_reg[0][6]_rep_0\,
      I4 => \snake_1_size[5]_i_776_n_0\,
      I5 => \snake_1_size[5]_i_777_n_0\,
      O => \snake_1_size[5]_i_425_n_0\
    );
\snake_1_size[5]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_778_n_0\,
      I1 => \^q\(7),
      I2 => \^snake_2_x_reg[49][7]_0\(7),
      I3 => \^q\(4),
      I4 => \^snake_2_x_reg[49][7]_0\(4),
      I5 => \snake_1_size[5]_i_779_n_0\,
      O => \snake_1_size[5]_i_427_n_0\
    );
\snake_1_size[5]_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_780_n_0\,
      I1 => \snake_1_size[5]_i_182_0\,
      I2 => \snake_1_size[5]_i_782_n_0\,
      I3 => \snake_1_size[5]_i_783_n_0\,
      I4 => \snake_1_size[5]_i_784_n_0\,
      I5 => \snake_1_size[5]_i_785_n_0\,
      O => \snake_1_size[5]_i_428_n_0\
    );
\snake_1_size[5]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^snake_1_x_reg[25][7]_0\(3),
      I2 => \^snake_1_y_reg[25][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[25][6]_0\(2),
      I5 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_429_n_0\
    );
\snake_1_size[5]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFFFFFFBAFF"
    )
        port map (
      I0 => \snake_1_size[5]_i_95_n_0\,
      I1 => \^snake_2_x_reg[31][7]_0\(7),
      I2 => \^q\(7),
      I3 => \snake_2_size[5]_i_452_0\(4),
      I4 => \^q\(2),
      I5 => \^snake_2_x_reg[31][7]_0\(2),
      O => \snake_1_size[5]_i_43_n_0\
    );
\snake_1_size[5]_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[25][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[25][6]_0\(0),
      I4 => \^snake_1_x_reg[25][7]_0\(4),
      I5 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_430_n_0\
    );
\snake_1_size[5]_i_431\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[25][6]_0\(3),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[25][6]_0\(1),
      I4 => \snake_1_size[5]_i_786_n_0\,
      O => \snake_1_size[5]_i_431_n_0\
    );
\snake_1_size[5]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_787_n_0\,
      I1 => \snake_1_size[5]_i_788_n_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[25][6]_0\(5),
      I4 => \^snake_1_x_reg[25][7]_0\(4),
      I5 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_432_n_0\
    );
\snake_1_size[5]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[25][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_1_x_reg[25][7]_0\(2),
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \^snake_1_x_reg[25][7]_0\(6),
      O => \snake_1_size[5]_i_433_n_0\
    );
\snake_1_size[5]_i_434\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][4]_rep_0\,
      I1 => \^snake_2_x_reg[58][7]_0\(4),
      I2 => \^snake_2_y_reg[58][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_434_n_0\
    );
\snake_1_size[5]_i_435\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][4]_rep_0\,
      I1 => \^snake_2_x_reg[58][7]_0\(4),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[58][6]_0\(4),
      I4 => \snake_1_size[5]_i_789_n_0\,
      O => \snake_1_size[5]_i_435_n_0\
    );
\snake_1_size[5]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[58][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^snake_2_x_reg[58][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[58][6]_0\(1),
      O => \snake_2_x_reg[58][3]_0\
    );
\snake_1_size[5]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[58][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^snake_2_y_reg[58][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[58][7]_0\(1),
      O => \snake_2_x_reg[58][0]_0\
    );
\snake_1_size[5]_i_439\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[58][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_2_x_reg[58][7]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \^snake_2_y_reg[58][6]_0\(2),
      O => \snake_2_x_reg[58][5]_0\
    );
\snake_1_size[5]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_96_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[31][6]_0\(3),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_2_x_reg[31][7]_0\(0),
      I5 => \snake_1_size[5]_i_97_n_0\,
      O => \snake_1_size[5]_i_44_n_0\
    );
\snake_1_size[5]_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_790_n_0\,
      I1 => \snake_1_size[5]_i_791_n_0\,
      I2 => \^snake_2_y_reg[10][6]_0\(5),
      I3 => \^snake_1_y_reg[0][5]_rep_1\,
      I4 => \^snake_2_y_reg[10][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_2_y_reg[10][5]_0\
    );
\snake_1_size[5]_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_792_n_0\,
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[10][7]_0\(4),
      I3 => \snake_1_size[5]_i_793_n_0\,
      I4 => \^q\(0),
      I5 => \^snake_2_x_reg[10][7]_0\(0),
      O => \snake_1_x_reg[0][4]_rep_1\
    );
\snake_1_size[5]_i_442\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[20][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[20][7]_0\(6),
      I4 => \^snake_1_x_reg[0][1]_rep_0\,
      I5 => \^snake_1_x_reg[20][7]_0\(1),
      O => \snake_1_size[5]_i_442_n_0\
    );
\snake_1_size[5]_i_443\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[20][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[20][6]_0\(3),
      I4 => \snake_1_size[5]_i_794_n_0\,
      O => \snake_1_size[5]_i_443_n_0\
    );
\snake_1_size[5]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_1_x_reg[20][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[20][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_1_x_reg[20][7]_0\(5),
      O => \snake_1_size[5]_i_444_n_0\
    );
\snake_1_size[5]_i_445\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[20][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[20][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_445_n_0\
    );
\snake_1_size[5]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[11][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_2_x_reg[11][7]_0\(6),
      I3 => \^snake_1_x_reg[0][6]_rep_0\,
      I4 => \^snake_1_y_reg[0][4]_rep_0\,
      I5 => \^snake_2_y_reg[11][6]_0\(4),
      O => \snake_1_size[5]_i_446_n_0\
    );
\snake_1_size[5]_i_447\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[11][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_2_x_reg[11][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_447_n_0\
    );
\snake_1_size[5]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \^snake_2_x_reg[11][7]_0\(6),
      I2 => \^snake_2_y_reg[11][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \^snake_2_y_reg[11][6]_0\(2),
      O => \snake_1_x_reg[0][6]_rep_7\
    );
\snake_1_size[5]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[11][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[11][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[11][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_2_x_reg[11][0]_0\
    );
\snake_1_size[5]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000000002202"
    )
        port map (
      I0 => \snake_1_size[5]_i_98_n_0\,
      I1 => \snake_1_size[5]_i_99_n_0\,
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[31][7]_0\(1),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_2_x_reg[31][7]_0\(3),
      O => \snake_1_size[5]_i_45_n_0\
    );
\snake_1_size[5]_i_451\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][5]_rep_1\,
      I1 => \^snake_2_y_reg[19][6]_0\(5),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[19][6]_0\(4),
      I4 => \snake_1_size[5]_i_797_n_0\,
      O => \snake_1_size[5]_i_451_n_0\
    );
\snake_1_size[5]_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[19][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[19][6]_0\(0),
      I3 => \^snake_1_y_reg[0][0]_rep_0\,
      I4 => \^snake_2_y_reg[19][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_452_n_0\
    );
\snake_1_size[5]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[19][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_2_x_reg[19][7]_0\(6),
      I3 => \^q\(6),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_2_x_reg[19][7]_0\(0),
      O => \snake_1_size[5]_i_453_n_0\
    );
\snake_1_size[5]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[19][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[19][6]_0\(3),
      I4 => \^q\(7),
      I5 => \^snake_2_x_reg[19][7]_0\(7),
      O => \snake_1_size[5]_i_454_n_0\
    );
\snake_1_size[5]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[40][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[40][7]_0\(7),
      I4 => \^snake_1_y_reg[0][6]_0\(3),
      I5 => \^snake_1_y_reg[40][6]_0\(3),
      O => \snake_1_size[5]_i_455_n_0\
    );
\snake_1_size[5]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[40][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_y_reg[40][6]_0\(5),
      I3 => \^snake_1_y_reg[0][5]_rep_1\,
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \^snake_1_y_reg[40][6]_0\(2),
      O => \snake_1_size[5]_i_456_n_0\
    );
\snake_1_size[5]_i_457\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[40][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[40][6]_0\(2),
      O => \snake_1_size[5]_i_457_n_0\
    );
\snake_1_size[5]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[40][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_1_x_reg[40][7]_0\(3),
      I3 => \^q\(3),
      I4 => \^snake_1_y_reg[40][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_458_n_0\
    );
\snake_1_size[5]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_798_n_0\,
      I1 => \^snake_2_x_reg[40][7]_0\(0),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[40][7]_0\(7),
      I4 => \^q\(7),
      I5 => \snake_1_size[5]_i_799_n_0\,
      O => \snake_1_size[5]_i_459_n_0\
    );
\snake_1_size[5]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_100_n_0\,
      I1 => \snake_1_size[5]_i_19_0\,
      I2 => \snake_1_size[5]_i_102_n_0\,
      I3 => \snake_1_size[5]_i_103_n_0\,
      I4 => \snake_1_size[5]_i_104_n_0\,
      I5 => \snake_1_size[5]_i_105_n_0\,
      O => \snake_1_size[5]_i_46_n_0\
    );
\snake_1_size[5]_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_800_n_0\,
      I1 => \snake_1_size[5]_i_801_n_0\,
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[40][7]_0\(2),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[40][6]_0\(1),
      O => \snake_1_size[5]_i_460_n_0\
    );
\snake_1_size[5]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_2_y_reg[40][6]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[40][6]_0\(2),
      I4 => \^snake_2_y_reg[40][6]_0\(5),
      I5 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_461_n_0\
    );
\snake_1_size[5]_i_462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[40][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_y_reg[40][6]_0\(5),
      I4 => \^q\(2),
      I5 => \^snake_2_x_reg[40][7]_0\(2),
      O => \snake_1_size[5]_i_462_n_0\
    );
\snake_1_size[5]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_802_n_0\,
      I1 => \snake_1_size[5]_i_205_0\,
      I2 => \snake_1_size[5]_i_804_n_0\,
      I3 => \snake_1_size[5]_i_805_n_0\,
      I4 => \snake_1_size[5]_i_806_n_0\,
      I5 => \snake_1_size[5]_i_807_n_0\,
      O => \snake_1_size[5]_i_463_n_0\
    );
\snake_1_size[5]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[17][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[17][7]_0\(7),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_2_y_reg[17][6]_0\(6),
      O => \snake_1_size[5]_i_464_n_0\
    );
\snake_1_size[5]_i_465\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[17][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[17][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_465_n_0\
    );
\snake_1_size[5]_i_466\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[17][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^snake_2_x_reg[17][7]_0\(4),
      O => \snake_1_size[5]_i_466_n_0\
    );
\snake_1_size[5]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_2_y_reg[17][6]_0\(5),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[17][7]_0\(6),
      I4 => \^snake_2_y_reg[17][6]_0\(0),
      I5 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_size[5]_i_467_n_0\
    );
\snake_1_size[5]_i_468\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_2_y_reg[17][6]_0\(1),
      I2 => \^snake_2_y_reg[17][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_468_n_0\
    );
\snake_1_size[5]_i_469\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_2_x_reg[17][7]_0\(4),
      I2 => \^snake_2_x_reg[17][7]_0\(6),
      I3 => \^q\(6),
      I4 => \snake_1_size[5]_i_808_n_0\,
      O => \snake_1_size[5]_i_469_n_0\
    );
\snake_1_size[5]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_106_n_0\,
      I1 => \snake_1_size[5]_i_107_n_0\,
      I2 => \snake_1_size[5]_i_108_n_0\,
      I3 => \snake_1_size[5]_i_109_n_0\,
      I4 => \snake_1_size[5]_i_110_n_0\,
      I5 => \snake_1_size[5]_i_111_n_0\,
      O => \snake_1_size[5]_i_47_n_0\
    );
\snake_1_size[5]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[16][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_2_x_reg[16][7]_0\(1),
      I4 => \^q\(2),
      I5 => \^snake_2_x_reg[16][7]_0\(2),
      O => \snake_1_size[5]_i_470_n_0\
    );
\snake_1_size[5]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[16][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[16][7]_0\(5),
      I4 => \^q\(4),
      I5 => \^snake_2_x_reg[16][7]_0\(4),
      O => \snake_1_size[5]_i_471_n_0\
    );
\snake_1_size[5]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^snake_2_y_reg[16][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[16][6]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_2_y_reg[16][6]_0\(6),
      O => \snake_1_size[5]_i_472_n_0\
    );
\snake_1_size[5]_i_473\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[16][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[16][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_473_n_0\
    );
\snake_1_size[5]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep_0\,
      I1 => \^snake_2_y_reg[36][6]_0\(6),
      I2 => \^snake_2_y_reg[36][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_2_y_reg[36][6]_0\(3),
      O => \snake_1_size[5]_i_474_n_0\
    );
\snake_1_size[5]_i_475\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][0]_rep_0\,
      I1 => \^snake_2_x_reg[36][7]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \^snake_2_y_reg[36][6]_0\(6),
      O => \snake_1_size[5]_i_475_n_0\
    );
\snake_1_size[5]_i_476\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][3]_rep_0\,
      I1 => \^snake_2_x_reg[36][7]_0\(3),
      I2 => \^snake_2_x_reg[36][7]_0\(4),
      I3 => \^q\(4),
      O => \snake_1_size[5]_i_476_n_0\
    );
\snake_1_size[5]_i_477\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[36][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[36][6]_0\(2),
      I4 => \snake_1_size[5]_i_809_n_0\,
      O => \snake_1_size[5]_i_477_n_0\
    );
\snake_1_size[5]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[36][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[36][7]_0\(1),
      I4 => \^snake_1_y_reg[0][0]_rep_0\,
      I5 => \^snake_2_y_reg[36][6]_0\(0),
      O => \snake_1_size[5]_i_478_n_0\
    );
\snake_1_size[5]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[36][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_2_x_reg[36][7]_0\(4),
      I3 => \^q\(4),
      I4 => \^snake_2_y_reg[36][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_479_n_0\
    );
\snake_1_size[5]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[44][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[44][6]_0\(1),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_2_y_reg[44][6]_0\(2),
      O => \snake_1_size[5]_i_481_n_0\
    );
\snake_1_size[5]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_2_y_reg[44][6]_0\(4),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_y_reg[44][6]_0\(5),
      I4 => \^snake_2_y_reg[44][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_482_n_0\
    );
\snake_1_size[5]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_810_n_0\,
      I1 => \snake_1_size[5]_i_811_n_0\,
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[44][7]_0\(0),
      I4 => \^q\(4),
      I5 => \^snake_2_x_reg[44][7]_0\(4),
      O => \snake_1_size[5]_i_483_n_0\
    );
\snake_1_size[5]_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[56][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[56][6]_0\(0),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_2_x_reg[56][7]_0\(3),
      O => \snake_1_size[5]_i_484_n_0\
    );
\snake_1_size[5]_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[56][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[56][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \snake_1_size[5]_i_812_n_0\,
      I5 => \snake_1_size[5]_i_813_n_0\,
      O => \snake_1_size[5]_i_485_n_0\
    );
\snake_1_size[5]_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_814_n_0\,
      I1 => \^snake_2_y_reg[56][6]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^q\(4),
      I4 => \^snake_2_x_reg[56][7]_0\(4),
      I5 => \snake_1_size[5]_i_815_n_0\,
      O => \snake_1_size[5]_i_487_n_0\
    );
\snake_1_size[5]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_816_n_0\,
      I1 => \snake_1_size[5]_i_817_n_0\,
      I2 => \snake_2_size[5]_i_46_0\,
      I3 => \snake_1_size[5]_i_47_0\,
      I4 => \snake_1_size[5]_i_818_n_0\,
      I5 => \snake_1_size[5]_i_819_n_0\,
      O => \snake_1_size[5]_i_488_n_0\
    );
\snake_1_size[5]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[53][7]_0\(2),
      I1 => \^q\(2),
      I2 => \^snake_2_y_reg[53][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_2_y_reg[53][6]_0\(2),
      O => \snake_1_size[5]_i_489_n_0\
    );
\snake_1_size[5]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_2_y_reg[53][6]_0\(4),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[53][6]_0\(1),
      I4 => \^snake_2_y_reg[53][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_491_n_0\
    );
\snake_1_size[5]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_820_n_0\,
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_2_y_reg[30][6]_0\(6),
      I3 => \^snake_2_y_reg[30][6]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \snake_1_size[5]_i_821_n_0\,
      O => \snake_1_size[5]_i_492_n_0\
    );
\snake_1_size[5]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_822_n_0\,
      I1 => \^snake_2_x_reg[30][7]_0\(3),
      I2 => \^q\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^snake_2_y_reg[30][6]_0\(3),
      I5 => \snake_1_size[5]_i_823_n_0\,
      O => \snake_1_size[5]_i_493_n_0\
    );
\snake_1_size[5]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_824_n_0\,
      I1 => \snake_1_size[5]_i_825_n_0\,
      I2 => \^snake_2_x_reg[30][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_2_x_reg[30][7]_0\(7),
      I5 => \^q\(7),
      O => \snake_1_size[5]_i_494_n_0\
    );
\snake_1_size[5]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_826_n_0\,
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_1_y_reg[32][6]_0\(5),
      I3 => \^snake_1_x_reg[32][7]_0\(2),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \snake_1_size[5]_i_827_n_0\,
      O => \snake_1_size[5]_i_495_n_0\
    );
\snake_1_size[5]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_828_n_0\,
      I1 => \^snake_1_x_reg[32][7]_0\(2),
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_1_y_reg[32][6]_0\(1),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \snake_1_size[5]_i_829_n_0\,
      O => \snake_1_size[5]_i_496_n_0\
    );
\snake_1_size[5]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_830_n_0\,
      I1 => \^snake_1_x_reg[32][7]_0\(4),
      I2 => \^q\(4),
      I3 => \^snake_1_x_reg[32][7]_0\(6),
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \snake_1_size[5]_i_831_n_0\,
      O => \snake_1_size[5]_i_497_n_0\
    );
\snake_1_size[5]_i_498\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[22][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[22][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_498_n_0\
    );
\snake_1_size[5]_i_499\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[22][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[22][6]_0\(5),
      I3 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_499_n_0\
    );
\snake_1_size[5]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_112_n_0\,
      I1 => \snake_1_size[5]_i_113_n_0\,
      I2 => \^snake_2_y_reg[20][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^snake_2_y_reg[20][6]_0\(5),
      I5 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_50_n_0\
    );
\snake_1_size[5]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \^snake_2_x_reg[22][7]_0\(6),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[22][7]_0\(7),
      I4 => \^snake_2_x_reg[22][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_500_n_0\
    );
\snake_1_size[5]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[22][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[22][7]_0\(3),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_2_x_reg[22][7]_0\(2),
      O => \snake_1_size[5]_i_501_n_0\
    );
\snake_1_size[5]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_832_n_0\,
      I1 => \snake_1_size[5]_i_833_n_0\,
      I2 => \^snake_2_x_reg[8][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      I4 => \^snake_2_y_reg[8][6]_0\(0),
      I5 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_size[5]_i_502_n_0\
    );
\snake_1_size[5]_i_503\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D0DD"
    )
        port map (
      I0 => \^snake_2_x_reg[8][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_2_x_reg[8][7]_0\(2),
      I4 => \snake_1_size[5]_i_834_n_0\,
      O => \snake_1_size[5]_i_503_n_0\
    );
\snake_1_size[5]_i_504\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[8][6]_0\(4),
      I2 => \^snake_2_y_reg[8][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \snake_1_size[5]_i_835_n_0\,
      O => \snake_1_size[5]_i_504_n_0\
    );
\snake_1_size[5]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_836_n_0\,
      I1 => \^snake_2_y_reg[8][6]_0\(2),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_2_x_reg[8][7]_0\(3),
      I4 => \^q\(3),
      I5 => \snake_1_size[5]_i_837_n_0\,
      O => \snake_1_size[5]_i_505_n_0\
    );
\snake_1_size[5]_i_506\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[33][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[33][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_506_n_0\
    );
\snake_1_size[5]_i_507\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[33][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_2_x_reg[33][7]_0\(2),
      I4 => \snake_1_size[5]_i_838_n_0\,
      O => \snake_1_size[5]_i_507_n_0\
    );
\snake_1_size[5]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[33][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_2_x_reg[33][7]_0\(6),
      I4 => \^snake_2_x_reg[33][7]_0\(0),
      I5 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_508_n_0\
    );
\snake_1_size[5]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_839_n_0\,
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_2_x_reg[33][7]_0\(2),
      I3 => \^q\(5),
      I4 => \^snake_2_x_reg[33][7]_0\(5),
      I5 => \snake_1_size[5]_i_840_n_0\,
      O => \snake_1_size[5]_i_509_n_0\
    );
\snake_1_size[5]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_114_n_0\,
      I1 => \^snake_2_x_reg[20][7]_0\(4),
      I2 => \^q\(4),
      I3 => \^snake_2_x_reg[20][7]_0\(0),
      I4 => \^q\(0),
      I5 => \snake_1_size[5]_i_115_n_0\,
      O => \snake_1_size[5]_i_51_n_0\
    );
\snake_1_size[5]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_842_n_0\,
      I1 => \^snake_1_x_reg[53][7]_0\(1),
      I2 => \^q\(1),
      I3 => \^snake_1_y_reg[53][6]_1\(1),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \snake_1_size[5]_i_843_n_0\,
      O => \snake_1_size[5]_i_511_n_0\
    );
\snake_1_size[5]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_844_n_0\,
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[53][7]_0\(6),
      I3 => \^snake_1_y_reg[53][6]_1\(3),
      I4 => \^snake_1_y_reg[0][6]_0\(3),
      I5 => \snake_1_size[5]_i_845_n_0\,
      O => \snake_1_size[5]_i_512_n_0\
    );
\snake_1_size[5]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_846_n_0\,
      I1 => \^snake_2_x_reg[4][7]_0\(0),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[4][6]_0\(5),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \snake_1_size[5]_i_847_n_0\,
      O => \snake_1_size[5]_i_513_n_0\
    );
\snake_1_size[5]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_848_n_0\,
      I1 => \snake_1_size[5]_i_849_n_0\,
      I2 => \^snake_2_x_reg[4][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^snake_2_x_reg[4][7]_0\(1),
      I5 => \^q\(1),
      O => \snake_1_size[5]_i_514_n_0\
    );
\snake_1_size[5]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_850_n_0\,
      I1 => \snake_1_size[5]_i_851_n_0\,
      I2 => \^snake_2_x_reg[24][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_2_y_reg[24][6]_0\(5),
      I5 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_515_n_0\
    );
\snake_1_size[5]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_2_x_reg[24][7]_0\(7),
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[24][7]_0\(1),
      I4 => \^snake_2_y_reg[24][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_516_n_0\
    );
\snake_1_size[5]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_2_x_reg[24][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_2_y_reg[24][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \^snake_2_x_reg[24][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_517_n_0\
    );
\snake_1_size[5]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_852_n_0\,
      I1 => \snake_1_size[5]_i_853_n_0\,
      I2 => \^snake_2_y_reg[24][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_2_y_reg[24][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_518_n_0\
    );
\snake_1_size[5]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_854_n_0\,
      I1 => \snake_1_size[5]_i_855_n_0\,
      I2 => \snake_1_size[5]_i_856_n_0\,
      I3 => \snake_1_size[5]_i_857_n_0\,
      I4 => \snake_1_size[5]_i_858_n_0\,
      I5 => \snake_1_size[5]_i_233_0\,
      O => \snake_1_size[5]_i_519_n_0\
    );
\snake_1_size[5]_i_520\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][0]_rep_0\,
      I1 => \^snake_1_x_reg[42][7]_0\(0),
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_1_x_reg[42][7]_0\(2),
      O => \snake_1_size[5]_i_520_n_0\
    );
\snake_1_size[5]_i_521\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep_0\,
      I1 => \^snake_1_y_reg[42][6]_0\(2),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_y_reg[42][6]_0\(5),
      I4 => \snake_1_size[5]_i_859_n_0\,
      O => \snake_1_size[5]_i_521_n_0\
    );
\snake_1_size[5]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_1_x_reg[0][5]_rep_0\,
      I1 => \^snake_1_x_reg[42][7]_0\(5),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[42][7]_0\(7),
      I4 => \^snake_1_y_reg[42][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_522_n_0\
    );
\snake_1_size[5]_i_523\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[42][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_1_y_reg[42][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_523_n_0\
    );
\snake_1_size[5]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[42][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[42][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_rep_0\,
      I5 => \^snake_1_y_reg[42][6]_0\(6),
      O => \snake_1_size[5]_i_524_n_0\
    );
\snake_1_size[5]_i_525\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[42][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[42][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_525_n_0\
    );
\snake_1_size[5]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \^snake_2_x_reg[32][7]_0\(6),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[32][7]_0\(7),
      I4 => \snake_1_size[5]_i_860_n_0\,
      I5 => \snake_1_size[5]_i_861_n_0\,
      O => \snake_1_size[5]_i_526_n_0\
    );
\snake_1_size[5]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[32][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[32][6]_0\(2),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[32][6]_0\(1),
      O => \snake_1_size[5]_i_527_n_0\
    );
\snake_1_size[5]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[32][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[32][6]_0\(4),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \^snake_2_y_reg[32][6]_0\(5),
      O => \snake_1_size[5]_i_528_n_0\
    );
\snake_1_size[5]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_862_n_0\,
      I1 => \^snake_2_y_reg[25][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_x_reg[0][6]_rep_0\,
      I4 => \^snake_2_x_reg[25][7]_0\(6),
      I5 => \snake_1_size[5]_i_863_n_0\,
      O => \snake_1_size[5]_i_529_n_0\
    );
\snake_1_size[5]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000082"
    )
        port map (
      I0 => \snake_1_size[5]_i_27_1\,
      I1 => \^snake_2_y_reg[18][6]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \snake_1_size[5]_i_117_n_0\,
      I4 => \snake_1_size[5]_i_118_n_0\,
      I5 => \snake_1_size[5]_i_119_n_0\,
      O => \snake_1_size[5]_i_53_n_0\
    );
\snake_1_size[5]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[25][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_2_x_reg[25][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \snake_1_size[5]_i_864_n_0\,
      I5 => \snake_1_size[5]_i_865_n_0\,
      O => \snake_1_size[5]_i_531_n_0\
    );
\snake_1_size[5]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[25][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^q\(3),
      I3 => \^snake_2_x_reg[25][7]_0\(3),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[25][6]_0\(1),
      O => \snake_1_size[5]_i_532_n_0\
    );
\snake_1_size[5]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002002"
    )
        port map (
      I0 => \snake_2_size[5]_i_101_0\,
      I1 => \snake_1_size[5]_i_866_n_0\,
      I2 => \^snake_2_y_reg[54][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \snake_1_size[5]_i_867_n_0\,
      I5 => \snake_1_size[5]_i_868_n_0\,
      O => \snake_1_size[5]_i_533_n_0\
    );
\snake_1_size[5]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_331_0\,
      I1 => \snake_1_size[5]_i_870_n_0\,
      I2 => \snake_1_size[5]_i_871_n_0\,
      I3 => \snake_1_size[5]_i_872_n_0\,
      I4 => \snake_1_size[5]_i_873_n_0\,
      I5 => \snake_1_size[5]_i_874_n_0\,
      O => \snake_1_size[5]_i_534_n_0\
    );
\snake_1_size[5]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[33][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[33][7]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[33][6]_0\(4),
      O => \snake_1_size[5]_i_535_n_0\
    );
\snake_1_size[5]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep_0\,
      I1 => \^snake_1_y_reg[33][6]_0\(6),
      I2 => \^snake_1_x_reg[33][7]_0\(3),
      I3 => \^q\(3),
      I4 => \^snake_1_x_reg[33][7]_0\(5),
      I5 => \^q\(5),
      O => \snake_1_size[5]_i_536_n_0\
    );
\snake_1_size[5]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[33][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[33][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \^snake_1_y_reg[33][6]_0\(2),
      I5 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_537_n_0\
    );
\snake_1_size[5]_i_538\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_875_n_0\,
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_1_x_reg[33][7]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \^snake_1_y_reg[33][6]_0\(0),
      O => \snake_1_size[5]_i_538_n_0\
    );
\snake_1_size[5]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_27_0\,
      I1 => \snake_1_size[5]_i_121_n_0\,
      I2 => \snake_1_size[5]_i_122_n_0\,
      I3 => \snake_1_size[5]_i_123_n_0\,
      I4 => \snake_1_size[5]_i_124_n_0\,
      O => \snake_1_size[5]_i_54_n_0\
    );
\snake_1_size[5]_i_540\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_879_n_0\,
      I1 => \snake_1_size[5]_i_880_n_0\,
      I2 => \snake_1_size[5]_i_881_n_0\,
      I3 => \snake_1_size[5]_i_882_n_0\,
      I4 => \snake_1_size[5]_i_240_0\,
      O => \snake_1_size[5]_i_540_n_0\
    );
\snake_1_size[5]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_884_n_0\,
      I1 => \^snake_1_x_reg[8][7]_0\(0),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[8][7]_0\(6),
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \snake_1_size[5]_i_885_n_0\,
      O => \snake_1_size[5]_i_541_n_0\
    );
\snake_1_size[5]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[8][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_x_reg[8][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^q\(1),
      I5 => \^snake_1_x_reg[8][7]_0\(1),
      O => \snake_1_size[5]_i_542_n_0\
    );
\snake_1_size[5]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_1_x_reg[8][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_x_reg[8][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^snake_1_x_reg[8][7]_0\(7),
      I5 => \^q\(7),
      O => \snake_1_size[5]_i_543_n_0\
    );
\snake_1_size[5]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_886_n_0\,
      I1 => \snake_1_size[5]_i_887_n_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[8][6]_0\(2),
      I4 => \^snake_1_y_reg[8][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_544_n_0\
    );
\snake_1_size[5]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_888_n_0\,
      I1 => \snake_1_size[5]_i_889_n_0\,
      I2 => \snake_1_size[5]_i_890_n_0\,
      I3 => \snake_1_size[5]_i_891_n_0\,
      I4 => \snake_1_size[5]_i_892_n_0\,
      I5 => \snake_2_size[5]_i_41_2\,
      O => \snake_1_size[5]_i_545_n_0\
    );
\snake_1_size[5]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[61][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^q\(3),
      I3 => \^snake_2_x_reg[61][7]_0\(3),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_2_x_reg[61][7]_0\(5),
      O => \snake_1_size[5]_i_546_n_0\
    );
\snake_1_size[5]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_893_n_0\,
      I1 => \^snake_2_y_reg[61][6]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \^snake_2_x_reg[61][7]_0\(4),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \snake_1_size[5]_i_894_n_0\,
      O => \snake_1_size[5]_i_547_n_0\
    );
\snake_1_size[5]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_895_n_0\,
      I1 => \^q\(7),
      I2 => \^snake_2_x_reg[61][7]_0\(7),
      I3 => \^snake_2_y_reg[61][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(5),
      I5 => \snake_1_size[5]_i_896_n_0\,
      O => \snake_1_size[5]_i_548_n_0\
    );
\snake_1_size[5]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_897_n_0\,
      I1 => \snake_1_size[5]_i_898_n_0\,
      I2 => \snake_1_size[5]_i_899_n_0\,
      I3 => \snake_1_size[5]_i_900_n_0\,
      I4 => \snake_1_size[5]_i_901_n_0\,
      I5 => \snake_2_size[5]_i_482_0\,
      O => \snake_1_size[5]_i_549_n_0\
    );
\snake_1_size[5]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_125_n_0\,
      I1 => \snake_1_size[5]_i_126_n_0\,
      I2 => \snake_1_size[5]_i_127_n_0\,
      I3 => \snake_2_size[5]_i_102_0\,
      I4 => \snake_1_size[5]_i_129_n_0\,
      I5 => \snake_1_size[5]_i_130_n_0\,
      O => \snake_1_size[5]_i_55_n_0\
    );
\snake_1_size[5]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \snake_1_size[5]_i_903_n_0\,
      I1 => \snake_2_size[5]_i_22_2\,
      I2 => \snake_1_size[5]_i_243_0\(2),
      I3 => \snake_1_size[5]_i_243_0\(3),
      I4 => \snake_1_size[5]_i_904_n_0\,
      I5 => \snake_1_size[5]_i_905_n_0\,
      O => \snake_1_size[5]_i_550_n_0\
    );
\snake_1_size[5]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_906_n_0\,
      I1 => \^snake_1_x_reg[54][7]_0\(3),
      I2 => \^q\(3),
      I3 => \^snake_1_x_reg[54][7]_0\(2),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \snake_1_size[5]_i_907_n_0\,
      O => \snake_1_size[5]_i_552_n_0\
    );
\snake_1_size[5]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_908_n_0\,
      I1 => \^snake_1_x_reg[54][7]_0\(1),
      I2 => \^q\(1),
      I3 => \^snake_1_y_reg[54][6]_0\(3),
      I4 => \^snake_1_y_reg[0][6]_0\(3),
      I5 => \snake_1_size[5]_i_909_n_0\,
      O => \snake_1_size[5]_i_553_n_0\
    );
\snake_1_size[5]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[54][6]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[54][6]_0\(1),
      I4 => \^snake_1_x_reg[54][7]_0\(0),
      I5 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_554_n_0\
    );
\snake_1_size[5]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[54][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[54][7]_0\(4),
      I3 => \^q\(4),
      I4 => \^snake_1_y_reg[54][6]_0\(1),
      I5 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_555_n_0\
    );
\snake_1_size[5]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_910_n_0\,
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[61][6]_0\(0),
      I3 => \^snake_1_y_reg[61][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \snake_1_size[5]_i_911_n_0\,
      O => \snake_1_size[5]_i_556_n_0\
    );
\snake_1_size[5]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_912_n_0\,
      I1 => \^snake_1_x_reg[61][7]_0\(5),
      I2 => \^q\(5),
      I3 => \^snake_1_x_reg[61][7]_0\(2),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \snake_1_size[5]_i_913_n_0\,
      O => \snake_1_size[5]_i_557_n_0\
    );
\snake_1_size[5]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[61][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^q\(1),
      I3 => \^snake_1_x_reg[61][7]_0\(1),
      I4 => \^q\(6),
      I5 => \^snake_1_x_reg[61][7]_0\(6),
      O => \snake_1_size[5]_i_558_n_0\
    );
\snake_1_size[5]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_914_n_0\,
      I1 => \snake_1_size[5]_i_915_n_0\,
      I2 => \snake_1_size[5]_i_916_n_0\,
      I3 => \snake_1_size[5]_i_917_n_0\,
      I4 => \snake_1_size[5]_i_918_n_0\,
      I5 => \snake_1_size[5]_i_244_1\,
      O => \snake_1_size[5]_i_559_n_0\
    );
\snake_1_size[5]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \snake_1_size[5]_i_131_n_0\,
      I1 => \snake_1_size[5]_i_132_n_0\,
      I2 => \snake_1_size[5]_i_133_n_0\,
      I3 => \snake_1_size[5]_i_134_n_0\,
      I4 => \snake_1_size[5]_i_135_n_0\,
      I5 => \snake_1_size[5]_i_136_n_0\,
      O => \snake_1_size[5]_i_56_n_0\
    );
\snake_1_size[5]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_1_size[5]_i_244_0\,
      I1 => \snake_1_size[5]_i_920_n_0\,
      I2 => \snake_1_size[5]_i_921_n_0\,
      I3 => \snake_1_size[5]_i_922_n_0\,
      I4 => \snake_1_size[5]_i_923_n_0\,
      I5 => \snake_1_size[5]_i_924_n_0\,
      O => \snake_1_size[5]_i_560_n_0\
    );
\snake_1_size[5]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_925_n_0\,
      I1 => \snake_1_size[5]_i_926_n_0\,
      I2 => \snake_1_size[5]_i_927_n_0\,
      I3 => \snake_1_size[5]_i_928_n_0\,
      I4 => \snake_1_size[5]_i_929_n_0\,
      I5 => \snake_1_size[5]_i_930_n_0\,
      O => \snake_1_size[5]_i_561_n_0\
    );
\snake_1_size[5]_i_562\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_931_n_0\,
      I1 => \^q\(1),
      I2 => \^snake_1_x_reg[31][7]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_1_y_reg[31][6]_0\(4),
      O => \snake_1_size[5]_i_562_n_0\
    );
\snake_1_size[5]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[31][6]_0\(5),
      I2 => \^snake_1_x_reg[31][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \^snake_1_y_reg[31][6]_0\(2),
      O => \snake_1_size[5]_i_563_n_0\
    );
\snake_1_size[5]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[31][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^snake_1_x_reg[31][7]_0\(6),
      I3 => \^q\(6),
      I4 => \^snake_1_x_reg[31][7]_0\(4),
      I5 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_564_n_0\
    );
\snake_1_size[5]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000000002022"
    )
        port map (
      I0 => \snake_1_size[5]_i_932_n_0\,
      I1 => \snake_1_size[5]_i_933_n_0\,
      I2 => \^snake_1_x_reg[31][7]_0\(5),
      I3 => \^q\(5),
      I4 => \^snake_1_y_reg[31][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_565_n_0\
    );
\snake_1_size[5]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[55][6]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[55][6]_0\(0),
      I4 => \^snake_1_x_reg[55][7]_0\(2),
      I5 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_566_n_0\
    );
\snake_1_size[5]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_1_x_reg[55][7]_0\(4),
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[55][7]_0\(1),
      I4 => \^snake_1_y_reg[55][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_567_n_0\
    );
\snake_1_size[5]_i_568\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \snake_1_size[5]_i_934_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[55][6]_0\(3),
      I3 => \^q\(6),
      I4 => \^snake_1_x_reg[55][7]_0\(6),
      O => \snake_1_size[5]_i_568_n_0\
    );
\snake_1_size[5]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[55][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_1_x_reg[55][7]_0\(2),
      I4 => \^snake_1_x_reg[55][7]_0\(0),
      I5 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_569_n_0\
    );
\snake_1_size[5]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[55][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[55][6]_0\(2),
      I4 => \^snake_1_y_reg[0][6]_0\(5),
      I5 => \^snake_1_y_reg[55][6]_0\(5),
      O => \snake_1_size[5]_i_570_n_0\
    );
\snake_1_size[5]_i_571\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[55][7]_0\(7),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[55][7]_0\(5),
      I4 => \snake_1_size[5]_i_246_0\,
      O => \snake_1_size[5]_i_571_n_0\
    );
\snake_1_size[5]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F111F1FFFF11F1"
    )
        port map (
      I0 => \snake_1_size[5]_i_47_4\,
      I1 => \snake_1_size[5]_i_243_0\(3),
      I2 => \^q\(1),
      I3 => \^snake_1_x_reg[23][7]_0\(1),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_1_x_reg[23][7]_0\(2),
      O => \snake_1_size[5]_i_572_n_0\
    );
\snake_1_size[5]_i_573\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^snake_1_x_reg[23][7]_0\(3),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[23][7]_0\(4),
      I4 => \snake_1_size[5]_i_936_n_0\,
      O => \snake_1_size[5]_i_573_n_0\
    );
\snake_1_size[5]_i_574\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[23][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[23][7]_0\(6),
      O => \snake_1_size[5]_i_574_n_0\
    );
\snake_1_size[5]_i_575\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_1_x_reg[23][7]_0\(6),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[23][7]_0\(0),
      I4 => \snake_1_size[5]_i_937_n_0\,
      O => \snake_1_size[5]_i_575_n_0\
    );
\snake_1_size[5]_i_576\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[23][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_1_x_reg[23][7]_0\(2),
      O => \snake_1_size[5]_i_576_n_0\
    );
\snake_1_size[5]_i_577\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[23][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[23][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \snake_1_size[5]_i_938_n_0\,
      O => \snake_1_size[5]_i_577_n_0\
    );
\snake_1_size[5]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \snake_1_size[5]_i_939_n_0\,
      I1 => \snake_1_size[5]_i_940_n_0\,
      I2 => \snake_1_size[5]_i_941_n_0\,
      I3 => \snake_1_size[5]_i_942_n_0\,
      I4 => \snake_1_size[5]_i_943_n_0\,
      I5 => \snake_1_size[5]_i_944_n_0\,
      O => \snake_1_size[5]_i_578_n_0\
    );
\snake_1_size[5]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_945_n_0\,
      I1 => \snake_1_size[5]_i_946_n_0\,
      I2 => \^snake_1_x_reg[51][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_1_x_reg[51][7]_0\(5),
      I5 => \^q\(5),
      O => \snake_1_size[5]_i_579_n_0\
    );
\snake_1_size[5]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_137_n_0\,
      I1 => \^snake_1_y_reg[6][6]_0\(5),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_x_reg[6][7]_0\(6),
      I4 => \^q\(6),
      I5 => \snake_1_size[5]_i_138_n_0\,
      O => \snake_1_size[5]_i_58_n_0\
    );
\snake_1_size[5]_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_947_n_0\,
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[51][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_1_y_reg[51][6]_0\(5),
      I5 => \snake_1_size[5]_i_948_n_0\,
      O => \snake_1_size[5]_i_580_n_0\
    );
\snake_1_size[5]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_250_0\,
      I1 => \^snake_1_y_reg[51][6]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[51][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \snake_1_size[5]_i_950_n_0\,
      O => \snake_1_size[5]_i_581_n_0\
    );
\snake_1_size[5]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \^snake_1_x_reg[39][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[39][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \snake_1_size[5]_i_951_n_0\,
      I5 => \snake_1_size[5]_i_952_n_0\,
      O => \snake_1_size[5]_i_582_n_0\
    );
\snake_1_size[5]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[39][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[39][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \snake_1_size[5]_i_250_1\,
      I5 => \snake_1_size[5]_i_954_n_0\,
      O => \snake_1_size[5]_i_583_n_0\
    );
\snake_1_size[5]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[15][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_x_reg[15][7]_0\(1),
      I3 => \^snake_1_x_reg[0][1]_rep_0\,
      I4 => \snake_1_size[5]_i_955_n_0\,
      I5 => \snake_1_size[5]_i_956_n_0\,
      O => \snake_1_size[5]_i_584_n_0\
    );
\snake_1_size[5]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_957_n_0\,
      I1 => \^snake_1_x_reg[15][7]_0\(6),
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[15][7]_0\(0),
      I4 => \^q\(0),
      I5 => \snake_1_size[5]_i_958_n_0\,
      O => \snake_1_size[5]_i_585_n_0\
    );
\snake_1_size[5]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAFFBA"
    )
        port map (
      I0 => \snake_1_size[5]_i_251_1\,
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[15][6]_0\(4),
      I3 => \^q\(6),
      I4 => \^snake_1_x_reg[15][7]_0\(6),
      I5 => \snake_1_size[5]_i_959_n_0\,
      O => \snake_1_size[5]_i_586_n_0\
    );
\snake_1_size[5]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_251_0\,
      I1 => \^snake_2_x_reg[23][7]_0\(0),
      I2 => \^q\(0),
      I3 => \^snake_2_x_reg[23][7]_0\(7),
      I4 => \^q\(7),
      I5 => \snake_1_size[5]_i_961_n_0\,
      O => \snake_1_size[5]_i_587_n_0\
    );
\snake_1_size[5]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_962_n_0\,
      I1 => \^q\(4),
      I2 => \^snake_2_x_reg[23][7]_0\(4),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[23][7]_0\(3),
      I5 => \snake_1_size[5]_i_963_n_0\,
      O => \snake_1_size[5]_i_588_n_0\
    );
\snake_1_size[5]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_964_n_0\,
      I1 => \^snake_2_y_reg[23][6]_0\(0),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      I4 => \^snake_2_y_reg[23][6]_0\(2),
      I5 => \snake_1_size[5]_i_965_n_0\,
      O => \snake_1_size[5]_i_589_n_0\
    );
\snake_1_size[5]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_139_n_0\,
      I1 => \snake_1_size[5]_i_140_n_0\,
      I2 => \^snake_1_y_reg[6][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_1_x_reg[6][7]_0\(4),
      I5 => \^q\(4),
      O => \snake_1_size[5]_i_59_n_0\
    );
\snake_1_size[5]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[15][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^snake_2_y_reg[15][6]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      I4 => \^snake_2_y_reg[15][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_590_n_0\
    );
\snake_1_size[5]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_966_n_0\,
      I1 => \snake_1_size[5]_i_967_n_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[15][6]_0\(0),
      I4 => \^snake_2_x_reg[15][7]_0\(0),
      I5 => \^q\(0),
      O => \snake_1_size[5]_i_591_n_0\
    );
\snake_1_size[5]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0B00000000BB0B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_2_x_reg[15][7]_0\(6),
      I2 => \^snake_2_y_reg[15][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_1_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[15][7]_0\(1),
      O => \snake_1_size[5]_i_592_n_0\
    );
\snake_1_size[5]_i_593\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[15][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[15][7]_0\(6),
      I3 => \^q\(6),
      O => \snake_1_size[5]_i_593_n_0\
    );
\snake_1_size[5]_i_594\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^snake_2_x_reg[15][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_2_x_reg[15][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[15][6]_0\(1),
      O => \snake_1_size[5]_i_594_n_0\
    );
\snake_1_size[5]_i_595\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][3]_rep_0\,
      I1 => \^snake_2_x_reg[15][7]_0\(3),
      I2 => \^snake_2_y_reg[15][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_size[5]_i_595_n_0\
    );
\snake_1_size[5]_i_596\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_968_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[51][6]_0\(0),
      I3 => \^snake_2_y_reg[51][6]_0\(2),
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_596_n_0\
    );
\snake_1_size[5]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_2_x_reg[51][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[51][6]_0\(3),
      I4 => \^snake_2_x_reg[51][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_597_n_0\
    );
\snake_1_size[5]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[51][6]_0\(4),
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_2_x_reg[51][7]_0\(2),
      I4 => \^snake_2_x_reg[51][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_598_n_0\
    );
\snake_1_size[5]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[51][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[51][7]_0\(6),
      I4 => \^snake_2_y_reg[51][6]_0\(4),
      I5 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_599_n_0\
    );
\snake_1_size[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \snake_1_size[5]_i_16_n_0\,
      I1 => \snake_1_size[5]_i_17_n_0\,
      I2 => \snake_1_size_reg[5]_1\,
      I3 => \snake_1_size[5]_i_19_n_0\,
      O => \snake_1_size[5]_i_6_n_0\
    );
\snake_1_size[5]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \snake_1_size[5]_i_141_n_0\,
      I1 => \snake_1_size[5]_i_142_n_0\,
      I2 => \snake_1_size[5]_i_560_0\,
      I3 => \snake_1_size[5]_i_28_0\,
      I4 => \snake_1_size[5]_i_145_n_0\,
      I5 => \snake_1_size[5]_i_146_n_0\,
      O => \snake_1_size[5]_i_60_n_0\
    );
\snake_1_size[5]_i_601\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_2_x_reg[51][7]_0\(7),
      I2 => \^q\(4),
      I3 => \^snake_2_x_reg[51][7]_0\(4),
      I4 => \snake_1_size[5]_i_969_n_0\,
      O => \snake_1_size[5]_i_601_n_0\
    );
\snake_1_size[5]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_17_n_0\,
      I1 => \snake_1_size[5]_i_970_n_0\,
      I2 => \snake_1_size[5]_i_971_n_0\,
      I3 => \snake_1_size[5]_i_972_n_0\,
      I4 => \snake_1_size[5]_i_973_n_0\,
      I5 => \snake_1_size[5]_i_974_n_0\,
      O => \snake_1_size[5]_i_602_n_0\
    );
\snake_1_size[5]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_975_n_0\,
      I1 => \^snake_2_x_reg[7][7]_0\(7),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[7][7]_0\(4),
      I4 => \^q\(4),
      I5 => \snake_1_size[5]_i_976_n_0\,
      O => \snake_1_size[5]_i_603_n_0\
    );
\snake_1_size[5]_i_604\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_977_n_0\,
      I1 => \^snake_2_x_reg[7][7]_0\(7),
      I2 => \^q\(7),
      I3 => \^snake_2_y_reg[7][6]_0\(1),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \snake_1_size[5]_i_978_n_0\,
      O => \snake_1_size[5]_i_604_n_0\
    );
\snake_1_size[5]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_256_0\,
      I1 => \^snake_2_y_reg[7][6]_0\(2),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[7][6]_0\(5),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \snake_1_size[5]_i_980_n_0\,
      O => \snake_1_size[5]_i_605_n_0\
    );
\snake_1_size[5]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \snake_1_size[5]_i_981_n_0\,
      I1 => \^snake_1_x_reg[47][7]_0\(1),
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[47][6]_0\(2),
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \snake_1_size[5]_i_982_n_0\,
      O => \snake_1_size[5]_i_606_n_0\
    );
\snake_1_size[5]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[47][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_1_x_reg[47][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      I4 => \snake_1_size[5]_i_983_n_0\,
      I5 => \snake_1_size[5]_i_984_n_0\,
      O => \snake_1_size[5]_i_607_n_0\
    );
\snake_1_size[5]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004055"
    )
        port map (
      I0 => \snake_1_size[5]_i_985_n_0\,
      I1 => \snake_2_size[5]_i_452_0\(0),
      I2 => \snake_2_size[5]_i_452_0\(1),
      I3 => \snake_1_size[5]_i_257_0\,
      I4 => \snake_1_size[5]_i_986_n_0\,
      I5 => \snake_1_size[5]_i_987_n_0\,
      O => \snake_1_size[5]_i_608_n_0\
    );
\snake_1_size[5]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_988_n_0\,
      I1 => \snake_1_size[5]_i_989_n_0\,
      I2 => \^snake_1_y_reg[45][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      I4 => \^snake_1_x_reg[45][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_609_n_0\
    );
\snake_1_size[5]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_147_n_0\,
      I1 => \snake_1_size[5]_i_148_n_0\,
      I2 => \snake_1_size[5]_i_149_n_0\,
      I3 => \snake_2_size[5]_i_42_1\,
      I4 => \snake_1_size[5]_i_151_n_0\,
      I5 => \snake_1_size[5]_i_152_n_0\,
      O => \snake_1_size[5]_i_61_n_0\
    );
\snake_1_size[5]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000000001001"
    )
        port map (
      I0 => \snake_1_size[5]_i_990_n_0\,
      I1 => \snake_1_size[5]_i_991_n_0\,
      I2 => \^snake_1_x_reg[45][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      I4 => \^snake_1_x_reg[45][7]_0\(4),
      I5 => \^q\(4),
      O => \snake_1_size[5]_i_610_n_0\
    );
\snake_1_size[5]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[45][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[45][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \^snake_1_y_reg[45][6]_0\(2),
      O => \snake_1_size[5]_i_611_n_0\
    );
\snake_1_size[5]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[45][6]_0\(3),
      I2 => \^snake_1_y_reg[45][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[45][6]_0\(0),
      I5 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_size[5]_i_612_n_0\
    );
\snake_1_size[5]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_992_n_0\,
      I1 => \snake_1_size[5]_i_993_n_0\,
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[57][7]_0\(3),
      I4 => \^q\(7),
      I5 => \^snake_2_x_reg[57][7]_0\(7),
      O => \snake_1_size[5]_i_613_n_0\
    );
\snake_1_size[5]_i_614\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_994_n_0\,
      I1 => \^snake_2_x_reg[57][7]_0\(5),
      I2 => \^q\(5),
      I3 => \^snake_2_y_reg[57][6]_0\(4),
      I4 => \^snake_1_y_reg[0][4]_rep_0\,
      I5 => \snake_1_size[5]_i_995_n_0\,
      O => \snake_1_size[5]_i_614_n_0\
    );
\snake_1_size[5]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[57][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_y_reg[57][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_2_y_reg[57][6]_0\(6),
      O => \snake_1_size[5]_i_615_n_0\
    );
\snake_1_size[5]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[57][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[57][7]_0\(7),
      I4 => \^snake_1_y_reg[57][6]_0\(4),
      I5 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_616_n_0\
    );
\snake_1_size[5]_i_617\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[57][6]_0\(2),
      I2 => \^snake_1_y_reg[57][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_617_n_0\
    );
\snake_1_size[5]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[57][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[57][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \^snake_1_y_reg[57][6]_0\(2),
      O => \snake_1_size[5]_i_618_n_0\
    );
\snake_1_size[5]_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_996_n_0\,
      I1 => \^snake_1_y_reg[57][6]_0\(0),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[57][6]_0\(3),
      I5 => \snake_1_size[5]_i_997_n_0\,
      O => \snake_1_size[5]_i_619_n_0\
    );
\snake_1_size[5]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEFEEEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_153_n_0\,
      I1 => \snake_1_size[5]_i_154_n_0\,
      I2 => \snake_1_size[5]_i_155_n_0\,
      I3 => \snake_1_size[5]_i_156_n_0\,
      I4 => \snake_1_size[5]_i_157_n_0\,
      I5 => \snake_1_size[5]_i_158_n_0\,
      O => \snake_1_size[5]_i_62_n_0\
    );
\snake_1_size[5]_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[41][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[41][7]_0\(3),
      I4 => \^snake_1_y_reg[0][6]_0\(5),
      I5 => \^snake_2_y_reg[41][6]_0\(5),
      O => \snake_1_size[5]_i_620_n_0\
    );
\snake_1_size[5]_i_622\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[41][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_2_x_reg[41][7]_0\(0),
      I3 => \^q\(0),
      I4 => \snake_1_size[5]_i_998_n_0\,
      O => \snake_1_size[5]_i_622_n_0\
    );
\snake_1_size[5]_i_623\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \snake_1_size[5]_i_999_n_0\,
      I1 => \^snake_2_y_reg[13][6]_0\(1),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_2_y_reg[13][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(5),
      I5 => \snake_1_size[5]_i_268_0\,
      O => \snake_1_size[5]_i_623_n_0\
    );
\snake_1_size[5]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1001_n_0\,
      I1 => \^snake_2_y_reg[13][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[13][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \snake_1_size[5]_i_1002_n_0\,
      O => \snake_1_size[5]_i_624_n_0\
    );
\snake_1_size[5]_i_625\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[13][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[13][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      I4 => \^snake_2_y_reg[13][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_625_n_0\
    );
\snake_1_size[5]_i_626\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[13][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[13][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_2_y_reg[13][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_626_n_0\
    );
\snake_1_size[5]_i_627\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[13][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[13][7]_0\(7),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_2_x_reg[13][7]_0\(2),
      O => \snake_1_size[5]_i_627_n_0\
    );
\snake_1_size[5]_i_628\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[50][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_2_x_reg[50][7]_0\(6),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_2_x_reg[50][7]_0\(5),
      O => \snake_1_size[5]_i_628_n_0\
    );
\snake_1_size[5]_i_629\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[50][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_y_reg[50][6]_0\(5),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_2_x_reg[50][7]_0\(0),
      O => \snake_1_size[5]_i_629_n_0\
    );
\snake_1_size[5]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040400000000"
    )
        port map (
      I0 => \snake_1_size[5]_i_159_n_0\,
      I1 => \snake_1_size[5]_i_160_n_0\,
      I2 => \snake_1_size[5]_i_161_n_0\,
      I3 => \snake_1_size[5]_i_243_0\(1),
      I4 => \snake_1_size[5]_i_29_1\,
      I5 => \snake_1_size[5]_i_607_0\,
      O => \snake_1_size[5]_i_63_n_0\
    );
\snake_1_size[5]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0B00000000BB0B"
    )
        port map (
      I0 => \^snake_2_y_reg[50][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[50][6]_0\(3),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \^snake_2_y_reg[50][6]_0\(4),
      O => \snake_1_size[5]_i_630_n_0\
    );
\snake_1_size[5]_i_631\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[50][6]_0\(3),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[50][6]_0\(1),
      O => \snake_1_size[5]_i_631_n_0\
    );
\snake_1_size[5]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[44][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[44][6]_0\(1),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_1_y_reg[44][6]_0\(2),
      O => \snake_1_size[5]_i_633_n_0\
    );
\snake_1_size[5]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[44][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[44][6]_0\(4),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \^snake_1_y_reg[44][6]_0\(5),
      O => \snake_1_size[5]_i_634_n_0\
    );
\snake_1_size[5]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1003_n_0\,
      I1 => \snake_1_size[5]_i_1004_n_0\,
      I2 => \^q\(4),
      I3 => \^snake_1_x_reg[44][7]_0\(4),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[44][7]_0\(0),
      O => \snake_1_size[5]_i_635_n_0\
    );
\snake_1_size[5]_i_636\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005540"
    )
        port map (
      I0 => \snake_1_size[5]_i_1005_n_0\,
      I1 => \snake_2_size[5]_i_452_0\(4),
      I2 => \snake_2_size[5]_i_40_1\,
      I3 => \snake_2_size[5]_i_335_0\,
      I4 => \snake_1_size[5]_i_1006_n_0\,
      I5 => \snake_1_size[5]_i_1007_n_0\,
      O => \snake_1_size[5]_i_636_n_0\
    );
\snake_1_size[5]_i_637\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_1008_n_0\,
      I1 => \snake_1_size[5]_i_274_0\,
      I2 => \snake_1_size[5]_i_1009_n_0\,
      I3 => \snake_1_size[5]_i_1010_n_0\,
      I4 => \snake_1_size[5]_i_1011_n_0\,
      I5 => \snake_1_size[5]_i_1012_n_0\,
      O => \snake_1_size[5]_i_637_n_0\
    );
\snake_1_size[5]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \snake_1_size[5]_i_1013_n_0\,
      I1 => \snake_1_size[5]_i_1014_n_0\,
      I2 => \^q\(0),
      I3 => \^snake_2_x_reg[14][7]_0\(0),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \^snake_2_x_reg[14][7]_0\(4),
      O => \snake_1_size[5]_i_638_n_0\
    );
\snake_1_size[5]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_274_1\,
      I1 => \snake_1_size[5]_i_1015_n_0\,
      I2 => \^snake_2_y_reg[14][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_2_y_reg[14][6]_0\(5),
      I5 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_639_n_0\
    );
\snake_1_size[5]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_164_n_0\,
      I1 => \snake_1_size[5]_i_29_3\,
      I2 => \snake_1_size[5]_i_166_n_0\,
      I3 => \snake_1_size[5]_i_167_n_0\,
      I4 => \snake_1_size[5]_i_168_n_0\,
      I5 => \snake_1_size[5]_i_169_n_0\,
      O => \snake_1_size[5]_i_64_n_0\
    );
\snake_1_size[5]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[14][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \^snake_2_y_reg[14][6]_0\(6),
      I4 => \^snake_1_y_reg[0][0]_rep_0\,
      I5 => \^snake_2_y_reg[14][6]_0\(0),
      O => \snake_1_size[5]_i_640_n_0\
    );
\snake_1_size[5]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002002"
    )
        port map (
      I0 => \snake_2_size[5]_i_181_0\,
      I1 => \snake_1_size[5]_i_1016_n_0\,
      I2 => \^snake_2_y_reg[48][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \snake_1_size[5]_i_1017_n_0\,
      I5 => \snake_1_size[5]_i_1018_n_0\,
      O => \snake_1_size[5]_i_641_n_0\
    );
\snake_1_size[5]_i_643\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1019_n_0\,
      I1 => \snake_1_size[5]_i_1020_n_0\,
      I2 => \^snake_2_x_reg[52][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^snake_2_x_reg[52][7]_0\(6),
      I5 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_643_n_0\
    );
\snake_1_size[5]_i_644\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_2_x_reg[52][7]_0\(4),
      I2 => \^snake_2_x_reg[52][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      I4 => \^snake_2_y_reg[52][6]_0\(1),
      I5 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_644_n_0\
    );
\snake_1_size[5]_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_2_x_reg[52][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^q\(0),
      I3 => \^snake_2_x_reg[52][7]_0\(0),
      I4 => \^snake_1_y_reg[0][4]_rep_0\,
      I5 => \^snake_2_y_reg[52][6]_0\(4),
      O => \snake_1_size[5]_i_645_n_0\
    );
\snake_1_size[5]_i_646\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1021_n_0\,
      I1 => \snake_1_size[5]_i_1022_n_0\,
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[52][7]_0\(1),
      I4 => \^q\(4),
      I5 => \^snake_2_x_reg[52][7]_0\(4),
      O => \snake_1_size[5]_i_646_n_0\
    );
\snake_1_size[5]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_1023_n_0\,
      I1 => \snake_2_size[5]_i_60_0\,
      I2 => \snake_1_size[5]_i_1024_n_0\,
      I3 => \snake_1_size[5]_i_1025_n_0\,
      I4 => \snake_1_size[5]_i_1026_n_0\,
      I5 => \snake_1_size[5]_i_1027_n_0\,
      O => \snake_1_size[5]_i_647_n_0\
    );
\snake_1_size[5]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[14][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[14][7]_0\(1),
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \^snake_1_x_reg[14][7]_0\(6),
      O => \snake_1_size[5]_i_648_n_0\
    );
\snake_1_size[5]_i_649\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[14][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[14][6]_0\(3),
      I4 => \^snake_1_y_reg[14][6]_0\(2),
      I5 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_649_n_0\
    );
\snake_1_size[5]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \snake_1_size[5]_i_170_n_0\,
      I1 => \snake_1_size[5]_i_171_n_0\,
      I2 => \snake_1_size[5]_i_172_n_0\,
      I3 => \snake_1_size[5]_i_173_n_0\,
      I4 => \snake_1_size[5]_i_174_n_0\,
      I5 => \snake_1_size[5]_i_175_n_0\,
      O => \snake_1_size[5]_i_65_n_0\
    );
\snake_1_size[5]_i_650\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_1028_n_0\,
      I1 => \snake_1_size[5]_i_1029_n_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[14][6]_0\(1),
      I4 => \^snake_1_x_reg[14][7]_0\(4),
      I5 => \^q\(4),
      O => \snake_1_size[5]_i_650_n_0\
    );
\snake_1_size[5]_i_651\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[14][7]_0\(7),
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[14][6]_0\(2),
      I4 => \^snake_1_y_reg[14][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_651_n_0\
    );
\snake_1_size[5]_i_652\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[34][6]_0\(3),
      I2 => \^snake_2_y_reg[34][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \snake_1_size[5]_i_1030_n_0\,
      O => \snake_1_size[5]_i_652_n_0\
    );
\snake_1_size[5]_i_653\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[34][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[34][7]_0\(0),
      I3 => \^q\(0),
      I4 => \snake_1_size[5]_i_1031_n_0\,
      O => \snake_1_size[5]_i_653_n_0\
    );
\snake_1_size[5]_i_654\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[34][6]_0\(0),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[34][7]_0\(3),
      I4 => \^snake_2_y_reg[34][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_654_n_0\
    );
\snake_1_size[5]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep_0\,
      I1 => \^snake_2_y_reg[34][6]_0\(6),
      I2 => \^q\(0),
      I3 => \^snake_2_x_reg[34][7]_0\(0),
      I4 => \^snake_2_x_reg[34][7]_0\(5),
      I5 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_655_n_0\
    );
\snake_1_size[5]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1032_n_0\,
      I1 => \snake_1_size[5]_i_1033_n_0\,
      I2 => \^snake_2_x_reg[34][7]_0\(6),
      I3 => \^snake_1_x_reg[0][6]_rep_0\,
      I4 => \^snake_2_x_reg[34][7]_0\(4),
      I5 => \^q\(4),
      O => \snake_1_size[5]_i_656_n_0\
    );
\snake_1_size[5]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][5]_rep_0\,
      I1 => \^snake_2_x_reg[26][7]_0\(5),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_2_x_reg[26][7]_0\(6),
      I4 => \^snake_2_y_reg[26][6]_0\(3),
      I5 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_658_n_0\
    );
\snake_1_size[5]_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_2_y_reg[26][6]_0\(0),
      I2 => \^snake_2_x_reg[26][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^snake_2_y_reg[26][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_659_n_0\
    );
\snake_1_size[5]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_176_n_0\,
      I1 => \snake_1_size[5]_i_29_2\,
      I2 => \snake_1_size[5]_i_178_n_0\,
      I3 => \snake_1_size[5]_i_179_n_0\,
      I4 => \snake_1_size[5]_i_180_n_0\,
      I5 => \snake_1_size[5]_i_181_n_0\,
      O => \snake_1_size[5]_i_66_n_0\
    );
\snake_1_size[5]_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_2_y_reg[26][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[26][6]_0\(2),
      I4 => \^snake_2_x_reg[26][7]_0\(6),
      I5 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_660_n_0\
    );
\snake_1_size[5]_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][0]_rep_0\,
      I1 => \^snake_2_x_reg[26][7]_0\(0),
      I2 => \^snake_2_x_reg[26][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      I4 => \^snake_2_y_reg[26][6]_0\(0),
      I5 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_size[5]_i_661_n_0\
    );
\snake_1_size[5]_i_662\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1034_n_0\,
      I1 => \^snake_2_y_reg[26][6]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \^snake_2_y_reg[26][6]_0\(1),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \snake_1_size[5]_i_1035_n_0\,
      O => \snake_1_size[5]_i_662_n_0\
    );
\snake_1_size[5]_i_664\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[27][7]_0\(7),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[27][6]_0\(0),
      O => \snake_1_size[5]_i_664_n_0\
    );
\snake_1_size[5]_i_665\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[27][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[27][7]_0\(1),
      I3 => \^snake_1_x_reg[0][1]_rep_0\,
      I4 => \snake_1_size[5]_i_1036_n_0\,
      O => \snake_1_size[5]_i_665_n_0\
    );
\snake_1_size[5]_i_666\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[27][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[27][7]_0\(6),
      I4 => \^snake_1_y_reg[27][6]_0\(3),
      I5 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_y_reg[27][5]_0\
    );
\snake_1_size[5]_i_667\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[27][7]_0\(7),
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[27][7]_0\(1),
      I4 => \^snake_1_x_reg[27][7]_0\(4),
      I5 => \^q\(4),
      O => \snake_1_x_reg[0][7]_6\
    );
\snake_1_size[5]_i_668\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[27][6]_0\(0),
      I2 => \^snake_2_x_reg[27][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      I4 => \^snake_2_y_reg[27][6]_0\(2),
      I5 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_668_n_0\
    );
\snake_1_size[5]_i_669\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[27][6]_0\(0),
      I2 => \^snake_2_y_reg[27][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_669_n_0\
    );
\snake_1_size[5]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_182_n_0\,
      I1 => \snake_1_size[5]_i_183_n_0\,
      I2 => \snake_1_size[5]_i_184_n_0\,
      I3 => \snake_1_size[5]_i_185_n_0\,
      I4 => \snake_1_size[5]_i_186_n_0\,
      I5 => \snake_1_size[5]_i_29_0\,
      O => \snake_1_size[5]_i_67_n_0\
    );
\snake_1_size[5]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[27][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_2_x_reg[27][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_2_x_reg[27][7]_0\(6),
      I5 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_670_n_0\
    );
\snake_1_size[5]_i_671\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[31][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_2_x_reg[31][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_671_n_0\
    );
\snake_1_size[5]_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[29][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[29][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_2_y_reg[29][6]_0\(2),
      I5 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_672_n_0\
    );
\snake_1_size[5]_i_673\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[29][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[29][7]_0\(2),
      O => \snake_1_size[5]_i_673_n_0\
    );
\snake_1_size[5]_i_674\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[29][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^snake_2_x_reg[29][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_674_n_0\
    );
\snake_1_size[5]_i_675\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[29][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[29][7]_0\(5),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[29][7]_0\(7),
      O => \snake_1_size[5]_i_675_n_0\
    );
\snake_1_size[5]_i_676\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[29][7]_0\(7),
      I2 => \^snake_1_x_reg[29][7]_0\(3),
      I3 => \^q\(3),
      O => \snake_1_size[5]_i_676_n_0\
    );
\snake_1_size[5]_i_677\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[29][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_y_reg[29][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[29][6]_0\(0),
      O => \snake_1_size[5]_i_677_n_0\
    );
\snake_1_size[5]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1037_n_0\,
      I1 => \^snake_1_y_reg[29][6]_0\(3),
      I2 => \^snake_1_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[29][6]_0\(4),
      I5 => \snake_1_size[5]_i_1038_n_0\,
      O => \snake_1_size[5]_i_678_n_0\
    );
\snake_1_size[5]_i_679\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[17][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[17][7]_0\(5),
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \^snake_1_x_reg[17][7]_0\(6),
      O => \snake_1_size[5]_i_679_n_0\
    );
\snake_1_size[5]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_30_1\,
      I1 => \snake_1_size[5]_i_30_0\,
      I2 => \snake_1_size[5]_i_190_n_0\,
      I3 => \snake_1_size[5]_i_191_n_0\,
      I4 => \snake_1_size[5]_i_192_n_0\,
      I5 => \snake_1_size[5]_i_193_n_0\,
      O => \snake_1_size[5]_i_68_n_0\
    );
\snake_1_size[5]_i_680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[17][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[17][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^q\(3),
      I5 => \^snake_1_x_reg[17][7]_0\(3),
      O => \snake_1_size[5]_i_680_n_0\
    );
\snake_1_size[5]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[13][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[13][6]_0\(1),
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_1_y_reg[13][6]_0\(3),
      O => \snake_1_size[5]_i_681_n_0\
    );
\snake_1_size[5]_i_682\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[13][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_1_y_reg[13][6]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_682_n_0\
    );
\snake_1_size[5]_i_683\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_1039_n_0\,
      I1 => \snake_1_size[5]_i_1040_n_0\,
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[24][6]_0\(2),
      I4 => \^snake_1_y_reg[24][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_683_n_0\
    );
\snake_1_size[5]_i_684\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[24][6]_0\(4),
      I2 => \^snake_1_x_reg[24][7]_0\(1),
      I3 => \^snake_1_x_reg[0][1]_rep_0\,
      I4 => \snake_1_size[5]_i_1041_n_0\,
      O => \snake_1_size[5]_i_684_n_0\
    );
\snake_1_size[5]_i_685\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[24][6]_0\(3),
      I2 => \^snake_1_y_reg[24][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_685_n_0\
    );
\snake_1_size[5]_i_686\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[24][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_x_reg[24][7]_0\(0),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^snake_1_x_reg[24][7]_0\(3),
      O => \snake_1_size[5]_i_686_n_0\
    );
\snake_1_size[5]_i_687\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \snake_1_size[5]_i_1042_n_0\,
      I1 => \^snake_2_x_reg[28][7]_0\(2),
      I2 => \^q\(2),
      I3 => \^snake_2_y_reg[28][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \snake_1_size[5]_i_1043_n_0\,
      O => \snake_2_x_reg[28][2]_0\
    );
\snake_1_size[5]_i_688\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1044_n_0\,
      I1 => \^snake_2_x_reg[28][7]_0\(1),
      I2 => \^q\(1),
      I3 => \^snake_2_y_reg[28][6]_0\(1),
      I4 => \^snake_1_y_reg[0][6]_0\(1),
      I5 => \snake_1_size[5]_i_1045_n_0\,
      O => \snake_2_x_reg[28][1]_0\
    );
\snake_1_size[5]_i_689\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1046_n_0\,
      I1 => \snake_1_size[5]_i_1047_n_0\,
      I2 => \^snake_2_x_reg[12][7]_0\(1),
      I3 => \^q\(1),
      I4 => \^snake_2_x_reg[12][7]_0\(0),
      I5 => \^q\(0),
      O => \snake_1_size[5]_i_689_n_0\
    );
\snake_1_size[5]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \snake_1_size[5]_i_194_n_0\,
      I1 => \snake_1_size[5]_i_195_n_0\,
      I2 => \snake_1_size[5]_i_196_n_0\,
      I3 => \snake_1_size[5]_i_197_n_0\,
      I4 => \snake_1_size[5]_i_30_2\,
      I5 => \snake_1_size[5]_i_199_n_0\,
      O => \snake_1_size[5]_i_69_n_0\
    );
\snake_1_size[5]_i_690\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \snake_1_size[5]_i_1048_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_2_y_reg[12][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_2_y_reg[12][6]_0\(6),
      I5 => \snake_1_size[5]_i_1049_n_0\,
      O => \snake_1_size[5]_i_690_n_0\
    );
\snake_1_size[5]_i_691\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1050_n_0\,
      I1 => \snake_1_size[5]_i_1051_n_0\,
      I2 => \^snake_1_y_reg[18][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_y_reg[18][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_691_n_0\
    );
\snake_1_size[5]_i_692\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1052_n_0\,
      I1 => \snake_1_size[5]_i_1053_n_0\,
      I2 => \^q\(0),
      I3 => \^snake_1_x_reg[18][7]_0\(0),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \^snake_1_x_reg[18][7]_0\(4),
      O => \snake_1_size[5]_i_692_n_0\
    );
\snake_1_size[5]_i_693\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000082"
    )
        port map (
      I0 => \snake_1_size[5]_i_334_0\,
      I1 => \^snake_1_y_reg[16][6]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \snake_1_size[5]_i_1054_n_0\,
      I4 => \snake_1_size[5]_i_1055_n_0\,
      I5 => \snake_1_size[5]_i_1056_n_0\,
      O => \snake_1_size[5]_i_693_n_0\
    );
\snake_1_size[5]_i_694\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[59][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^q\(5),
      I3 => \^snake_1_x_reg[59][7]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_1_y_reg[59][6]_0\(6),
      O => \snake_1_size[5]_i_694_n_0\
    );
\snake_1_size[5]_i_695\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1057_n_0\,
      I1 => \^q\(2),
      I2 => \^snake_1_x_reg[59][7]_0\(2),
      I3 => \^q\(7),
      I4 => \^snake_1_x_reg[59][7]_0\(7),
      O => \snake_1_size[5]_i_695_n_0\
    );
\snake_1_size[5]_i_696\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[59][6]_0\(3),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[59][6]_0\(5),
      I4 => \^snake_1_y_reg[59][6]_0\(1),
      I5 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_696_n_0\
    );
\snake_1_size[5]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[59][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_y_reg[59][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_1_y_reg[59][6]_0\(0),
      I5 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_size[5]_i_697_n_0\
    );
\snake_1_size[5]_i_699\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1060_n_0\,
      I1 => \snake_1_size[5]_i_1061_n_0\,
      I2 => \^snake_1_y_reg[19][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[19][6]_0\(4),
      O => \snake_1_size[5]_i_699_n_0\
    );
\snake_1_size[5]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_50_0\,
      I1 => \snake_1_size[5]_i_201_n_0\,
      I2 => \snake_1_size[5]_i_202_n_0\,
      I3 => \snake_1_size[5]_i_203_n_0\,
      I4 => \snake_1_size[5]_i_204_n_0\,
      I5 => \snake_1_size[5]_i_205_n_0\,
      O => \snake_1_size[5]_i_70_n_0\
    );
\snake_1_size[5]_i_700\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[19][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^q\(5),
      I3 => \^snake_1_x_reg[19][7]_0\(5),
      I4 => \^q\(1),
      I5 => \^snake_1_x_reg[19][7]_0\(1),
      O => \snake_1_size[5]_i_700_n_0\
    );
\snake_1_size[5]_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[19][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[19][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_1_y_reg[19][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_701_n_0\
    );
\snake_1_size[5]_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1062_n_0\,
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[19][7]_0\(6),
      I3 => \^snake_1_x_reg[19][7]_0\(7),
      I4 => \^q\(7),
      I5 => \snake_1_size[5]_i_1063_n_0\,
      O => \snake_1_size[5]_i_702_n_0\
    );
\snake_1_size[5]_i_703\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[19][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[19][6]_0\(1),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[19][7]_0\(0),
      O => \snake_1_size[5]_i_703_n_0\
    );
\snake_1_size[5]_i_704\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[59][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^snake_2_x_reg[59][7]_0\(5),
      I3 => \^q\(5),
      I4 => \^snake_2_y_reg[59][6]_0\(2),
      I5 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_704_n_0\
    );
\snake_1_size[5]_i_705\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[59][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_2_x_reg[59][7]_0\(3),
      I3 => \^q\(3),
      O => \snake_1_size[5]_i_705_n_0\
    );
\snake_1_size[5]_i_706\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[59][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[59][7]_0\(2),
      I4 => \^q\(7),
      I5 => \^snake_2_x_reg[59][7]_0\(7),
      O => \snake_1_size[5]_i_706_n_0\
    );
\snake_1_size[5]_i_707\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][4]_rep_0\,
      I1 => \^snake_2_x_reg[59][7]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[59][6]_0\(4),
      I4 => \^snake_2_y_reg[59][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_707_n_0\
    );
\snake_1_size[5]_i_708\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[59][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[59][6]_0\(6),
      I4 => \^snake_2_y_reg[59][6]_0\(1),
      I5 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_708_n_0\
    );
\snake_1_size[5]_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[59][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_2_y_reg[59][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(1),
      I5 => \^snake_2_y_reg[59][6]_0\(1),
      O => \snake_1_size[5]_i_709_n_0\
    );
\snake_1_size[5]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_729_0\,
      I1 => \snake_1_size[5]_i_207_n_0\,
      I2 => \snake_1_size[5]_i_208_n_0\,
      I3 => \snake_1_size[5]_i_209_n_0\,
      I4 => \snake_1_size[5]_i_210_n_0\,
      I5 => \snake_1_size[5]_i_211_n_0\,
      O => \snake_1_size[5]_i_71_n_0\
    );
\snake_1_size[5]_i_710\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[59][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[59][7]_0\(6),
      I3 => \^q\(6),
      O => \snake_1_size[5]_i_710_n_0\
    );
\snake_1_size[5]_i_711\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[22][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[22][6]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_1_y_reg[22][6]_0\(6),
      O => \snake_1_size[5]_i_711_n_0\
    );
\snake_1_size[5]_i_712\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[22][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[22][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_712_n_0\
    );
\snake_1_size[5]_i_713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[22][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^snake_1_x_reg[22][7]_0\(3),
      I4 => \^q\(2),
      I5 => \^snake_1_x_reg[22][7]_0\(2),
      O => \snake_1_size[5]_i_713_n_0\
    );
\snake_1_size[5]_i_714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[22][7]_0\(7),
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[22][7]_0\(6),
      I4 => \^snake_1_x_reg[22][7]_0\(1),
      I5 => \^q\(1),
      O => \snake_1_size[5]_i_714_n_0\
    );
\snake_1_size[5]_i_715\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[3][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[3][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_715_n_0\
    );
\snake_1_size[5]_i_716\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[3][6]_0\(4),
      I2 => \^snake_1_x_reg[3][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_716_n_0\
    );
\snake_1_size[5]_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1064_n_0\,
      I1 => \snake_1_size[5]_i_1065_n_0\,
      I2 => \^snake_1_x_reg[26][7]_0\(6),
      I3 => \^q\(6),
      I4 => \^snake_1_y_reg[26][6]_0\(2),
      I5 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_x_reg[26][6]_0\
    );
\snake_1_size[5]_i_718\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[26][6]_0\(0),
      I2 => \^snake_1_y_reg[26][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      I4 => \^snake_1_x_reg[26][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_1_size[5]_i_718_n_0\
    );
\snake_1_size[5]_i_719\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[26][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[26][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_719_n_0\
    );
\snake_1_size[5]_i_720\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[26][6]_0\(4),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_y_reg[26][6]_0\(5),
      O => \snake_1_size[5]_i_720_n_0\
    );
\snake_1_size[5]_i_721\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][0]_rep_0\,
      I1 => \^snake_1_x_reg[26][7]_0\(0),
      I2 => \^snake_1_x_reg[26][7]_0\(1),
      I3 => \^q\(1),
      I4 => \snake_1_size[5]_i_1066_n_0\,
      O => \snake_1_size[5]_i_721_n_0\
    );
\snake_1_size[5]_i_722\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[38][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[38][7]_0\(7),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_2_x_reg[38][7]_0\(5),
      O => \snake_1_size[5]_i_722_n_0\
    );
\snake_1_size[5]_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[38][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[38][6]_0\(0),
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_2_y_reg[38][6]_0\(3),
      O => \snake_1_size[5]_i_723_n_0\
    );
\snake_1_size[5]_i_724\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_2_x_reg[38][7]_0\(2),
      I1 => \^q\(2),
      I2 => \^snake_2_y_reg[38][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \^q\(6),
      I5 => \^snake_2_x_reg[38][7]_0\(6),
      O => \snake_1_size[5]_i_724_n_0\
    );
\snake_1_size[5]_i_725\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1067_n_0\,
      I1 => \^snake_2_x_reg[38][7]_0\(4),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[38][6]_0\(2),
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \snake_1_size[5]_i_1068_n_0\,
      O => \snake_1_size[5]_i_725_n_0\
    );
\snake_1_size[5]_i_726\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[28][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_1_x_reg[28][7]_0\(2),
      I4 => \^snake_1_x_reg[0][1]_rep_0\,
      I5 => \^snake_1_x_reg[28][7]_0\(1),
      O => \snake_1_size[5]_i_726_n_0\
    );
\snake_1_size[5]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[28][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^q\(4),
      I3 => \^snake_1_x_reg[28][7]_0\(4),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_1_x_reg[28][7]_0\(5),
      O => \snake_1_size[5]_i_727_n_0\
    );
\snake_1_size[5]_i_728\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[9][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[9][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[9][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_728_n_0\
    );
\snake_1_size[5]_i_729\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[6][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^q\(0),
      I3 => \^snake_2_x_reg[6][7]_0\(0),
      O => \snake_1_size[5]_i_729_n_0\
    );
\snake_1_size[5]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
        port map (
      I0 => \snake_1_size[5]_i_212_n_0\,
      I1 => \snake_1_size[5]_i_213_n_0\,
      I2 => \snake_1_size[5]_i_214_n_0\,
      I3 => \snake_1_size[5]_i_31_2\,
      I4 => \snake_1_size[5]_i_216_n_0\,
      I5 => \snake_1_size[5]_i_217_n_0\,
      O => \snake_1_size[5]_i_73_n_0\
    );
\snake_1_size[5]_i_730\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[6][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[6][7]_0\(7),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \^snake_2_y_reg[6][6]_0\(2),
      O => \snake_1_size[5]_i_730_n_0\
    );
\snake_1_size[5]_i_731\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[6][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^q\(3),
      I3 => \^snake_2_x_reg[6][7]_0\(3),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_2_x_reg[6][7]_0\(5),
      O => \snake_1_size[5]_i_731_n_0\
    );
\snake_1_size[5]_i_732\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[6][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_2_x_reg[6][7]_0\(2),
      I3 => \^q\(2),
      O => \snake_1_size[5]_i_732_n_0\
    );
\snake_1_size[5]_i_733\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[56][6]_0\(1),
      I2 => \^snake_1_x_reg[56][7]_0\(4),
      I3 => \^q\(4),
      O => \snake_1_size[5]_i_733_n_0\
    );
\snake_1_size[5]_i_734\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[56][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_1_y_reg[56][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_734_n_0\
    );
\snake_1_size[5]_i_735\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[56][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[56][7]_0\(1),
      I3 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_735_n_0\
    );
\snake_1_size[5]_i_736\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1069_n_0\,
      I1 => \snake_1_size[5]_i_1070_n_0\,
      I2 => \^snake_1_y_reg[10][6]_0\(5),
      I3 => \^snake_1_y_reg[0][5]_rep_1\,
      I4 => \^snake_1_y_reg[10][6]_0\(4),
      I5 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_y_reg[10][5]_0\
    );
\snake_1_size[5]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1071_n_0\,
      I1 => \snake_1_size[5]_i_1072_n_0\,
      I2 => \^q\(0),
      I3 => \^snake_1_x_reg[10][7]_0\(0),
      I4 => \^q\(4),
      I5 => \^snake_1_x_reg[10][7]_0\(4),
      O => \snake_1_x_reg[0][0]_0\
    );
\snake_1_size[5]_i_738\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[12][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[12][6]_0\(2),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_1_x_reg[12][7]_0\(2),
      O => \snake_1_size[5]_i_738_n_0\
    );
\snake_1_size[5]_i_739\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[12][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_x_reg[12][7]_0\(4),
      I3 => \^q\(4),
      I4 => \^q\(0),
      I5 => \^snake_1_x_reg[12][7]_0\(0),
      O => \snake_1_size[5]_i_739_n_0\
    );
\snake_1_size[5]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \snake_1_size[5]_i_218_n_0\,
      I1 => \snake_1_size[5]_i_219_n_0\,
      I2 => \snake_1_size[5]_i_220_n_0\,
      I3 => \snake_1_size[5]_i_221_n_0\,
      I4 => \snake_1_size[5]_i_222_n_0\,
      I5 => \snake_1_size[5]_i_223_n_0\,
      O => \snake_1_size[5]_i_74_n_0\
    );
\snake_1_size[5]_i_740\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[12][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[12][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      I4 => \^snake_1_x_reg[12][7]_0\(5),
      I5 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_740_n_0\
    );
\snake_1_size[5]_i_741\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[12][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[12][6]_0\(4),
      O => \snake_1_size[5]_i_741_n_0\
    );
\snake_1_size[5]_i_742\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[2][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \^snake_1_y_reg[2][6]_0\(6),
      O => \snake_1_size[5]_i_742_n_0\
    );
\snake_1_size[5]_i_743\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[2][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[2][6]_0\(1),
      I4 => \snake_1_size[5]_i_1073_n_0\,
      O => \snake_1_size[5]_i_743_n_0\
    );
\snake_1_size[5]_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[2][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[2][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[0][6]_rep_0\,
      I5 => \^snake_1_y_reg[2][6]_0\(6),
      O => \snake_1_size[5]_i_744_n_0\
    );
\snake_1_size[5]_i_745\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[2][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[2][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      O => \snake_1_size[5]_i_745_n_0\
    );
\snake_1_size[5]_i_746\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[2][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[2][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \^snake_2_x_reg[2][7]_0\(4),
      I5 => \^q\(4),
      O => \snake_1_size[5]_i_746_n_0\
    );
\snake_1_size[5]_i_747\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[2][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_2_x_reg[2][7]_0\(2),
      I3 => \^q\(2),
      O => \snake_1_size[5]_i_747_n_0\
    );
\snake_1_size[5]_i_748\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_1_x_reg[49][7]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[49][6]_0\(1),
      I4 => \^snake_1_x_reg[49][7]_0\(1),
      I5 => \^q\(1),
      O => \snake_1_size[5]_i_748_n_0\
    );
\snake_1_size[5]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[49][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[49][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_0\(6),
      I4 => \^snake_1_y_reg[49][6]_0\(1),
      I5 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_749_n_0\
    );
\snake_1_size[5]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAABAAAAAAAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_224_n_0\,
      I1 => \snake_1_size[5]_i_225_n_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[22][6]_0\(2),
      I4 => \snake_1_size[5]_i_226_n_0\,
      I5 => \snake_1_size[5]_i_31_0\,
      O => \snake_1_size[5]_i_75_n_0\
    );
\snake_1_size[5]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_1074_n_0\,
      I1 => \^q\(3),
      I2 => \^snake_1_x_reg[49][7]_0\(3),
      I3 => \^q\(6),
      I4 => \^snake_1_x_reg[49][7]_0\(6),
      I5 => \snake_1_size[5]_i_1075_n_0\,
      O => \snake_1_size[5]_i_750_n_0\
    );
\snake_1_size[5]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1076_n_0\,
      I1 => \snake_1_size[5]_i_1077_n_0\,
      I2 => \^snake_1_x_reg[49][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_1_y_reg[49][6]_0\(5),
      I5 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_751_n_0\
    );
\snake_1_size[5]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[58][6]_0\(0),
      I2 => \^snake_1_x_reg[58][7]_0\(6),
      I3 => \^q\(6),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \^snake_1_y_reg[58][6]_0\(5),
      O => \snake_1_size[5]_i_752_n_0\
    );
\snake_1_size[5]_i_753\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep_0\,
      I1 => \^snake_1_y_reg[58][6]_0\(2),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_y_reg[58][6]_0\(5),
      O => \snake_1_size[5]_i_753_n_0\
    );
\snake_1_size[5]_i_754\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[58][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^snake_1_x_reg[58][7]_0\(0),
      O => \snake_1_size[5]_i_754_n_0\
    );
\snake_1_size[5]_i_755\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => \^snake_1_y_reg[58][6]_0\(1),
      I2 => \^snake_1_x_reg[58][7]_0\(2),
      I3 => \^q\(2),
      I4 => \snake_1_size[5]_i_1078_n_0\,
      O => \snake_1_size[5]_i_755_n_0\
    );
\snake_1_size[5]_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[58][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^q\(3),
      I3 => \^snake_1_x_reg[58][7]_0\(3),
      I4 => \^q\(1),
      I5 => \^snake_1_x_reg[58][7]_0\(1),
      O => \snake_1_size[5]_i_756_n_0\
    );
\snake_1_size[5]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[58][6]_0\(4),
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[58][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      I4 => \^q\(0),
      I5 => \^snake_1_x_reg[58][7]_0\(0),
      O => \snake_1_size[5]_i_757_n_0\
    );
\snake_1_size[5]_i_759\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1079_n_0\,
      I1 => \snake_1_size[5]_i_1080_n_0\,
      I2 => \^snake_1_x_reg[38][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_1_x_reg[38][7]_0\(5),
      I5 => \^q\(5),
      O => \snake_1_size[5]_i_759_n_0\
    );
\snake_1_size[5]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_228_n_0\,
      I1 => \snake_1_size[5]_i_229_n_0\,
      I2 => \snake_2_size[5]_i_21_2\,
      I3 => \snake_1_size[5]_i_230_n_0\,
      I4 => \snake_1_size[5]_i_231_n_0\,
      I5 => \snake_1_size[5]_i_232_n_0\,
      O => \snake_1_size[5]_i_76_n_0\
    );
\snake_1_size[5]_i_760\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[38][6]_0\(4),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_y_reg[38][6]_0\(5),
      I4 => \^q\(0),
      I5 => \^snake_1_x_reg[38][7]_0\(0),
      O => \snake_1_size[5]_i_760_n_0\
    );
\snake_1_size[5]_i_761\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_1_x_reg[38][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_1_x_reg[38][7]_0\(1),
      I4 => \^snake_1_y_reg[38][6]_0\(3),
      I5 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_761_n_0\
    );
\snake_1_size[5]_i_762\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(6),
      I1 => \^snake_1_y_reg[38][6]_0\(6),
      I2 => \^q\(3),
      I3 => \^snake_1_x_reg[38][7]_0\(3),
      I4 => \snake_1_size[5]_i_1081_n_0\,
      O => \snake_1_size[5]_i_762_n_0\
    );
\snake_1_size[5]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_1082_n_0\,
      I1 => \snake_1_size[5]_i_394_0\,
      I2 => \snake_1_size[5]_i_1084_n_0\,
      I3 => \snake_1_size[5]_i_1085_n_0\,
      I4 => \snake_1_size[5]_i_1086_n_0\,
      I5 => \snake_1_size[5]_i_1087_n_0\,
      O => \snake_1_size[5]_i_763_n_0\
    );
\snake_1_size[5]_i_764\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      I1 => \^snake_2_y_reg[43][6]_0\(0),
      I2 => \^snake_2_y_reg[43][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_y_reg[43][6]_0\(1),
      I5 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_y_reg[0][0]_0\
    );
\snake_1_size[5]_i_765\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_2_x_reg[43][7]_0\(6),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[43][6]_0\(3),
      I4 => \^q\(0),
      I5 => \^snake_2_x_reg[43][7]_0\(0),
      O => \snake_1_x_reg[0][6]_1\
    );
\snake_1_size[5]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[43][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[43][6]_0\(2),
      I4 => \^q\(1),
      I5 => \^snake_2_x_reg[43][7]_0\(1),
      O => \snake_1_size[5]_i_766_n_0\
    );
\snake_1_size[5]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[43][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[43][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[43][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_767_n_0\
    );
\snake_1_size[5]_i_768\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[43][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_y_reg[43][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_768_n_0\
    );
\snake_1_size[5]_i_769\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[1][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[1][7]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(6),
      I5 => \^snake_2_y_reg[1][6]_0\(6),
      O => \snake_1_size[5]_i_769_n_0\
    );
\snake_1_size[5]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_233_n_0\,
      I1 => \snake_1_size[5]_i_234_n_0\,
      I2 => \snake_1_size[5]_i_235_n_0\,
      I3 => \snake_1_size[5]_i_236_n_0\,
      I4 => \snake_1_size[5]_i_31_1\,
      I5 => \snake_1_size[5]_i_238_n_0\,
      O => \snake_1_size[5]_i_77_n_0\
    );
\snake_1_size[5]_i_770\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1088_n_0\,
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[1][6]_0\(2),
      I3 => \^snake_2_x_reg[1][7]_0\(4),
      I4 => \^q\(4),
      I5 => \snake_1_size[5]_i_1089_n_0\,
      O => \snake_1_size[5]_i_770_n_0\
    );
\snake_1_size[5]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[1][6]_0\(1),
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[1][7]_0\(6),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_1_x_reg[1][7]_0\(2),
      O => \snake_1_size[5]_i_771_n_0\
    );
\snake_1_size[5]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[1][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^snake_1_y_reg[1][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_1_x_reg[1][7]_0\(6),
      I5 => \^q\(6),
      O => \snake_1_size[5]_i_772_n_0\
    );
\snake_1_size[5]_i_773\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[1][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[1][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \snake_1_size[5]_i_1090_n_0\,
      I5 => \snake_1_size[5]_i_1091_n_0\,
      O => \snake_1_size[5]_i_773_n_0\
    );
\snake_1_size[5]_i_774\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[1][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[1][7]_0\(5),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_1_x_reg[1][7]_0\(3),
      O => \snake_1_size[5]_i_774_n_0\
    );
\snake_1_size[5]_i_775\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => \^snake_1_y_reg[50][6]_0\(1),
      I2 => \^snake_1_y_reg[50][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_775_n_0\
    );
\snake_1_size[5]_i_776\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[49][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[49][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \^snake_2_y_reg[49][6]_0\(4),
      O => \snake_1_size[5]_i_776_n_0\
    );
\snake_1_size[5]_i_777\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1092_n_0\,
      I1 => \snake_1_size[5]_i_1093_n_0\,
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[49][6]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \^snake_2_y_reg[49][6]_0\(6),
      O => \snake_1_size[5]_i_777_n_0\
    );
\snake_1_size[5]_i_778\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[49][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[49][6]_0\(0),
      I3 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_778_n_0\
    );
\snake_1_size[5]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[49][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^q\(4),
      I3 => \^snake_2_x_reg[49][7]_0\(4),
      I4 => \^snake_2_y_reg[49][6]_0\(4),
      I5 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_779_n_0\
    );
\snake_1_size[5]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_239_n_0\,
      I1 => \snake_1_size[5]_i_240_n_0\,
      I2 => \snake_1_size[5]_i_241_n_0\,
      I3 => \snake_1_size[5]_i_242_n_0\,
      I4 => \snake_1_size[5]_i_243_n_0\,
      I5 => \snake_1_size[5]_i_244_n_0\,
      O => \snake_1_size[5]_i_78_n_0\
    );
\snake_1_size[5]_i_780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1094_n_0\,
      I1 => \snake_1_size[5]_i_1095_n_0\,
      I2 => \^snake_1_x_reg[37][7]_0\(1),
      I3 => \^q\(1),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_1_y_reg[37][6]_0\(1),
      O => \snake_1_size[5]_i_780_n_0\
    );
\snake_1_size[5]_i_782\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[37][6]_0\(4),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[37][7]_0\(5),
      I4 => \snake_1_size[5]_i_1096_n_0\,
      O => \snake_1_size[5]_i_782_n_0\
    );
\snake_1_size[5]_i_783\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[37][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[37][6]_0\(0),
      I3 => \^snake_1_y_reg[0][0]_rep_0\,
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_1_y_reg[37][6]_0\(3),
      O => \snake_1_size[5]_i_783_n_0\
    );
\snake_1_size[5]_i_784\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_1_x_reg[37][7]_0\(6),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[37][6]_0\(0),
      I4 => \^snake_1_x_reg[37][7]_0\(4),
      I5 => \^q\(4),
      O => \snake_1_size[5]_i_784_n_0\
    );
\snake_1_size[5]_i_785\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[37][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[37][7]_0\(0),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[37][7]_0\(7),
      O => \snake_1_size[5]_i_785_n_0\
    );
\snake_1_size[5]_i_786\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[25][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_0\(6),
      I2 => \^snake_1_x_reg[25][7]_0\(7),
      I3 => \^q\(7),
      O => \snake_1_size[5]_i_786_n_0\
    );
\snake_1_size[5]_i_787\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[25][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^snake_1_x_reg[25][7]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(5),
      I5 => \^snake_1_y_reg[25][6]_0\(5),
      O => \snake_1_size[5]_i_787_n_0\
    );
\snake_1_size[5]_i_788\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[25][6]_0\(4),
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[25][6]_0\(0),
      O => \snake_1_size[5]_i_788_n_0\
    );
\snake_1_size[5]_i_789\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[58][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_2_y_reg[58][6]_0\(5),
      O => \snake_1_size[5]_i_789_n_0\
    );
\snake_1_size[5]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_245_n_0\,
      I1 => \snake_1_size[5]_i_246_n_0\,
      I2 => \snake_1_size[5]_i_247_n_0\,
      I3 => \snake_1_size[5]_i_248_n_0\,
      I4 => \snake_1_size[5]_i_249_n_0\,
      I5 => \snake_1_size[5]_i_250_n_0\,
      O => \snake_1_size[5]_i_79_n_0\
    );
\snake_1_size[5]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[10][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[10][6]_0\(6),
      I4 => \^snake_1_y_reg[0][0]_rep_0\,
      I5 => \^snake_2_y_reg[10][6]_0\(0),
      O => \snake_1_size[5]_i_790_n_0\
    );
\snake_1_size[5]_i_791\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[10][6]_0\(4),
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[10][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_791_n_0\
    );
\snake_1_size[5]_i_792\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_2_x_reg[10][7]_0\(6),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[10][7]_0\(7),
      I4 => \^snake_2_x_reg[10][7]_0\(1),
      I5 => \^q\(1),
      O => \snake_1_size[5]_i_792_n_0\
    );
\snake_1_size[5]_i_793\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[10][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[10][7]_0\(2),
      I4 => \^q\(3),
      I5 => \^snake_2_x_reg[10][7]_0\(3),
      O => \snake_1_size[5]_i_793_n_0\
    );
\snake_1_size[5]_i_794\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][4]_rep_0\,
      I1 => \^snake_1_x_reg[20][7]_0\(4),
      I2 => \^snake_1_x_reg[20][7]_0\(2),
      I3 => \^q\(2),
      O => \snake_1_size[5]_i_794_n_0\
    );
\snake_1_size[5]_i_795\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[19][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[19][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \^snake_2_y_reg[19][6]_0\(2),
      O => \snake_1_y_reg[0][0]_rep_1\
    );
\snake_1_size[5]_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[19][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[19][7]_0\(6),
      I4 => \^snake_2_x_reg[19][7]_0\(2),
      I5 => \^q\(2),
      O => \snake_2_x_reg[19][0]_0\
    );
\snake_1_size[5]_i_797\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[19][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_2_x_reg[19][7]_0\(3),
      I3 => \^q\(3),
      O => \snake_1_size[5]_i_797_n_0\
    );
\snake_1_size[5]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[40][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[40][7]_0\(5),
      I4 => \^q\(6),
      I5 => \^snake_2_x_reg[40][7]_0\(6),
      O => \snake_1_size[5]_i_798_n_0\
    );
\snake_1_size[5]_i_799\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[40][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_2_y_reg[40][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[40][6]_0\(1),
      O => \snake_1_size[5]_i_799_n_0\
    );
\snake_1_size[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_20_n_0\,
      I1 => \snake_1_size[5]_i_21_n_0\,
      I2 => \^snake_2_y_reg[62][6]_0\(5),
      I3 => \^snake_1_y_reg[0][5]_rep_1\,
      I4 => \^snake_2_y_reg[62][6]_0\(1),
      I5 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_8_n_0\
    );
\snake_1_size[5]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_251_n_0\,
      I1 => \snake_1_size[5]_i_252_n_0\,
      I2 => \snake_1_size[5]_i_253_n_0\,
      I3 => \snake_1_size[5]_i_254_n_0\,
      I4 => \snake_1_size[5]_i_255_n_0\,
      I5 => \snake_1_size[5]_i_256_n_0\,
      O => \snake_1_size[5]_i_80_n_0\
    );
\snake_1_size[5]_i_800\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I1 => \^snake_2_y_reg[40][6]_0\(6),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[40][7]_0\(4),
      I4 => \^snake_2_y_reg[40][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_800_n_0\
    );
\snake_1_size[5]_i_801\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[40][6]_0\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[40][6]_0\(6),
      O => \snake_1_size[5]_i_801_n_0\
    );
\snake_1_size[5]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1097_n_0\,
      I1 => \snake_1_size[5]_i_1098_n_0\,
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[11][6]_0\(1),
      I4 => \^snake_1_y_reg[11][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_802_n_0\
    );
\snake_1_size[5]_i_804\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[11][7]_0\(2),
      I1 => \^q\(2),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[11][6]_0\(4),
      I4 => \^snake_1_x_reg[11][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_804_n_0\
    );
\snake_1_size[5]_i_805\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[11][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^q\(1),
      I3 => \^snake_1_x_reg[11][7]_0\(1),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \^snake_1_x_reg[11][7]_0\(4),
      O => \snake_1_size[5]_i_805_n_0\
    );
\snake_1_size[5]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1099_n_0\,
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[11][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_1_y_reg[11][6]_0\(6),
      I5 => \snake_1_size[5]_i_1100_n_0\,
      O => \snake_1_size[5]_i_806_n_0\
    );
\snake_1_size[5]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[11][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_y_reg[11][6]_0\(5),
      I4 => \^q\(6),
      I5 => \^snake_1_x_reg[11][7]_0\(6),
      O => \snake_1_size[5]_i_807_n_0\
    );
\snake_1_size[5]_i_808\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^snake_2_x_reg[17][7]_0\(0),
      I2 => \^snake_2_y_reg[17][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_808_n_0\
    );
\snake_1_size[5]_i_809\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][5]_rep_1\,
      I1 => \^snake_2_y_reg[36][6]_0\(5),
      I2 => \^snake_2_x_reg[36][7]_0\(0),
      I3 => \^q\(0),
      O => \snake_1_size[5]_i_809_n_0\
    );
\snake_1_size[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_257_n_0\,
      I1 => \snake_1_size[5]_i_258_n_0\,
      I2 => \snake_1_size[5]_i_259_n_0\,
      I3 => \snake_1_size[5]_i_32_0\,
      I4 => \snake_1_size[5]_i_261_n_0\,
      I5 => \snake_1_size[5]_i_262_n_0\,
      O => \snake_1_size[5]_i_81_n_0\
    );
\snake_1_size[5]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \^snake_2_x_reg[44][7]_0\(6),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[44][7]_0\(7),
      I4 => \^snake_2_x_reg[44][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_810_n_0\
    );
\snake_1_size[5]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[44][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[44][7]_0\(3),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_2_x_reg[44][7]_0\(2),
      O => \snake_1_size[5]_i_811_n_0\
    );
\snake_1_size[5]_i_812\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[56][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[56][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      I4 => \snake_1_size[5]_i_1101_n_0\,
      O => \snake_1_size[5]_i_812_n_0\
    );
\snake_1_size[5]_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^snake_2_x_reg[56][7]_0\(0),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[56][7]_0\(5),
      I4 => \snake_1_size[5]_i_1102_n_0\,
      I5 => \snake_1_size[5]_i_1103_n_0\,
      O => \snake_1_size[5]_i_813_n_0\
    );
\snake_1_size[5]_i_814\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[56][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[56][6]_0\(5),
      I3 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_814_n_0\
    );
\snake_1_size[5]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[56][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_2_y_reg[56][6]_0\(1),
      I4 => \^snake_2_y_reg[56][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_815_n_0\
    );
\snake_1_size[5]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[60][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^q\(0),
      I3 => \^snake_2_x_reg[60][7]_0\(0),
      I4 => \^snake_2_y_reg[60][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_816_n_0\
    );
\snake_1_size[5]_i_817\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[60][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_2_x_reg[60][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[60][7]_0\(5),
      I5 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_817_n_0\
    );
\snake_1_size[5]_i_818\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1104_n_0\,
      I1 => \^snake_2_x_reg[60][7]_0\(6),
      I2 => \^q\(6),
      I3 => \^snake_2_y_reg[60][6]_0\(2),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \snake_1_size[5]_i_1105_n_0\,
      O => \snake_1_size[5]_i_818_n_0\
    );
\snake_1_size[5]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[60][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_2_y_reg[60][6]_0\(1),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \^snake_2_x_reg[60][7]_0\(2),
      O => \snake_1_size[5]_i_819_n_0\
    );
\snake_1_size[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \snake_1_size[5]_i_263_n_0\,
      I1 => \snake_1_size[5]_i_264_n_0\,
      I2 => \snake_1_size[5]_i_265_n_0\,
      I3 => \snake_1_size[5]_i_266_n_0\,
      I4 => \snake_1_size[5]_i_267_n_0\,
      I5 => \snake_1_size[5]_i_268_n_0\,
      O => \snake_1_size[5]_i_82_n_0\
    );
\snake_1_size[5]_i_820\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[30][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[30][7]_0\(0),
      O => \snake_1_size[5]_i_820_n_0\
    );
\snake_1_size[5]_i_821\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[30][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[30][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_rep_0\,
      I5 => \^snake_2_y_reg[30][6]_0\(6),
      O => \snake_1_size[5]_i_821_n_0\
    );
\snake_1_size[5]_i_822\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[30][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[30][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_822_n_0\
    );
\snake_1_size[5]_i_823\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[30][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_2_x_reg[30][7]_0\(6),
      I3 => \^q\(6),
      I4 => \^q\(3),
      I5 => \^snake_2_x_reg[30][7]_0\(3),
      O => \snake_1_size[5]_i_823_n_0\
    );
\snake_1_size[5]_i_824\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[30][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[30][7]_0\(1),
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \^snake_2_y_reg[30][6]_0\(2),
      O => \snake_1_size[5]_i_824_n_0\
    );
\snake_1_size[5]_i_825\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[30][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_2_y_reg[30][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_825_n_0\
    );
\snake_1_size[5]_i_826\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[32][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[32][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_826_n_0\
    );
\snake_1_size[5]_i_827\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[32][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[32][6]_0\(3),
      I4 => \snake_1_size[5]_i_1106_n_0\,
      O => \snake_1_size[5]_i_827_n_0\
    );
\snake_1_size[5]_i_828\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[32][7]_0\(7),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[32][6]_0\(4),
      O => \snake_1_size[5]_i_828_n_0\
    );
\snake_1_size[5]_i_829\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][0]_rep_0\,
      I1 => \^snake_1_x_reg[32][7]_0\(0),
      I2 => \^snake_1_y_reg[32][6]_0\(2),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \snake_1_size[5]_i_1107_n_0\,
      O => \snake_1_size[5]_i_829_n_0\
    );
\snake_1_size[5]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \snake_1_size[5]_i_32_1\,
      I1 => \snake_1_size[5]_i_269_n_0\,
      I2 => \snake_1_size[5]_i_270_n_0\,
      I3 => \snake_1_size[5]_i_271_n_0\,
      I4 => \snake_1_size[5]_i_272_n_0\,
      I5 => \snake_1_size[5]_i_273_n_0\,
      O => \snake_1_size[5]_i_83_n_0\
    );
\snake_1_size[5]_i_830\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[32][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[32][7]_0\(1),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_1_x_reg[32][7]_0\(5),
      O => \snake_1_size[5]_i_830_n_0\
    );
\snake_1_size[5]_i_831\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[32][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[32][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \^snake_1_y_reg[32][6]_0\(5),
      O => \snake_1_size[5]_i_831_n_0\
    );
\snake_1_size[5]_i_832\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[8][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[8][7]_0\(6),
      I4 => \^q\(4),
      I5 => \^snake_2_x_reg[8][7]_0\(4),
      O => \snake_1_size[5]_i_832_n_0\
    );
\snake_1_size[5]_i_833\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[8][6]_0\(4),
      I2 => \^snake_2_y_reg[8][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_833_n_0\
    );
\snake_1_size[5]_i_834\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => \^snake_2_y_reg[8][6]_0\(1),
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \^snake_2_y_reg[8][6]_0\(6),
      O => \snake_1_size[5]_i_834_n_0\
    );
\snake_1_size[5]_i_835\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[8][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_2_x_reg[8][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_835_n_0\
    );
\snake_1_size[5]_i_836\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[8][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[8][7]_0\(5),
      I4 => \^q\(7),
      I5 => \^snake_2_x_reg[8][7]_0\(7),
      O => \snake_1_size[5]_i_836_n_0\
    );
\snake_1_size[5]_i_837\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[8][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[8][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_y_reg[0][6]_rep_0\,
      I5 => \^snake_2_y_reg[8][6]_0\(6),
      O => \snake_1_size[5]_i_837_n_0\
    );
\snake_1_size[5]_i_838\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_2_y_reg[33][6]_0\(3),
      I2 => \^snake_2_y_reg[33][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_838_n_0\
    );
\snake_1_size[5]_i_839\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[33][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_2_x_reg[33][7]_0\(6),
      O => \snake_1_size[5]_i_839_n_0\
    );
\snake_1_size[5]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEFEEEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_274_n_0\,
      I1 => \snake_1_size[5]_i_275_n_0\,
      I2 => \snake_2_size[5]_i_21_0\,
      I3 => \snake_1_size[5]_i_276_n_0\,
      I4 => \snake_1_size[5]_i_277_n_0\,
      I5 => \snake_1_size[5]_i_278_n_0\,
      O => \snake_1_size[5]_i_84_n_0\
    );
\snake_1_size[5]_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[33][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^q\(5),
      I3 => \^snake_2_x_reg[33][7]_0\(5),
      I4 => \^snake_2_y_reg[33][6]_0\(2),
      I5 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_840_n_0\
    );
\snake_1_size[5]_i_841\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1108_n_0\,
      I1 => \^snake_1_y_reg[53][6]_1\(6),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_1_y_reg[53][6]_1\(5),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \snake_1_size[5]_i_1109_n_0\,
      O => \snake_1_y_reg[53][6]_0\
    );
\snake_1_size[5]_i_842\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[53][6]_1\(4),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_1_x_reg[53][7]_0\(3),
      O => \snake_1_size[5]_i_842_n_0\
    );
\snake_1_size[5]_i_843\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^snake_1_x_reg[53][7]_0\(1),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[53][7]_0\(4),
      I4 => \snake_1_size[5]_i_1110_n_0\,
      O => \snake_1_size[5]_i_843_n_0\
    );
\snake_1_size[5]_i_844\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[53][6]_1\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[53][6]_1\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_844_n_0\
    );
\snake_1_size[5]_i_845\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][3]_rep_0\,
      I1 => \^snake_1_x_reg[53][7]_0\(3),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[53][7]_0\(5),
      I4 => \snake_1_size[5]_i_1111_n_0\,
      O => \snake_1_size[5]_i_845_n_0\
    );
\snake_1_size[5]_i_846\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[4][7]_0\(6),
      I1 => \^snake_1_x_reg[0][6]_rep_0\,
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[4][7]_0\(2),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_2_x_reg[4][7]_0\(5),
      O => \snake_1_size[5]_i_846_n_0\
    );
\snake_1_size[5]_i_847\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[4][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_2_y_reg[4][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_2_y_reg[4][6]_0\(1),
      I5 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_847_n_0\
    );
\snake_1_size[5]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_1112_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[4][6]_0\(0),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[4][7]_0\(3),
      I5 => \snake_1_size[5]_i_1113_n_0\,
      O => \snake_1_size[5]_i_848_n_0\
    );
\snake_1_size[5]_i_849\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_2_x_reg[4][7]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[4][6]_0\(4),
      I4 => \snake_1_size[5]_i_1114_n_0\,
      O => \snake_1_size[5]_i_849_n_0\
    );
\snake_1_size[5]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[21][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[21][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_85_n_0\
    );
\snake_1_size[5]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[24][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[24][6]_0\(0),
      I4 => \^q\(5),
      I5 => \^snake_2_x_reg[24][7]_0\(5),
      O => \snake_1_size[5]_i_850_n_0\
    );
\snake_1_size[5]_i_851\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[24][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_2_x_reg[24][7]_0\(4),
      I3 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_851_n_0\
    );
\snake_1_size[5]_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[24][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_2_y_reg[24][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[24][6]_0\(4),
      I5 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_852_n_0\
    );
\snake_1_size[5]_i_853\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[24][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[24][7]_0\(1),
      O => \snake_1_size[5]_i_853_n_0\
    );
\snake_1_size[5]_i_854\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_1_y_reg[4][6]_0\(0),
      I2 => \^snake_1_x_reg[4][7]_0\(7),
      I3 => \^q\(7),
      I4 => \^snake_1_y_reg[0][6]_rep_0\,
      I5 => \^snake_1_y_reg[4][6]_0\(6),
      O => \snake_1_size[5]_i_854_n_0\
    );
\snake_1_size[5]_i_855\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][4]_rep_0\,
      I1 => \^snake_1_x_reg[4][7]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[4][6]_0\(4),
      I4 => \^snake_1_y_reg[4][6]_0\(5),
      I5 => \^snake_1_y_reg[0][5]_rep_1\,
      O => \snake_1_size[5]_i_855_n_0\
    );
\snake_1_size[5]_i_856\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_1_x_reg[4][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[4][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_1_y_reg[4][6]_0\(1),
      I5 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_856_n_0\
    );
\snake_1_size[5]_i_857\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[4][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[4][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \^snake_1_y_reg[4][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_857_n_0\
    );
\snake_1_size[5]_i_858\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1115_n_0\,
      I1 => \snake_1_size[5]_i_1116_n_0\,
      I2 => \^snake_1_x_reg[4][7]_0\(5),
      I3 => \^q\(5),
      I4 => \^snake_1_x_reg[4][7]_0\(2),
      I5 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_858_n_0\
    );
\snake_1_size[5]_i_859\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_1_x_reg[42][7]_0\(6),
      I2 => \^snake_1_x_reg[42][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_859_n_0\
    );
\snake_1_size[5]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_279_n_0\,
      I1 => \snake_1_size[5]_i_280_n_0\,
      I2 => \^snake_2_x_reg[21][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^q\(6),
      I5 => \^snake_2_x_reg[21][7]_0\(6),
      O => \snake_1_size[5]_i_86_n_0\
    );
\snake_1_size[5]_i_860\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[32][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_2_x_reg[32][7]_0\(2),
      I4 => \^snake_1_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[32][7]_0\(1),
      O => \snake_1_size[5]_i_860_n_0\
    );
\snake_1_size[5]_i_861\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[32][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[32][7]_0\(5),
      I4 => \^q\(4),
      I5 => \^snake_2_x_reg[32][7]_0\(4),
      O => \snake_1_size[5]_i_861_n_0\
    );
\snake_1_size[5]_i_862\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[25][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[25][6]_0\(2),
      O => \snake_1_size[5]_i_862_n_0\
    );
\snake_1_size[5]_i_863\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[25][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_2_x_reg[25][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^snake_2_x_reg[25][7]_0\(1),
      I5 => \^q\(1),
      O => \snake_1_size[5]_i_863_n_0\
    );
\snake_1_size[5]_i_864\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I1 => \^snake_2_y_reg[25][6]_0\(6),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[25][6]_0\(3),
      I4 => \^snake_2_x_reg[25][7]_0\(7),
      I5 => \^q\(7),
      O => \snake_1_size[5]_i_864_n_0\
    );
\snake_1_size[5]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1117_n_0\,
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[25][6]_0\(3),
      I3 => \^snake_2_y_reg[25][6]_0\(2),
      I4 => \^snake_1_y_reg[0][2]_rep_0\,
      I5 => \snake_1_size[5]_i_1118_n_0\,
      O => \snake_1_size[5]_i_865_n_0\
    );
\snake_1_size[5]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \^snake_2_x_reg[54][7]_0\(6),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[54][7]_0\(7),
      I4 => \snake_1_size[5]_i_1119_n_0\,
      I5 => \snake_1_size[5]_i_1120_n_0\,
      O => \snake_1_size[5]_i_866_n_0\
    );
\snake_1_size[5]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[54][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[54][6]_0\(2),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[54][6]_0\(1),
      O => \snake_1_size[5]_i_867_n_0\
    );
\snake_1_size[5]_i_868\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[54][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_2_y_reg[54][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \^snake_2_y_reg[54][6]_0\(4),
      O => \snake_1_size[5]_i_868_n_0\
    );
\snake_1_size[5]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[21][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[21][7]_0\(7),
      I4 => \^q\(4),
      I5 => \^snake_2_x_reg[21][7]_0\(4),
      O => \snake_1_size[5]_i_87_n_0\
    );
\snake_1_size[5]_i_870\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1121_n_0\,
      I1 => \^snake_1_x_reg[36][7]_0\(6),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[36][7]_0\(5),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \snake_1_size[5]_i_1122_n_0\,
      O => \snake_1_size[5]_i_870_n_0\
    );
\snake_1_size[5]_i_871\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_1123_n_0\,
      I1 => \snake_1_size[5]_i_1124_n_0\,
      I2 => \^snake_1_y_reg[36][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \^snake_1_y_reg[36][6]_0\(5),
      O => \snake_1_size[5]_i_871_n_0\
    );
\snake_1_size[5]_i_872\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_rep_0\,
      I1 => \^snake_1_y_reg[36][6]_0\(2),
      I2 => \^snake_1_y_reg[36][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \^snake_1_x_reg[36][7]_0\(4),
      O => \snake_1_size[5]_i_872_n_0\
    );
\snake_1_size[5]_i_873\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[36][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[36][6]_0\(3),
      I3 => \^snake_1_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_y_reg[36][6]_0\(0),
      I5 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_size[5]_i_873_n_0\
    );
\snake_1_size[5]_i_874\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_1125_n_0\,
      I1 => \snake_1_size[5]_i_1126_n_0\,
      I2 => \snake_1_size[5]_i_1127_n_0\,
      I3 => \snake_1_size[5]_i_1128_n_0\,
      I4 => \snake_2_size[5]_i_41_0\,
      O => \snake_1_size[5]_i_874_n_0\
    );
\snake_1_size[5]_i_875\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_1_x_reg[33][7]_0\(4),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[33][6]_0\(1),
      I4 => \^snake_1_x_reg[33][7]_0\(7),
      I5 => \^q\(7),
      O => \snake_1_size[5]_i_875_n_0\
    );
\snake_1_size[5]_i_877\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[33][6]_0\(5),
      I2 => \^q\(5),
      I3 => \^snake_1_x_reg[33][7]_0\(5),
      I4 => \^snake_1_x_reg[33][7]_0\(1),
      I5 => \^q\(1),
      O => \snake_1_y_reg[0][5]_0\
    );
\snake_1_size[5]_i_878\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[33][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[33][6]_0\(3),
      I4 => \^snake_1_x_reg[33][7]_0\(4),
      I5 => \^q\(4),
      O => \snake_1_y_reg[33][5]_0\
    );
\snake_1_size[5]_i_879\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1129_n_0\,
      I1 => \snake_1_size[5]_i_1130_n_0\,
      I2 => \^snake_1_y_reg[46][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[0][4]_rep_0\,
      I5 => \^snake_1_y_reg[46][6]_0\(4),
      O => \snake_1_size[5]_i_879_n_0\
    );
\snake_1_size[5]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[21][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[21][7]_0\(6),
      I4 => \^snake_2_y_reg[21][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_88_n_0\
    );
\snake_1_size[5]_i_880\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \^snake_1_x_reg[46][7]_0\(6),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[46][6]_0\(1),
      I4 => \^snake_1_y_reg[46][6]_0\(3),
      I5 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_880_n_0\
    );
\snake_1_size[5]_i_881\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^snake_1_x_reg[46][7]_0\(3),
      I2 => \^snake_1_y_reg[46][6]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      I4 => \^snake_1_y_reg[46][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_881_n_0\
    );
\snake_1_size[5]_i_882\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1131_n_0\,
      I1 => \^snake_1_y_reg[46][6]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_x_reg[46][7]_0\(0),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \snake_1_size[5]_i_1132_n_0\,
      O => \snake_1_size[5]_i_882_n_0\
    );
\snake_1_size[5]_i_884\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[8][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^q\(4),
      I3 => \^snake_1_x_reg[8][7]_0\(4),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_1_x_reg[8][7]_0\(3),
      O => \snake_1_size[5]_i_884_n_0\
    );
\snake_1_size[5]_i_885\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[8][6]_0\(2),
      I2 => \^snake_1_x_reg[8][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      I4 => \^snake_1_y_reg[8][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_885_n_0\
    );
\snake_1_size[5]_i_886\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_1_y_reg[8][6]_0\(0),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[8][6]_0\(1),
      I4 => \^snake_1_y_reg[8][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_size[5]_i_886_n_0\
    );
\snake_1_size[5]_i_887\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[8][6]_0\(1),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[8][6]_0\(0),
      O => \snake_1_size[5]_i_887_n_0\
    );
\snake_1_size[5]_i_888\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[46][6]_0\(1),
      I1 => \^snake_1_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[46][7]_0\(2),
      I3 => \^snake_1_x_reg[0][2]_rep_1\,
      I4 => \snake_1_size[5]_i_1133_n_0\,
      O => \snake_1_size[5]_i_888_n_0\
    );
\snake_1_size[5]_i_889\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[46][6]_0\(0),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[46][6]_0\(1),
      I4 => \snake_1_size[5]_i_1134_n_0\,
      O => \snake_1_size[5]_i_889_n_0\
    );
\snake_1_size[5]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \snake_1_size[5]_i_281_n_0\,
      I1 => \snake_1_size[5]_i_282_n_0\,
      I2 => \snake_1_size[5]_i_283_n_0\,
      I3 => \snake_1_size[5]_i_284_n_0\,
      I4 => \snake_1_size[5]_i_285_n_0\,
      I5 => \snake_1_size[5]_i_42_1\,
      O => \snake_1_size[5]_i_89_n_0\
    );
\snake_1_size[5]_i_890\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_1_x_reg[0][5]_rep_0\,
      I1 => \^snake_2_x_reg[46][7]_0\(5),
      I2 => \^snake_2_y_reg[46][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_1_x_reg[0][6]_rep_0\,
      I5 => \^snake_2_x_reg[46][7]_0\(6),
      O => \snake_1_size[5]_i_890_n_0\
    );
\snake_1_size[5]_i_891\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_2_x_reg[46][7]_0\(4),
      I2 => \^snake_2_x_reg[46][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \^snake_1_y_reg[0][6]_0\(2),
      I5 => \^snake_2_y_reg[46][6]_0\(2),
      O => \snake_1_size[5]_i_891_n_0\
    );
\snake_1_size[5]_i_892\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1135_n_0\,
      I1 => \snake_1_size[5]_i_1136_n_0\,
      I2 => \^snake_2_x_reg[46][7]_0\(1),
      I3 => \^q\(1),
      I4 => \^snake_2_y_reg[46][6]_0\(3),
      I5 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_892_n_0\
    );
\snake_1_size[5]_i_893\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[61][7]_0\(2),
      I1 => \^q\(2),
      I2 => \^snake_2_y_reg[61][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_893_n_0\
    );
\snake_1_size[5]_i_894\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1137_n_0\,
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[61][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      I4 => \^snake_2_y_reg[61][6]_0\(2),
      O => \snake_1_size[5]_i_894_n_0\
    );
\snake_1_size[5]_i_895\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[61][6]_0\(4),
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[61][7]_0\(6),
      I3 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_895_n_0\
    );
\snake_1_size[5]_i_896\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_2_x_reg[61][7]_0\(7),
      I2 => \^snake_2_y_reg[61][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_2_x_reg[61][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_896_n_0\
    );
\snake_1_size[5]_i_897\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[42][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(1),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[42][7]_0\(5),
      I4 => \^snake_2_x_reg[42][7]_0\(6),
      I5 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_897_n_0\
    );
\snake_1_size[5]_i_898\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[42][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_2_y_reg[42][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^q\(0),
      I5 => \^snake_2_x_reg[42][7]_0\(0),
      O => \snake_1_size[5]_i_898_n_0\
    );
\snake_1_size[5]_i_899\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_1138_n_0\,
      I1 => \^snake_2_y_reg[42][6]_0\(4),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[42][7]_0\(4),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \snake_1_size[5]_i_1139_n_0\,
      O => \snake_1_size[5]_i_899_n_0\
    );
\snake_1_size[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_22_n_0\,
      I1 => \^snake_2_y_reg[62][6]_0\(6),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_2_y_reg[62][6]_0\(4),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \snake_1_size[5]_i_23_n_0\,
      O => \snake_1_size[5]_i_9_n_0\
    );
\snake_1_size[5]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_1_size[5]_i_287_n_0\,
      I1 => \snake_1_size[5]_i_42_0\,
      I2 => \snake_1_size[5]_i_289_n_0\,
      I3 => \snake_1_size[5]_i_290_n_0\,
      I4 => \snake_1_size[5]_i_291_n_0\,
      I5 => \snake_1_size[5]_i_292_n_0\,
      O => \snake_1_size[5]_i_90_n_0\
    );
\snake_1_size[5]_i_900\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[42][7]_0\(3),
      I1 => \^q\(3),
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[42][7]_0\(1),
      I4 => \^snake_1_y_reg[0][6]_0\(5),
      I5 => \^snake_2_y_reg[42][6]_0\(5),
      O => \snake_1_size[5]_i_900_n_0\
    );
\snake_1_size[5]_i_901\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1140_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[42][6]_0\(0),
      I3 => \^snake_2_y_reg[42][6]_0\(1),
      I4 => \^snake_1_y_reg[0][6]_0\(1),
      I5 => \snake_1_size[5]_i_1141_n_0\,
      O => \snake_1_size[5]_i_901_n_0\
    );
\snake_1_size[5]_i_903\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1142_n_0\,
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[62][7]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \^snake_1_y_reg[62][6]_1\(6),
      I5 => \snake_1_size[5]_i_1143_n_0\,
      O => \snake_1_size[5]_i_903_n_0\
    );
\snake_1_size[5]_i_904\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1144_n_0\,
      I1 => \^snake_1_x_reg[62][7]_0\(5),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[62][6]_1\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(5),
      I5 => \snake_1_size[5]_i_1145_n_0\,
      O => \snake_1_size[5]_i_904_n_0\
    );
\snake_1_size[5]_i_905\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[62][6]_1\(0),
      I1 => \^snake_1_y_reg[0][0]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[62][7]_0\(7),
      I4 => \^q\(4),
      I5 => \^snake_1_x_reg[62][7]_0\(4),
      O => \snake_1_size[5]_i_905_n_0\
    );
\snake_1_size[5]_i_906\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[54][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \^snake_1_x_reg[54][7]_0\(6),
      I4 => \^q\(7),
      I5 => \^snake_1_x_reg[54][7]_0\(7),
      O => \snake_1_size[5]_i_906_n_0\
    );
\snake_1_size[5]_i_907\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[54][6]_0\(4),
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[54][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \snake_1_size[5]_i_1146_n_0\,
      O => \snake_1_size[5]_i_907_n_0\
    );
\snake_1_size[5]_i_908\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[54][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_1_y_reg[54][6]_0\(4),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_908_n_0\
    );
\snake_1_size[5]_i_909\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[54][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[54][6]_0\(0),
      I3 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_909_n_0\
    );
\snake_1_size[5]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_293_n_0\,
      I1 => \snake_1_size[5]_i_294_n_0\,
      I2 => \^snake_1_y_reg[30][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_1_x_reg[30][7]_0\(3),
      I5 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_91_n_0\
    );
\snake_1_size[5]_i_910\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[61][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_1_x_reg[61][7]_0\(4),
      I3 => \^q\(4),
      O => \snake_1_size[5]_i_910_n_0\
    );
\snake_1_size[5]_i_911\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[61][6]_0\(5),
      I2 => \^snake_1_y_reg[61][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \snake_1_size[5]_i_1147_n_0\,
      O => \snake_1_size[5]_i_911_n_0\
    );
\snake_1_size[5]_i_912\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[61][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_x_reg[61][7]_0\(0),
      I3 => \^q\(0),
      O => \snake_1_size[5]_i_912_n_0\
    );
\snake_1_size[5]_i_913\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1148_n_0\,
      I1 => \^snake_1_y_reg[61][6]_0\(2),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[61][6]_0\(4),
      I5 => \snake_1_size[5]_i_1149_n_0\,
      O => \snake_1_size[5]_i_913_n_0\
    );
\snake_1_size[5]_i_914\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_2_y_reg[45][6]_0\(5),
      I2 => \^snake_2_y_reg[45][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_2_x_reg[45][7]_0\(0),
      I5 => \^q\(0),
      O => \snake_1_size[5]_i_914_n_0\
    );
\snake_1_size[5]_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_2_y_reg[45][6]_0\(3),
      I2 => \^snake_2_y_reg[45][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_2_x_reg[45][7]_0\(6),
      I5 => \^q\(6),
      O => \snake_1_size[5]_i_915_n_0\
    );
\snake_1_size[5]_i_916\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I1 => \^snake_2_y_reg[45][6]_0\(6),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[45][6]_0\(0),
      I4 => \^snake_2_y_reg[45][6]_0\(1),
      I5 => \^snake_1_y_reg[0][6]_0\(1),
      O => \snake_1_size[5]_i_916_n_0\
    );
\snake_1_size[5]_i_917\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[45][6]_0\(4),
      I2 => \^snake_2_y_reg[45][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      I4 => \^snake_2_y_reg[45][6]_0\(2),
      I5 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_917_n_0\
    );
\snake_1_size[5]_i_918\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1150_n_0\,
      I1 => \^snake_2_x_reg[45][7]_0\(5),
      I2 => \^q\(5),
      I3 => \^snake_2_x_reg[45][7]_0\(3),
      I4 => \^q\(3),
      I5 => \snake_1_size[5]_i_1151_n_0\,
      O => \snake_1_size[5]_i_918_n_0\
    );
\snake_1_size[5]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_295_n_0\,
      I1 => \snake_1_size[5]_i_296_n_0\,
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[30][6]_0\(0),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_1_x_reg[30][7]_0\(3),
      O => \snake_1_size[5]_i_92_n_0\
    );
\snake_1_size[5]_i_920\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1152_n_0\,
      I1 => \^snake_1_x_reg[52][7]_0\(3),
      I2 => \^q\(3),
      I3 => \^snake_1_x_reg[52][7]_0\(0),
      I4 => \^q\(0),
      I5 => \snake_1_size[5]_i_1153_n_0\,
      O => \snake_1_size[5]_i_920_n_0\
    );
\snake_1_size[5]_i_921\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I1 => \^snake_1_y_reg[52][6]_0\(6),
      I2 => \^snake_1_y_reg[52][6]_0\(1),
      I3 => \^snake_1_y_reg[0][6]_0\(1),
      I4 => \^snake_1_x_reg[52][7]_0\(1),
      I5 => \^q\(1),
      O => \snake_1_size[5]_i_921_n_0\
    );
\snake_1_size[5]_i_922\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_1_x_reg[52][7]_0\(7),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[52][6]_0\(0),
      I4 => \^snake_1_x_reg[52][7]_0\(2),
      I5 => \^snake_1_x_reg[0][2]_rep_1\,
      O => \snake_1_size[5]_i_922_n_0\
    );
\snake_1_size[5]_i_923\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1154_n_0\,
      I1 => \^snake_1_x_reg[52][7]_0\(5),
      I2 => \^q\(5),
      I3 => \^snake_1_y_reg[0][2]_rep_0\,
      I4 => \^snake_1_y_reg[52][6]_0\(2),
      I5 => \snake_1_size[5]_i_1155_n_0\,
      O => \snake_1_size[5]_i_923_n_0\
    );
\snake_1_size[5]_i_924\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040400000000"
    )
        port map (
      I0 => \snake_1_size[5]_i_1156_n_0\,
      I1 => \snake_1_size[5]_i_1157_n_0\,
      I2 => \snake_1_size[5]_i_1158_n_0\,
      I3 => \snake_1_size[5]_i_243_0\(1),
      I4 => \snake_1_size[5]_i_560_0\,
      I5 => \snake_1_size[5]_i_607_0\,
      O => \snake_1_size[5]_i_924_n_0\
    );
\snake_1_size[5]_i_925\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^snake_2_x_reg[55][7]_0\(3),
      I2 => \^q\(6),
      I3 => \^snake_2_x_reg[55][7]_0\(6),
      I4 => \^snake_2_y_reg[55][6]_0\(3),
      I5 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_925_n_0\
    );
\snake_1_size[5]_i_926\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[55][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_2_x_reg[55][7]_0\(3),
      I3 => \^q\(3),
      I4 => \^snake_1_y_reg[0][0]_rep_0\,
      I5 => \^snake_2_y_reg[55][6]_0\(0),
      O => \snake_1_size[5]_i_926_n_0\
    );
\snake_1_size[5]_i_927\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_x_reg[55][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[55][6]_0\(0),
      I4 => \^snake_2_x_reg[55][7]_0\(4),
      I5 => \^snake_1_x_reg[0][4]_rep_0\,
      O => \snake_1_size[5]_i_927_n_0\
    );
\snake_1_size[5]_i_928\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][1]_rep_0\,
      I1 => \^snake_2_y_reg[55][6]_0\(1),
      I2 => \^q\(1),
      I3 => \^snake_2_x_reg[55][7]_0\(1),
      I4 => \^snake_2_y_reg[55][6]_0\(5),
      I5 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_size[5]_i_928_n_0\
    );
\snake_1_size[5]_i_929\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1159_n_0\,
      I1 => \^q\(5),
      I2 => \^snake_2_x_reg[55][7]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      I4 => \^snake_2_y_reg[55][6]_0\(4),
      O => \snake_1_size[5]_i_929_n_0\
    );
\snake_1_size[5]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_297_n_0\,
      I1 => \^snake_1_x_reg[30][7]_0\(5),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[30][7]_0\(0),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \snake_1_size[5]_i_298_n_0\,
      O => \snake_1_size[5]_i_93_n_0\
    );
\snake_1_size[5]_i_930\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_561_0\,
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_2_y_reg[55][6]_0\(6),
      I3 => \^q\(0),
      I4 => \^snake_2_x_reg[55][7]_0\(0),
      O => \snake_1_size[5]_i_930_n_0\
    );
\snake_1_size[5]_i_931\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \snake_1_size[5]_i_243_0\(3),
      I1 => \^snake_1_x_reg[31][7]_0\(2),
      I2 => \^snake_1_x_reg[0][2]_rep_1\,
      I3 => \^snake_1_y_reg[31][6]_0\(1),
      I4 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_931_n_0\
    );
\snake_1_size[5]_i_932\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_1_size[5]_i_1161_n_0\,
      I1 => \snake_1_size[5]_i_1162_n_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[31][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(3),
      I5 => \^snake_1_y_reg[31][6]_0\(3),
      O => \snake_1_size[5]_i_932_n_0\
    );
\snake_1_size[5]_i_933\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[31][6]_0\(3),
      I2 => \^snake_1_x_reg[31][7]_0\(0),
      I3 => \^q\(0),
      I4 => \snake_1_size[5]_i_1163_n_0\,
      O => \snake_1_size[5]_i_933_n_0\
    );
\snake_1_size[5]_i_934\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_1_y_reg[55][6]_0\(2),
      I1 => \^snake_1_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_x_reg[55][7]_0\(4),
      I3 => \^q\(4),
      I4 => \^snake_1_y_reg[55][6]_0\(6),
      I5 => \^snake_1_y_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_934_n_0\
    );
\snake_1_size[5]_i_936\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[23][7]_0\(0),
      I1 => \^q\(0),
      I2 => \^snake_1_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[23][6]_0\(1),
      I4 => \^snake_1_x_reg[23][7]_0\(1),
      I5 => \^q\(1),
      O => \snake_1_size[5]_i_936_n_0\
    );
\snake_1_size[5]_i_937\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[0][5]_rep_0\,
      I1 => \^snake_1_x_reg[23][7]_0\(5),
      I2 => \^snake_1_y_reg[23][6]_0\(3),
      I3 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_937_n_0\
    );
\snake_1_size[5]_i_938\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[23][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I3 => \^snake_1_y_reg[23][6]_0\(6),
      O => \snake_1_size[5]_i_938_n_0\
    );
\snake_1_size[5]_i_939\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1164_n_0\,
      I1 => \^snake_2_y_reg[39][6]_0\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_2_y_reg[39][6]_0\(6),
      I4 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I5 => \snake_1_size[5]_i_1165_n_0\,
      O => \snake_1_size[5]_i_939_n_0\
    );
\snake_1_size[5]_i_940\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[39][7]_0\(5),
      I1 => \^q\(5),
      I2 => \^snake_1_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[39][6]_0\(4),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_2_x_reg[39][7]_0\(3),
      O => \snake_1_size[5]_i_940_n_0\
    );
\snake_1_size[5]_i_941\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_2_x_reg[39][7]_0\(6),
      I1 => \^q\(6),
      I2 => \^snake_2_x_reg[39][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_2_y_reg[39][6]_0\(3),
      O => \snake_1_size[5]_i_941_n_0\
    );
\snake_1_size[5]_i_942\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1166_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[39][6]_0\(4),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[39][6]_0\(1),
      I5 => \snake_1_size[5]_i_1167_n_0\,
      O => \snake_1_size[5]_i_942_n_0\
    );
\snake_1_size[5]_i_943\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1168_n_0\,
      I1 => \^snake_2_x_reg[47][7]_0\(5),
      I2 => \^q\(5),
      I3 => \^snake_2_x_reg[47][7]_0\(3),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \snake_1_size[5]_i_1169_n_0\,
      O => \snake_1_size[5]_i_943_n_0\
    );
\snake_1_size[5]_i_944\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000000002202"
    )
        port map (
      I0 => \snake_1_size[5]_i_1170_n_0\,
      I1 => \snake_1_size[5]_i_1171_n_0\,
      I2 => \^snake_2_y_reg[47][6]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_0\(5),
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_2_y_reg[47][6]_0\(3),
      O => \snake_1_size[5]_i_944_n_0\
    );
\snake_1_size[5]_i_945\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[51][6]_0\(2),
      I2 => \^snake_1_x_reg[51][7]_0\(2),
      I3 => \^q\(2),
      I4 => \^snake_1_y_reg[51][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_945_n_0\
    );
\snake_1_size[5]_i_946\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[51][6]_0\(2),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_1_x_reg[51][7]_0\(3),
      O => \snake_1_size[5]_i_946_n_0\
    );
\snake_1_size[5]_i_947\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[51][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^q\(5),
      I3 => \^snake_1_x_reg[51][7]_0\(5),
      O => \snake_1_size[5]_i_947_n_0\
    );
\snake_1_size[5]_i_948\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[51][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[51][7]_0\(6),
      I3 => \^q\(6),
      I4 => \^snake_1_y_reg[51][6]_0\(1),
      I5 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_948_n_0\
    );
\snake_1_size[5]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_2_x_reg[31][7]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_2_y_reg[31][6]_0\(5),
      I4 => \^snake_2_y_reg[31][6]_0\(1),
      I5 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_95_n_0\
    );
\snake_1_size[5]_i_950\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1172_n_0\,
      I1 => \^snake_1_y_reg[51][6]_0\(3),
      I2 => \^snake_1_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[51][6]_0\(5),
      I4 => \^snake_1_y_reg[0][6]_0\(5),
      I5 => \snake_1_size[5]_i_1173_n_0\,
      O => \snake_1_size[5]_i_950_n_0\
    );
\snake_1_size[5]_i_951\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D0DD"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[39][6]_0\(2),
      I2 => \^snake_1_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[39][7]_0\(4),
      I4 => \snake_1_size[5]_i_1174_n_0\,
      O => \snake_1_size[5]_i_951_n_0\
    );
\snake_1_size[5]_i_952\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1175_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[39][6]_0\(0),
      I3 => \^snake_1_x_reg[39][7]_0\(3),
      I4 => \^q\(3),
      I5 => \snake_1_size[5]_i_1176_n_0\,
      O => \snake_1_size[5]_i_952_n_0\
    );
\snake_1_size[5]_i_954\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1177_n_0\,
      I1 => \^q\(5),
      I2 => \^snake_1_x_reg[39][7]_0\(5),
      I3 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I4 => \^snake_1_y_reg[39][6]_0\(6),
      O => \snake_1_size[5]_i_954_n_0\
    );
\snake_1_size[5]_i_955\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[15][7]_0\(3),
      I1 => \^snake_1_x_reg[0][3]_rep_0\,
      I2 => \^snake_1_x_reg[15][7]_0\(4),
      I3 => \^q\(4),
      I4 => \^snake_1_x_reg[15][7]_0\(7),
      I5 => \^q\(7),
      O => \snake_1_size[5]_i_955_n_0\
    );
\snake_1_size[5]_i_956\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1178_n_0\,
      I1 => \snake_1_size[5]_i_1179_n_0\,
      I2 => \^snake_1_x_reg[15][7]_0\(4),
      I3 => \^q\(4),
      I4 => \^snake_1_y_reg[0][5]_rep_1\,
      I5 => \^snake_1_y_reg[15][6]_0\(5),
      O => \snake_1_size[5]_i_956_n_0\
    );
\snake_1_size[5]_i_957\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[15][6]_0\(5),
      I1 => \^snake_1_y_reg[0][5]_rep_1\,
      I2 => \^snake_1_y_reg[15][6]_0\(0),
      I3 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_957_n_0\
    );
\snake_1_size[5]_i_958\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][5]_rep_0\,
      I1 => \^snake_1_x_reg[15][7]_0\(5),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[15][7]_0\(7),
      I4 => \snake_1_size[5]_i_1180_n_0\,
      O => \snake_1_size[5]_i_958_n_0\
    );
\snake_1_size[5]_i_959\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[15][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[15][6]_0\(4),
      I4 => \^snake_1_y_reg[15][6]_0\(3),
      I5 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_size[5]_i_959_n_0\
    );
\snake_1_size[5]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_2_x_reg[31][7]_0\(7),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_2_x_reg[31][7]_0\(5),
      O => \snake_1_size[5]_i_96_n_0\
    );
\snake_1_size[5]_i_961\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1181_n_0\,
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_2_x_reg[23][7]_0\(2),
      I3 => \^snake_1_x_reg[0][1]_rep_0\,
      I4 => \^snake_2_x_reg[23][7]_0\(1),
      I5 => \snake_1_size[5]_i_1182_n_0\,
      O => \snake_1_size[5]_i_961_n_0\
    );
\snake_1_size[5]_i_962\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[23][6]_0\(4),
      I1 => \^snake_1_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[23][6]_0\(3),
      O => \snake_1_size[5]_i_962_n_0\
    );
\snake_1_size[5]_i_963\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[23][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      I2 => \^snake_1_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[23][7]_0\(1),
      I4 => \snake_1_size[5]_i_1183_n_0\,
      O => \snake_1_size[5]_i_963_n_0\
    );
\snake_1_size[5]_i_964\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[23][6]_0\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_2_y_reg[23][6]_0\(1),
      O => \snake_1_size[5]_i_964_n_0\
    );
\snake_1_size[5]_i_965\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[23][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      I2 => \^snake_2_x_reg[23][7]_0\(3),
      I3 => \^snake_1_x_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_965_n_0\
    );
\snake_1_size[5]_i_966\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F666F6FFFF"
    )
        port map (
      I0 => \^snake_2_x_reg[15][7]_0\(4),
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[15][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \snake_2_size[5]_i_452_0\(4),
      I5 => \snake_2_size[5]_i_452_0\(3),
      O => \snake_1_size[5]_i_966_n_0\
    );
\snake_1_size[5]_i_967\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[15][7]_0\(2),
      I1 => \^q\(2),
      I2 => \^snake_2_y_reg[15][6]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_967_n_0\
    );
\snake_1_size[5]_i_968\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => \^snake_2_y_reg[51][6]_0\(1),
      I2 => \^snake_2_y_reg[51][6]_0\(6),
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \^snake_2_y_reg[51][6]_0\(3),
      I5 => \^snake_1_y_reg[0][3]_rep_0\,
      O => \snake_1_size[5]_i_968_n_0\
    );
\snake_1_size[5]_i_969\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[51][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[51][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_size[5]_i_969_n_0\
    );
\snake_1_size[5]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[31][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[31][6]_0\(3),
      I4 => \snake_1_size[5]_i_299_n_0\,
      O => \snake_1_size[5]_i_97_n_0\
    );
\snake_1_size[5]_i_970\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_602_0\,
      I1 => \^snake_1_x_reg[7][7]_0\(5),
      I2 => \^snake_1_x_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[7][7]_0\(3),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \snake_1_size[5]_i_1185_n_0\,
      O => \snake_1_size[5]_i_970_n_0\
    );
\snake_1_size[5]_i_971\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[7][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_x_reg[7][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[7][6]_0\(0),
      O => \snake_1_size[5]_i_971_n_0\
    );
\snake_1_size[5]_i_972\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_1_x_reg[0][0]_rep_0\,
      I1 => \^snake_1_x_reg[7][7]_0\(0),
      I2 => \^snake_1_y_reg[7][6]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \^snake_1_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[7][6]_0\(4),
      O => \snake_1_size[5]_i_972_n_0\
    );
\snake_1_size[5]_i_973\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[7][7]_0\(2),
      I1 => \^q\(2),
      I2 => \^snake_1_y_reg[0][5]_rep_1\,
      I3 => \^snake_1_y_reg[7][6]_0\(5),
      I4 => \^snake_1_y_reg[0][3]_rep_0\,
      I5 => \^snake_1_y_reg[7][6]_0\(3),
      O => \snake_1_size[5]_i_973_n_0\
    );
\snake_1_size[5]_i_974\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[7][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[7][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_1_x_reg[7][7]_0\(6),
      I5 => \^q\(6),
      O => \snake_1_size[5]_i_974_n_0\
    );
\snake_1_size[5]_i_975\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[7][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_2_y_reg[7][6]_0\(4),
      I3 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_975_n_0\
    );
\snake_1_size[5]_i_976\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][0]_rep_0\,
      I1 => \^snake_2_x_reg[7][7]_0\(0),
      I2 => \^snake_2_x_reg[7][7]_0\(5),
      I3 => \^snake_1_x_reg[0][5]_rep_0\,
      I4 => \snake_1_size[5]_i_1186_n_0\,
      O => \snake_1_size[5]_i_976_n_0\
    );
\snake_1_size[5]_i_977\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[7][6]_0\(3),
      I1 => \^snake_1_y_reg[0][3]_rep_0\,
      I2 => \^q\(2),
      I3 => \^snake_2_x_reg[7][7]_0\(2),
      O => \snake_1_size[5]_i_977_n_0\
    );
\snake_1_size[5]_i_978\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_2_x_reg[7][7]_0\(6),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \^snake_2_x_reg[7][7]_0\(3),
      I4 => \^snake_2_y_reg[7][6]_0\(1),
      I5 => \^snake_1_y_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_978_n_0\
    );
\snake_1_size[5]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_1_size[5]_i_300_n_0\,
      I1 => \^snake_2_y_reg[31][6]_0\(0),
      I2 => \^snake_1_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[0][6]_rep_0\,
      I4 => \^snake_2_y_reg[31][6]_0\(6),
      I5 => \snake_1_size[5]_i_301_n_0\,
      O => \snake_1_size[5]_i_98_n_0\
    );
\snake_1_size[5]_i_980\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1187_n_0\,
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[7][6]_0\(4),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      I4 => \^snake_2_x_reg[7][7]_0\(0),
      I5 => \snake_1_size[5]_i_1188_n_0\,
      O => \snake_1_size[5]_i_980_n_0\
    );
\snake_1_size[5]_i_981\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[47][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^q\(4),
      I3 => \^snake_1_x_reg[47][7]_0\(4),
      I4 => \^snake_1_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[47][7]_0\(0),
      O => \snake_1_size[5]_i_981_n_0\
    );
\snake_1_size[5]_i_982\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1189_n_0\,
      I1 => \snake_1_size[5]_i_1190_n_0\,
      I2 => \^snake_1_y_reg[0][6]_rep_0\,
      I3 => \^snake_1_y_reg[47][6]_0\(6),
      I4 => \^snake_1_y_reg[47][6]_0\(4),
      I5 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_size[5]_i_982_n_0\
    );
\snake_1_size[5]_i_983\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[47][7]_0\(7),
      I1 => \^q\(7),
      I2 => \^snake_1_y_reg[47][6]_0\(1),
      I3 => \^snake_1_y_reg[0][1]_rep_0\,
      I4 => \^snake_1_x_reg[47][7]_0\(0),
      I5 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_983_n_0\
    );
\snake_1_size[5]_i_984\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DFF7D7D"
    )
        port map (
      I0 => \snake_1_size[5]_i_607_0\,
      I1 => \^snake_1_y_reg[47][6]_0\(0),
      I2 => \^snake_1_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[0][5]_rep_1\,
      I4 => \^snake_1_y_reg[47][6]_0\(5),
      I5 => \snake_1_size[5]_i_1191_n_0\,
      O => \snake_1_size[5]_i_984_n_0\
    );
\snake_1_size[5]_i_985\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_1_size[5]_i_1192_n_0\,
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[5][7]_0\(0),
      I3 => \^snake_1_y_reg[0][6]_0\(0),
      I4 => \^snake_2_y_reg[5][6]_0\(0),
      I5 => \snake_1_size[5]_i_1193_n_0\,
      O => \snake_1_size[5]_i_985_n_0\
    );
\snake_1_size[5]_i_986\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[5][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_2_x_reg[5][7]_0\(2),
      I3 => \^q\(2),
      I4 => \snake_1_size[5]_i_1194_n_0\,
      I5 => \snake_1_size[5]_i_1195_n_0\,
      O => \snake_1_size[5]_i_986_n_0\
    );
\snake_1_size[5]_i_987\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[5][7]_0\(5),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      I2 => \^q\(7),
      I3 => \^snake_2_x_reg[5][7]_0\(7),
      I4 => \^q\(4),
      I5 => \^snake_2_x_reg[5][7]_0\(4),
      O => \snake_1_size[5]_i_987_n_0\
    );
\snake_1_size[5]_i_988\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[45][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      I2 => \^q\(7),
      I3 => \^snake_1_x_reg[45][7]_0\(7),
      I4 => \^snake_1_x_reg[0][5]_rep_0\,
      I5 => \^snake_1_x_reg[45][7]_0\(5),
      O => \snake_1_size[5]_i_988_n_0\
    );
\snake_1_size[5]_i_989\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[45][6]_0\(6),
      I1 => \^snake_1_y_reg[0][6]_rep_0\,
      I2 => \^snake_1_x_reg[45][7]_0\(0),
      I3 => \^snake_1_x_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_989_n_0\
    );
\snake_1_size[5]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[31][7]_0\(4),
      I1 => \^q\(4),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[31][6]_0\(2),
      I4 => \^snake_2_x_reg[31][7]_0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_size[5]_i_99_n_0\
    );
\snake_1_size[5]_i_990\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[45][7]_0\(1),
      I1 => \^snake_1_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[45][7]_0\(6),
      I3 => \^q\(6),
      O => \snake_1_size[5]_i_990_n_0\
    );
\snake_1_size[5]_i_991\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[45][6]_0\(0),
      I1 => \^snake_1_y_reg[0][6]_0\(0),
      I2 => \^q\(6),
      I3 => \^snake_1_x_reg[45][7]_0\(6),
      O => \snake_1_size[5]_i_991_n_0\
    );
\snake_1_size[5]_i_992\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[57][7]_0\(2),
      I1 => \^snake_1_x_reg[0][2]_rep_1\,
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[57][6]_0\(2),
      I4 => \^snake_2_y_reg[57][6]_0\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_size[5]_i_992_n_0\
    );
\snake_1_size[5]_i_993\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[57][7]_0\(0),
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(1),
      I3 => \^snake_2_y_reg[57][6]_0\(1),
      O => \snake_1_size[5]_i_993_n_0\
    );
\snake_1_size[5]_i_994\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[57][7]_0\(1),
      I1 => \^q\(1),
      I2 => \^snake_2_x_reg[57][7]_0\(6),
      I3 => \^snake_1_x_reg[0][6]_rep_0\,
      O => \snake_1_size[5]_i_994_n_0\
    );
\snake_1_size[5]_i_995\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_1_size[5]_i_1196_n_0\,
      I1 => \^snake_1_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[57][7]_0\(0),
      I3 => \^snake_2_x_reg[57][7]_0\(2),
      I4 => \^snake_1_x_reg[0][2]_rep_1\,
      I5 => \snake_1_size[5]_i_1197_n_0\,
      O => \snake_1_size[5]_i_995_n_0\
    );
\snake_1_size[5]_i_996\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^snake_1_x_reg[57][7]_0\(2),
      I2 => \^snake_1_x_reg[57][7]_0\(3),
      I3 => \^q\(3),
      O => \snake_1_size[5]_i_996_n_0\
    );
\snake_1_size[5]_i_997\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^snake_1_x_reg[57][7]_0\(3),
      I2 => \^snake_1_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[57][6]_0\(5),
      O => \snake_1_size[5]_i_997_n_0\
    );
\snake_1_size[5]_i_998\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^snake_2_x_reg[41][7]_0\(3),
      I2 => \^snake_2_y_reg[41][6]_0\(2),
      I3 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_size[5]_i_998_n_0\
    );
\snake_1_size[5]_i_999\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[0][1]_rep_0\,
      I1 => \^snake_2_x_reg[13][7]_0\(1),
      I2 => \^snake_1_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[13][7]_0\(0),
      I4 => \^snake_1_x_reg[0][3]_rep_0\,
      I5 => \^snake_2_x_reg[13][7]_0\(3),
      O => \snake_1_size[5]_i_999_n_0\
    );
\snake_1_x[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => snake_1_x(0)
    );
\snake_1_x[0][0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \snake_1_x[0][0]_rep_i_1_n_0\
    );
\snake_1_x[0][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \snake_1_x[0][4]_i_2_n_0\
    );
\snake_1_x[0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \snake_1_x[0][4]_i_3_n_0\
    );
\snake_1_x[0][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \snake_1_x[0][4]_i_4_n_0\
    );
\snake_1_x[0][4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => input_dir_1(1),
      O => \snake_1_x[0][4]_i_5_n_0\
    );
\snake_1_x[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => go_signal,
      I1 => input_dir_1(0),
      O => snake_1_x_0
    );
\snake_1_x[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \snake_1_x[0][7]_i_3_n_0\
    );
\snake_1_x[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_1_x_reg[0][5]_rep_0\,
      I1 => \^q\(6),
      O => \snake_1_x[0][7]_i_4_n_0\
    );
\snake_1_x[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_1_x_reg[0][5]_rep_0\,
      O => \snake_1_x[0][7]_i_5_n_0\
    );
\snake_1_x_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(0),
      Q => \^q\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => \snake_1_x[0][0]_rep_i_1_n_0\,
      Q => \^snake_1_x_reg[0][0]_rep_0\,
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(1),
      Q => \^q\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(1),
      Q => \^snake_1_x_reg[0][1]_rep_0\,
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(2),
      Q => \^q\(2),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][2]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(2),
      Q => \^snake_1_x_reg[0][2]_rep_1\,
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(3),
      Q => \^q\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(3),
      Q => \^snake_1_x_reg[0][3]_rep_0\,
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(4),
      Q => \^q\(4),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \snake_1_x_reg[0][4]_i_1_n_0\,
      CO(2) => \snake_1_x_reg[0][4]_i_1_n_1\,
      CO(1) => \snake_1_x_reg[0][4]_i_1_n_2\,
      CO(0) => \snake_1_x_reg[0][4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => input_dir_1(1),
      O(3 downto 0) => snake_1_x(4 downto 1),
      S(3) => \snake_1_x[0][4]_i_2_n_0\,
      S(2) => \snake_1_x[0][4]_i_3_n_0\,
      S(1) => \snake_1_x[0][4]_i_4_n_0\,
      S(0) => \snake_1_x[0][4]_i_5_n_0\
    );
\snake_1_x_reg[0][4]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(4),
      Q => \^snake_1_x_reg[0][4]_rep_0\,
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(5),
      Q => \^q\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(5),
      Q => \^snake_1_x_reg[0][5]_rep_0\,
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(6),
      Q => \^q\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(6),
      Q => \^snake_1_x_reg[0][6]_rep_0\,
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_1_x_0,
      D => snake_1_x(7),
      Q => \^q\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[0][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_1_x_reg[0][4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_snake_1_x_reg[0][7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \snake_1_x_reg[0][7]_i_2_n_2\,
      CO(0) => \snake_1_x_reg[0][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^snake_1_x_reg[0][5]_rep_0\,
      DI(0) => \^q\(4),
      O(3) => \NLW_snake_1_x_reg[0][7]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => snake_1_x(7 downto 5),
      S(3) => '0',
      S(2) => \snake_1_x[0][7]_i_3_n_0\,
      S(1) => \snake_1_x[0][7]_i_4_n_0\,
      S(0) => \snake_1_x[0][7]_i_5_n_0\
    );
\snake_1_x_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[9][7]_0\(0),
      Q => \^snake_1_x_reg[10][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[9][7]_0\(1),
      Q => \^snake_1_x_reg[10][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[9][7]_0\(2),
      Q => \^snake_1_x_reg[10][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[9][7]_0\(3),
      Q => \^snake_1_x_reg[10][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[9][7]_0\(4),
      Q => \^snake_1_x_reg[10][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[9][7]_0\(5),
      Q => \^snake_1_x_reg[10][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[9][7]_0\(6),
      Q => \^snake_1_x_reg[10][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[9][7]_0\(7),
      Q => \^snake_1_x_reg[10][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[10][7]_0\(0),
      Q => \^snake_1_x_reg[11][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[10][7]_0\(1),
      Q => \^snake_1_x_reg[11][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[10][7]_0\(2),
      Q => \^snake_1_x_reg[11][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[10][7]_0\(3),
      Q => \^snake_1_x_reg[11][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[10][7]_0\(4),
      Q => \^snake_1_x_reg[11][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[10][7]_0\(5),
      Q => \^snake_1_x_reg[11][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[10][7]_0\(6),
      Q => \^snake_1_x_reg[11][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[10][7]_0\(7),
      Q => \^snake_1_x_reg[11][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[11][7]_0\(0),
      Q => \^snake_1_x_reg[12][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[11][7]_0\(1),
      Q => \^snake_1_x_reg[12][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[11][7]_0\(2),
      Q => \^snake_1_x_reg[12][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[11][7]_0\(3),
      Q => \^snake_1_x_reg[12][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[11][7]_0\(4),
      Q => \^snake_1_x_reg[12][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[11][7]_0\(5),
      Q => \^snake_1_x_reg[12][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[11][7]_0\(6),
      Q => \^snake_1_x_reg[12][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[11][7]_0\(7),
      Q => \^snake_1_x_reg[12][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[12][7]_0\(0),
      Q => \^snake_1_x_reg[13][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[12][7]_0\(1),
      Q => \^snake_1_x_reg[13][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[12][7]_0\(2),
      Q => \^snake_1_x_reg[13][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[12][7]_0\(3),
      Q => \^snake_1_x_reg[13][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[12][7]_0\(4),
      Q => \^snake_1_x_reg[13][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[12][7]_0\(5),
      Q => \^snake_1_x_reg[13][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[12][7]_0\(6),
      Q => \^snake_1_x_reg[13][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[12][7]_0\(7),
      Q => \^snake_1_x_reg[13][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[13][7]_0\(0),
      Q => \^snake_1_x_reg[14][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[13][7]_0\(1),
      Q => \^snake_1_x_reg[14][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[13][7]_0\(2),
      Q => \^snake_1_x_reg[14][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[13][7]_0\(3),
      Q => \^snake_1_x_reg[14][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[13][7]_0\(4),
      Q => \^snake_1_x_reg[14][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[13][7]_0\(5),
      Q => \^snake_1_x_reg[14][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[13][7]_0\(6),
      Q => \^snake_1_x_reg[14][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[13][7]_0\(7),
      Q => \^snake_1_x_reg[14][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[14][7]_0\(0),
      Q => \^snake_1_x_reg[15][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[14][7]_0\(1),
      Q => \^snake_1_x_reg[15][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[14][7]_0\(2),
      Q => \^snake_1_x_reg[15][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[14][7]_0\(3),
      Q => \^snake_1_x_reg[15][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[14][7]_0\(4),
      Q => \^snake_1_x_reg[15][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[14][7]_0\(5),
      Q => \^snake_1_x_reg[15][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[14][7]_0\(6),
      Q => \^snake_1_x_reg[15][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[14][7]_0\(7),
      Q => \^snake_1_x_reg[15][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[15][7]_0\(0),
      Q => \^snake_1_x_reg[16][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[15][7]_0\(1),
      Q => \^snake_1_x_reg[16][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[15][7]_0\(2),
      Q => \^snake_1_x_reg[16][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[15][7]_0\(3),
      Q => \^snake_1_x_reg[16][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[15][7]_0\(4),
      Q => \^snake_1_x_reg[16][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[15][7]_0\(5),
      Q => \^snake_1_x_reg[16][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[15][7]_0\(6),
      Q => \^snake_1_x_reg[16][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[15][7]_0\(7),
      Q => \^snake_1_x_reg[16][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[16][7]_0\(0),
      Q => \^snake_1_x_reg[17][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[16][7]_0\(1),
      Q => \^snake_1_x_reg[17][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[16][7]_0\(2),
      Q => \^snake_1_x_reg[17][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[16][7]_0\(3),
      Q => \^snake_1_x_reg[17][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[16][7]_0\(4),
      Q => \^snake_1_x_reg[17][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[16][7]_0\(5),
      Q => \^snake_1_x_reg[17][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[16][7]_0\(6),
      Q => \^snake_1_x_reg[17][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[16][7]_0\(7),
      Q => \^snake_1_x_reg[17][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[17][7]_0\(0),
      Q => \^snake_1_x_reg[18][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[17][7]_0\(1),
      Q => \^snake_1_x_reg[18][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[17][7]_0\(2),
      Q => \^snake_1_x_reg[18][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[17][7]_0\(3),
      Q => \^snake_1_x_reg[18][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[17][7]_0\(4),
      Q => \^snake_1_x_reg[18][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[17][7]_0\(5),
      Q => \^snake_1_x_reg[18][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[17][7]_0\(6),
      Q => \^snake_1_x_reg[18][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[17][7]_0\(7),
      Q => \^snake_1_x_reg[18][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[18][7]_0\(0),
      Q => \^snake_1_x_reg[19][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[18][7]_0\(1),
      Q => \^snake_1_x_reg[19][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[18][7]_0\(2),
      Q => \^snake_1_x_reg[19][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[18][7]_0\(3),
      Q => \^snake_1_x_reg[19][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[18][7]_0\(4),
      Q => \^snake_1_x_reg[19][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[18][7]_0\(5),
      Q => \^snake_1_x_reg[19][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[18][7]_0\(6),
      Q => \^snake_1_x_reg[19][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[18][7]_0\(7),
      Q => \^snake_1_x_reg[19][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^q\(0),
      Q => \^snake_1_x_reg[1][7]_0\(0),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[1][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[0][1]_rep_0\,
      Q => \^snake_1_x_reg[1][7]_0\(1),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[0][2]_rep_1\,
      Q => \^snake_1_x_reg[1][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[0][3]_rep_0\,
      Q => \^snake_1_x_reg[1][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[1][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^q\(4),
      Q => \^snake_1_x_reg[1][7]_0\(4),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[0][5]_rep_0\,
      Q => \^snake_1_x_reg[1][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^q\(6),
      Q => \^snake_1_x_reg[1][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^q\(7),
      Q => \^snake_1_x_reg[1][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[19][7]_0\(0),
      Q => \^snake_1_x_reg[20][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[19][7]_0\(1),
      Q => \^snake_1_x_reg[20][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[19][7]_0\(2),
      Q => \^snake_1_x_reg[20][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[19][7]_0\(3),
      Q => \^snake_1_x_reg[20][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[19][7]_0\(4),
      Q => \^snake_1_x_reg[20][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[19][7]_0\(5),
      Q => \^snake_1_x_reg[20][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[19][7]_0\(6),
      Q => \^snake_1_x_reg[20][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[19][7]_0\(7),
      Q => \^snake_1_x_reg[20][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[20][7]_0\(0),
      Q => \^snake_1_x_reg[21][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[20][7]_0\(1),
      Q => \^snake_1_x_reg[21][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[20][7]_0\(2),
      Q => \^snake_1_x_reg[21][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[20][7]_0\(3),
      Q => \^snake_1_x_reg[21][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[20][7]_0\(4),
      Q => \^snake_1_x_reg[21][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[20][7]_0\(5),
      Q => \^snake_1_x_reg[21][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[20][7]_0\(6),
      Q => \^snake_1_x_reg[21][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[20][7]_0\(7),
      Q => \^snake_1_x_reg[21][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[21][7]_0\(0),
      Q => \^snake_1_x_reg[22][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[21][7]_0\(1),
      Q => \^snake_1_x_reg[22][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[21][7]_0\(2),
      Q => \^snake_1_x_reg[22][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[21][7]_0\(3),
      Q => \^snake_1_x_reg[22][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[21][7]_0\(4),
      Q => \^snake_1_x_reg[22][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[21][7]_0\(5),
      Q => \^snake_1_x_reg[22][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[21][7]_0\(6),
      Q => \^snake_1_x_reg[22][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[21][7]_0\(7),
      Q => \^snake_1_x_reg[22][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[22][7]_0\(0),
      Q => \^snake_1_x_reg[23][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[22][7]_0\(1),
      Q => \^snake_1_x_reg[23][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[22][7]_0\(2),
      Q => \^snake_1_x_reg[23][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[22][7]_0\(3),
      Q => \^snake_1_x_reg[23][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[22][7]_0\(4),
      Q => \^snake_1_x_reg[23][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[22][7]_0\(5),
      Q => \^snake_1_x_reg[23][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[22][7]_0\(6),
      Q => \^snake_1_x_reg[23][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[22][7]_0\(7),
      Q => \^snake_1_x_reg[23][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[23][7]_0\(0),
      Q => \^snake_1_x_reg[24][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[23][7]_0\(1),
      Q => \^snake_1_x_reg[24][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[23][7]_0\(2),
      Q => \^snake_1_x_reg[24][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[23][7]_0\(3),
      Q => \^snake_1_x_reg[24][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[23][7]_0\(4),
      Q => \^snake_1_x_reg[24][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[23][7]_0\(5),
      Q => \^snake_1_x_reg[24][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[23][7]_0\(6),
      Q => \^snake_1_x_reg[24][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[23][7]_0\(7),
      Q => \^snake_1_x_reg[24][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[24][7]_0\(0),
      Q => \^snake_1_x_reg[25][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[24][7]_0\(1),
      Q => \^snake_1_x_reg[25][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[24][7]_0\(2),
      Q => \^snake_1_x_reg[25][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[24][7]_0\(3),
      Q => \^snake_1_x_reg[25][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[24][7]_0\(4),
      Q => \^snake_1_x_reg[25][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[24][7]_0\(5),
      Q => \^snake_1_x_reg[25][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[24][7]_0\(6),
      Q => \^snake_1_x_reg[25][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[24][7]_0\(7),
      Q => \^snake_1_x_reg[25][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[25][7]_0\(0),
      Q => \^snake_1_x_reg[26][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[25][7]_0\(1),
      Q => \^snake_1_x_reg[26][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[25][7]_0\(2),
      Q => \^snake_1_x_reg[26][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[25][7]_0\(3),
      Q => \^snake_1_x_reg[26][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[25][7]_0\(4),
      Q => \^snake_1_x_reg[26][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[25][7]_0\(5),
      Q => \^snake_1_x_reg[26][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[25][7]_0\(6),
      Q => \^snake_1_x_reg[26][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[25][7]_0\(7),
      Q => \^snake_1_x_reg[26][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[26][7]_0\(0),
      Q => \^snake_1_x_reg[27][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[26][7]_0\(1),
      Q => \^snake_1_x_reg[27][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[26][7]_0\(2),
      Q => \^snake_1_x_reg[27][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[26][7]_0\(3),
      Q => \^snake_1_x_reg[27][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[26][7]_0\(4),
      Q => \^snake_1_x_reg[27][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[26][7]_0\(5),
      Q => \^snake_1_x_reg[27][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[26][7]_0\(6),
      Q => \^snake_1_x_reg[27][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[26][7]_0\(7),
      Q => \^snake_1_x_reg[27][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[27][7]_0\(0),
      Q => \^snake_1_x_reg[28][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[27][7]_0\(1),
      Q => \^snake_1_x_reg[28][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[27][7]_0\(2),
      Q => \^snake_1_x_reg[28][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[27][7]_0\(3),
      Q => \^snake_1_x_reg[28][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[27][7]_0\(4),
      Q => \^snake_1_x_reg[28][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[27][7]_0\(5),
      Q => \^snake_1_x_reg[28][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[27][7]_0\(6),
      Q => \^snake_1_x_reg[28][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[27][7]_0\(7),
      Q => \^snake_1_x_reg[28][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[28][7]_0\(0),
      Q => \^snake_1_x_reg[29][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[28][7]_0\(1),
      Q => \^snake_1_x_reg[29][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[28][7]_0\(2),
      Q => \^snake_1_x_reg[29][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[28][7]_0\(3),
      Q => \^snake_1_x_reg[29][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[28][7]_0\(4),
      Q => \^snake_1_x_reg[29][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[28][7]_0\(5),
      Q => \^snake_1_x_reg[29][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[28][7]_0\(6),
      Q => \^snake_1_x_reg[29][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[28][7]_0\(7),
      Q => \^snake_1_x_reg[29][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[1][7]_0\(0),
      Q => \^snake_1_x_reg[2][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[1][7]_0\(1),
      Q => \^snake_1_x_reg[2][7]_0\(1),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[1][7]_0\(2),
      Q => \^snake_1_x_reg[2][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[1][7]_0\(3),
      Q => \^snake_1_x_reg[2][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[2][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[1][7]_0\(4),
      Q => \^snake_1_x_reg[2][7]_0\(4),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[1][7]_0\(5),
      Q => \^snake_1_x_reg[2][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[1][7]_0\(6),
      Q => \^snake_1_x_reg[2][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[1][7]_0\(7),
      Q => \^snake_1_x_reg[2][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[29][7]_0\(0),
      Q => \^snake_1_x_reg[30][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[29][7]_0\(1),
      Q => \^snake_1_x_reg[30][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[29][7]_0\(2),
      Q => \^snake_1_x_reg[30][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[29][7]_0\(3),
      Q => \^snake_1_x_reg[30][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[29][7]_0\(4),
      Q => \^snake_1_x_reg[30][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[29][7]_0\(5),
      Q => \^snake_1_x_reg[30][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[29][7]_0\(6),
      Q => \^snake_1_x_reg[30][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[29][7]_0\(7),
      Q => \^snake_1_x_reg[30][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[30][7]_0\(0),
      Q => \^snake_1_x_reg[31][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[30][7]_0\(1),
      Q => \^snake_1_x_reg[31][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[30][7]_0\(2),
      Q => \^snake_1_x_reg[31][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[30][7]_0\(3),
      Q => \^snake_1_x_reg[31][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[30][7]_0\(4),
      Q => \^snake_1_x_reg[31][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[30][7]_0\(5),
      Q => \^snake_1_x_reg[31][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[30][7]_0\(6),
      Q => \^snake_1_x_reg[31][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[30][7]_0\(7),
      Q => \^snake_1_x_reg[31][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[31][7]_0\(0),
      Q => \^snake_1_x_reg[32][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[31][7]_0\(1),
      Q => \^snake_1_x_reg[32][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[31][7]_0\(2),
      Q => \^snake_1_x_reg[32][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[31][7]_0\(3),
      Q => \^snake_1_x_reg[32][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[31][7]_0\(4),
      Q => \^snake_1_x_reg[32][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[31][7]_0\(5),
      Q => \^snake_1_x_reg[32][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[31][7]_0\(6),
      Q => \^snake_1_x_reg[32][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[31][7]_0\(7),
      Q => \^snake_1_x_reg[32][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[32][7]_0\(0),
      Q => \^snake_1_x_reg[33][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[32][7]_0\(1),
      Q => \^snake_1_x_reg[33][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[32][7]_0\(2),
      Q => \^snake_1_x_reg[33][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[32][7]_0\(3),
      Q => \^snake_1_x_reg[33][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[32][7]_0\(4),
      Q => \^snake_1_x_reg[33][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[32][7]_0\(5),
      Q => \^snake_1_x_reg[33][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[32][7]_0\(6),
      Q => \^snake_1_x_reg[33][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[32][7]_0\(7),
      Q => \^snake_1_x_reg[33][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[33][7]_0\(0),
      Q => \^snake_1_x_reg[34][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[33][7]_0\(1),
      Q => \^snake_1_x_reg[34][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[33][7]_0\(2),
      Q => \^snake_1_x_reg[34][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[33][7]_0\(3),
      Q => \^snake_1_x_reg[34][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[33][7]_0\(4),
      Q => \^snake_1_x_reg[34][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[33][7]_0\(5),
      Q => \^snake_1_x_reg[34][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[33][7]_0\(6),
      Q => \^snake_1_x_reg[34][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[33][7]_0\(7),
      Q => \^snake_1_x_reg[34][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[34][7]_0\(0),
      Q => \^snake_1_x_reg[35][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[34][7]_0\(1),
      Q => \^snake_1_x_reg[35][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[34][7]_0\(2),
      Q => \^snake_1_x_reg[35][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[34][7]_0\(3),
      Q => \^snake_1_x_reg[35][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[34][7]_0\(4),
      Q => \^snake_1_x_reg[35][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[34][7]_0\(5),
      Q => \^snake_1_x_reg[35][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[34][7]_0\(6),
      Q => \^snake_1_x_reg[35][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[34][7]_0\(7),
      Q => \^snake_1_x_reg[35][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[35][7]_0\(0),
      Q => \^snake_1_x_reg[36][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[35][7]_0\(1),
      Q => \^snake_1_x_reg[36][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[35][7]_0\(2),
      Q => \^snake_1_x_reg[36][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[35][7]_0\(3),
      Q => \^snake_1_x_reg[36][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[35][7]_0\(4),
      Q => \^snake_1_x_reg[36][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[35][7]_0\(5),
      Q => \^snake_1_x_reg[36][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[35][7]_0\(6),
      Q => \^snake_1_x_reg[36][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[35][7]_0\(7),
      Q => \^snake_1_x_reg[36][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[36][7]_0\(0),
      Q => \^snake_1_x_reg[37][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[36][7]_0\(1),
      Q => \^snake_1_x_reg[37][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[36][7]_0\(2),
      Q => \^snake_1_x_reg[37][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[36][7]_0\(3),
      Q => \^snake_1_x_reg[37][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[36][7]_0\(4),
      Q => \^snake_1_x_reg[37][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[36][7]_0\(5),
      Q => \^snake_1_x_reg[37][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[36][7]_0\(6),
      Q => \^snake_1_x_reg[37][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[36][7]_0\(7),
      Q => \^snake_1_x_reg[37][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[37][7]_0\(0),
      Q => \^snake_1_x_reg[38][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[37][7]_0\(1),
      Q => \^snake_1_x_reg[38][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[37][7]_0\(2),
      Q => \^snake_1_x_reg[38][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[37][7]_0\(3),
      Q => \^snake_1_x_reg[38][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[37][7]_0\(4),
      Q => \^snake_1_x_reg[38][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[37][7]_0\(5),
      Q => \^snake_1_x_reg[38][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[37][7]_0\(6),
      Q => \^snake_1_x_reg[38][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[37][7]_0\(7),
      Q => \^snake_1_x_reg[38][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[38][7]_0\(0),
      Q => \^snake_1_x_reg[39][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[38][7]_0\(1),
      Q => \^snake_1_x_reg[39][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[38][7]_0\(2),
      Q => \^snake_1_x_reg[39][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[38][7]_0\(3),
      Q => \^snake_1_x_reg[39][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[38][7]_0\(4),
      Q => \^snake_1_x_reg[39][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[38][7]_0\(5),
      Q => \^snake_1_x_reg[39][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[38][7]_0\(6),
      Q => \^snake_1_x_reg[39][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[38][7]_0\(7),
      Q => \^snake_1_x_reg[39][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[2][7]_0\(0),
      Q => \^snake_1_x_reg[3][7]_0\(0),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[2][7]_0\(1),
      Q => \^snake_1_x_reg[3][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[2][7]_0\(2),
      Q => \^snake_1_x_reg[3][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[2][7]_0\(3),
      Q => \^snake_1_x_reg[3][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[3][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[2][7]_0\(4),
      Q => \^snake_1_x_reg[3][7]_0\(4),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[2][7]_0\(5),
      Q => \^snake_1_x_reg[3][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[2][7]_0\(6),
      Q => \^snake_1_x_reg[3][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[2][7]_0\(7),
      Q => \^snake_1_x_reg[3][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[39][7]_0\(0),
      Q => \^snake_1_x_reg[40][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[39][7]_0\(1),
      Q => \^snake_1_x_reg[40][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[39][7]_0\(2),
      Q => \^snake_1_x_reg[40][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[39][7]_0\(3),
      Q => \^snake_1_x_reg[40][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[39][7]_0\(4),
      Q => \^snake_1_x_reg[40][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[39][7]_0\(5),
      Q => \^snake_1_x_reg[40][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[39][7]_0\(6),
      Q => \^snake_1_x_reg[40][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[39][7]_0\(7),
      Q => \^snake_1_x_reg[40][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[40][7]_0\(0),
      Q => \^snake_1_x_reg[41][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[40][7]_0\(1),
      Q => \^snake_1_x_reg[41][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[40][7]_0\(2),
      Q => \^snake_1_x_reg[41][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[40][7]_0\(3),
      Q => \^snake_1_x_reg[41][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[40][7]_0\(4),
      Q => \^snake_1_x_reg[41][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[40][7]_0\(5),
      Q => \^snake_1_x_reg[41][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[40][7]_0\(6),
      Q => \^snake_1_x_reg[41][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[40][7]_0\(7),
      Q => \^snake_1_x_reg[41][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[41][7]_0\(0),
      Q => \^snake_1_x_reg[42][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[41][7]_0\(1),
      Q => \^snake_1_x_reg[42][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[41][7]_0\(2),
      Q => \^snake_1_x_reg[42][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[41][7]_0\(3),
      Q => \^snake_1_x_reg[42][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[41][7]_0\(4),
      Q => \^snake_1_x_reg[42][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[41][7]_0\(5),
      Q => \^snake_1_x_reg[42][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[41][7]_0\(6),
      Q => \^snake_1_x_reg[42][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[41][7]_0\(7),
      Q => \^snake_1_x_reg[42][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[42][7]_0\(0),
      Q => \^snake_1_x_reg[43][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[42][7]_0\(1),
      Q => \^snake_1_x_reg[43][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[42][7]_0\(2),
      Q => \^snake_1_x_reg[43][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[42][7]_0\(3),
      Q => \^snake_1_x_reg[43][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[42][7]_0\(4),
      Q => \^snake_1_x_reg[43][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[42][7]_0\(5),
      Q => \^snake_1_x_reg[43][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[42][7]_0\(6),
      Q => \^snake_1_x_reg[43][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[42][7]_0\(7),
      Q => \^snake_1_x_reg[43][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[43][7]_0\(0),
      Q => \^snake_1_x_reg[44][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[43][7]_0\(1),
      Q => \^snake_1_x_reg[44][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[43][7]_0\(2),
      Q => \^snake_1_x_reg[44][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[43][7]_0\(3),
      Q => \^snake_1_x_reg[44][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[43][7]_0\(4),
      Q => \^snake_1_x_reg[44][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[43][7]_0\(5),
      Q => \^snake_1_x_reg[44][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[43][7]_0\(6),
      Q => \^snake_1_x_reg[44][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[43][7]_0\(7),
      Q => \^snake_1_x_reg[44][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[44][7]_0\(0),
      Q => \^snake_1_x_reg[45][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[44][7]_0\(1),
      Q => \^snake_1_x_reg[45][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[44][7]_0\(2),
      Q => \^snake_1_x_reg[45][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[44][7]_0\(3),
      Q => \^snake_1_x_reg[45][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[44][7]_0\(4),
      Q => \^snake_1_x_reg[45][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[44][7]_0\(5),
      Q => \^snake_1_x_reg[45][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[44][7]_0\(6),
      Q => \^snake_1_x_reg[45][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[44][7]_0\(7),
      Q => \^snake_1_x_reg[45][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[45][7]_0\(0),
      Q => \^snake_1_x_reg[46][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[45][7]_0\(1),
      Q => \^snake_1_x_reg[46][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[45][7]_0\(2),
      Q => \^snake_1_x_reg[46][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[45][7]_0\(3),
      Q => \^snake_1_x_reg[46][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[45][7]_0\(4),
      Q => \^snake_1_x_reg[46][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[45][7]_0\(5),
      Q => \^snake_1_x_reg[46][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[45][7]_0\(6),
      Q => \^snake_1_x_reg[46][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[45][7]_0\(7),
      Q => \^snake_1_x_reg[46][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[46][7]_0\(0),
      Q => \^snake_1_x_reg[47][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[46][7]_0\(1),
      Q => \^snake_1_x_reg[47][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[46][7]_0\(2),
      Q => \^snake_1_x_reg[47][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[46][7]_0\(3),
      Q => \^snake_1_x_reg[47][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[46][7]_0\(4),
      Q => \^snake_1_x_reg[47][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[46][7]_0\(5),
      Q => \^snake_1_x_reg[47][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[46][7]_0\(6),
      Q => \^snake_1_x_reg[47][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[46][7]_0\(7),
      Q => \^snake_1_x_reg[47][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[47][7]_0\(0),
      Q => \^snake_1_x_reg[48][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[47][7]_0\(1),
      Q => \^snake_1_x_reg[48][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[47][7]_0\(2),
      Q => \^snake_1_x_reg[48][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[47][7]_0\(3),
      Q => \^snake_1_x_reg[48][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[47][7]_0\(4),
      Q => \^snake_1_x_reg[48][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[47][7]_0\(5),
      Q => \^snake_1_x_reg[48][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[47][7]_0\(6),
      Q => \^snake_1_x_reg[48][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[47][7]_0\(7),
      Q => \^snake_1_x_reg[48][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[48][7]_0\(0),
      Q => \^snake_1_x_reg[49][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[48][7]_0\(1),
      Q => \^snake_1_x_reg[49][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[48][7]_0\(2),
      Q => \^snake_1_x_reg[49][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[48][7]_0\(3),
      Q => \^snake_1_x_reg[49][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[48][7]_0\(4),
      Q => \^snake_1_x_reg[49][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[48][7]_0\(5),
      Q => \^snake_1_x_reg[49][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[48][7]_0\(6),
      Q => \^snake_1_x_reg[49][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[48][7]_0\(7),
      Q => \^snake_1_x_reg[49][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[3][7]_0\(0),
      Q => \^snake_1_x_reg[4][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[3][7]_0\(1),
      Q => \^snake_1_x_reg[4][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[3][7]_0\(2),
      Q => \^snake_1_x_reg[4][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[3][7]_0\(3),
      Q => \^snake_1_x_reg[4][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[4][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[3][7]_0\(4),
      Q => \^snake_1_x_reg[4][7]_0\(4),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[3][7]_0\(5),
      Q => \^snake_1_x_reg[4][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[3][7]_0\(6),
      Q => \^snake_1_x_reg[4][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[3][7]_0\(7),
      Q => \^snake_1_x_reg[4][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[49][7]_0\(0),
      Q => \^snake_1_x_reg[50][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[49][7]_0\(1),
      Q => \^snake_1_x_reg[50][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[49][7]_0\(2),
      Q => \^snake_1_x_reg[50][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[49][7]_0\(3),
      Q => \^snake_1_x_reg[50][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[49][7]_0\(4),
      Q => \^snake_1_x_reg[50][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[49][7]_0\(5),
      Q => \^snake_1_x_reg[50][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[49][7]_0\(6),
      Q => \^snake_1_x_reg[50][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[49][7]_0\(7),
      Q => \^snake_1_x_reg[50][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[50][7]_0\(0),
      Q => \^snake_1_x_reg[51][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[50][7]_0\(1),
      Q => \^snake_1_x_reg[51][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[50][7]_0\(2),
      Q => \^snake_1_x_reg[51][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[50][7]_0\(3),
      Q => \^snake_1_x_reg[51][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[50][7]_0\(4),
      Q => \^snake_1_x_reg[51][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[50][7]_0\(5),
      Q => \^snake_1_x_reg[51][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[50][7]_0\(6),
      Q => \^snake_1_x_reg[51][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[50][7]_0\(7),
      Q => \^snake_1_x_reg[51][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[51][7]_0\(0),
      Q => \^snake_1_x_reg[52][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[51][7]_0\(1),
      Q => \^snake_1_x_reg[52][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[51][7]_0\(2),
      Q => \^snake_1_x_reg[52][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[51][7]_0\(3),
      Q => \^snake_1_x_reg[52][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[51][7]_0\(4),
      Q => \^snake_1_x_reg[52][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[51][7]_0\(5),
      Q => \^snake_1_x_reg[52][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[51][7]_0\(6),
      Q => \^snake_1_x_reg[52][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[51][7]_0\(7),
      Q => \^snake_1_x_reg[52][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[52][7]_0\(0),
      Q => \^snake_1_x_reg[53][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[52][7]_0\(1),
      Q => \^snake_1_x_reg[53][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[52][7]_0\(2),
      Q => \^snake_1_x_reg[53][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[52][7]_0\(3),
      Q => \^snake_1_x_reg[53][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[52][7]_0\(4),
      Q => \^snake_1_x_reg[53][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[52][7]_0\(5),
      Q => \^snake_1_x_reg[53][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[52][7]_0\(6),
      Q => \^snake_1_x_reg[53][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[52][7]_0\(7),
      Q => \^snake_1_x_reg[53][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[53][7]_0\(0),
      Q => \^snake_1_x_reg[54][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[53][7]_0\(1),
      Q => \^snake_1_x_reg[54][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[53][7]_0\(2),
      Q => \^snake_1_x_reg[54][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[53][7]_0\(3),
      Q => \^snake_1_x_reg[54][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[53][7]_0\(4),
      Q => \^snake_1_x_reg[54][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[53][7]_0\(5),
      Q => \^snake_1_x_reg[54][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[53][7]_0\(6),
      Q => \^snake_1_x_reg[54][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[53][7]_0\(7),
      Q => \^snake_1_x_reg[54][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[54][7]_0\(0),
      Q => \^snake_1_x_reg[55][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[54][7]_0\(1),
      Q => \^snake_1_x_reg[55][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[54][7]_0\(2),
      Q => \^snake_1_x_reg[55][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[54][7]_0\(3),
      Q => \^snake_1_x_reg[55][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[54][7]_0\(4),
      Q => \^snake_1_x_reg[55][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[54][7]_0\(5),
      Q => \^snake_1_x_reg[55][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[54][7]_0\(6),
      Q => \^snake_1_x_reg[55][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[54][7]_0\(7),
      Q => \^snake_1_x_reg[55][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[55][7]_0\(0),
      Q => \^snake_1_x_reg[56][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[55][7]_0\(1),
      Q => \^snake_1_x_reg[56][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[55][7]_0\(2),
      Q => \^snake_1_x_reg[56][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[55][7]_0\(3),
      Q => \^snake_1_x_reg[56][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[55][7]_0\(4),
      Q => \^snake_1_x_reg[56][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[55][7]_0\(5),
      Q => \^snake_1_x_reg[56][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[55][7]_0\(6),
      Q => \^snake_1_x_reg[56][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[55][7]_0\(7),
      Q => \^snake_1_x_reg[56][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[56][7]_0\(0),
      Q => \^snake_1_x_reg[57][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[56][7]_0\(1),
      Q => \^snake_1_x_reg[57][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[56][7]_0\(2),
      Q => \^snake_1_x_reg[57][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[56][7]_0\(3),
      Q => \^snake_1_x_reg[57][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[56][7]_0\(4),
      Q => \^snake_1_x_reg[57][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[56][7]_0\(5),
      Q => \^snake_1_x_reg[57][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[56][7]_0\(6),
      Q => \^snake_1_x_reg[57][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[56][7]_0\(7),
      Q => \^snake_1_x_reg[57][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[57][7]_0\(0),
      Q => \^snake_1_x_reg[58][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[57][7]_0\(1),
      Q => \^snake_1_x_reg[58][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[57][7]_0\(2),
      Q => \^snake_1_x_reg[58][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[57][7]_0\(3),
      Q => \^snake_1_x_reg[58][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[57][7]_0\(4),
      Q => \^snake_1_x_reg[58][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[57][7]_0\(5),
      Q => \^snake_1_x_reg[58][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[57][7]_0\(6),
      Q => \^snake_1_x_reg[58][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[57][7]_0\(7),
      Q => \^snake_1_x_reg[58][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[58][7]_0\(0),
      Q => \^snake_1_x_reg[59][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[58][7]_0\(1),
      Q => \^snake_1_x_reg[59][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[58][7]_0\(2),
      Q => \^snake_1_x_reg[59][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[58][7]_0\(3),
      Q => \^snake_1_x_reg[59][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[58][7]_0\(4),
      Q => \^snake_1_x_reg[59][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[58][7]_0\(5),
      Q => \^snake_1_x_reg[59][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[58][7]_0\(6),
      Q => \^snake_1_x_reg[59][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[58][7]_0\(7),
      Q => \^snake_1_x_reg[59][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[4][7]_0\(0),
      Q => \^snake_1_x_reg[5][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[4][7]_0\(1),
      Q => \^snake_1_x_reg[5][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[4][7]_0\(2),
      Q => \^snake_1_x_reg[5][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[4][7]_0\(3),
      Q => \^snake_1_x_reg[5][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[4][7]_0\(4),
      Q => \^snake_1_x_reg[5][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[4][7]_0\(5),
      Q => \^snake_1_x_reg[5][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[4][7]_0\(6),
      Q => \^snake_1_x_reg[5][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[4][7]_0\(7),
      Q => \^snake_1_x_reg[5][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[59][7]_0\(0),
      Q => \^snake_1_x_reg[60][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[59][7]_0\(1),
      Q => \^snake_1_x_reg[60][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[59][7]_0\(2),
      Q => \^snake_1_x_reg[60][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[59][7]_0\(3),
      Q => \^snake_1_x_reg[60][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[59][7]_0\(4),
      Q => \^snake_1_x_reg[60][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[59][7]_0\(5),
      Q => \^snake_1_x_reg[60][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[59][7]_0\(6),
      Q => \^snake_1_x_reg[60][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[59][7]_0\(7),
      Q => \^snake_1_x_reg[60][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[60][7]_0\(0),
      Q => \^snake_1_x_reg[61][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[60][7]_0\(1),
      Q => \^snake_1_x_reg[61][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[60][7]_0\(2),
      Q => \^snake_1_x_reg[61][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[60][7]_0\(3),
      Q => \^snake_1_x_reg[61][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[60][7]_0\(4),
      Q => \^snake_1_x_reg[61][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[60][7]_0\(5),
      Q => \^snake_1_x_reg[61][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[60][7]_0\(6),
      Q => \^snake_1_x_reg[61][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[60][7]_0\(7),
      Q => \^snake_1_x_reg[61][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[61][7]_0\(0),
      Q => \^snake_1_x_reg[62][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[61][7]_0\(1),
      Q => \^snake_1_x_reg[62][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[61][7]_0\(2),
      Q => \^snake_1_x_reg[62][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[61][7]_0\(3),
      Q => \^snake_1_x_reg[62][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[61][7]_0\(4),
      Q => \^snake_1_x_reg[62][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[61][7]_0\(5),
      Q => \^snake_1_x_reg[62][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[61][7]_0\(6),
      Q => \^snake_1_x_reg[62][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[61][7]_0\(7),
      Q => \^snake_1_x_reg[62][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[62][7]_0\(0),
      Q => snake_1_x_out(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[62][7]_0\(1),
      Q => snake_1_x_out(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[62][7]_0\(2),
      Q => snake_1_x_out(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[62][7]_0\(3),
      Q => snake_1_x_out(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[62][7]_0\(4),
      Q => snake_1_x_out(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[62][7]_0\(5),
      Q => snake_1_x_out(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[62][7]_0\(6),
      Q => snake_1_x_out(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[62][7]_0\(7),
      Q => snake_1_x_out(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[5][7]_0\(0),
      Q => \^snake_1_x_reg[6][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[5][7]_0\(1),
      Q => \^snake_1_x_reg[6][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[5][7]_0\(2),
      Q => \^snake_1_x_reg[6][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[5][7]_0\(3),
      Q => \^snake_1_x_reg[6][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[5][7]_0\(4),
      Q => \^snake_1_x_reg[6][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[5][7]_0\(5),
      Q => \^snake_1_x_reg[6][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[5][7]_0\(6),
      Q => \^snake_1_x_reg[6][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[5][7]_0\(7),
      Q => \^snake_1_x_reg[6][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[6][7]_0\(0),
      Q => \^snake_1_x_reg[7][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[6][7]_0\(1),
      Q => \^snake_1_x_reg[7][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[6][7]_0\(2),
      Q => \^snake_1_x_reg[7][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[6][7]_0\(3),
      Q => \^snake_1_x_reg[7][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[6][7]_0\(4),
      Q => \^snake_1_x_reg[7][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[6][7]_0\(5),
      Q => \^snake_1_x_reg[7][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[6][7]_0\(6),
      Q => \^snake_1_x_reg[7][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[6][7]_0\(7),
      Q => \^snake_1_x_reg[7][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[7][7]_0\(0),
      Q => \^snake_1_x_reg[8][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[7][7]_0\(1),
      Q => \^snake_1_x_reg[8][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[7][7]_0\(2),
      Q => \^snake_1_x_reg[8][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[7][7]_0\(3),
      Q => \^snake_1_x_reg[8][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[7][7]_0\(4),
      Q => \^snake_1_x_reg[8][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[7][7]_0\(5),
      Q => \^snake_1_x_reg[8][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[7][7]_0\(6),
      Q => \^snake_1_x_reg[8][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[7][7]_0\(7),
      Q => \^snake_1_x_reg[8][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[8][7]_0\(0),
      Q => \^snake_1_x_reg[9][7]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[8][7]_0\(1),
      Q => \^snake_1_x_reg[9][7]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[8][7]_0\(2),
      Q => \^snake_1_x_reg[9][7]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[8][7]_0\(3),
      Q => \^snake_1_x_reg[9][7]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[8][7]_0\(4),
      Q => \^snake_1_x_reg[9][7]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[8][7]_0\(5),
      Q => \^snake_1_x_reg[9][7]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[8][7]_0\(6),
      Q => \^snake_1_x_reg[9][7]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_x_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_x_reg[8][7]_0\(7),
      Q => \^snake_1_x_reg[9][7]_0\(7),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      O => snake_1_y(0)
    );
\snake_1_y[0][0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(0),
      O => \snake_1_y[0][0]_rep_i_1_n_0\
    );
\snake_1_y[0][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[0][6]_0\(4),
      O => \snake_1_y[0][4]_i_2_n_0\
    );
\snake_1_y[0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_y[0][4]_i_3_n_0\
    );
\snake_1_y[0][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => \^snake_1_y_reg[0][6]_0\(2),
      O => \snake_1_y[0][4]_i_4_n_0\
    );
\snake_1_y[0][4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => input_dir_1(1),
      O => \snake_1_y[0][4]_i_5_n_0\
    );
\snake_1_y[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_signal,
      I1 => input_dir_1(0),
      O => \snake_1_y[0][6]_i_1_n_0\
    );
\snake_1_y[0][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[0][6]_rep__0_0\,
      O => \snake_1_y[0][6]_i_3_n_0\
    );
\snake_1_y[0][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[0][6]_0\(5),
      O => \snake_1_y[0][6]_i_4_n_0\
    );
\snake_1_y_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(0),
      Q => \^snake_1_y_reg[0][6]_0\(0),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][0]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => \snake_1_y[0][0]_rep_i_1_n_0\,
      Q => \^snake_1_y_reg[0][0]_rep_0\,
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(1),
      Q => \^snake_1_y_reg[0][6]_0\(1),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][1]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(1),
      Q => \^snake_1_y_reg[0][1]_rep_0\,
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(2),
      Q => \^snake_1_y_reg[0][6]_0\(2),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][2]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(2),
      Q => \^snake_1_y_reg[0][2]_rep_0\,
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(3),
      Q => \^snake_1_y_reg[0][6]_0\(3),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(3),
      Q => \^snake_1_y_reg[0][3]_rep_0\,
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(4),
      Q => \^snake_1_y_reg[0][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \snake_1_y_reg[0][4]_i_1_n_0\,
      CO(2) => \snake_1_y_reg[0][4]_i_1_n_1\,
      CO(1) => \snake_1_y_reg[0][4]_i_1_n_2\,
      CO(0) => \snake_1_y_reg[0][4]_i_1_n_3\,
      CYINIT => \^snake_1_y_reg[0][6]_0\(0),
      DI(3 downto 1) => \^snake_1_y_reg[0][6]_0\(3 downto 1),
      DI(0) => input_dir_1(1),
      O(3 downto 0) => snake_1_y(4 downto 1),
      S(3) => \snake_1_y[0][4]_i_2_n_0\,
      S(2) => \snake_1_y[0][4]_i_3_n_0\,
      S(1) => \snake_1_y[0][4]_i_4_n_0\,
      S(0) => \snake_1_y[0][4]_i_5_n_0\
    );
\snake_1_y_reg[0][4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(4),
      Q => \^snake_1_y_reg[0][4]_rep_0\,
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(5),
      Q => \^snake_1_y_reg[0][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(5),
      Q => \^snake_1_y_reg[0][5]_rep_1\,
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(6),
      Q => \^snake_1_y_reg[0][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_1_y_reg[0][4]_i_1_n_0\,
      CO(3 downto 1) => \NLW_snake_1_y_reg[0][6]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \snake_1_y_reg[0][6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^snake_1_y_reg[0][6]_0\(4),
      O(3 downto 2) => \NLW_snake_1_y_reg[0][6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => snake_1_y(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \snake_1_y[0][6]_i_3_n_0\,
      S(0) => \snake_1_y[0][6]_i_4_n_0\
    );
\snake_1_y_reg[0][6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(6),
      Q => \^snake_1_y_reg[0][6]_rep_0\,
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[0][6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_1_y[0][6]_i_1_n_0\,
      D => snake_1_y(6),
      Q => \^snake_1_y_reg[0][6]_rep__0_0\,
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[9][6]_0\(0),
      Q => \^snake_1_y_reg[10][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[9][6]_0\(1),
      Q => \^snake_1_y_reg[10][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[9][6]_0\(2),
      Q => \^snake_1_y_reg[10][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[9][6]_0\(3),
      Q => \^snake_1_y_reg[10][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[9][6]_0\(4),
      Q => \^snake_1_y_reg[10][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[9][6]_0\(5),
      Q => \^snake_1_y_reg[10][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[9][6]_0\(6),
      Q => \^snake_1_y_reg[10][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[10][6]_0\(0),
      Q => \^snake_1_y_reg[11][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[10][6]_0\(1),
      Q => \^snake_1_y_reg[11][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[10][6]_0\(2),
      Q => \^snake_1_y_reg[11][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[10][6]_0\(3),
      Q => \^snake_1_y_reg[11][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[10][6]_0\(4),
      Q => \^snake_1_y_reg[11][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[10][6]_0\(5),
      Q => \^snake_1_y_reg[11][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[10][6]_0\(6),
      Q => \^snake_1_y_reg[11][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[11][6]_0\(0),
      Q => \^snake_1_y_reg[12][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[11][6]_0\(1),
      Q => \^snake_1_y_reg[12][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[11][6]_0\(2),
      Q => \^snake_1_y_reg[12][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[11][6]_0\(3),
      Q => \^snake_1_y_reg[12][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[11][6]_0\(4),
      Q => \^snake_1_y_reg[12][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[11][6]_0\(5),
      Q => \^snake_1_y_reg[12][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[11][6]_0\(6),
      Q => \^snake_1_y_reg[12][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[12][6]_0\(0),
      Q => \^snake_1_y_reg[13][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[12][6]_0\(1),
      Q => \^snake_1_y_reg[13][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[12][6]_0\(2),
      Q => \^snake_1_y_reg[13][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[12][6]_0\(3),
      Q => \^snake_1_y_reg[13][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[12][6]_0\(4),
      Q => \^snake_1_y_reg[13][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[12][6]_0\(5),
      Q => \^snake_1_y_reg[13][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[12][6]_0\(6),
      Q => \^snake_1_y_reg[13][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[13][6]_0\(0),
      Q => \^snake_1_y_reg[14][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[13][6]_0\(1),
      Q => \^snake_1_y_reg[14][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[13][6]_0\(2),
      Q => \^snake_1_y_reg[14][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[13][6]_0\(3),
      Q => \^snake_1_y_reg[14][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[13][6]_0\(4),
      Q => \^snake_1_y_reg[14][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[13][6]_0\(5),
      Q => \^snake_1_y_reg[14][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[13][6]_0\(6),
      Q => \^snake_1_y_reg[14][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[14][6]_0\(0),
      Q => \^snake_1_y_reg[15][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[14][6]_0\(1),
      Q => \^snake_1_y_reg[15][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[14][6]_0\(2),
      Q => \^snake_1_y_reg[15][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[14][6]_0\(3),
      Q => \^snake_1_y_reg[15][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[14][6]_0\(4),
      Q => \^snake_1_y_reg[15][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[14][6]_0\(5),
      Q => \^snake_1_y_reg[15][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[14][6]_0\(6),
      Q => \^snake_1_y_reg[15][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[15][6]_0\(0),
      Q => \^snake_1_y_reg[16][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[15][6]_0\(1),
      Q => \^snake_1_y_reg[16][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[15][6]_0\(2),
      Q => \^snake_1_y_reg[16][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[15][6]_0\(3),
      Q => \^snake_1_y_reg[16][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[15][6]_0\(4),
      Q => \^snake_1_y_reg[16][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[15][6]_0\(5),
      Q => \^snake_1_y_reg[16][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[15][6]_0\(6),
      Q => \^snake_1_y_reg[16][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[16][6]_0\(0),
      Q => \^snake_1_y_reg[17][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[16][6]_0\(1),
      Q => \^snake_1_y_reg[17][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[16][6]_0\(2),
      Q => \^snake_1_y_reg[17][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[16][6]_0\(3),
      Q => \^snake_1_y_reg[17][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[16][6]_0\(4),
      Q => \^snake_1_y_reg[17][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[16][6]_0\(5),
      Q => \^snake_1_y_reg[17][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[16][6]_0\(6),
      Q => \^snake_1_y_reg[17][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[17][6]_0\(0),
      Q => \^snake_1_y_reg[18][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[17][6]_0\(1),
      Q => \^snake_1_y_reg[18][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[17][6]_0\(2),
      Q => \^snake_1_y_reg[18][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[17][6]_0\(3),
      Q => \^snake_1_y_reg[18][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[17][6]_0\(4),
      Q => \^snake_1_y_reg[18][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[17][6]_0\(5),
      Q => \^snake_1_y_reg[18][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[17][6]_0\(6),
      Q => \^snake_1_y_reg[18][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[18][6]_0\(0),
      Q => \^snake_1_y_reg[19][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[18][6]_0\(1),
      Q => \^snake_1_y_reg[19][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[18][6]_0\(2),
      Q => \^snake_1_y_reg[19][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[18][6]_0\(3),
      Q => \^snake_1_y_reg[19][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[18][6]_0\(4),
      Q => \^snake_1_y_reg[19][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[18][6]_0\(5),
      Q => \^snake_1_y_reg[19][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[18][6]_0\(6),
      Q => \^snake_1_y_reg[19][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[0][6]_0\(0),
      Q => \^snake_1_y_reg[1][6]_0\(0),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[1][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[0][1]_rep_0\,
      Q => \^snake_1_y_reg[1][6]_0\(1),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[1][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[0][2]_rep_0\,
      Q => \^snake_1_y_reg[1][6]_0\(2),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[1][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[0][6]_0\(3),
      Q => \^snake_1_y_reg[1][6]_0\(3),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[0][6]_0\(4),
      Q => \^snake_1_y_reg[1][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[0][6]_0\(5),
      Q => \^snake_1_y_reg[1][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[0][6]_rep_0\,
      Q => \^snake_1_y_reg[1][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[19][6]_0\(0),
      Q => \^snake_1_y_reg[20][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[19][6]_0\(1),
      Q => \^snake_1_y_reg[20][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[19][6]_0\(2),
      Q => \^snake_1_y_reg[20][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[19][6]_0\(3),
      Q => \^snake_1_y_reg[20][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[19][6]_0\(4),
      Q => \^snake_1_y_reg[20][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[19][6]_0\(5),
      Q => \^snake_1_y_reg[20][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[19][6]_0\(6),
      Q => \^snake_1_y_reg[20][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[20][6]_0\(0),
      Q => \^snake_1_y_reg[21][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[20][6]_0\(1),
      Q => \^snake_1_y_reg[21][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[20][6]_0\(2),
      Q => \^snake_1_y_reg[21][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[20][6]_0\(3),
      Q => \^snake_1_y_reg[21][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[20][6]_0\(4),
      Q => \^snake_1_y_reg[21][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[20][6]_0\(5),
      Q => \^snake_1_y_reg[21][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[20][6]_0\(6),
      Q => \^snake_1_y_reg[21][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[21][6]_0\(0),
      Q => \^snake_1_y_reg[22][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[21][6]_0\(1),
      Q => \^snake_1_y_reg[22][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[21][6]_0\(2),
      Q => \^snake_1_y_reg[22][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[21][6]_0\(3),
      Q => \^snake_1_y_reg[22][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[21][6]_0\(4),
      Q => \^snake_1_y_reg[22][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[21][6]_0\(5),
      Q => \^snake_1_y_reg[22][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[21][6]_0\(6),
      Q => \^snake_1_y_reg[22][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[22][6]_0\(0),
      Q => \^snake_1_y_reg[23][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[22][6]_0\(1),
      Q => \^snake_1_y_reg[23][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[22][6]_0\(2),
      Q => \^snake_1_y_reg[23][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[22][6]_0\(3),
      Q => \^snake_1_y_reg[23][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[22][6]_0\(4),
      Q => \^snake_1_y_reg[23][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[22][6]_0\(5),
      Q => \^snake_1_y_reg[23][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[22][6]_0\(6),
      Q => \^snake_1_y_reg[23][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[23][6]_0\(0),
      Q => \^snake_1_y_reg[24][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[23][6]_0\(1),
      Q => \^snake_1_y_reg[24][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[23][6]_0\(2),
      Q => \^snake_1_y_reg[24][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[23][6]_0\(3),
      Q => \^snake_1_y_reg[24][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[23][6]_0\(4),
      Q => \^snake_1_y_reg[24][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[23][6]_0\(5),
      Q => \^snake_1_y_reg[24][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[23][6]_0\(6),
      Q => \^snake_1_y_reg[24][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[24][6]_0\(0),
      Q => \^snake_1_y_reg[25][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[24][6]_0\(1),
      Q => \^snake_1_y_reg[25][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[24][6]_0\(2),
      Q => \^snake_1_y_reg[25][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[24][6]_0\(3),
      Q => \^snake_1_y_reg[25][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[24][6]_0\(4),
      Q => \^snake_1_y_reg[25][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[24][6]_0\(5),
      Q => \^snake_1_y_reg[25][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[24][6]_0\(6),
      Q => \^snake_1_y_reg[25][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[25][6]_0\(0),
      Q => \^snake_1_y_reg[26][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[25][6]_0\(1),
      Q => \^snake_1_y_reg[26][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[25][6]_0\(2),
      Q => \^snake_1_y_reg[26][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[25][6]_0\(3),
      Q => \^snake_1_y_reg[26][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[25][6]_0\(4),
      Q => \^snake_1_y_reg[26][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[25][6]_0\(5),
      Q => \^snake_1_y_reg[26][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[25][6]_0\(6),
      Q => \^snake_1_y_reg[26][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[26][6]_0\(0),
      Q => \^snake_1_y_reg[27][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[26][6]_0\(1),
      Q => \^snake_1_y_reg[27][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[26][6]_0\(2),
      Q => \^snake_1_y_reg[27][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[26][6]_0\(3),
      Q => \^snake_1_y_reg[27][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[26][6]_0\(4),
      Q => \^snake_1_y_reg[27][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[26][6]_0\(5),
      Q => \^snake_1_y_reg[27][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[26][6]_0\(6),
      Q => \^snake_1_y_reg[27][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[27][6]_0\(0),
      Q => \^snake_1_y_reg[28][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[27][6]_0\(1),
      Q => \^snake_1_y_reg[28][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[27][6]_0\(2),
      Q => \^snake_1_y_reg[28][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[27][6]_0\(3),
      Q => \^snake_1_y_reg[28][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[27][6]_0\(4),
      Q => \^snake_1_y_reg[28][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[27][6]_0\(5),
      Q => \^snake_1_y_reg[28][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[27][6]_0\(6),
      Q => \^snake_1_y_reg[28][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[28][6]_0\(0),
      Q => \^snake_1_y_reg[29][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[28][6]_0\(1),
      Q => \^snake_1_y_reg[29][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[28][6]_0\(2),
      Q => \^snake_1_y_reg[29][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[28][6]_0\(3),
      Q => \^snake_1_y_reg[29][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[28][6]_0\(4),
      Q => \^snake_1_y_reg[29][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[28][6]_0\(5),
      Q => \^snake_1_y_reg[29][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[28][6]_0\(6),
      Q => \^snake_1_y_reg[29][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[1][6]_0\(0),
      Q => \^snake_1_y_reg[2][6]_0\(0),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[1][6]_0\(1),
      Q => \^snake_1_y_reg[2][6]_0\(1),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[2][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[1][6]_0\(2),
      Q => \^snake_1_y_reg[2][6]_0\(2),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[2][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[1][6]_0\(3),
      Q => \^snake_1_y_reg[2][6]_0\(3),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[1][6]_0\(4),
      Q => \^snake_1_y_reg[2][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[1][6]_0\(5),
      Q => \^snake_1_y_reg[2][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[1][6]_0\(6),
      Q => \^snake_1_y_reg[2][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[29][6]_0\(0),
      Q => \^snake_1_y_reg[30][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[29][6]_0\(1),
      Q => \^snake_1_y_reg[30][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[29][6]_0\(2),
      Q => \^snake_1_y_reg[30][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[29][6]_0\(3),
      Q => \^snake_1_y_reg[30][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[29][6]_0\(4),
      Q => \^snake_1_y_reg[30][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[29][6]_0\(5),
      Q => \^snake_1_y_reg[30][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[29][6]_0\(6),
      Q => \^snake_1_y_reg[30][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[30][6]_0\(0),
      Q => \^snake_1_y_reg[31][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[30][6]_0\(1),
      Q => \^snake_1_y_reg[31][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[30][6]_0\(2),
      Q => \^snake_1_y_reg[31][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[30][6]_0\(3),
      Q => \^snake_1_y_reg[31][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[30][6]_0\(4),
      Q => \^snake_1_y_reg[31][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[30][6]_0\(5),
      Q => \^snake_1_y_reg[31][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[30][6]_0\(6),
      Q => \^snake_1_y_reg[31][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[31][6]_0\(0),
      Q => \^snake_1_y_reg[32][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[31][6]_0\(1),
      Q => \^snake_1_y_reg[32][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[31][6]_0\(2),
      Q => \^snake_1_y_reg[32][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[31][6]_0\(3),
      Q => \^snake_1_y_reg[32][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[31][6]_0\(4),
      Q => \^snake_1_y_reg[32][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[31][6]_0\(5),
      Q => \^snake_1_y_reg[32][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[31][6]_0\(6),
      Q => \^snake_1_y_reg[32][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[32][6]_0\(0),
      Q => \^snake_1_y_reg[33][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[32][6]_0\(1),
      Q => \^snake_1_y_reg[33][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[32][6]_0\(2),
      Q => \^snake_1_y_reg[33][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[32][6]_0\(3),
      Q => \^snake_1_y_reg[33][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[32][6]_0\(4),
      Q => \^snake_1_y_reg[33][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[32][6]_0\(5),
      Q => \^snake_1_y_reg[33][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[32][6]_0\(6),
      Q => \^snake_1_y_reg[33][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[33][6]_0\(0),
      Q => \^snake_1_y_reg[34][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[33][6]_0\(1),
      Q => \^snake_1_y_reg[34][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[33][6]_0\(2),
      Q => \^snake_1_y_reg[34][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[33][6]_0\(3),
      Q => \^snake_1_y_reg[34][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[33][6]_0\(4),
      Q => \^snake_1_y_reg[34][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[33][6]_0\(5),
      Q => \^snake_1_y_reg[34][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[33][6]_0\(6),
      Q => \^snake_1_y_reg[34][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[34][6]_0\(0),
      Q => \^snake_1_y_reg[35][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[34][6]_0\(1),
      Q => \^snake_1_y_reg[35][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[34][6]_0\(2),
      Q => \^snake_1_y_reg[35][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[34][6]_0\(3),
      Q => \^snake_1_y_reg[35][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[34][6]_0\(4),
      Q => \^snake_1_y_reg[35][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[34][6]_0\(5),
      Q => \^snake_1_y_reg[35][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[34][6]_0\(6),
      Q => \^snake_1_y_reg[35][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[35][6]_0\(0),
      Q => \^snake_1_y_reg[36][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[35][6]_0\(1),
      Q => \^snake_1_y_reg[36][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[35][6]_0\(2),
      Q => \^snake_1_y_reg[36][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[35][6]_0\(3),
      Q => \^snake_1_y_reg[36][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[35][6]_0\(4),
      Q => \^snake_1_y_reg[36][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[35][6]_0\(5),
      Q => \^snake_1_y_reg[36][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[35][6]_0\(6),
      Q => \^snake_1_y_reg[36][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[36][6]_0\(0),
      Q => \^snake_1_y_reg[37][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[36][6]_0\(1),
      Q => \^snake_1_y_reg[37][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[36][6]_0\(2),
      Q => \^snake_1_y_reg[37][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[36][6]_0\(3),
      Q => \^snake_1_y_reg[37][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[36][6]_0\(4),
      Q => \^snake_1_y_reg[37][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[36][6]_0\(5),
      Q => \^snake_1_y_reg[37][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[36][6]_0\(6),
      Q => \^snake_1_y_reg[37][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[37][6]_0\(0),
      Q => \^snake_1_y_reg[38][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[37][6]_0\(1),
      Q => \^snake_1_y_reg[38][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[37][6]_0\(2),
      Q => \^snake_1_y_reg[38][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[37][6]_0\(3),
      Q => \^snake_1_y_reg[38][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[37][6]_0\(4),
      Q => \^snake_1_y_reg[38][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[37][6]_0\(5),
      Q => \^snake_1_y_reg[38][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[37][6]_0\(6),
      Q => \^snake_1_y_reg[38][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[38][6]_0\(0),
      Q => \^snake_1_y_reg[39][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[38][6]_0\(1),
      Q => \^snake_1_y_reg[39][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[38][6]_0\(2),
      Q => \^snake_1_y_reg[39][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[38][6]_0\(3),
      Q => \^snake_1_y_reg[39][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[38][6]_0\(4),
      Q => \^snake_1_y_reg[39][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[38][6]_0\(5),
      Q => \^snake_1_y_reg[39][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[38][6]_0\(6),
      Q => \^snake_1_y_reg[39][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[2][6]_0\(0),
      Q => \^snake_1_y_reg[3][6]_0\(0),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[2][6]_0\(1),
      Q => \^snake_1_y_reg[3][6]_0\(1),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[3][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[2][6]_0\(2),
      Q => \^snake_1_y_reg[3][6]_0\(2),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[3][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[2][6]_0\(3),
      Q => \^snake_1_y_reg[3][6]_0\(3),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[2][6]_0\(4),
      Q => \^snake_1_y_reg[3][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[2][6]_0\(5),
      Q => \^snake_1_y_reg[3][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[2][6]_0\(6),
      Q => \^snake_1_y_reg[3][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[39][6]_0\(0),
      Q => \^snake_1_y_reg[40][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[39][6]_0\(1),
      Q => \^snake_1_y_reg[40][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[39][6]_0\(2),
      Q => \^snake_1_y_reg[40][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[39][6]_0\(3),
      Q => \^snake_1_y_reg[40][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[39][6]_0\(4),
      Q => \^snake_1_y_reg[40][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[39][6]_0\(5),
      Q => \^snake_1_y_reg[40][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[39][6]_0\(6),
      Q => \^snake_1_y_reg[40][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[40][6]_0\(0),
      Q => \^snake_1_y_reg[41][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[40][6]_0\(1),
      Q => \^snake_1_y_reg[41][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[40][6]_0\(2),
      Q => \^snake_1_y_reg[41][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[40][6]_0\(3),
      Q => \^snake_1_y_reg[41][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[40][6]_0\(4),
      Q => \^snake_1_y_reg[41][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[40][6]_0\(5),
      Q => \^snake_1_y_reg[41][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[40][6]_0\(6),
      Q => \^snake_1_y_reg[41][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[41][6]_0\(0),
      Q => \^snake_1_y_reg[42][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[41][6]_0\(1),
      Q => \^snake_1_y_reg[42][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[41][6]_0\(2),
      Q => \^snake_1_y_reg[42][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[41][6]_0\(3),
      Q => \^snake_1_y_reg[42][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[41][6]_0\(4),
      Q => \^snake_1_y_reg[42][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[41][6]_0\(5),
      Q => \^snake_1_y_reg[42][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[41][6]_0\(6),
      Q => \^snake_1_y_reg[42][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[42][6]_0\(0),
      Q => \^snake_1_y_reg[43][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[42][6]_0\(1),
      Q => \^snake_1_y_reg[43][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[42][6]_0\(2),
      Q => \^snake_1_y_reg[43][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[42][6]_0\(3),
      Q => \^snake_1_y_reg[43][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[42][6]_0\(4),
      Q => \^snake_1_y_reg[43][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[42][6]_0\(5),
      Q => \^snake_1_y_reg[43][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[42][6]_0\(6),
      Q => \^snake_1_y_reg[43][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[43][6]_0\(0),
      Q => \^snake_1_y_reg[44][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[43][6]_0\(1),
      Q => \^snake_1_y_reg[44][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[43][6]_0\(2),
      Q => \^snake_1_y_reg[44][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[43][6]_0\(3),
      Q => \^snake_1_y_reg[44][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[43][6]_0\(4),
      Q => \^snake_1_y_reg[44][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[43][6]_0\(5),
      Q => \^snake_1_y_reg[44][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[43][6]_0\(6),
      Q => \^snake_1_y_reg[44][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[44][6]_0\(0),
      Q => \^snake_1_y_reg[45][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[44][6]_0\(1),
      Q => \^snake_1_y_reg[45][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[44][6]_0\(2),
      Q => \^snake_1_y_reg[45][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[44][6]_0\(3),
      Q => \^snake_1_y_reg[45][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[44][6]_0\(4),
      Q => \^snake_1_y_reg[45][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[44][6]_0\(5),
      Q => \^snake_1_y_reg[45][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[44][6]_0\(6),
      Q => \^snake_1_y_reg[45][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[45][6]_0\(0),
      Q => \^snake_1_y_reg[46][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[45][6]_0\(1),
      Q => \^snake_1_y_reg[46][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[45][6]_0\(2),
      Q => \^snake_1_y_reg[46][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[45][6]_0\(3),
      Q => \^snake_1_y_reg[46][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[45][6]_0\(4),
      Q => \^snake_1_y_reg[46][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[45][6]_0\(5),
      Q => \^snake_1_y_reg[46][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[45][6]_0\(6),
      Q => \^snake_1_y_reg[46][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[46][6]_0\(0),
      Q => \^snake_1_y_reg[47][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[46][6]_0\(1),
      Q => \^snake_1_y_reg[47][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[46][6]_0\(2),
      Q => \^snake_1_y_reg[47][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[46][6]_0\(3),
      Q => \^snake_1_y_reg[47][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[46][6]_0\(4),
      Q => \^snake_1_y_reg[47][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[46][6]_0\(5),
      Q => \^snake_1_y_reg[47][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[46][6]_0\(6),
      Q => \^snake_1_y_reg[47][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[47][6]_0\(0),
      Q => \^snake_1_y_reg[48][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[47][6]_0\(1),
      Q => \^snake_1_y_reg[48][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[47][6]_0\(2),
      Q => \^snake_1_y_reg[48][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[47][6]_0\(3),
      Q => \^snake_1_y_reg[48][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[47][6]_0\(4),
      Q => \^snake_1_y_reg[48][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[47][6]_0\(5),
      Q => \^snake_1_y_reg[48][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[47][6]_0\(6),
      Q => \^snake_1_y_reg[48][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[48][6]_0\(0),
      Q => \^snake_1_y_reg[49][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[48][6]_0\(1),
      Q => \^snake_1_y_reg[49][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[48][6]_0\(2),
      Q => \^snake_1_y_reg[49][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[48][6]_0\(3),
      Q => \^snake_1_y_reg[49][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[48][6]_0\(4),
      Q => \^snake_1_y_reg[49][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[48][6]_0\(5),
      Q => \^snake_1_y_reg[49][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[48][6]_0\(6),
      Q => \^snake_1_y_reg[49][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[4][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[3][6]_0\(0),
      Q => \^snake_1_y_reg[4][6]_0\(0),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[4][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[3][6]_0\(1),
      Q => \^snake_1_y_reg[4][6]_0\(1),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[4][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[3][6]_0\(2),
      Q => \^snake_1_y_reg[4][6]_0\(2),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[4][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[3][6]_0\(3),
      Q => \^snake_1_y_reg[4][6]_0\(3),
      S => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[3][6]_0\(4),
      Q => \^snake_1_y_reg[4][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[3][6]_0\(5),
      Q => \^snake_1_y_reg[4][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[3][6]_0\(6),
      Q => \^snake_1_y_reg[4][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[49][6]_0\(0),
      Q => \^snake_1_y_reg[50][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[49][6]_0\(1),
      Q => \^snake_1_y_reg[50][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[49][6]_0\(2),
      Q => \^snake_1_y_reg[50][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[49][6]_0\(3),
      Q => \^snake_1_y_reg[50][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[49][6]_0\(4),
      Q => \^snake_1_y_reg[50][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[49][6]_0\(5),
      Q => \^snake_1_y_reg[50][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[49][6]_0\(6),
      Q => \^snake_1_y_reg[50][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[50][6]_0\(0),
      Q => \^snake_1_y_reg[51][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[50][6]_0\(1),
      Q => \^snake_1_y_reg[51][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[50][6]_0\(2),
      Q => \^snake_1_y_reg[51][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[50][6]_0\(3),
      Q => \^snake_1_y_reg[51][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[50][6]_0\(4),
      Q => \^snake_1_y_reg[51][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[50][6]_0\(5),
      Q => \^snake_1_y_reg[51][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[50][6]_0\(6),
      Q => \^snake_1_y_reg[51][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[51][6]_0\(0),
      Q => \^snake_1_y_reg[52][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[51][6]_0\(1),
      Q => \^snake_1_y_reg[52][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[51][6]_0\(2),
      Q => \^snake_1_y_reg[52][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[51][6]_0\(3),
      Q => \^snake_1_y_reg[52][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[51][6]_0\(4),
      Q => \^snake_1_y_reg[52][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[51][6]_0\(5),
      Q => \^snake_1_y_reg[52][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[51][6]_0\(6),
      Q => \^snake_1_y_reg[52][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[52][6]_0\(0),
      Q => \^snake_1_y_reg[53][6]_1\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[52][6]_0\(1),
      Q => \^snake_1_y_reg[53][6]_1\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[52][6]_0\(2),
      Q => \^snake_1_y_reg[53][6]_1\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[52][6]_0\(3),
      Q => \^snake_1_y_reg[53][6]_1\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[52][6]_0\(4),
      Q => \^snake_1_y_reg[53][6]_1\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[52][6]_0\(5),
      Q => \^snake_1_y_reg[53][6]_1\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[52][6]_0\(6),
      Q => \^snake_1_y_reg[53][6]_1\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[53][6]_1\(0),
      Q => \^snake_1_y_reg[54][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[53][6]_1\(1),
      Q => \^snake_1_y_reg[54][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[53][6]_1\(2),
      Q => \^snake_1_y_reg[54][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[53][6]_1\(3),
      Q => \^snake_1_y_reg[54][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[53][6]_1\(4),
      Q => \^snake_1_y_reg[54][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[53][6]_1\(5),
      Q => \^snake_1_y_reg[54][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[53][6]_1\(6),
      Q => \^snake_1_y_reg[54][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[54][6]_0\(0),
      Q => \^snake_1_y_reg[55][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[54][6]_0\(1),
      Q => \^snake_1_y_reg[55][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[54][6]_0\(2),
      Q => \^snake_1_y_reg[55][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[54][6]_0\(3),
      Q => \^snake_1_y_reg[55][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[54][6]_0\(4),
      Q => \^snake_1_y_reg[55][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[54][6]_0\(5),
      Q => \^snake_1_y_reg[55][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[54][6]_0\(6),
      Q => \^snake_1_y_reg[55][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[55][6]_0\(0),
      Q => \^snake_1_y_reg[56][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[55][6]_0\(1),
      Q => \^snake_1_y_reg[56][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[55][6]_0\(2),
      Q => \^snake_1_y_reg[56][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[55][6]_0\(3),
      Q => \^snake_1_y_reg[56][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[55][6]_0\(4),
      Q => \^snake_1_y_reg[56][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[55][6]_0\(5),
      Q => \^snake_1_y_reg[56][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[55][6]_0\(6),
      Q => \^snake_1_y_reg[56][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[56][6]_0\(0),
      Q => \^snake_1_y_reg[57][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[56][6]_0\(1),
      Q => \^snake_1_y_reg[57][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[56][6]_0\(2),
      Q => \^snake_1_y_reg[57][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[56][6]_0\(3),
      Q => \^snake_1_y_reg[57][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[56][6]_0\(4),
      Q => \^snake_1_y_reg[57][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[56][6]_0\(5),
      Q => \^snake_1_y_reg[57][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[56][6]_0\(6),
      Q => \^snake_1_y_reg[57][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[57][6]_0\(0),
      Q => \^snake_1_y_reg[58][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[57][6]_0\(1),
      Q => \^snake_1_y_reg[58][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[57][6]_0\(2),
      Q => \^snake_1_y_reg[58][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[57][6]_0\(3),
      Q => \^snake_1_y_reg[58][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[57][6]_0\(4),
      Q => \^snake_1_y_reg[58][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[57][6]_0\(5),
      Q => \^snake_1_y_reg[58][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[57][6]_0\(6),
      Q => \^snake_1_y_reg[58][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[58][6]_0\(0),
      Q => \^snake_1_y_reg[59][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[58][6]_0\(1),
      Q => \^snake_1_y_reg[59][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[58][6]_0\(2),
      Q => \^snake_1_y_reg[59][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[58][6]_0\(3),
      Q => \^snake_1_y_reg[59][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[58][6]_0\(4),
      Q => \^snake_1_y_reg[59][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[58][6]_0\(5),
      Q => \^snake_1_y_reg[59][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[58][6]_0\(6),
      Q => \^snake_1_y_reg[59][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[4][6]_0\(0),
      Q => \^snake_1_y_reg[5][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[4][6]_0\(1),
      Q => \^snake_1_y_reg[5][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[4][6]_0\(2),
      Q => \^snake_1_y_reg[5][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[4][6]_0\(3),
      Q => \^snake_1_y_reg[5][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[4][6]_0\(4),
      Q => \^snake_1_y_reg[5][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[4][6]_0\(5),
      Q => \^snake_1_y_reg[5][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[4][6]_0\(6),
      Q => \^snake_1_y_reg[5][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[59][6]_0\(0),
      Q => \^snake_1_y_reg[60][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[59][6]_0\(1),
      Q => \^snake_1_y_reg[60][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[59][6]_0\(2),
      Q => \^snake_1_y_reg[60][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[59][6]_0\(3),
      Q => \^snake_1_y_reg[60][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[59][6]_0\(4),
      Q => \^snake_1_y_reg[60][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[59][6]_0\(5),
      Q => \^snake_1_y_reg[60][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[59][6]_0\(6),
      Q => \^snake_1_y_reg[60][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[60][6]_0\(0),
      Q => \^snake_1_y_reg[61][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[60][6]_0\(1),
      Q => \^snake_1_y_reg[61][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[60][6]_0\(2),
      Q => \^snake_1_y_reg[61][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[60][6]_0\(3),
      Q => \^snake_1_y_reg[61][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[60][6]_0\(4),
      Q => \^snake_1_y_reg[61][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[60][6]_0\(5),
      Q => \^snake_1_y_reg[61][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[60][6]_0\(6),
      Q => \^snake_1_y_reg[61][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[61][6]_0\(0),
      Q => \^snake_1_y_reg[62][6]_1\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[61][6]_0\(1),
      Q => \^snake_1_y_reg[62][6]_1\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[61][6]_0\(2),
      Q => \^snake_1_y_reg[62][6]_1\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[61][6]_0\(3),
      Q => \^snake_1_y_reg[62][6]_1\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[61][6]_0\(4),
      Q => \^snake_1_y_reg[62][6]_1\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[61][6]_0\(5),
      Q => \^snake_1_y_reg[62][6]_1\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[61][6]_0\(6),
      Q => \^snake_1_y_reg[62][6]_1\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[62][6]_1\(0),
      Q => snake_1_y_out(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[62][6]_1\(1),
      Q => snake_1_y_out(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[62][6]_1\(2),
      Q => snake_1_y_out(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[62][6]_1\(3),
      Q => snake_1_y_out(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[62][6]_1\(4),
      Q => snake_1_y_out(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[62][6]_1\(5),
      Q => snake_1_y_out(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[62][6]_1\(6),
      Q => snake_1_y_out(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[5][6]_0\(0),
      Q => \^snake_1_y_reg[6][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[5][6]_0\(1),
      Q => \^snake_1_y_reg[6][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[5][6]_0\(2),
      Q => \^snake_1_y_reg[6][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[5][6]_0\(3),
      Q => \^snake_1_y_reg[6][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[5][6]_0\(4),
      Q => \^snake_1_y_reg[6][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[5][6]_0\(5),
      Q => \^snake_1_y_reg[6][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[5][6]_0\(6),
      Q => \^snake_1_y_reg[6][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[6][6]_0\(0),
      Q => \^snake_1_y_reg[7][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[6][6]_0\(1),
      Q => \^snake_1_y_reg[7][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[6][6]_0\(2),
      Q => \^snake_1_y_reg[7][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[6][6]_0\(3),
      Q => \^snake_1_y_reg[7][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[6][6]_0\(4),
      Q => \^snake_1_y_reg[7][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[6][6]_0\(5),
      Q => \^snake_1_y_reg[7][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[6][6]_0\(6),
      Q => \^snake_1_y_reg[7][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[7][6]_0\(0),
      Q => \^snake_1_y_reg[8][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[7][6]_0\(1),
      Q => \^snake_1_y_reg[8][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[7][6]_0\(2),
      Q => \^snake_1_y_reg[8][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[7][6]_0\(3),
      Q => \^snake_1_y_reg[8][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[7][6]_0\(4),
      Q => \^snake_1_y_reg[8][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[7][6]_0\(5),
      Q => \^snake_1_y_reg[8][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[7][6]_0\(6),
      Q => \^snake_1_y_reg[8][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[8][6]_0\(0),
      Q => \^snake_1_y_reg[9][6]_0\(0),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[8][6]_0\(1),
      Q => \^snake_1_y_reg[9][6]_0\(1),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[8][6]_0\(2),
      Q => \^snake_1_y_reg[9][6]_0\(2),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[8][6]_0\(3),
      Q => \^snake_1_y_reg[9][6]_0\(3),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[8][6]_0\(4),
      Q => \^snake_1_y_reg[9][6]_0\(4),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[8][6]_0\(5),
      Q => \^snake_1_y_reg[9][6]_0\(5),
      R => \snake_1_x_reg[0][0]_1\
    );
\snake_1_y_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_1_y_reg[8][6]_0\(6),
      Q => \^snake_1_y_reg[9][6]_0\(6),
      R => \snake_1_x_reg[0][0]_1\
    );
snake_2_dead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEFEFEFE00000000"
    )
        port map (
      I0 => snake_2_dead_out,
      I1 => \snake_collision/snake_2_dead2_out\,
      I2 => \snake_collision/snake_2_dead0_out\,
      I3 => \snake_2_size[5]_i_7_n_0\,
      I4 => snake_2_dead_i_4_n_0,
      I5 => resetn,
      O => snake_2_dead_reg
    );
snake_2_dead_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_signal,
      I1 => \snake_2_size[5]_i_3_n_0\,
      O => \snake_collision/snake_2_dead2_out\
    );
snake_2_dead_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => go_signal,
      I1 => snake_2_dead_i_5_n_0,
      I2 => \snake_2_size[5]_i_20_n_0\,
      O => \snake_collision/snake_2_dead0_out\
    );
snake_2_dead_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \snake_2_size[5]_i_10_n_0\,
      I1 => \snake_1_size[5]_i_17_n_0\,
      I2 => \^snake_1_y_reg[62][6]_0\,
      O => snake_2_dead_i_4_n_0
    );
snake_2_dead_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_23_n_0\,
      I1 => snake_2_dead_i_6_n_0,
      I2 => \snake_2_size[5]_i_10_n_0\,
      I3 => \snake_2_size[5]_i_51_n_0\,
      I4 => \snake_2_size[5]_i_56_n_0\,
      I5 => \snake_2_size[5]_i_21_n_0\,
      O => snake_2_dead_i_5_n_0
    );
snake_2_dead_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_54_n_0\,
      I1 => \^snake_1_y_reg[62][6]_0\,
      I2 => respawned_2,
      I3 => \snake_2_size[5]_i_53_n_0\,
      I4 => \snake_2_size[5]_i_52_n_0\,
      I5 => \snake_2_size[5]_i_55_n_0\,
      O => snake_2_dead_i_6_n_0
    );
\snake_2_size[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2AAAAAAAA"
    )
        port map (
      I0 => go_signal,
      I1 => \snake_2_size[5]_i_3_n_0\,
      I2 => \^snake_2_y_reg[0][2]_rep_1\,
      I3 => \snake_2_size_reg[5]\,
      I4 => \snake_2_size_reg[5]_0\,
      I5 => \snake_2_size[5]_i_7_n_0\,
      O => E(0)
    );
\snake_2_size[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCEEFFFFFFFCCCCC"
    )
        port map (
      I0 => \snake_2_size[5]_i_24_n_0\,
      I1 => \snake_2_size[5]_i_25_n_0\,
      I2 => \snake_2_size[5]_i_26_n_0\,
      I3 => \snake_2_size[5]_i_27_n_0\,
      I4 => \snake_2_size[5]_i_28_n_0\,
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_10_n_0\
    );
\snake_2_size[5]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_44_2\,
      I1 => \snake_2_size[5]_i_307_n_0\,
      I2 => \snake_2_size[5]_i_308_n_0\,
      I3 => \snake_2_size[5]_i_309_n_0\,
      I4 => \snake_2_size[5]_i_310_n_0\,
      I5 => \snake_2_size[5]_i_44_3\,
      O => \snake_2_size[5]_i_100_n_0\
    );
\snake_2_size[5]_i_1000\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_1_x_reg[36][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[36][6]_0\(5),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_1_y_reg[36][6]_0\(4),
      O => \snake_2_size[5]_i_1000_n_0\
    );
\snake_2_size[5]_i_1001\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[36][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[36][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_1_x_reg[36][7]_0\(2),
      I5 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_1001_n_0\
    );
\snake_2_size[5]_i_1002\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[36][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_1_x_reg[36][7]_0\(1),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_1_x_reg[36][7]_0\(5),
      O => \snake_2_size[5]_i_1002_n_0\
    );
\snake_2_size[5]_i_1003\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1152_n_0\,
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[36][6]_0\(3),
      I3 => \^snake_1_x_reg[36][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(2),
      I5 => \snake_2_size[5]_i_1153_n_0\,
      O => \snake_2_size[5]_i_1003_n_0\
    );
\snake_2_size[5]_i_1004\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1154_n_0\,
      I1 => \snake_2_size[5]_i_1155_n_0\,
      I2 => \^snake_1_x_reg[57][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[57][6]_0\(4),
      O => \snake_2_size[5]_i_1004_n_0\
    );
\snake_2_size[5]_i_1005\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1156_n_0\,
      I1 => \^snake_1_x_reg[57][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_1_y_reg[57][6]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \snake_2_size[5]_i_1157_n_0\,
      O => \snake_2_size[5]_i_1005_n_0\
    );
\snake_2_size[5]_i_1006\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[57][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_1_x_reg[57][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[57][7]_0\(7),
      O => \snake_2_size[5]_i_1006_n_0\
    );
\snake_2_size[5]_i_1007\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_2_x_reg[3][7]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[3][6]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[3][7]_0\(7),
      O => \snake_2_size[5]_i_1007_n_0\
    );
\snake_2_size[5]_i_1008\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(1),
      I1 => \^snake_2_x_reg[3][7]_0\(1),
      I2 => \^snake_2_y_reg[3][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      I4 => \^snake_2_x_reg[3][7]_0\(6),
      I5 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_x_reg[0][1]_0\
    );
\snake_2_size[5]_i_1009\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[3][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[3][7]_0\(5),
      I4 => \^snake_2_x_reg[3][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_y_reg[3][1]_0\
    );
\snake_2_size[5]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_312_n_0\,
      I1 => \snake_2_size[5]_i_313_n_0\,
      I2 => \snake_2_size[5]_i_314_n_0\,
      I3 => \snake_2_size[5]_i_44_1\,
      I4 => \snake_2_size[5]_i_316_n_0\,
      I5 => \snake_2_size[5]_i_317_n_0\,
      O => \snake_2_size[5]_i_101_n_0\
    );
\snake_2_size[5]_i_1010\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1158_n_0\,
      I1 => \snake_2_size[5]_i_1159_n_0\,
      I2 => \^snake_1_y_reg[28][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[28][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_1_y_reg[28][3]_0\
    );
\snake_2_size[5]_i_1011\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1160_n_0\,
      I1 => \snake_2_size[5]_i_1161_n_0\,
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[28][7]_0\(0),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \^snake_1_x_reg[28][7]_0\(4),
      O => \snake_2_x_reg[0][0]_rep_1\
    );
\snake_2_size[5]_i_1012\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[11][6]_0\(2),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[11][7]_0\(4),
      O => \snake_2_size[5]_i_1012_n_0\
    );
\snake_2_size[5]_i_1013\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[11][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_1_y_reg[11][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_1_x_reg[11][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_1013_n_0\
    );
\snake_2_size[5]_i_1014\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[11][6]_0\(2),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[11][6]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_1_x_reg[11][7]_0\(5),
      O => \snake_2_y_reg[0][2]_3\
    );
\snake_2_size[5]_i_1015\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[11][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_1_y_reg[11][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[11][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_1_x_reg[11][5]_0\
    );
\snake_2_size[5]_i_1017\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[0][0]_rep_0\,
      I1 => \^snake_1_y_reg[22][6]_0\(0),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[22][6]_0\(6),
      I4 => \snake_2_size[5]_i_1164_n_0\,
      I5 => \snake_2_size[5]_i_1165_n_0\,
      O => \snake_2_size[5]_i_1017_n_0\
    );
\snake_2_size[5]_i_1018\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_1_x_reg[22][7]_0\(7),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[22][7]_0\(6),
      I4 => \snake_2_size[5]_i_1166_n_0\,
      I5 => \snake_2_size[5]_i_1167_n_0\,
      O => \snake_2_size[5]_i_1018_n_0\
    );
\snake_2_size[5]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_318_n_0\,
      I1 => \snake_2_size[5]_i_319_n_0\,
      I2 => \snake_2_size[5]_i_320_n_0\,
      I3 => \snake_2_size[5]_i_321_n_0\,
      I4 => \snake_2_size[5]_i_322_n_0\,
      I5 => \snake_2_size[5]_i_323_n_0\,
      O => \snake_2_size[5]_i_102_n_0\
    );
\snake_2_size[5]_i_1020\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1168_n_0\,
      I1 => \snake_2_size[5]_i_1169_n_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[11][7]_0\(1),
      I4 => \^snake_2_y_reg[0][6]_0\(5),
      I5 => \^snake_2_y_reg[11][6]_0\(5),
      O => \snake_2_x_reg[0][1]_rep_1\
    );
\snake_2_size[5]_i_1021\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1170_n_0\,
      I1 => \snake_2_size[5]_i_1171_n_0\,
      I2 => \snake_2_size[5]_i_1172_n_0\,
      I3 => \snake_2_size[5]_i_1173_n_0\,
      I4 => \snake_2_size[5]_i_1174_n_0\,
      O => \snake_2_x_reg[11][7]_1\
    );
\snake_2_size[5]_i_1022\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[28][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[28][6]_0\(2),
      O => \snake_2_size[5]_i_1022_n_0\
    );
\snake_2_size[5]_i_1023\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[28][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[28][6]_0\(2),
      I4 => \snake_2_size[5]_i_1175_n_0\,
      O => \snake_2_size[5]_i_1023_n_0\
    );
\snake_2_size[5]_i_1024\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_x_reg[28][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_x_reg[28][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      I4 => \^snake_2_x_reg[28][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_1024_n_0\
    );
\snake_2_size[5]_i_1025\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][4]_rep_0\,
      I1 => \^snake_2_x_reg[28][7]_0\(4),
      I2 => \^snake_2_y_reg[28][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1025_n_0\
    );
\snake_2_size[5]_i_1026\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[28][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[28][7]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(5),
      I5 => \^snake_2_y_reg[28][6]_0\(5),
      O => \snake_2_size[5]_i_1026_n_0\
    );
\snake_2_size[5]_i_1027\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[28][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[28][6]_0\(4),
      I4 => \^snake_2_x_reg[28][7]_0\(7),
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_1027_n_0\
    );
\snake_2_size[5]_i_1028\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1176_n_0\,
      I1 => \snake_2_size[5]_i_1177_n_0\,
      I2 => \^snake_2_y_reg[41][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_2_y_reg[41][6]_0\(4),
      O => \snake_2_size[5]_i_1028_n_0\
    );
\snake_2_size[5]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_2_size[5]_i_44_0\,
      I1 => \snake_2_size[5]_i_325_n_0\,
      I2 => \snake_2_size[5]_i_326_n_0\,
      I3 => \snake_2_size[5]_i_327_n_0\,
      I4 => \snake_2_size[5]_i_328_n_0\,
      I5 => \snake_2_size[5]_i_329_n_0\,
      O => \snake_2_size[5]_i_103_n_0\
    );
\snake_2_size[5]_i_1030\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[41][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[41][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \snake_2_size[5]_i_1178_n_0\,
      I5 => \snake_2_size[5]_i_1179_n_0\,
      O => \snake_2_size[5]_i_1030_n_0\
    );
\snake_2_size[5]_i_1031\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[41][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[41][7]_0\(5),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[41][7]_0\(1),
      O => \snake_2_size[5]_i_1031_n_0\
    );
\snake_2_size[5]_i_1032\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_1_y_reg[4][6]_0\(1),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[4][6]_0\(2),
      I4 => \^snake_1_x_reg[4][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_1032_n_0\
    );
\snake_2_size[5]_i_1033\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[4][6]_0\(5),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[4][6]_0\(2),
      O => \snake_2_size[5]_i_1033_n_0\
    );
\snake_2_size[5]_i_1034\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0B00000000BB0B"
    )
        port map (
      I0 => \^snake_1_y_reg[4][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[4][7]_0\(1),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_1_x_reg[4][7]_0\(6),
      O => \snake_2_size[5]_i_1034_n_0\
    );
\snake_2_size[5]_i_1035\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[4][6]_0\(5),
      I1 => \^snake_2_y_reg[0][6]_0\(5),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[4][7]_0\(1),
      O => \snake_2_size[5]_i_1035_n_0\
    );
\snake_2_size[5]_i_1036\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[4][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[4][6]_0\(6),
      I4 => \^snake_2_y_reg[0][3]_rep_0\,
      I5 => \^snake_1_y_reg[4][6]_0\(3),
      O => \snake_2_size[5]_i_1036_n_0\
    );
\snake_2_size[5]_i_1037\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_1_x_reg[4][7]_0\(4),
      I2 => \^snake_1_x_reg[4][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_1_y_reg[4][6]_0\(4),
      I5 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_1037_n_0\
    );
\snake_2_size[5]_i_1038\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1180_n_0\,
      I1 => \snake_2_size[5]_i_1181_n_0\,
      I2 => \^snake_2_x_reg[6][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_2_y_reg[6][6]_0\(5),
      I5 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_2_size[5]_i_1038_n_0\
    );
\snake_2_size[5]_i_1039\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[6][6]_0\(3),
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[6][7]_0\(0),
      I4 => \^snake_2_y_reg[6][6]_0\(2),
      I5 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_1039_n_0\
    );
\snake_2_size[5]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_330_n_0\,
      I1 => \snake_2_size[5]_i_331_n_0\,
      I2 => \snake_2_size[5]_i_332_n_0\,
      I3 => \snake_2_size[5]_i_333_n_0\,
      I4 => \snake_2_size[5]_i_334_n_0\,
      I5 => \snake_2_size[5]_i_335_n_0\,
      O => \snake_2_size[5]_i_104_n_0\
    );
\snake_2_size[5]_i_1040\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_2_x_reg[6][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[6][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[6][7]_0\(1),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1040_n_0\
    );
\snake_2_size[5]_i_1041\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[6][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[6][6]_0\(0),
      I4 => \snake_2_size[5]_i_1182_n_0\,
      O => \snake_2_size[5]_i_1041_n_0\
    );
\snake_2_size[5]_i_1042\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_1183_n_0\,
      I1 => \snake_2_size[5]_i_1184_n_0\,
      I2 => \snake_2_size[5]_i_1185_n_0\,
      I3 => \snake_2_size[5]_i_1186_n_0\,
      I4 => \snake_2_size[5]_i_1187_n_0\,
      I5 => \snake_2_size[5]_i_729_0\,
      O => \snake_2_size[5]_i_1042_n_0\
    );
\snake_2_size[5]_i_1043\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[13][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[13][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_1043_n_0\
    );
\snake_2_size[5]_i_1044\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[3][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_1_x_reg[3][7]_0\(6),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      I4 => \^snake_1_x_reg[3][7]_0\(7),
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_1_y_reg[3][1]_0\
    );
\snake_2_size[5]_i_1045\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_1_x_reg[3][7]_0\(6),
      I2 => \^snake_1_x_reg[3][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_1_x_reg[3][7]_0\(5),
      O => \snake_2_x_reg[0][6]_rep_7\
    );
\snake_2_size[5]_i_1046\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[44][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[44][7]_0\(7),
      I4 => \^snake_2_x_reg[0][6]_rep_1\,
      I5 => \^snake_2_x_reg[44][7]_0\(6),
      O => \snake_2_size[5]_i_1046_n_0\
    );
\snake_2_size[5]_i_1047\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[44][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[44][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[44][7]_0\(3),
      O => \snake_2_size[5]_i_1047_n_0\
    );
\snake_2_size[5]_i_1048\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[58][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[58][6]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_2_y_reg[58][6]_0\(0),
      O => \snake_2_size[5]_i_1048_n_0\
    );
\snake_2_size[5]_i_1049\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[58][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[58][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[58][7]_0\(5),
      O => \snake_2_size[5]_i_1049_n_0\
    );
\snake_2_size[5]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_336_n_0\,
      I1 => \snake_2_size[5]_i_337_n_0\,
      I2 => \snake_2_size[5]_i_338_n_0\,
      I3 => \snake_2_size[5]_i_339_n_0\,
      I4 => \snake_2_size[5]_i_340_n_0\,
      I5 => \snake_1_size[5]_i_76_1\,
      O => \snake_2_size[5]_i_105_n_0\
    );
\snake_2_size[5]_i_1050\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[59][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[59][6]_0\(5),
      O => \snake_2_size[5]_i_1050_n_0\
    );
\snake_2_size[5]_i_1051\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[59][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_x_reg[59][7]_0\(1),
      I3 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_1051_n_0\
    );
\snake_2_size[5]_i_1052\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[59][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[59][6]_0\(0),
      I4 => \^snake_2_y_reg[59][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_1052_n_0\
    );
\snake_2_size[5]_i_1053\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[42][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[42][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(2),
      I5 => \^snake_1_x_reg[42][7]_0\(2),
      O => \snake_2_size[5]_i_1053_n_0\
    );
\snake_2_size[5]_i_1054\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[42][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_1_y_reg[42][6]_0\(2),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => \^snake_1_y_reg[42][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_1054_n_0\
    );
\snake_2_size[5]_i_1055\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[42][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_1_x_reg[42][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_1055_n_0\
    );
\snake_2_size[5]_i_1056\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][0]_rep_0\,
      I1 => \^snake_1_y_reg[42][6]_0\(0),
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[42][7]_0\(0),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[42][7]_0\(7),
      O => \snake_2_size[5]_i_1056_n_0\
    );
\snake_2_size[5]_i_1057\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1188_n_0\,
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_y_reg[37][6]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_2_x_reg[37][7]_0\(5),
      I5 => \snake_2_size[5]_i_1189_n_0\,
      O => \snake_2_size[5]_i_1057_n_0\
    );
\snake_2_size[5]_i_1058\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[37][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[37][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \snake_2_size[5]_i_1190_n_0\,
      I5 => \snake_2_size[5]_i_1191_n_0\,
      O => \snake_2_size[5]_i_1058_n_0\
    );
\snake_2_size[5]_i_1059\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[37][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[37][6]_0\(3),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_2_y_reg[37][6]_0\(4),
      O => \snake_2_size[5]_i_1059_n_0\
    );
\snake_2_size[5]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \snake_2_size[5]_i_342_n_0\,
      I1 => \^snake_1_y_reg[14][6]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[14][7]_0\(0),
      I5 => \snake_2_size[5]_i_343_n_0\,
      O => \snake_2_size[5]_i_106_n_0\
    );
\snake_2_size[5]_i_1060\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[49][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_2_x_reg[49][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_1060_n_0\
    );
\snake_2_size[5]_i_1061\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_2_y_reg[49][6]_0\(1),
      I2 => \^snake_2_y_reg[49][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_1061_n_0\
    );
\snake_2_size[5]_i_1062\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[49][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_y_reg[49][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_1062_n_0\
    );
\snake_2_size[5]_i_1063\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_1_y_reg[1][6]_0\(5),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[1][6]_0\(2),
      I4 => \^snake_1_y_reg[1][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_1063_n_0\
    );
\snake_2_size[5]_i_1064\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1192_n_0\,
      I1 => \snake_2_size[5]_i_1193_n_0\,
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[1][7]_0\(4),
      I4 => \^snake_1_y_reg[1][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_1064_n_0\
    );
\snake_2_size[5]_i_1065\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[26][6]_0\(0),
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_2_x_reg[26][7]_0\(0),
      O => \snake_2_size[5]_i_1065_n_0\
    );
\snake_2_size[5]_i_1066\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][2]_rep_0\,
      I1 => \^snake_2_y_reg[26][6]_0\(2),
      I2 => \^snake_2_x_reg[26][7]_0\(6),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      I4 => \snake_2_size[5]_i_1194_n_0\,
      O => \snake_2_size[5]_i_1066_n_0\
    );
\snake_2_size[5]_i_1067\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[26][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[26][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_1067_n_0\
    );
\snake_2_size[5]_i_1068\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[26][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_2_x_reg[26][7]_0\(6),
      I4 => \^snake_2_y_reg[26][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_1068_n_0\
    );
\snake_2_size[5]_i_1069\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[26][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_2_x_reg[26][7]_0\(1),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[26][7]_0\(3),
      O => \snake_2_size[5]_i_1069_n_0\
    );
\snake_2_size[5]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_344_n_0\,
      I1 => \snake_2_size[5]_i_345_n_0\,
      I2 => \^snake_1_x_reg[14][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[14][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_107_n_0\
    );
\snake_2_size[5]_i_1070\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_2_x_reg[26][7]_0\(2),
      I2 => \^snake_2_y_reg[26][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \snake_2_size[5]_i_1195_n_0\,
      O => \snake_2_size[5]_i_1070_n_0\
    );
\snake_2_size[5]_i_1071\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[43][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_x_reg[43][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_1071_n_0\
    );
\snake_2_size[5]_i_1072\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[43][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[43][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      I4 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I5 => \^snake_2_y_reg[43][6]_0\(1),
      O => \snake_2_size[5]_i_1072_n_0\
    );
\snake_2_size[5]_i_1073\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(1),
      I1 => \^snake_2_x_reg[43][7]_0\(1),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_2_y_reg[43][6]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[43][7]_0\(5),
      O => \snake_2_size[5]_i_1073_n_0\
    );
\snake_2_size[5]_i_1074\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[27][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_1_y_reg[27][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1074_n_0\
    );
\snake_2_size[5]_i_1075\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(5),
      I1 => \^snake_1_y_reg[27][6]_0\(5),
      I2 => \^snake_1_x_reg[27][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1075_n_0\
    );
\snake_2_size[5]_i_1076\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[43][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_1_y_reg[43][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_1076_n_0\
    );
\snake_2_size[5]_i_1077\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1196_n_0\,
      I1 => \^snake_1_x_reg[43][7]_0\(2),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_1_y_reg[43][6]_0\(2),
      I5 => \snake_2_size[5]_i_1197_n_0\,
      O => \snake_2_size[5]_i_1077_n_0\
    );
\snake_2_size[5]_i_1078\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[43][6]_0\(2),
      I2 => \^snake_1_x_reg[43][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \snake_2_size[5]_i_1198_n_0\,
      O => \snake_2_y_reg[0][2]_2\
    );
\snake_2_size[5]_i_1079\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_1_x_reg[43][7]_0\(7),
      I2 => \^snake_1_y_reg[43][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \snake_2_size[5]_i_1199_n_0\,
      O => \snake_2_x_reg[0][7]_5\
    );
\snake_2_size[5]_i_1080\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[44][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[44][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[44][7]_0\(7),
      O => \snake_2_size[5]_i_1080_n_0\
    );
\snake_2_size[5]_i_1081\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[44][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[44][7]_0\(3),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_1_x_reg[44][7]_0\(2),
      O => \snake_2_size[5]_i_1081_n_0\
    );
\snake_2_size[5]_i_1082\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[44][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[44][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_1_y_reg[44][6]_0\(6),
      O => \snake_2_size[5]_i_1082_n_0\
    );
\snake_2_size[5]_i_1083\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[44][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[44][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1083_n_0\
    );
\snake_2_size[5]_i_1084\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[25][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[25][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[25][7]_0\(4),
      O => \snake_2_size[5]_i_1084_n_0\
    );
\snake_2_size[5]_i_1085\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_2_x_reg[25][7]_0\(6),
      I2 => \^snake_2_y_reg[25][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_1085_n_0\
    );
\snake_2_size[5]_i_1086\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_2_x_reg[25][7]_0\(4),
      I2 => \^snake_2_x_reg[25][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_1086_n_0\
    );
\snake_2_size[5]_i_1087\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_2_x_reg[25][7]_0\(6),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[25][6]_0\(0),
      I4 => \^snake_2_y_reg[25][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_1087_n_0\
    );
\snake_2_size[5]_i_1088\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[27][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[27][7]_0\(7),
      O => \snake_2_size[5]_i_1088_n_0\
    );
\snake_2_size[5]_i_1089\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[27][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[27][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[27][7]_0\(7),
      O => \snake_2_size[5]_i_1089_n_0\
    );
\snake_2_size[5]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FF04040404"
    )
        port map (
      I0 => \snake_2_size[5]_i_346_n_0\,
      I1 => \snake_2_size[5]_i_347_n_0\,
      I2 => \snake_2_size[5]_i_348_n_0\,
      I3 => \snake_2_size[5]_i_349_n_0\,
      I4 => \snake_2_size[5]_i_350_n_0\,
      I5 => \snake_2_size[5]_i_351_n_0\,
      O => \snake_2_size[5]_i_109_n_0\
    );
\snake_2_size[5]_i_1090\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_2_y_reg[42][6]_0\(6),
      I2 => \^snake_2_y_reg[42][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_x_reg[42][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_1090_n_0\
    );
\snake_2_size[5]_i_1091\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[42][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[42][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I4 => \^snake_2_y_reg[42][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_1091_n_0\
    );
\snake_2_size[5]_i_1092\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_2_y_reg[42][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[42][7]_0\(2),
      I4 => \^snake_2_y_reg[42][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_1092_n_0\
    );
\snake_2_size[5]_i_1093\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[42][6]_0\(3),
      I2 => \^snake_2_y_reg[42][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[42][6]_0\(4),
      I5 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_1093_n_0\
    );
\snake_2_size[5]_i_1094\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1200_n_0\,
      I1 => \^snake_2_x_reg[42][7]_0\(1),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[42][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \snake_2_size[5]_i_1201_n_0\,
      O => \snake_2_size[5]_i_1094_n_0\
    );
\snake_2_size[5]_i_1095\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[38][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[38][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_2_y_reg[0][3]_rep_0\,
      I5 => \^snake_1_y_reg[38][6]_0\(3),
      O => \snake_1_y_reg[38][0]_0\
    );
\snake_2_size[5]_i_1096\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[38][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_y_reg[38][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[38][6]_0\(0),
      O => \snake_1_y_reg[38][6]_1\
    );
\snake_2_size[5]_i_1097\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[38][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[38][6]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[38][7]_0\(3),
      O => \snake_1_x_reg[38][5]_0\
    );
\snake_2_size[5]_i_1098\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[48][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[48][7]_0\(2),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[48][7]_0\(1),
      O => \snake_2_size[5]_i_1098_n_0\
    );
\snake_2_size[5]_i_1099\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[48][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[48][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[48][7]_0\(4),
      O => \snake_2_size[5]_i_1099_n_0\
    );
\snake_2_size[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_29_n_0\,
      I1 => \snake_2_size[5]_i_30_n_0\,
      I2 => \^snake_2_y_reg[62][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_y_reg[62][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_11_n_0\
    );
\snake_2_size[5]_i_1100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep_0\,
      I1 => \^snake_1_x_reg[5][7]_0\(0),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[5][7]_0\(6),
      O => \snake_2_size[5]_i_1100_n_0\
    );
\snake_2_size[5]_i_1101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][0]_rep_0\,
      I1 => \^snake_1_y_reg[5][6]_0\(0),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[5][7]_0\(7),
      I4 => \^snake_1_y_reg[5][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_1101_n_0\
    );
\snake_2_size[5]_i_1102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[61][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[61][6]_0\(4),
      O => \snake_2_size[5]_i_1102_n_0\
    );
\snake_2_size[5]_i_1103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I1 => \^snake_2_x_reg[61][7]_0\(0),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[61][6]_0\(1),
      I4 => \^snake_2_y_reg[61][6]_0\(2),
      I5 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_1103_n_0\
    );
\snake_2_size[5]_i_1104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[61][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_y_reg[61][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_1104_n_0\
    );
\snake_2_size[5]_i_1105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_1_y_reg[9][6]_0\(1),
      I2 => \^snake_1_y_reg[9][6]_0\(0),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_1105_n_0\
    );
\snake_2_size[5]_i_1106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[21][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_1_y_reg[21][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_2_size[5]_i_1106_n_0\
    );
\snake_2_size[5]_i_1107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[56][6]_0\(1),
      I2 => \^snake_1_x_reg[56][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(4),
      I4 => \^snake_1_y_reg[56][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_y_reg[0][1]_rep_1\
    );
\snake_2_size[5]_i_1108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[56][6]_0\(4),
      I2 => \^snake_1_x_reg[56][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_1_y_reg[56][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_y_reg[0][4]_rep_1\
    );
\snake_2_size[5]_i_1109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[19][6]_0\(3),
      I2 => \^snake_2_x_reg[19][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_1109_n_0\
    );
\snake_2_size[5]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_352_n_0\,
      I1 => \snake_2_size[5]_i_353_n_0\,
      I2 => \^snake_1_x_reg[32][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      I4 => \^snake_1_x_reg[32][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_111_n_0\
    );
\snake_2_size[5]_i_1110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[19][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[19][6]_0\(0),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      I4 => \^snake_2_y_reg[19][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1110_n_0\
    );
\snake_2_size[5]_i_1111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[5][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[5][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_1111_n_0\
    );
\snake_2_size[5]_i_1112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I1 => \^snake_2_x_reg[5][7]_0\(0),
      I2 => \^snake_2_x_reg[5][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_2_x_reg[5][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_1112_n_0\
    );
\snake_2_size[5]_i_1113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[5][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[5][7]_0\(4),
      I4 => \^snake_2_y_reg[5][6]_0\(4),
      I5 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_1113_n_0\
    );
\snake_2_size[5]_i_1114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1202_n_0\,
      I1 => \snake_2_size[5]_i_1203_n_0\,
      I2 => \^snake_2_x_reg[5][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \^snake_2_x_reg[5][7]_0\(4),
      O => \snake_2_size[5]_i_1114_n_0\
    );
\snake_2_size[5]_i_1115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_2_x_reg[21][7]_0\(6),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[21][6]_0\(2),
      I4 => \^snake_2_x_reg[21][7]_0\(2),
      I5 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_1115_n_0\
    );
\snake_2_size[5]_i_1116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[21][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_x_reg[21][7]_0\(6),
      O => \snake_2_size[5]_i_1116_n_0\
    );
\snake_2_size[5]_i_1117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[36][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_x_reg[36][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_1117_n_0\
    );
\snake_2_size[5]_i_1118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[36][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(5),
      I3 => \^snake_2_y_reg[36][6]_0\(5),
      I4 => \^snake_2_x_reg[36][7]_0\(6),
      I5 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_1118_n_0\
    );
\snake_2_size[5]_i_1119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[23][7]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[23][6]_0\(2),
      O => \snake_2_size[5]_i_1119_n_0\
    );
\snake_2_size[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[32][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[32][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_1_x_reg[32][7]_0\(6),
      O => \snake_2_size[5]_i_112_n_0\
    );
\snake_2_size[5]_i_1120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F111F1FFFF11F1"
    )
        port map (
      I0 => \snake_2_size[5]_i_51_0\,
      I1 => \snake_2_size[5]_i_452_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[23][7]_0\(5),
      I4 => \^snake_2_y_reg[23][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_1120_n_0\
    );
\snake_2_size[5]_i_1121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_2_x_reg[23][7]_0\(2),
      I2 => \^snake_2_y_reg[23][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_1121_n_0\
    );
\snake_2_size[5]_i_1122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[23][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_2_x_reg[23][7]_0\(1),
      I4 => \snake_2_size[5]_i_1204_n_0\,
      O => \snake_2_size[5]_i_1122_n_0\
    );
\snake_2_size[5]_i_1123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[7][7]_0\(6),
      I2 => \^snake_2_y_reg[7][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_1123_n_0\
    );
\snake_2_size[5]_i_1124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[7][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[7][7]_0\(5),
      I4 => \^snake_2_x_reg[7][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_1124_n_0\
    );
\snake_2_size[5]_i_1125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(1),
      I1 => \^snake_2_x_reg[7][7]_0\(1),
      I2 => \^snake_2_y_reg[7][6]_0\(2),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_1125_n_0\
    );
\snake_2_size[5]_i_1127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_2_y_reg[15][6]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[15][7]_0\(5),
      I4 => \snake_2_size[5]_i_1205_n_0\,
      O => \snake_2_size[5]_i_1127_n_0\
    );
\snake_2_size[5]_i_1128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[15][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[15][7]_0\(7),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_2_y_reg[15][6]_0\(4),
      O => \snake_2_size[5]_i_1128_n_0\
    );
\snake_2_size[5]_i_1129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_1_x_reg[51][7]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[51][6]_0\(3),
      I4 => \snake_2_size[5]_i_1206_n_0\,
      O => \snake_2_size[5]_i_1129_n_0\
    );
\snake_2_size[5]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_1_y_reg[32][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[32][7]_0\(3),
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \^snake_1_y_reg[32][6]_0\(1),
      O => \snake_2_size[5]_i_113_n_0\
    );
\snake_2_size[5]_i_1130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDFDFFFFDDFD"
    )
        port map (
      I0 => \snake_1_size[5]_i_607_0\,
      I1 => \snake_2_size[5]_i_938_0\,
      I2 => \^snake_1_x_reg[51][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_y_reg[51][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1130_n_0\
    );
\snake_2_size[5]_i_1131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1208_n_0\,
      I1 => \snake_2_size[5]_i_1209_n_0\,
      I2 => \^snake_2_y_reg[47][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I4 => \^snake_2_y_reg[47][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_1131_n_0\
    );
\snake_2_size[5]_i_1132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_1210_n_0\,
      I1 => \snake_2_size[5]_i_1211_n_0\,
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[47][6]_0\(4),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_2_y_reg[47][6]_0\(5),
      O => \snake_2_size[5]_i_1132_n_0\
    );
\snake_2_size[5]_i_1133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[47][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_y_reg[47][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_x_reg[47][7]_0\(4),
      I5 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_1133_n_0\
    );
\snake_2_size[5]_i_1134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[47][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_2_x_reg[47][7]_0\(1),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \^snake_2_x_reg[47][7]_0\(0),
      O => \snake_2_size[5]_i_1134_n_0\
    );
\snake_2_size[5]_i_1135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_943_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_x_reg[47][7]_0\(6),
      I3 => \^snake_2_y_reg[47][6]_0\(2),
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \snake_2_size[5]_i_1213_n_0\,
      O => \snake_2_size[5]_i_1135_n_0\
    );
\snake_2_size[5]_i_1136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I1 => \^snake_1_x_reg[47][7]_0\(0),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[47][6]_0\(4),
      O => \snake_2_size[5]_i_1136_n_0\
    );
\snake_2_size[5]_i_1137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(1),
      I1 => \^snake_1_x_reg[55][7]_0\(1),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_1_y_reg[55][6]_0\(1),
      I4 => \^snake_1_y_reg[55][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_1137_n_0\
    );
\snake_2_size[5]_i_1138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_2_y_reg[39][6]_0\(1),
      I2 => \^snake_2_x_reg[39][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_2_y_reg[39][6]_0\(5),
      O => \snake_2_size[5]_i_1138_n_0\
    );
\snake_2_size[5]_i_1139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[39][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[39][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1139_n_0\
    );
\snake_2_size[5]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep_0\,
      I1 => \^snake_1_x_reg[32][7]_0\(0),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[32][6]_0\(2),
      I4 => \snake_2_size[5]_i_354_n_0\,
      O => \snake_2_size[5]_i_114_n_0\
    );
\snake_2_size[5]_i_1140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_2_x_reg[39][7]_0\(3),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[39][7]_0\(1),
      O => \snake_2_size[5]_i_1140_n_0\
    );
\snake_2_size[5]_i_1141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[39][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[39][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \^snake_2_y_reg[39][6]_0\(3),
      O => \snake_2_size[5]_i_1141_n_0\
    );
\snake_2_size[5]_i_1143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[54][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_1_y_reg[54][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_1143_n_0\
    );
\snake_2_size[5]_i_1144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(4),
      I1 => \^snake_2_y_reg[53][6]_0\(4),
      I2 => \^snake_2_x_reg[53][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_1144_n_0\
    );
\snake_2_size[5]_i_1145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[41][6]_0\(4),
      I2 => \^snake_1_x_reg[41][7]_0\(2),
      I3 => \^snake_2_x_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_1145_n_0\
    );
\snake_2_size[5]_i_1146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[41][6]_0\(4),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[41][6]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_1_x_reg[41][7]_0\(6),
      O => \snake_2_size[5]_i_1146_n_0\
    );
\snake_2_size[5]_i_1147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[29][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_1_x_reg[29][7]_0\(4),
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[29][6]_0\(4),
      O => \snake_2_size[5]_i_1147_n_0\
    );
\snake_2_size[5]_i_1148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[29][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_1_x_reg[29][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_1148_n_0\
    );
\snake_2_size[5]_i_1149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[29][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[29][6]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(2),
      I5 => \^snake_1_x_reg[29][7]_0\(2),
      O => \snake_2_size[5]_i_1149_n_0\
    );
\snake_2_size[5]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000000"
    )
        port map (
      I0 => \snake_2_size[5]_i_355_n_0\,
      I1 => \snake_2_size[5]_i_356_n_0\,
      I2 => \snake_2_size[5]_i_357_n_0\,
      I3 => \snake_2_size[5]_i_46_0\,
      I4 => \snake_2_size[5]_i_452_0\(2),
      I5 => \snake_1_size[5]_i_943_0\,
      O => \snake_2_size[5]_i_115_n_0\
    );
\snake_2_size[5]_i_1150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[30][6]_0\(1),
      I2 => \^snake_1_y_reg[30][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_1150_n_0\
    );
\snake_2_size[5]_i_1151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[36][6]_0\(1),
      I2 => \^snake_2_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[36][6]_0\(3),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \^snake_1_x_reg[36][7]_0\(4),
      O => \snake_2_size[5]_i_1151_n_0\
    );
\snake_2_size[5]_i_1152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[36][6]_0\(1),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[36][6]_0\(4),
      O => \snake_2_size[5]_i_1152_n_0\
    );
\snake_2_size[5]_i_1153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[36][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_x_reg[36][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_1153_n_0\
    );
\snake_2_size[5]_i_1154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[57][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[57][6]_0\(5),
      I4 => \^snake_1_x_reg[57][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_1154_n_0\
    );
\snake_2_size[5]_i_1155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[57][6]_0\(1),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[57][6]_0\(2),
      O => \snake_2_size[5]_i_1155_n_0\
    );
\snake_2_size[5]_i_1156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[57][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[57][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_1156_n_0\
    );
\snake_2_size[5]_i_1157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1214_n_0\,
      I1 => \^snake_1_x_reg[57][7]_0\(4),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_1_x_reg[57][7]_0\(5),
      I5 => \snake_2_size[5]_i_1215_n_0\,
      O => \snake_2_size[5]_i_1157_n_0\
    );
\snake_2_size[5]_i_1158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[28][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[28][6]_0\(6),
      I4 => \^snake_2_y_reg[0][0]_rep_0\,
      I5 => \^snake_1_y_reg[28][6]_0\(0),
      O => \snake_2_size[5]_i_1158_n_0\
    );
\snake_2_size[5]_i_1159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[28][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[28][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_1159_n_0\
    );
\snake_2_size[5]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_360_n_0\,
      I1 => \snake_2_size[5]_i_361_n_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[33][6]_0\(2),
      I4 => \^snake_1_x_reg[33][7]_0\(1),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_116_n_0\
    );
\snake_2_size[5]_i_1160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[28][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[28][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[28][7]_0\(7),
      O => \snake_2_size[5]_i_1160_n_0\
    );
\snake_2_size[5]_i_1161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[28][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_1_x_reg[28][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[28][7]_0\(3),
      O => \snake_2_size[5]_i_1161_n_0\
    );
\snake_2_size[5]_i_1162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_2_x_reg[18][7]_0\(7),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_2_x_reg[18][7]_0\(6),
      I4 => \snake_2_size[5]_i_1216_n_0\,
      I5 => \snake_2_size[5]_i_1217_n_0\,
      O => \snake_2_x_reg[0][7]_6\
    );
\snake_2_size[5]_i_1163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1218_n_0\,
      I1 => \snake_2_size[5]_i_1219_n_0\,
      I2 => \^snake_2_y_reg[18][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_2_y_reg[18][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_y_reg[18][5]_0\
    );
\snake_2_size[5]_i_1164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[22][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_1_y_reg[22][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_1164_n_0\
    );
\snake_2_size[5]_i_1165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[22][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_1_y_reg[22][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_1165_n_0\
    );
\snake_2_size[5]_i_1166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[22][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[22][7]_0\(1),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_1_x_reg[22][7]_0\(2),
      O => \snake_2_size[5]_i_1166_n_0\
    );
\snake_2_size[5]_i_1167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[22][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[22][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_1_x_reg[22][7]_0\(4),
      O => \snake_2_size[5]_i_1167_n_0\
    );
\snake_2_size[5]_i_1168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_2_x_reg[11][7]_0\(6),
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[11][7]_0\(0),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \^snake_2_x_reg[11][7]_0\(4),
      O => \snake_2_size[5]_i_1168_n_0\
    );
\snake_2_size[5]_i_1169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_2_x_reg[11][7]_0\(6),
      I2 => \^snake_2_y_reg[11][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1169_n_0\
    );
\snake_2_size[5]_i_1170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[11][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[11][6]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[11][7]_0\(5),
      O => \snake_2_size[5]_i_1170_n_0\
    );
\snake_2_size[5]_i_1171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[11][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[11][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_y_reg[11][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_1171_n_0\
    );
\snake_2_size[5]_i_1172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[11][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[11][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_x_reg[11][7]_0\(4),
      I5 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_1172_n_0\
    );
\snake_2_size[5]_i_1173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[11][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[11][7]_0\(3),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[11][7]_0\(1),
      O => \snake_2_size[5]_i_1173_n_0\
    );
\snake_2_size[5]_i_1174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[11][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(5),
      I3 => \^snake_2_y_reg[11][6]_0\(5),
      I4 => \^snake_2_y_reg[0][0]_rep_0\,
      I5 => \^snake_2_y_reg[11][6]_0\(0),
      O => \snake_2_size[5]_i_1174_n_0\
    );
\snake_2_size[5]_i_1175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(1),
      I1 => \^snake_2_x_reg[28][7]_0\(1),
      I2 => \^snake_2_x_reg[28][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_1175_n_0\
    );
\snake_2_size[5]_i_1176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_2_y_reg[41][6]_0\(5),
      I2 => \^snake_2_y_reg[41][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_x_reg[41][7]_0\(7),
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_1176_n_0\
    );
\snake_2_size[5]_i_1177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[41][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[41][6]_0\(0),
      O => \snake_2_size[5]_i_1177_n_0\
    );
\snake_2_size[5]_i_1178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[41][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[41][6]_0\(4),
      I4 => \^snake_2_y_reg[41][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_1178_n_0\
    );
\snake_2_size[5]_i_1179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1220_n_0\,
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_y_reg[41][6]_0\(5),
      I3 => \^snake_2_x_reg[41][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \snake_2_size[5]_i_1221_n_0\,
      O => \snake_2_size[5]_i_1179_n_0\
    );
\snake_2_size[5]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[33][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_x_reg[33][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      I4 => \^snake_1_y_reg[33][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_118_n_0\
    );
\snake_2_size[5]_i_1180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[6][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[6][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[6][7]_0\(4),
      O => \snake_2_size[5]_i_1180_n_0\
    );
\snake_2_size[5]_i_1181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[6][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[6][7]_0\(6),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_1181_n_0\
    );
\snake_2_size[5]_i_1182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][1]_rep_0\,
      I1 => \^snake_2_x_reg[6][7]_0\(1),
      I2 => \^snake_2_y_reg[6][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      I5 => \^snake_2_y_reg[6][6]_0\(2),
      O => \snake_2_size[5]_i_1182_n_0\
    );
\snake_2_size[5]_i_1183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_2_x_reg[17][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[17][7]_0\(4),
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      I5 => \^snake_2_y_reg[17][6]_0\(2),
      O => \snake_2_size[5]_i_1183_n_0\
    );
\snake_2_size[5]_i_1184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[17][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[17][6]_0\(6),
      I4 => \^snake_2_x_reg[17][7]_0\(7),
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_1184_n_0\
    );
\snake_2_size[5]_i_1185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_x_reg[17][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[17][7]_0\(4),
      I4 => \^snake_2_y_reg[17][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_1185_n_0\
    );
\snake_2_size[5]_i_1186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[17][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_x_reg[17][7]_0\(6),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \^snake_2_x_reg[17][7]_0\(0),
      O => \snake_2_size[5]_i_1186_n_0\
    );
\snake_2_size[5]_i_1187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1222_n_0\,
      I1 => \snake_2_size[5]_i_1223_n_0\,
      I2 => \^snake_2_x_reg[17][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      I4 => \^snake_2_x_reg[17][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_1187_n_0\
    );
\snake_2_size[5]_i_1188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_2_x_reg[37][7]_0\(2),
      I2 => \^snake_2_y_reg[37][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1188_n_0\
    );
\snake_2_size[5]_i_1189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[37][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[37][7]_0\(5),
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \^snake_2_y_reg[37][6]_0\(2),
      O => \snake_2_size[5]_i_1189_n_0\
    );
\snake_2_size[5]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_1_y_reg[33][6]_0\(5),
      I2 => \^snake_1_x_reg[33][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_1_x_reg[33][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_119_n_0\
    );
\snake_2_size[5]_i_1190\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_2_x_reg[37][7]_0\(2),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_2_y_reg[37][6]_0\(5),
      I4 => \snake_2_size[5]_i_1224_n_0\,
      O => \snake_2_size[5]_i_1190_n_0\
    );
\snake_2_size[5]_i_1191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1225_n_0\,
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[37][6]_0\(1),
      I3 => \^snake_2_x_reg[0][7]_0\(4),
      I4 => \^snake_2_x_reg[37][7]_0\(4),
      I5 => \snake_2_size[5]_i_1226_n_0\,
      O => \snake_2_size[5]_i_1191_n_0\
    );
\snake_2_size[5]_i_1192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_1_x_reg[1][7]_0\(7),
      I2 => \^snake_1_x_reg[1][7]_0\(6),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      I4 => \^snake_1_x_reg[1][7]_0\(2),
      I5 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_1192_n_0\
    );
\snake_2_size[5]_i_1193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[1][6]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[1][7]_0\(7),
      O => \snake_2_size[5]_i_1193_n_0\
    );
\snake_2_size[5]_i_1194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(5),
      I1 => \^snake_2_y_reg[26][6]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[26][7]_0\(5),
      O => \snake_2_size[5]_i_1194_n_0\
    );
\snake_2_size[5]_i_1195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[26][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[26][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_1195_n_0\
    );
\snake_2_size[5]_i_1196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][1]_rep_0\,
      I1 => \^snake_1_x_reg[43][7]_0\(1),
      I2 => \^snake_1_y_reg[43][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_1196_n_0\
    );
\snake_2_size[5]_i_1197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[43][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_1_x_reg[43][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_1197_n_0\
    );
\snake_2_size[5]_i_1198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[43][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_1_x_reg[43][7]_0\(2),
      O => \snake_2_size[5]_i_1198_n_0\
    );
\snake_2_size[5]_i_1199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[43][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[43][6]_0\(3),
      O => \snake_2_size[5]_i_1199_n_0\
    );
\snake_2_size[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_31_n_0\,
      I1 => \snake_2_size[5]_i_32_n_0\,
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_2_x_reg[62][7]_0\(0),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[62][7]_0\(4),
      O => \snake_2_size[5]_i_12_n_0\
    );
\snake_2_size[5]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_362_n_0\,
      I1 => \^snake_1_x_reg[33][7]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_1_y_reg[33][6]_0\(2),
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \snake_2_size[5]_i_363_n_0\,
      O => \snake_2_size[5]_i_120_n_0\
    );
\snake_2_size[5]_i_1200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[42][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[42][7]_0\(4),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \^snake_2_x_reg[42][7]_0\(0),
      O => \snake_2_size[5]_i_1200_n_0\
    );
\snake_2_size[5]_i_1201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[42][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[42][7]_0\(5),
      I4 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I5 => \^snake_2_y_reg[42][6]_0\(1),
      O => \snake_2_size[5]_i_1201_n_0\
    );
\snake_2_size[5]_i_1202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[5][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[5][6]_0\(1),
      I4 => \^snake_2_y_reg[5][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_1202_n_0\
    );
\snake_2_size[5]_i_1203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_2_y_reg[5][6]_0\(5),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[5][6]_0\(2),
      O => \snake_2_size[5]_i_1203_n_0\
    );
\snake_2_size[5]_i_1204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[23][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[23][6]_0\(4),
      O => \snake_2_size[5]_i_1204_n_0\
    );
\snake_2_size[5]_i_1205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[15][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_2_x_reg[15][7]_0\(6),
      O => \snake_2_size[5]_i_1205_n_0\
    );
\snake_2_size[5]_i_1206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[51][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_1_y_reg[51][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_1206_n_0\
    );
\snake_2_size[5]_i_1208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[47][6]_0\(3),
      I2 => \^snake_2_y_reg[47][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_2_x_reg[47][7]_0\(6),
      O => \snake_2_size[5]_i_1208_n_0\
    );
\snake_2_size[5]_i_1209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[47][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[47][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_1209_n_0\
    );
\snake_2_size[5]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[33][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[33][6]_0\(4),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \^snake_1_x_reg[33][7]_0\(4),
      O => \snake_2_size[5]_i_121_n_0\
    );
\snake_2_size[5]_i_1210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_2_x_reg[47][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[47][6]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[47][7]_0\(5),
      O => \snake_2_size[5]_i_1210_n_0\
    );
\snake_2_size[5]_i_1211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[47][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[47][6]_0\(6),
      O => \snake_2_size[5]_i_1211_n_0\
    );
\snake_2_size[5]_i_1213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[47][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[47][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_1213_n_0\
    );
\snake_2_size[5]_i_1214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[57][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[57][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_1214_n_0\
    );
\snake_2_size[5]_i_1215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(5),
      I1 => \^snake_1_x_reg[57][7]_0\(5),
      I2 => \^snake_1_y_reg[57][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      I5 => \^snake_1_y_reg[57][6]_0\(2),
      O => \snake_2_size[5]_i_1215_n_0\
    );
\snake_2_size[5]_i_1216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[18][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[18][7]_0\(1),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[18][7]_0\(2),
      O => \snake_2_size[5]_i_1216_n_0\
    );
\snake_2_size[5]_i_1217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[18][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[18][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[18][7]_0\(4),
      O => \snake_2_size[5]_i_1217_n_0\
    );
\snake_2_size[5]_i_1218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[18][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[18][6]_0\(6),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_2_y_reg[18][6]_0\(0),
      O => \snake_2_size[5]_i_1218_n_0\
    );
\snake_2_size[5]_i_1219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[18][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[18][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1219_n_0\
    );
\snake_2_size[5]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_364_n_0\,
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[33][6]_0\(0),
      I3 => \^snake_2_y_reg[33][6]_0\(1),
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \snake_2_size[5]_i_365_n_0\,
      O => \snake_2_size[5]_i_122_n_0\
    );
\snake_2_size[5]_i_1220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[41][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_y_reg[41][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_1220_n_0\
    );
\snake_2_size[5]_i_1221\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[41][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[41][6]_0\(0),
      I4 => \snake_2_size[5]_i_1227_n_0\,
      O => \snake_2_size[5]_i_1221_n_0\
    );
\snake_2_size[5]_i_1222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[17][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[17][6]_0\(1),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[17][7]_0\(2),
      O => \snake_2_size[5]_i_1222_n_0\
    );
\snake_2_size[5]_i_1223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[17][6]_0\(5),
      I1 => \^snake_2_y_reg[0][6]_0\(5),
      I2 => \^snake_2_y_reg[17][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_1223_n_0\
    );
\snake_2_size[5]_i_1224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[37][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_2_x_reg[37][7]_0\(0),
      O => \snake_2_size[5]_i_1224_n_0\
    );
\snake_2_size[5]_i_1225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(1),
      I1 => \^snake_2_x_reg[37][7]_0\(1),
      I2 => \^snake_2_x_reg[37][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_1225_n_0\
    );
\snake_2_size[5]_i_1226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_2_y_reg[37][6]_0\(6),
      I2 => \^snake_2_y_reg[37][6]_0\(0),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[37][7]_0\(4),
      O => \snake_2_size[5]_i_1226_n_0\
    );
\snake_2_size[5]_i_1227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_2_x_reg[41][7]_0\(6),
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_2_x_reg[41][7]_0\(0),
      O => \snake_2_size[5]_i_1227_n_0\
    );
\snake_2_size[5]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_366_n_0\,
      I1 => \^snake_2_x_reg[33][7]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[33][6]_0\(1),
      I5 => \snake_2_size[5]_i_367_n_0\,
      O => \snake_2_size[5]_i_124_n_0\
    );
\snake_2_size[5]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[33][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[33][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[33][7]_0\(7),
      O => \snake_2_size[5]_i_125_n_0\
    );
\snake_2_size[5]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[33][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[33][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_2_y_reg[33][6]_0\(4),
      O => \snake_2_size[5]_i_126_n_0\
    );
\snake_2_size[5]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[33][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[33][7]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_2_y_reg[33][6]_0\(6),
      O => \snake_2_size[5]_i_127_n_0\
    );
\snake_2_size[5]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000082"
    )
        port map (
      I0 => \snake_1_size[5]_i_77_0\,
      I1 => \^snake_2_y_reg[32][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \snake_2_size[5]_i_369_n_0\,
      I4 => \snake_2_size[5]_i_370_n_0\,
      I5 => \snake_2_size[5]_i_371_n_0\,
      O => \snake_2_size[5]_i_128_n_0\
    );
\snake_2_size[5]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_372_n_0\,
      I1 => \snake_2_size[5]_i_373_n_0\,
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[45][7]_0\(4),
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \^snake_1_y_reg[45][6]_0\(3),
      O => \snake_2_size[5]_i_129_n_0\
    );
\snake_2_size[5]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_374_n_0\,
      I1 => \snake_2_size[5]_i_375_n_0\,
      I2 => \^snake_1_y_reg[45][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[45][6]_0\(4),
      O => \snake_2_size[5]_i_130_n_0\
    );
\snake_2_size[5]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_376_n_0\,
      I1 => \^snake_1_y_reg[45][6]_0\(1),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[45][6]_0\(5),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \snake_2_size[5]_i_377_n_0\,
      O => \snake_2_size[5]_i_131_n_0\
    );
\snake_2_size[5]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \snake_2_size[5]_i_378_n_0\,
      I1 => \snake_2_size[5]_i_379_n_0\,
      I2 => \snake_2_size[5]_i_380_n_0\,
      I3 => \snake_2_size[5]_i_381_n_0\,
      I4 => \snake_2_size[5]_i_49_0\,
      I5 => \snake_2_size[5]_i_383_n_0\,
      O => \snake_2_size[5]_i_133_n_0\
    );
\snake_2_size[5]_i_134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_384_n_0\,
      I1 => \snake_2_size[5]_i_385_n_0\,
      I2 => \snake_2_size[5]_i_386_n_0\,
      I3 => \snake_2_size[5]_i_387_n_0\,
      I4 => \snake_2_size[5]_i_50_0\,
      O => \snake_2_size[5]_i_134_n_0\
    );
\snake_2_size[5]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_388_n_0\,
      I1 => \^snake_2_y_reg[50][6]_0\(1),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[50][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \snake_2_size[5]_i_389_n_0\,
      O => \snake_2_size[5]_i_135_n_0\
    );
\snake_2_size[5]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_390_n_0\,
      I1 => \snake_2_size[5]_i_391_n_0\,
      I2 => \^snake_2_x_reg[50][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[50][6]_0\(1),
      O => \snake_2_size[5]_i_136_n_0\
    );
\snake_2_size[5]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_392_n_0\,
      I1 => \snake_2_size[5]_i_393_n_0\,
      I2 => \^snake_2_x_reg[50][7]_0\(2),
      I3 => \^snake_2_x_reg[0][2]_rep_0\,
      I4 => \^snake_2_y_reg[50][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_137_n_0\
    );
\snake_2_size[5]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_50_1\,
      I1 => \snake_2_size[5]_i_395_n_0\,
      I2 => \snake_2_size[5]_i_396_n_0\,
      I3 => \snake_2_size[5]_i_397_n_0\,
      I4 => \snake_2_size[5]_i_398_n_0\,
      I5 => \snake_2_size[5]_i_399_n_0\,
      O => \snake_2_size[5]_i_139_n_0\
    );
\snake_2_size[5]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_400_n_0\,
      I1 => \snake_2_size[5]_i_401_n_0\,
      I2 => \snake_2_size[5]_i_402_n_0\,
      I3 => \snake_2_size[5]_i_403_n_0\,
      I4 => \snake_2_size[5]_i_404_n_0\,
      I5 => \snake_2_size[5]_i_405_n_0\,
      O => \snake_2_size[5]_i_140_n_0\
    );
\snake_2_size[5]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_406_n_0\,
      I1 => \snake_2_size[5]_i_407_n_0\,
      I2 => \snake_2_size[5]_i_51_1\,
      I3 => \snake_2_size[5]_i_409_n_0\,
      I4 => \snake_2_size[5]_i_410_n_0\,
      I5 => \snake_2_size[5]_i_411_n_0\,
      O => \snake_2_size[5]_i_141_n_0\
    );
\snake_2_size[5]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \snake_2_size[5]_i_412_n_0\,
      I1 => \snake_2_size[5]_i_452_0\(1),
      I2 => \snake_2_size[5]_i_51_0\,
      I3 => \snake_2_size[5]_i_452_0\(4),
      I4 => \snake_2_size[5]_i_413_n_0\,
      I5 => \snake_2_size[5]_i_414_n_0\,
      O => \snake_2_size[5]_i_142_n_0\
    );
\snake_2_size[5]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_415_n_0\,
      I1 => \snake_2_size[5]_i_416_n_0\,
      I2 => \^snake_1_y_reg[18][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_y_reg[18][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_144_n_0\
    );
\snake_2_size[5]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_417_n_0\,
      I1 => \snake_2_size[5]_i_418_n_0\,
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_1_x_reg[18][7]_0\(0),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_1_x_reg[18][7]_0\(4),
      O => \snake_2_size[5]_i_145_n_0\
    );
\snake_2_size[5]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_419_n_0\,
      I1 => \^snake_1_x_reg[13][7]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_1_y_reg[13][6]_0\(1),
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \snake_2_size[5]_i_420_n_0\,
      O => \snake_2_size[5]_i_146_n_0\
    );
\snake_2_size[5]_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I1 => \^snake_1_x_reg[13][7]_0\(0),
      I2 => \snake_1_size[5]_i_47_5\,
      I3 => \snake_2_size[5]_i_421_n_0\,
      I4 => \snake_2_size[5]_i_422_n_0\,
      O => \snake_2_size[5]_i_147_n_0\
    );
\snake_2_size[5]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[26][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[26][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_1_y_reg[26][6]_0\(6),
      O => \snake_2_size[5]_i_148_n_0\
    );
\snake_2_size[5]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_52_0\,
      I1 => \snake_2_size[5]_i_424_n_0\,
      I2 => \^snake_1_y_reg[26][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_1_y_reg[26][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_149_n_0\
    );
\snake_2_size[5]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \snake_2_size[5]_i_425_n_0\,
      I1 => \snake_2_size[5]_i_426_n_0\,
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_1_x_reg[26][7]_0\(0),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_1_x_reg[26][7]_0\(4),
      O => \snake_2_size[5]_i_150_n_0\
    );
\snake_2_size[5]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_427_n_0\,
      I1 => \snake_2_size[5]_i_428_n_0\,
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_2_x_reg[60][7]_0\(6),
      I4 => \^snake_2_y_reg[60][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_151_n_0\
    );
\snake_2_size[5]_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_429_n_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[60][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(4),
      I4 => \^snake_2_x_reg[60][7]_0\(4),
      O => \snake_2_size[5]_i_153_n_0\
    );
\snake_2_size[5]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[60][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_y_reg[60][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[60][7]_0\(5),
      O => \snake_2_size[5]_i_154_n_0\
    );
\snake_2_size[5]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[60][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[60][6]_0\(2),
      I4 => \^snake_2_y_reg[60][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_155_n_0\
    );
\snake_2_size[5]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[60][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[60][7]_0\(3),
      I4 => \^snake_2_y_reg[0][3]_rep_0\,
      I5 => \^snake_2_y_reg[60][6]_0\(3),
      O => \snake_2_size[5]_i_156_n_0\
    );
\snake_2_size[5]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_430_n_0\,
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[46][6]_0\(4),
      I3 => \^snake_1_x_reg[46][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \snake_2_size[5]_i_431_n_0\,
      O => \snake_2_size[5]_i_157_n_0\
    );
\snake_2_size[5]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_432_n_0\,
      I1 => \^snake_1_x_reg[46][7]_0\(0),
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_y_reg[46][6]_0\(3),
      I5 => \snake_2_size[5]_i_433_n_0\,
      O => \snake_2_size[5]_i_158_n_0\
    );
\snake_2_size[5]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_434_n_0\,
      I1 => \^snake_1_x_reg[46][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_y_reg[46][6]_0\(2),
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      I5 => \snake_2_size[5]_i_435_n_0\,
      O => \snake_2_size[5]_i_159_n_0\
    );
\snake_2_size[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_33_n_0\,
      I1 => \snake_2_size[5]_i_6\,
      I2 => \snake_2_size[5]_i_35_n_0\,
      I3 => \snake_2_size[5]_i_36_n_0\,
      I4 => \snake_2_size[5]_i_37_n_0\,
      I5 => \snake_2_size[5]_i_38_n_0\,
      O => \^snake_1_y_reg[62][6]_0\
    );
\snake_2_size[5]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_437_n_0\,
      I1 => \snake_2_size[5]_i_438_n_0\,
      I2 => \^snake_2_x_reg[45][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_2_y_reg[45][6]_0\(5),
      O => \snake_2_size[5]_i_161_n_0\
    );
\snake_2_size[5]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[45][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[45][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[45][7]_0\(2),
      O => \snake_2_size[5]_i_162_n_0\
    );
\snake_2_size[5]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[45][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[45][6]_0\(6),
      I4 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I5 => \^snake_2_y_reg[45][6]_0\(1),
      O => \snake_2_size[5]_i_163_n_0\
    );
\snake_2_size[5]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004004"
    )
        port map (
      I0 => \snake_2_size[5]_i_439_n_0\,
      I1 => \snake_2_size[5]_i_440_n_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[55][6]_0\(4),
      I4 => \snake_1_size[5]_i_47_0\,
      I5 => \snake_2_size[5]_i_441_n_0\,
      O => \snake_2_size[5]_i_164_n_0\
    );
\snake_2_size[5]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_442_n_0\,
      I1 => \^snake_1_y_reg[8][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[8][7]_0\(4),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \snake_2_size[5]_i_443_n_0\,
      O => \snake_2_size[5]_i_165_n_0\
    );
\snake_2_size[5]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_444_n_0\,
      I1 => \^snake_1_x_reg[8][7]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      I4 => \^snake_1_x_reg[8][7]_0\(4),
      I5 => \snake_2_size[5]_i_445_n_0\,
      O => \snake_2_size[5]_i_166_n_0\
    );
\snake_2_size[5]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_446_n_0\,
      I1 => \^snake_1_y_reg[8][6]_0\(3),
      I2 => \^snake_2_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_x_reg[8][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \snake_2_size[5]_i_447_n_0\,
      O => \snake_2_size[5]_i_167_n_0\
    );
\snake_2_size[5]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_448_n_0\,
      I1 => \snake_2_size[5]_i_449_n_0\,
      I2 => \snake_2_size[5]_i_56_1\,
      I3 => \snake_2_size[5]_i_451_n_0\,
      I4 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I5 => \^snake_1_x_reg[37][7]_0\(0),
      O => \snake_2_size[5]_i_169_n_0\
    );
\snake_2_size[5]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_452_n_0\,
      I1 => \snake_2_size[5]_i_453_n_0\,
      I2 => \snake_2_size[5]_i_56_0\,
      I3 => \snake_2_size[5]_i_455_n_0\,
      I4 => \snake_2_size[5]_i_456_n_0\,
      I5 => \snake_2_size[5]_i_457_n_0\,
      O => \snake_2_size[5]_i_170_n_0\
    );
\snake_2_size[5]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_458_n_0\,
      I1 => \snake_1_size[5]_i_67_0\,
      I2 => \snake_2_size[5]_i_460_n_0\,
      I3 => \snake_2_size[5]_i_461_n_0\,
      I4 => \snake_2_size[5]_i_462_n_0\,
      I5 => \snake_2_size[5]_i_463_n_0\,
      O => \snake_2_size[5]_i_171_n_0\
    );
\snake_2_size[5]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_464_n_0\,
      I1 => \snake_2_size[5]_i_465_n_0\,
      I2 => \^snake_2_y_reg[38][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_2_x_reg[38][7]_0\(6),
      I5 => \^snake_2_x_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_173_n_0\
    );
\snake_2_size[5]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \^snake_2_x_reg[38][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_x_reg[38][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \snake_2_size[5]_i_466_n_0\,
      I5 => \snake_2_size[5]_i_467_n_0\,
      O => \snake_2_size[5]_i_174_n_0\
    );
\snake_2_size[5]_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \snake_1_size[5]_i_47_2\,
      I1 => \snake_2_size[5]_i_468_n_0\,
      I2 => \snake_2_size[5]_i_469_n_0\,
      I3 => \snake_2_size[5]_i_470_n_0\,
      I4 => \snake_2_size[5]_i_471_n_0\,
      O => \snake_2_size[5]_i_175_n_0\
    );
\snake_2_size[5]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_472_n_0\,
      I1 => \snake_2_size[5]_i_473_n_0\,
      I2 => \snake_2_size[5]_i_57_0\,
      I3 => \snake_2_size[5]_i_475_n_0\,
      I4 => \snake_2_size[5]_i_476_n_0\,
      I5 => \snake_2_size[5]_i_477_n_0\,
      O => \snake_2_size[5]_i_176_n_0\
    );
\snake_2_size[5]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_478_n_0\,
      I1 => \snake_2_size[5]_i_479_n_0\,
      I2 => \snake_1_size[5]_i_42_0\,
      I3 => \snake_2_size[5]_i_480_n_0\,
      I4 => \snake_2_size[5]_i_481_n_0\,
      I5 => \snake_2_size[5]_i_482_n_0\,
      O => \snake_2_size[5]_i_177_n_0\
    );
\snake_2_size[5]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_483_n_0\,
      I1 => \snake_2_size[5]_i_484_n_0\,
      I2 => \^snake_2_y_reg[16][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_2_y_reg[16][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_178_n_0\
    );
\snake_2_size[5]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[16][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[16][7]_0\(7),
      I4 => \snake_2_size[5]_i_485_n_0\,
      I5 => \snake_2_size[5]_i_486_n_0\,
      O => \snake_2_size[5]_i_179_n_0\
    );
\snake_2_size[5]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_487_n_0\,
      I1 => \snake_2_size[5]_i_488_n_0\,
      I2 => \snake_2_size[5]_i_489_n_0\,
      I3 => \snake_2_size[5]_i_490_n_0\,
      I4 => \snake_2_size[5]_i_491_n_0\,
      I5 => \snake_1_size[5]_i_153_1\,
      O => \snake_2_size[5]_i_180_n_0\
    );
\snake_2_size[5]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABABAAAB"
    )
        port map (
      I0 => \snake_2_size[5]_i_493_n_0\,
      I1 => \snake_2_size[5]_i_494_n_0\,
      I2 => \snake_2_size[5]_i_495_n_0\,
      I3 => \snake_2_size[5]_i_97_0\,
      I4 => \snake_2_size[5]_i_58_0\,
      I5 => \snake_2_size[5]_i_497_n_0\,
      O => \snake_2_size[5]_i_181_n_0\
    );
\snake_2_size[5]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \snake_2_size[5]_i_498_n_0\,
      I1 => \snake_2_size[5]_i_452_0\(0),
      I2 => \snake_2_size[5]_i_452_0\(1),
      I3 => \snake_1_size[5]_i_47_0\,
      I4 => \snake_2_size[5]_i_499_n_0\,
      I5 => \snake_2_size[5]_i_500_n_0\,
      O => \snake_2_size[5]_i_182_n_0\
    );
\snake_2_size[5]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100010"
    )
        port map (
      I0 => \snake_2_size[5]_i_501_n_0\,
      I1 => \snake_2_size[5]_i_502_n_0\,
      I2 => \snake_2_size[5]_i_503_n_0\,
      I3 => \snake_2_size[5]_i_504_n_0\,
      I4 => \snake_2_size[5]_i_99_0\,
      I5 => \snake_1_size[5]_i_251_1\,
      O => \snake_2_size[5]_i_183_n_0\
    );
\snake_2_size[5]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[20][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[20][7]_0\(7),
      I4 => \snake_2_size[5]_i_507_n_0\,
      I5 => \snake_2_size[5]_i_508_n_0\,
      O => \snake_2_size[5]_i_184_n_0\
    );
\snake_2_size[5]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_509_n_0\,
      I1 => \snake_2_size[5]_i_510_n_0\,
      I2 => \^snake_2_y_reg[20][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_2_y_reg[20][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_185_n_0\
    );
\snake_2_size[5]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \snake_2_size[5]_i_511_n_0\,
      I1 => \snake_2_size[5]_i_512_n_0\,
      I2 => \snake_2_size[5]_i_513_n_0\,
      I3 => \snake_2_size[5]_i_514_n_0\,
      I4 => \snake_2_size[5]_i_515_n_0\,
      I5 => \snake_2_size[5]_i_516_n_0\,
      O => \snake_2_size[5]_i_186_n_0\
    );
\snake_2_size[5]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[56][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[56][6]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[56][7]_0\(4),
      O => \snake_2_size[5]_i_187_n_0\
    );
\snake_2_size[5]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[56][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[56][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I4 => \^snake_2_x_reg[0][6]_rep_1\,
      I5 => \^snake_2_x_reg[56][7]_0\(6),
      O => \snake_2_size[5]_i_188_n_0\
    );
\snake_2_size[5]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][2]_rep_0\,
      I1 => \^snake_2_y_reg[56][6]_0\(2),
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_2_x_reg[56][7]_0\(0),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[56][7]_0\(7),
      O => \snake_2_size[5]_i_189_n_0\
    );
\snake_2_size[5]_i_190\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_517_n_0\,
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[56][6]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(1),
      I4 => \^snake_2_x_reg[56][7]_0\(1),
      O => \snake_2_size[5]_i_190_n_0\
    );
\snake_2_size[5]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_520_n_0\,
      I1 => \snake_2_size[5]_i_521_n_0\,
      I2 => \snake_2_size[5]_i_60_0\,
      I3 => \snake_2_size[5]_i_523_n_0\,
      I4 => \snake_2_size[5]_i_524_n_0\,
      I5 => \snake_2_size[5]_i_525_n_0\,
      O => \snake_2_size[5]_i_192_n_0\
    );
\snake_2_size[5]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[1][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_2_x_reg[1][7]_0\(0),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[1][7]_0\(7),
      O => \snake_2_size[5]_i_193_n_0\
    );
\snake_2_size[5]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[1][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[1][6]_0\(1),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_2_y_reg[1][6]_0\(0),
      O => \snake_2_size[5]_i_194_n_0\
    );
\snake_2_size[5]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[1][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[1][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_y_reg[1][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_195_n_0\
    );
\snake_2_size[5]_i_196\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][2]_rep_0\,
      I1 => \^snake_2_x_reg[1][7]_0\(2),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_2_x_reg[1][7]_0\(6),
      I4 => \snake_2_size[5]_i_526_n_0\,
      O => \snake_2_size[5]_i_196_n_0\
    );
\snake_2_size[5]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_530_n_0\,
      I1 => \snake_1_size[5]_i_274_0\,
      I2 => \snake_2_size[5]_i_532_n_0\,
      I3 => \snake_2_size[5]_i_533_n_0\,
      I4 => \snake_2_size[5]_i_534_n_0\,
      I5 => \snake_2_size[5]_i_535_n_0\,
      O => \snake_2_size[5]_i_198_n_0\
    );
\snake_2_size[5]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \snake_2_size[5]_i_62_1\,
      I1 => \^snake_1_y_reg[61][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[61][6]_0\(5),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \snake_2_size[5]_i_537_n_0\,
      O => \snake_2_size[5]_i_199_n_0\
    );
\snake_2_size[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \snake_2_size[5]_i_39_n_0\,
      I1 => \snake_2_size[5]_i_40_n_0\,
      I2 => \snake_2_size[5]_i_41_n_0\,
      I3 => \snake_2_size[5]_i_42_n_0\,
      I4 => \snake_2_size[5]_i_43_n_0\,
      I5 => \snake_2_size[5]_i_44_n_0\,
      O => \snake_2_size[5]_i_20_n_0\
    );
\snake_2_size[5]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[61][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_1_x_reg[61][7]_0\(6),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      I4 => \snake_2_size[5]_i_538_n_0\,
      I5 => \snake_2_size[5]_i_539_n_0\,
      O => \snake_2_size[5]_i_200_n_0\
    );
\snake_2_size[5]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[61][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[61][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[61][7]_0\(7),
      O => \snake_2_size[5]_i_201_n_0\
    );
\snake_2_size[5]_i_202\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_540_n_0\,
      I1 => \snake_2_size[5]_i_541_n_0\,
      I2 => \snake_2_size[5]_i_542_n_0\,
      I3 => \snake_2_size[5]_i_543_n_0\,
      I4 => \snake_1_size[5]_i_76_0\,
      O => \snake_2_size[5]_i_202_n_0\
    );
\snake_2_size[5]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_545_n_0\,
      I1 => \snake_1_size[5]_i_30_0\,
      I2 => \snake_2_size[5]_i_546_n_0\,
      I3 => \snake_2_size[5]_i_547_n_0\,
      I4 => \snake_2_size[5]_i_548_n_0\,
      I5 => \snake_2_size[5]_i_549_n_0\,
      O => \snake_2_size[5]_i_203_n_0\
    );
\snake_2_size[5]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_550_n_0\,
      I1 => \snake_2_size[5]_i_551_n_0\,
      I2 => \snake_2_size[5]_i_62_0\,
      I3 => \snake_2_size[5]_i_553_n_0\,
      I4 => \snake_2_size[5]_i_554_n_0\,
      I5 => \snake_2_size[5]_i_555_n_0\,
      O => \snake_2_size[5]_i_204_n_0\
    );
\snake_2_size[5]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[14][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[14][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_2_y_reg[14][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_205_n_0\
    );
\snake_2_size[5]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[14][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[14][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      I4 => \^snake_2_x_reg[14][7]_0\(2),
      I5 => \^snake_2_x_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_206_n_0\
    );
\snake_2_size[5]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_556_n_0\,
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[14][6]_0\(1),
      I3 => \^snake_2_x_reg[14][7]_0\(0),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \snake_2_size[5]_i_557_n_0\,
      O => \snake_2_size[5]_i_207_n_0\
    );
\snake_2_size[5]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[14][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[14][6]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[14][7]_0\(5),
      O => \snake_2_size[5]_i_208_n_0\
    );
\snake_2_size[5]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_558_n_0\,
      I1 => \^snake_2_x_reg[14][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_y_reg[14][6]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \snake_2_size[5]_i_559_n_0\,
      O => \snake_2_size[5]_i_209_n_0\
    );
\snake_2_size[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_45_n_0\,
      I1 => \snake_2_size[5]_i_46_n_0\,
      I2 => \snake_2_size[5]_i_47_n_0\,
      I3 => \snake_2_size[5]_i_48_n_0\,
      I4 => \snake_2_size[5]_i_49_n_0\,
      I5 => \snake_2_size[5]_i_50_n_0\,
      O => \snake_2_size[5]_i_21_n_0\
    );
\snake_2_size[5]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_560_n_0\,
      I1 => \snake_2_size[5]_i_561_n_0\,
      I2 => \^snake_2_y_reg[57][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[57][7]_0\(3),
      O => \snake_2_size[5]_i_211_n_0\
    );
\snake_2_size[5]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[57][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[57][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      I4 => \snake_2_size[5]_i_562_n_0\,
      I5 => \snake_2_size[5]_i_563_n_0\,
      O => \snake_2_size[5]_i_212_n_0\
    );
\snake_2_size[5]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[57][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[57][6]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[57][7]_0\(7),
      O => \snake_2_size[5]_i_213_n_0\
    );
\snake_2_size[5]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[16][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[16][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_1_y_reg[16][6]_0\(6),
      O => \snake_2_size[5]_i_214_n_0\
    );
\snake_2_size[5]_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[16][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[16][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_215_n_0\
    );
\snake_2_size[5]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[16][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[16][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[16][7]_0\(7),
      O => \snake_2_size[5]_i_216_n_0\
    );
\snake_2_size[5]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[16][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[16][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(2),
      I5 => \^snake_1_x_reg[16][7]_0\(2),
      O => \snake_2_size[5]_i_217_n_0\
    );
\snake_2_size[5]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_564_n_0\,
      I1 => \snake_2_size[5]_i_565_n_0\,
      I2 => \^snake_1_y_reg[19][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_1_x_reg[19][7]_0\(6),
      O => \snake_2_size[5]_i_218_n_0\
    );
\snake_2_size[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_51_n_0\,
      I1 => \snake_2_size[5]_i_52_n_0\,
      I2 => \snake_2_size[5]_i_53_n_0\,
      I3 => \snake_2_size[5]_i_54_n_0\,
      I4 => \snake_2_size[5]_i_55_n_0\,
      I5 => \snake_2_size[5]_i_56_n_0\,
      O => \snake_2_size[5]_i_22_n_0\
    );
\snake_2_size[5]_i_220\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_566_n_0\,
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_y_reg[19][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_1_y_reg[19][6]_0\(2),
      O => \snake_2_size[5]_i_220_n_0\
    );
\snake_2_size[5]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][2]_rep_0\,
      I1 => \^snake_1_x_reg[19][7]_0\(2),
      I2 => \^snake_1_y_reg[19][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_1_x_reg[19][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_221_n_0\
    );
\snake_2_size[5]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[19][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[19][6]_0\(0),
      I4 => \^snake_1_y_reg[19][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_222_n_0\
    );
\snake_2_size[5]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[19][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[19][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[19][7]_0\(3),
      O => \snake_2_size[5]_i_223_n_0\
    );
\snake_2_size[5]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_2_y_reg[22][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[22][6]_0\(0),
      I4 => \snake_2_size[5]_i_567_n_0\,
      I5 => \snake_2_size[5]_i_568_n_0\,
      O => \snake_2_size[5]_i_224_n_0\
    );
\snake_2_size[5]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_2_x_reg[22][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_x_reg[22][7]_0\(6),
      I4 => \snake_2_size[5]_i_569_n_0\,
      I5 => \snake_2_size[5]_i_570_n_0\,
      O => \snake_2_size[5]_i_225_n_0\
    );
\snake_2_size[5]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_573_n_0\,
      I1 => \snake_2_size[5]_i_574_n_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[29][7]_0\(3),
      I4 => \^snake_2_y_reg[29][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_227_n_0\
    );
\snake_2_size[5]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_575_n_0\,
      I1 => \^snake_2_y_reg[29][6]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(5),
      I3 => \^snake_2_x_reg[29][7]_0\(7),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \snake_2_size[5]_i_576_n_0\,
      O => \snake_2_size[5]_i_229_n_0\
    );
\snake_2_size[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_57_n_0\,
      I1 => \snake_2_size[5]_i_58_n_0\,
      I2 => \snake_2_size[5]_i_59_n_0\,
      I3 => \snake_2_size[5]_i_60_n_0\,
      I4 => \snake_2_size[5]_i_61_n_0\,
      I5 => \snake_2_size[5]_i_62_n_0\,
      O => \snake_2_size[5]_i_23_n_0\
    );
\snake_2_size[5]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[29][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[29][6]_0\(6),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[29][7]_0\(1),
      O => \snake_2_size[5]_i_230_n_0\
    );
\snake_2_size[5]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_1_x_reg[12][7]_0\(6),
      I2 => \^snake_1_y_reg[12][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_1_x_reg[12][7]_0\(1),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_231_n_0\
    );
\snake_2_size[5]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[12][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_1_x_reg[12][7]_0\(2),
      O => \snake_2_size[5]_i_232_n_0\
    );
\snake_2_size[5]_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_1_x_reg[12][7]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[12][6]_0\(4),
      O => \snake_2_size[5]_i_233_n_0\
    );
\snake_2_size[5]_i_234\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[12][7]_0\(0),
      I1 => \^snake_2_x_reg[0][7]_0\(0),
      I2 => \^snake_2_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[12][6]_0\(3),
      I4 => \snake_2_size[5]_i_577_n_0\,
      O => \snake_2_size[5]_i_234_n_0\
    );
\snake_2_size[5]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[12][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[12][7]_0\(5),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \^snake_1_x_reg[12][7]_0\(4),
      O => \snake_2_size[5]_i_235_n_0\
    );
\snake_2_size[5]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[12][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[12][6]_0\(6),
      I4 => \^snake_1_y_reg[12][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_236_n_0\
    );
\snake_2_size[5]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I1 => \^snake_2_x_reg[46][7]_0\(0),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[46][6]_0\(0),
      I4 => \^snake_2_y_reg[46][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_237_n_0\
    );
\snake_2_size[5]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[46][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_y_reg[46][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_0\(6),
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \^snake_2_y_reg[46][6]_0\(3),
      O => \snake_2_size[5]_i_238_n_0\
    );
\snake_2_size[5]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_x_reg[46][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[46][6]_0\(0),
      I4 => \^snake_2_x_reg[46][7]_0\(7),
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_239_n_0\
    );
\snake_2_size[5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => \^snake_2_y_reg[0][2]_rep_0\,
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_24_n_0\
    );
\snake_2_size[5]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[46][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[46][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_2_x_reg[46][7]_0\(1),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_240_n_0\
    );
\snake_2_size[5]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_578_n_0\,
      I1 => \^snake_2_y_reg[46][6]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_2_x_reg[46][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \snake_2_size[5]_i_579_n_0\,
      O => \snake_2_size[5]_i_241_n_0\
    );
\snake_2_size[5]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[30][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[30][7]_0\(7),
      I4 => \^snake_2_y_reg[30][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_243_n_0\
    );
\snake_2_size[5]_i_244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[30][6]_0\(5),
      I1 => \^snake_2_y_reg[0][6]_0\(5),
      I2 => \^snake_2_y_reg[30][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_244_n_0\
    );
\snake_2_size[5]_i_245\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[30][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_x_reg[30][7]_0\(6),
      O => \snake_2_size[5]_i_245_n_0\
    );
\snake_2_size[5]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[30][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[30][7]_0\(3),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[30][7]_0\(2),
      O => \snake_2_size[5]_i_246_n_0\
    );
\snake_2_size[5]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[30][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_0\(6),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[30][6]_0\(1),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_2_y_reg[30][6]_0\(4),
      O => \snake_2_size[5]_i_247_n_0\
    );
\snake_2_size[5]_i_248\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[30][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[30][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \snake_2_size[5]_i_580_n_0\,
      O => \snake_2_size[5]_i_248_n_0\
    );
\snake_2_size[5]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000011"
    )
        port map (
      I0 => \snake_2_size[5]_i_63_n_0\,
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \snake_2_size[5]_i_64_n_0\,
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_25_n_0\
    );
\snake_2_size[5]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_583_n_0\,
      I1 => \snake_2_size[5]_i_584_n_0\,
      I2 => \^snake_1_x_reg[34][7]_0\(2),
      I3 => \^snake_2_x_reg[0][2]_rep_0\,
      I4 => \^snake_1_x_reg[34][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_251_n_0\
    );
\snake_2_size[5]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[34][6]_0\(4),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[34][6]_0\(3),
      I4 => \^snake_1_y_reg[34][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_252_n_0\
    );
\snake_2_size[5]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_2_x_reg[0][1]_rep_0\,
      I1 => \^snake_1_x_reg[34][7]_0\(1),
      I2 => \^snake_1_y_reg[34][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[0][6]_0\(5),
      I5 => \^snake_1_y_reg[34][6]_0\(5),
      O => \snake_2_size[5]_i_253_n_0\
    );
\snake_2_size[5]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_585_n_0\,
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[34][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_1_y_reg[34][6]_0\(5),
      I5 => \snake_2_size[5]_i_586_n_0\,
      O => \snake_2_size[5]_i_254_n_0\
    );
\snake_2_size[5]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_2_y_reg[2][6]_0\(3),
      I2 => \^snake_2_x_reg[2][7]_0\(6),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[2][7]_0\(3),
      O => \snake_2_size[5]_i_255_n_0\
    );
\snake_2_size[5]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[2][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_y_reg[2][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_2_x_reg[2][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_256_n_0\
    );
\snake_2_size[5]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_587_n_0\,
      I1 => \^snake_2_y_reg[2][6]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[2][6]_0\(5),
      I4 => \^snake_2_y_reg[0][6]_0\(5),
      I5 => \snake_2_size[5]_i_588_n_0\,
      O => \snake_2_size[5]_i_257_n_0\
    );
\snake_2_size[5]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_589_n_0\,
      I1 => \snake_2_size[5]_i_590_n_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[2][6]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(5),
      I5 => \^snake_2_y_reg[2][6]_0\(5),
      O => \snake_2_size[5]_i_258_n_0\
    );
\snake_2_size[5]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[2][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[2][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[2][7]_0\(7),
      O => \snake_2_size[5]_i_259_n_0\
    );
\snake_2_size[5]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEEE"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_26_n_0\
    );
\snake_2_size[5]_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[24][7]_0\(6),
      I2 => \^snake_2_y_reg[24][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_260_n_0\
    );
\snake_2_size[5]_i_261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[24][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[24][6]_0\(1),
      O => \snake_2_size[5]_i_261_n_0\
    );
\snake_2_size[5]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_2_x_reg[0][2]_rep_0\,
      I1 => \^snake_2_x_reg[24][7]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[24][7]_0\(4),
      I4 => \^snake_2_y_reg[24][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_262_n_0\
    );
\snake_2_size[5]_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[24][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_2_x_reg[24][7]_0\(2),
      O => \snake_2_size[5]_i_263_n_0\
    );
\snake_2_size[5]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[24][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[24][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[24][7]_0\(7),
      O => \snake_2_size[5]_i_264_n_0\
    );
\snake_2_size[5]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[24][6]_0\(4),
      I2 => \^snake_2_y_reg[24][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_2_y_reg[24][6]_0\(5),
      I5 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_2_size[5]_i_265_n_0\
    );
\snake_2_size[5]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \snake_2_size[5]_i_591_n_0\,
      I1 => \snake_2_size[5]_i_592_n_0\,
      I2 => \snake_2_size[5]_i_593_n_0\,
      I3 => \snake_2_size[5]_i_594_n_0\,
      I4 => \snake_2_size[5]_i_595_n_0\,
      I5 => \snake_2_size[5]_i_596_n_0\,
      O => \snake_2_size[5]_i_266_n_0\
    );
\snake_2_size[5]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_597_n_0\,
      I1 => \^snake_2_y_reg[12][6]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(5),
      I3 => \^snake_2_x_reg[12][7]_0\(7),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \snake_2_size[5]_i_598_n_0\,
      O => \snake_2_size[5]_i_268_n_0\
    );
\snake_2_size[5]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[12][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[12][6]_0\(0),
      I4 => \^snake_2_x_reg[12][7]_0\(6),
      I5 => \^snake_2_x_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_269_n_0\
    );
\snake_2_size[5]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01115555"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_27_n_0\
    );
\snake_2_size[5]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_2_y_reg[12][6]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[12][6]_0\(6),
      I4 => \^snake_2_x_reg[12][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_270_n_0\
    );
\snake_2_size[5]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_599_n_0\,
      I1 => \snake_2_size[5]_i_600_n_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[12][6]_0\(0),
      I4 => \^snake_2_y_reg[12][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_271_n_0\
    );
\snake_2_size[5]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_601_n_0\,
      I1 => \^snake_1_y_reg[58][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[58][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \snake_2_size[5]_i_602_n_0\,
      O => \snake_2_size[5]_i_273_n_0\
    );
\snake_2_size[5]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[58][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[58][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_1_x_reg[58][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_274_n_0\
    );
\snake_2_size[5]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_1_x_reg[58][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[58][7]_0\(3),
      I4 => \^snake_1_y_reg[58][6]_0\(1),
      I5 => \^snake_2_y_reg[0][6]_0\(1),
      O => \snake_2_size[5]_i_275_n_0\
    );
\snake_2_size[5]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_603_n_0\,
      I1 => \snake_2_size[5]_i_604_n_0\,
      I2 => \^snake_1_y_reg[58][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[58][6]_0\(4),
      O => \snake_2_size[5]_i_276_n_0\
    );
\snake_2_size[5]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \snake_2_size[5]_i_605_n_0\,
      I1 => \snake_2_size[5]_i_606_n_0\,
      I2 => \snake_2_size[5]_i_607_n_0\,
      I3 => \snake_2_size[5]_i_608_n_0\,
      I4 => \snake_2_size[5]_i_609_n_0\,
      I5 => \snake_2_size[5]_i_610_n_0\,
      O => \snake_2_size[5]_i_277_n_0\
    );
\snake_2_size[5]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_611_n_0\,
      I1 => \^snake_1_y_reg[31][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[31][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \snake_2_size[5]_i_612_n_0\,
      O => \snake_2_size[5]_i_278_n_0\
    );
\snake_2_size[5]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_613_n_0\,
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_1_x_reg[31][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(1),
      I4 => \^snake_1_x_reg[31][7]_0\(1),
      I5 => \snake_2_size[5]_i_614_n_0\,
      O => \snake_2_size[5]_i_279_n_0\
    );
\snake_2_size[5]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \snake_2_size[5]_i_65_n_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_28_n_0\
    );
\snake_2_size[5]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_615_n_0\,
      I1 => \snake_2_size[5]_i_616_n_0\,
      I2 => \^snake_1_y_reg[31][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_1_y_reg[31][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_280_n_0\
    );
\snake_2_size[5]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_617_n_0\,
      I1 => \snake_2_size[5]_i_618_n_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[31][6]_0\(0),
      I4 => \^snake_1_y_reg[31][6]_0\(4),
      I5 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_281_n_0\
    );
\snake_2_size[5]_i_282\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_619_n_0\,
      I1 => \snake_2_size[5]_i_620_n_0\,
      I2 => \snake_2_size[5]_i_621_n_0\,
      I3 => \snake_2_size[5]_i_622_n_0\,
      I4 => \snake_2_size[5]_i_623_n_0\,
      O => \snake_2_size[5]_i_282_n_0\
    );
\snake_2_size[5]_i_283\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[39][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_x_reg[39][7]_0\(1),
      I3 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_283_n_0\
    );
\snake_2_size[5]_i_284\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[39][6]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[39][6]_0\(3),
      I4 => \snake_2_size[5]_i_624_n_0\,
      O => \snake_2_size[5]_i_284_n_0\
    );
\snake_2_size[5]_i_285\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[39][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_1_y_reg[39][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_285_n_0\
    );
\snake_2_size[5]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[39][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_1_y_reg[39][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      I4 => \^snake_1_x_reg[39][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_287_n_0\
    );
\snake_2_size[5]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[39][6]_0\(4),
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_1_x_reg[39][7]_0\(0),
      I4 => \^snake_1_y_reg[39][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_288_n_0\
    );
\snake_2_size[5]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[7][6]_0\(6),
      I2 => \^snake_1_y_reg[7][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_1_x_reg[7][7]_0\(2),
      O => \snake_2_size[5]_i_289_n_0\
    );
\snake_2_size[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[62][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[62][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_2_y_reg[62][6]_0\(6),
      O => \snake_2_size[5]_i_29_n_0\
    );
\snake_2_size[5]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(5),
      I1 => \^snake_1_x_reg[7][7]_0\(5),
      I2 => \^snake_1_y_reg[7][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[7][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_290_n_0\
    );
\snake_2_size[5]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_1_y_reg[7][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[7][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_1_x_reg[7][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_291_n_0\
    );
\snake_2_size[5]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_1_x_reg[7][7]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[7][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(1),
      I5 => \^snake_1_x_reg[7][7]_0\(1),
      O => \snake_2_size[5]_i_292_n_0\
    );
\snake_2_size[5]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_97_0\,
      I1 => \^snake_1_x_reg[7][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \snake_2_size[5]_i_625_n_0\,
      I4 => \snake_2_size[5]_i_626_n_0\,
      I5 => \snake_2_size[5]_i_627_n_0\,
      O => \snake_2_size[5]_i_293_n_0\
    );
\snake_2_size[5]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0010"
    )
        port map (
      I0 => \snake_2_size[5]_i_628_n_0\,
      I1 => \snake_2_size[5]_i_629_n_0\,
      I2 => \snake_2_size[5]_i_630_n_0\,
      I3 => \snake_2_size[5]_i_631_n_0\,
      I4 => \snake_2_size[5]_i_632_n_0\,
      I5 => \snake_2_size[5]_i_633_n_0\,
      O => \snake_2_size[5]_i_294_n_0\
    );
\snake_2_size[5]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFFFFFFBAFF"
    )
        port map (
      I0 => \snake_2_size[5]_i_634_n_0\,
      I1 => \^snake_2_x_reg[31][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \snake_2_size[5]_i_452_0\(4),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[31][7]_0\(1),
      O => \snake_2_size[5]_i_295_n_0\
    );
\snake_2_size[5]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_635_n_0\,
      I1 => \snake_2_size[5]_i_636_n_0\,
      I2 => \^snake_2_x_reg[31][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_2_y_reg[31][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_296_n_0\
    );
\snake_2_size[5]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000000002202"
    )
        port map (
      I0 => \snake_2_size[5]_i_637_n_0\,
      I1 => \snake_2_size[5]_i_638_n_0\,
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[31][6]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[31][7]_0\(5),
      O => \snake_2_size[5]_i_297_n_0\
    );
\snake_2_size[5]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_639_n_0\,
      I1 => \snake_2_size[5]_i_640_n_0\,
      I2 => \snake_2_size[5]_i_641_n_0\,
      I3 => \snake_2_size[5]_i_642_n_0\,
      I4 => \snake_2_size[5]_i_643_n_0\,
      I5 => \snake_2_size[5]_i_644_n_0\,
      O => \snake_2_size[5]_i_298_n_0\
    );
\snake_2_size[5]_i_299\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \snake_2_size[5]_i_645_n_0\,
      I1 => \snake_2_size[5]_i_646_n_0\,
      I2 => \snake_2_size[5]_i_647_n_0\,
      I3 => \snake_2_size[5]_i_648_n_0\,
      I4 => \snake_2_size[5]_i_649_n_0\,
      O => \snake_2_size[5]_i_299_n_0\
    );
\snake_2_size[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005551"
    )
        port map (
      I0 => \snake_2_size[5]_i_10_n_0\,
      I1 => \snake_1_size_reg[5]_0\,
      I2 => \snake_2_size[5]_i_11_n_0\,
      I3 => \snake_2_size[5]_i_12_n_0\,
      I4 => \snake_1_size[5]_i_17_n_0\,
      O => \snake_2_size[5]_i_3_n_0\
    );
\snake_2_size[5]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[62][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[62][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_30_n_0\
    );
\snake_2_size[5]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_650_n_0\,
      I1 => \^snake_1_x_reg[53][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[53][7]_0\(0),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \snake_2_size[5]_i_651_n_0\,
      O => \snake_2_size[5]_i_301_n_0\
    );
\snake_2_size[5]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_652_n_0\,
      I1 => \snake_2_size[5]_i_653_n_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[53][6]_1\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(2),
      I5 => \^snake_1_x_reg[53][7]_0\(2),
      O => \snake_2_size[5]_i_302_n_0\
    );
\snake_2_size[5]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(1),
      I1 => \^snake_1_y_reg[53][6]_1\(1),
      I2 => \^snake_1_x_reg[53][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[53][7]_0\(7),
      O => \snake_2_size[5]_i_303_n_0\
    );
\snake_2_size[5]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[53][6]_1\(0),
      I2 => \^snake_1_x_reg[53][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_1_y_reg[53][6]_1\(2),
      I5 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_304_n_0\
    );
\snake_2_size[5]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \snake_2_size[5]_i_654_n_0\,
      I1 => \snake_2_size[5]_i_655_n_0\,
      I2 => \snake_2_size[5]_i_656_n_0\,
      I3 => \snake_2_size[5]_i_657_n_0\,
      I4 => \snake_2_size[5]_i_99_0\,
      I5 => \snake_1_size[5]_i_607_0\,
      O => \snake_2_size[5]_i_305_n_0\
    );
\snake_2_size[5]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[35][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_0\(6),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[35][7]_0\(1),
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \^snake_1_y_reg[35][6]_0\(3),
      O => \snake_2_size[5]_i_307_n_0\
    );
\snake_2_size[5]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[35][6]_0\(1),
      I1 => \^snake_2_y_reg[0][6]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[35][7]_0\(3),
      I4 => \^snake_1_y_reg[35][6]_0\(5),
      I5 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_2_size[5]_i_308_n_0\
    );
\snake_2_size[5]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[35][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[35][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_1_x_reg[35][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_309_n_0\
    );
\snake_2_size[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[62][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_2_x_reg[62][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[62][7]_0\(7),
      O => \snake_2_size[5]_i_31_n_0\
    );
\snake_2_size[5]_i_310\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_660_n_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_x_reg[35][7]_0\(7),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => \^snake_1_y_reg[35][6]_0\(2),
      O => \snake_2_size[5]_i_310_n_0\
    );
\snake_2_size[5]_i_312\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_663_n_0\,
      I1 => \snake_2_size[5]_i_664_n_0\,
      I2 => \snake_2_size[5]_i_665_n_0\,
      I3 => \snake_2_size[5]_i_666_n_0\,
      I4 => \snake_1_size[5]_i_244_0\,
      O => \snake_2_size[5]_i_312_n_0\
    );
\snake_2_size[5]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000400"
    )
        port map (
      I0 => \snake_2_size[5]_i_668_n_0\,
      I1 => \snake_2_size[5]_i_669_n_0\,
      I2 => \snake_2_size[5]_i_670_n_0\,
      I3 => \snake_2_size[5]_i_335_0\,
      I4 => \snake_2_size[5]_i_101_1\,
      I5 => \snake_2_size[5]_i_452_0\(4),
      O => \snake_2_size[5]_i_313_n_0\
    );
\snake_2_size[5]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002002"
    )
        port map (
      I0 => \snake_2_size[5]_i_101_0\,
      I1 => \snake_2_size[5]_i_673_n_0\,
      I2 => \^snake_2_y_reg[54][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \snake_2_size[5]_i_674_n_0\,
      I5 => \snake_2_size[5]_i_675_n_0\,
      O => \snake_2_size[5]_i_314_n_0\
    );
\snake_2_size[5]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_676_n_0\,
      I1 => \snake_2_size[5]_i_677_n_0\,
      I2 => \^snake_2_y_reg[10][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_2_y_reg[10][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_316_n_0\
    );
\snake_2_size[5]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_678_n_0\,
      I1 => \snake_2_size[5]_i_679_n_0\,
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[10][7]_0\(4),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \^snake_2_x_reg[10][7]_0\(0),
      O => \snake_2_size[5]_i_317_n_0\
    );
\snake_2_size[5]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_680_n_0\,
      I1 => \snake_2_size[5]_i_681_n_0\,
      I2 => \snake_2_size[5]_i_682_n_0\,
      I3 => \snake_2_size[5]_i_683_n_0\,
      I4 => \snake_2_size[5]_i_684_n_0\,
      I5 => \snake_2_size[5]_i_102_1\,
      O => \snake_2_size[5]_i_318_n_0\
    );
\snake_2_size[5]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[9][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[9][6]_0\(0),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[9][7]_0\(2),
      O => \snake_2_size[5]_i_319_n_0\
    );
\snake_2_size[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[62][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[62][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[62][7]_0\(3),
      O => \snake_2_size[5]_i_32_n_0\
    );
\snake_2_size[5]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[9][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[9][6]_0\(6),
      I4 => \^snake_2_y_reg[9][6]_0\(4),
      I5 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_320_n_0\
    );
\snake_2_size[5]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I1 => \^snake_2_x_reg[9][7]_0\(0),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[9][7]_0\(3),
      I4 => \^snake_2_y_reg[9][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_321_n_0\
    );
\snake_2_size[5]_i_322\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(5),
      I1 => \^snake_2_x_reg[9][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[9][7]_0\(7),
      I4 => \snake_2_size[5]_i_686_n_0\,
      O => \snake_2_size[5]_i_322_n_0\
    );
\snake_2_size[5]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_2_size[5]_i_102_0\,
      I1 => \snake_2_size[5]_i_687_n_0\,
      I2 => \^snake_2_x_reg[9][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[9][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_323_n_0\
    );
\snake_2_size[5]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_688_n_0\,
      I1 => \^snake_1_y_reg[48][6]_0\(1),
      I2 => \^snake_2_y_reg[0][6]_0\(1),
      I3 => \^snake_1_x_reg[48][7]_0\(0),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \snake_2_size[5]_i_689_n_0\,
      O => \snake_2_size[5]_i_325_n_0\
    );
\snake_2_size[5]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[48][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[48][6]_0\(3),
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      I5 => \^snake_1_y_reg[48][6]_0\(2),
      O => \snake_2_size[5]_i_326_n_0\
    );
\snake_2_size[5]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_1_y_reg[48][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[48][6]_0\(0),
      I4 => \^snake_1_y_reg[48][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_327_n_0\
    );
\snake_2_size[5]_i_328\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_1_x_reg[48][7]_0\(2),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[48][7]_0\(1),
      I4 => \snake_2_size[5]_i_690_n_0\,
      O => \snake_2_size[5]_i_328_n_0\
    );
\snake_2_size[5]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_691_n_0\,
      I1 => \snake_2_size[5]_i_692_n_0\,
      I2 => \snake_1_size[5]_i_74_0\,
      I3 => \snake_2_size[5]_i_693_n_0\,
      I4 => \snake_2_size[5]_i_694_n_0\,
      I5 => \snake_2_size[5]_i_695_n_0\,
      O => \snake_2_size[5]_i_329_n_0\
    );
\snake_2_size[5]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_66_n_0\,
      I1 => \^snake_1_y_reg[62][6]_1\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      I4 => \^snake_1_y_reg[62][6]_1\(4),
      I5 => \snake_2_size[5]_i_67_n_0\,
      O => \snake_2_size[5]_i_33_n_0\
    );
\snake_2_size[5]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_696_n_0\,
      I1 => \snake_2_size[5]_i_697_n_0\,
      I2 => \snake_1_size[5]_i_29_2\,
      I3 => \snake_2_size[5]_i_698_n_0\,
      I4 => \snake_2_size[5]_i_699_n_0\,
      I5 => \snake_2_size[5]_i_700_n_0\,
      O => \snake_2_size[5]_i_330_n_0\
    );
\snake_2_size[5]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_2_size[5]_i_104_0\,
      I1 => \snake_2_size[5]_i_701_n_0\,
      I2 => \snake_2_size[5]_i_702_n_0\,
      I3 => \snake_2_size[5]_i_703_n_0\,
      I4 => \snake_2_size[5]_i_704_n_0\,
      I5 => \snake_2_size[5]_i_705_n_0\,
      O => \snake_2_size[5]_i_331_n_0\
    );
\snake_2_size[5]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_706_n_0\,
      I1 => \snake_2_size[5]_i_707_n_0\,
      I2 => \snake_2_size[5]_i_708_n_0\,
      I3 => \snake_2_size[5]_i_709_n_0\,
      I4 => \snake_2_size[5]_i_710_n_0\,
      I5 => \snake_2_size[5]_i_104_3\,
      O => \snake_2_size[5]_i_332_n_0\
    );
\snake_2_size[5]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_104_4\,
      I1 => \snake_2_size[5]_i_713_n_0\,
      I2 => \snake_2_size[5]_i_714_n_0\,
      I3 => \snake_2_size[5]_i_715_n_0\,
      I4 => \snake_2_size[5]_i_716_n_0\,
      I5 => \snake_2_size[5]_i_104_5\,
      O => \snake_2_size[5]_i_333_n_0\
    );
\snake_2_size[5]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_718_n_0\,
      I1 => \snake_2_size[5]_i_104_1\,
      I2 => \snake_2_size[5]_i_720_n_0\,
      I3 => \snake_2_size[5]_i_721_n_0\,
      I4 => \snake_2_size[5]_i_722_n_0\,
      I5 => \snake_2_size[5]_i_104_2\,
      O => \snake_2_size[5]_i_334_n_0\
    );
\snake_2_size[5]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_724_n_0\,
      I1 => \snake_2_size[5]_i_725_n_0\,
      I2 => \snake_2_size[5]_i_726_n_0\,
      I3 => \snake_2_size[5]_i_727_n_0\,
      I4 => \snake_1_size[5]_i_233_0\,
      I5 => \snake_2_size[5]_i_729_n_0\,
      O => \snake_2_size[5]_i_335_n_0\
    );
\snake_2_size[5]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[4][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[4][6]_0\(2),
      I4 => \^snake_2_y_reg[4][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_336_n_0\
    );
\snake_2_size[5]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_2_y_reg[4][6]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_x_reg[4][7]_0\(6),
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[4][6]_0\(1),
      O => \snake_2_size[5]_i_337_n_0\
    );
\snake_2_size[5]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_2_y_reg[4][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_x_reg[4][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_2_y_reg[4][6]_0\(4),
      O => \snake_2_size[5]_i_338_n_0\
    );
\snake_2_size[5]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[4][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[4][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_2_y_reg[4][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_339_n_0\
    );
\snake_2_size[5]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_730_n_0\,
      I1 => \snake_2_size[5]_i_731_n_0\,
      I2 => \^snake_2_x_reg[4][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_2_y_reg[4][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_340_n_0\
    );
\snake_2_size[5]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_1_x_reg[14][7]_0\(2),
      I2 => \^snake_1_y_reg[14][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_x_reg[14][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_342_n_0\
    );
\snake_2_size[5]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_732_n_0\,
      I1 => \^snake_1_y_reg[14][6]_0\(5),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[14][6]_0\(4),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \snake_2_size[5]_i_733_n_0\,
      O => \snake_2_size[5]_i_343_n_0\
    );
\snake_2_size[5]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[14][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[14][6]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[14][7]_0\(7),
      O => \snake_2_size[5]_i_344_n_0\
    );
\snake_2_size[5]_i_345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[14][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_1_x_reg[14][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_345_n_0\
    );
\snake_2_size[5]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_734_n_0\,
      I1 => \^snake_2_x_reg[13][7]_0\(4),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[13][6]_0\(1),
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \snake_2_size[5]_i_735_n_0\,
      O => \snake_2_size[5]_i_346_n_0\
    );
\snake_2_size[5]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^snake_2_y_reg[13][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[13][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_2_y_reg[13][6]_0\(6),
      O => \snake_2_size[5]_i_347_n_0\
    );
\snake_2_size[5]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[13][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_2_x_reg[13][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[13][7]_0\(3),
      O => \snake_2_size[5]_i_348_n_0\
    );
\snake_2_size[5]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[24][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[24][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_1_y_reg[24][6]_0\(6),
      O => \snake_2_size[5]_i_349_n_0\
    );
\snake_2_size[5]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_68_n_0\,
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_1_x_reg[62][7]_0\(2),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      I4 => \^snake_1_x_reg[62][7]_0\(6),
      O => \snake_2_size[5]_i_35_n_0\
    );
\snake_2_size[5]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_109_0\,
      I1 => \snake_2_size[5]_i_736_n_0\,
      I2 => \^snake_1_y_reg[24][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[24][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_350_n_0\
    );
\snake_2_size[5]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \snake_2_size[5]_i_737_n_0\,
      I1 => \^snake_1_x_reg[24][7]_0\(4),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[24][7]_0\(0),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \snake_2_size[5]_i_738_n_0\,
      O => \snake_2_size[5]_i_351_n_0\
    );
\snake_2_size[5]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[32][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[32][6]_0\(4),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \^snake_1_x_reg[32][7]_0\(4),
      O => \snake_2_size[5]_i_352_n_0\
    );
\snake_2_size[5]_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[32][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_y_reg[32][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_353_n_0\
    );
\snake_2_size[5]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[32][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_y_reg[32][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_1_x_reg[32][7]_0\(6),
      I5 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_354_n_0\
    );
\snake_2_size[5]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_739_n_0\,
      I1 => \snake_2_size[5]_i_740_n_0\,
      I2 => \^snake_2_y_reg[52][6]_0\(2),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => \^snake_2_y_reg[52][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_355_n_0\
    );
\snake_2_size[5]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_741_n_0\,
      I1 => \snake_2_size[5]_i_742_n_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[52][7]_0\(1),
      I4 => \^snake_2_x_reg[0][7]_0\(2),
      I5 => \^snake_2_x_reg[52][7]_0\(2),
      O => \snake_2_size[5]_i_356_n_0\
    );
\snake_2_size[5]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_743_n_0\,
      I1 => \^snake_2_x_reg[52][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_y_reg[52][6]_0\(0),
      I4 => \^snake_2_y_reg[0][0]_rep_0\,
      I5 => \snake_2_size[5]_i_744_n_0\,
      O => \snake_2_size[5]_i_357_n_0\
    );
\snake_2_size[5]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_1_x_reg[62][7]_0\(3),
      I2 => \^snake_1_x_reg[62][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_1_y_reg[62][6]_1\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_36_n_0\
    );
\snake_2_size[5]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[33][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_1_y_reg[33][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_y_reg[33][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_360_n_0\
    );
\snake_2_size[5]_i_361\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[33][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_1_x_reg[33][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_361_n_0\
    );
\snake_2_size[5]_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[33][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[33][7]_0\(1),
      O => \snake_2_size[5]_i_362_n_0\
    );
\snake_2_size[5]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[33][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[33][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_1_x_reg[33][7]_0\(6),
      O => \snake_2_size[5]_i_363_n_0\
    );
\snake_2_size[5]_i_364\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_2_x_reg[33][7]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_x_reg[33][7]_0\(6),
      O => \snake_2_size[5]_i_364_n_0\
    );
\snake_2_size[5]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[33][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[33][6]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_2_y_reg[33][6]_0\(0),
      O => \snake_2_size[5]_i_365_n_0\
    );
\snake_2_size[5]_i_366\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[33][6]_0\(3),
      I2 => \^snake_2_x_reg[33][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_366_n_0\
    );
\snake_2_size[5]_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[33][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[33][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_367_n_0\
    );
\snake_2_size[5]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[32][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[32][6]_0\(2),
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[32][6]_0\(1),
      O => \snake_2_size[5]_i_369_n_0\
    );
\snake_2_size[5]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_1_y_reg[62][6]_1\(1),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[62][6]_1\(2),
      I4 => \^snake_1_x_reg[62][7]_0\(4),
      I5 => \^snake_2_x_reg[0][7]_0\(4),
      O => \snake_2_size[5]_i_37_n_0\
    );
\snake_2_size[5]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[32][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[32][6]_0\(4),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_2_y_reg[32][6]_0\(5),
      O => \snake_2_size[5]_i_370_n_0\
    );
\snake_2_size[5]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_745_n_0\,
      I1 => \^snake_2_x_reg[32][7]_0\(0),
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[32][7]_0\(4),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \snake_2_size[5]_i_746_n_0\,
      O => \snake_2_size[5]_i_371_n_0\
    );
\snake_2_size[5]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep_0\,
      I1 => \^snake_1_x_reg[45][7]_0\(0),
      I2 => \^snake_1_y_reg[45][6]_0\(0),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[45][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_372_n_0\
    );
\snake_2_size[5]_i_373\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[45][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_1_y_reg[45][6]_0\(0),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_373_n_0\
    );
\snake_2_size[5]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[45][6]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_1_x_reg[45][7]_0\(1),
      I4 => \^snake_1_x_reg[45][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_374_n_0\
    );
\snake_2_size[5]_i_375\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[45][6]_0\(2),
      I2 => \^snake_1_x_reg[45][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_375_n_0\
    );
\snake_2_size[5]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[45][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_1_x_reg[45][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[45][7]_0\(7),
      O => \snake_2_size[5]_i_376_n_0\
    );
\snake_2_size[5]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[45][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[45][6]_0\(4),
      I4 => \^snake_1_x_reg[45][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_377_n_0\
    );
\snake_2_size[5]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[60][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[60][7]_0\(4),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_1_y_reg[60][6]_0\(6),
      O => \snake_2_size[5]_i_378_n_0\
    );
\snake_2_size[5]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[60][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[60][6]_0\(4),
      I4 => \^snake_1_x_reg[60][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_379_n_0\
    );
\snake_2_size[5]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[62][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[62][7]_0\(7),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_1_y_reg[62][6]_1\(5),
      O => \snake_2_size[5]_i_38_n_0\
    );
\snake_2_size[5]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[60][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[60][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_1_y_reg[60][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_380_n_0\
    );
\snake_2_size[5]_i_381\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_747_n_0\,
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_1_y_reg[60][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[60][6]_0\(3),
      O => \snake_2_size[5]_i_381_n_0\
    );
\snake_2_size[5]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \snake_2_size[5]_i_133_0\,
      I1 => \snake_2_size[5]_i_752_n_0\,
      I2 => \snake_2_size[5]_i_753_n_0\,
      I3 => \snake_2_size[5]_i_754_n_0\,
      I4 => \snake_2_size[5]_i_755_n_0\,
      I5 => \snake_2_size[5]_i_756_n_0\,
      O => \snake_2_size[5]_i_383_n_0\
    );
\snake_2_size[5]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_757_n_0\,
      I1 => \snake_2_size[5]_i_758_n_0\,
      I2 => \^snake_1_y_reg[40][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \^snake_1_y_reg[40][6]_0\(2),
      O => \snake_2_size[5]_i_384_n_0\
    );
\snake_2_size[5]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_1_y_reg[40][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_1_x_reg[40][7]_0\(1),
      I4 => \^snake_1_x_reg[40][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_385_n_0\
    );
\snake_2_size[5]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[40][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[40][6]_0\(0),
      I4 => \^snake_1_y_reg[40][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_386_n_0\
    );
\snake_2_size[5]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_759_n_0\,
      I1 => \snake_2_size[5]_i_760_n_0\,
      I2 => \^snake_1_x_reg[40][7]_0\(2),
      I3 => \^snake_2_x_reg[0][2]_rep_0\,
      I4 => \^snake_1_x_reg[40][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_387_n_0\
    );
\snake_2_size[5]_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(1),
      I1 => \^snake_2_x_reg[50][7]_0\(1),
      I2 => \^snake_2_x_reg[50][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_388_n_0\
    );
\snake_2_size[5]_i_389\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[50][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_2_x_reg[50][7]_0\(1),
      I4 => \snake_2_size[5]_i_761_n_0\,
      O => \snake_2_size[5]_i_389_n_0\
    );
\snake_2_size[5]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_69_n_0\,
      I1 => \snake_2_size[5]_i_70_n_0\,
      I2 => \snake_1_size[5]_i_334_0\,
      I3 => \snake_2_size[5]_i_72_n_0\,
      I4 => \snake_2_size[5]_i_73_n_0\,
      I5 => \snake_2_size[5]_i_74_n_0\,
      O => \snake_2_size[5]_i_39_n_0\
    );
\snake_2_size[5]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_x_reg[50][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_y_reg[50][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_2_y_reg[50][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_390_n_0\
    );
\snake_2_size[5]_i_391\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[50][6]_0\(4),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[50][6]_0\(0),
      O => \snake_2_size[5]_i_391_n_0\
    );
\snake_2_size[5]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[50][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[50][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[50][7]_0\(5),
      O => \snake_2_size[5]_i_392_n_0\
    );
\snake_2_size[5]_i_393\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[50][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[50][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_393_n_0\
    );
\snake_2_size[5]_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_762_n_0\,
      I1 => \^snake_2_x_reg[40][7]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[40][7]_0\(7),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \snake_2_size[5]_i_763_n_0\,
      O => \snake_2_size[5]_i_395_n_0\
    );
\snake_2_size[5]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_764_n_0\,
      I1 => \snake_2_size[5]_i_765_n_0\,
      I2 => \^snake_2_x_reg[40][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_2_y_reg[40][6]_0\(0),
      O => \snake_2_size[5]_i_396_n_0\
    );
\snake_2_size[5]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[40][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[40][7]_0\(2),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_2_y_reg[40][6]_0\(4),
      O => \snake_2_size[5]_i_397_n_0\
    );
\snake_2_size[5]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[40][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[40][6]_0\(1),
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \^snake_2_y_reg[40][6]_0\(2),
      O => \snake_2_size[5]_i_398_n_0\
    );
\snake_2_size[5]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000082"
    )
        port map (
      I0 => \snake_1_size[5]_i_73_1\,
      I1 => \^snake_2_y_reg[44][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \snake_2_size[5]_i_766_n_0\,
      I4 => \snake_2_size[5]_i_767_n_0\,
      I5 => \snake_2_size[5]_i_768_n_0\,
      O => \snake_2_size[5]_i_399_n_0\
    );
\snake_2_size[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^snake_2_y_reg[0][2]_rep_2\,
      I1 => \^snake_2_y_reg[0][6]_rep_3\,
      I2 => \^snake_2_y_reg[0][2]_rep_3\,
      I3 => \snake_2_size_reg[5]_1\,
      I4 => \snake_2_size_reg[5]_2\,
      I5 => \snake_2_size_reg[5]_3\,
      O => \^snake_2_y_reg[0][2]_rep_1\
    );
\snake_2_size[5]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_75_n_0\,
      I1 => \snake_2_size[5]_i_76_n_0\,
      I2 => \snake_2_size[5]_i_77_n_0\,
      I3 => \snake_2_size[5]_i_78_n_0\,
      I4 => \snake_2_size[5]_i_79_n_0\,
      I5 => \snake_1_size[5]_i_61_0\,
      O => \snake_2_size[5]_i_40_n_0\
    );
\snake_2_size[5]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_769_n_0\,
      I1 => \snake_2_size[5]_i_770_n_0\,
      I2 => \snake_2_size[5]_i_771_n_0\,
      I3 => \snake_2_size[5]_i_772_n_0\,
      I4 => \snake_2_size[5]_i_773_n_0\,
      I5 => \snake_2_size[5]_i_140_0\,
      O => \snake_2_size[5]_i_400_n_0\
    );
\snake_2_size[5]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_140_1\,
      I1 => \^snake_2_x_reg[51][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \snake_2_size[5]_i_776_n_0\,
      I4 => \snake_2_size[5]_i_777_n_0\,
      I5 => \snake_2_size[5]_i_778_n_0\,
      O => \snake_2_size[5]_i_401_n_0\
    );
\snake_2_size[5]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(0),
      I1 => \^snake_2_y_reg[51][6]_0\(0),
      I2 => \^snake_2_y_reg[51][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      I4 => \^snake_2_x_reg[51][7]_0\(6),
      I5 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_402_n_0\
    );
\snake_2_size[5]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_2_x_reg[51][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[51][7]_0\(5),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_2_y_reg[51][6]_0\(6),
      O => \snake_2_size[5]_i_403_n_0\
    );
\snake_2_size[5]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[51][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[51][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_2_x_reg[51][7]_0\(6),
      O => \snake_2_size[5]_i_404_n_0\
    );
\snake_2_size[5]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[51][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[51][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I5 => \^snake_2_x_reg[51][7]_0\(0),
      O => \snake_2_size[5]_i_405_n_0\
    );
\snake_2_size[5]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[59][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[59][6]_0\(5),
      I4 => \^snake_1_x_reg[59][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_406_n_0\
    );
\snake_2_size[5]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[59][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_1_x_reg[59][7]_0\(1),
      I3 => \^snake_2_x_reg[0][7]_0\(1),
      I4 => \^snake_1_x_reg[59][7]_0\(6),
      I5 => \^snake_2_x_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_407_n_0\
    );
\snake_2_size[5]_i_409\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_1_x_reg[59][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[59][7]_0\(5),
      I4 => \snake_2_size[5]_i_779_n_0\,
      O => \snake_2_size[5]_i_409_n_0\
    );
\snake_2_size[5]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_81_n_0\,
      I1 => \snake_2_size[5]_i_82_n_0\,
      I2 => \snake_2_size[5]_i_83_n_0\,
      I3 => \snake_2_size[5]_i_84_n_0\,
      I4 => \snake_2_size[5]_i_20_1\,
      I5 => \snake_2_size[5]_i_86_n_0\,
      O => \snake_2_size[5]_i_41_n_0\
    );
\snake_2_size[5]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_780_n_0\,
      I1 => \^snake_1_x_reg[59][7]_0\(6),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[59][6]_0\(3),
      I5 => \snake_2_size[5]_i_781_n_0\,
      O => \snake_2_size[5]_i_410_n_0\
    );
\snake_2_size[5]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[59][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[59][7]_0\(7),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_1_x_reg[59][7]_0\(2),
      O => \snake_2_size[5]_i_411_n_0\
    );
\snake_2_size[5]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_782_n_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_x_reg[59][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_x_reg[59][7]_0\(3),
      I5 => \snake_2_size[5]_i_783_n_0\,
      O => \snake_2_size[5]_i_412_n_0\
    );
\snake_2_size[5]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[59][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[59][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \snake_2_size[5]_i_784_n_0\,
      I5 => \snake_2_size[5]_i_785_n_0\,
      O => \snake_2_size[5]_i_413_n_0\
    );
\snake_2_size[5]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[59][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[59][6]_0\(2),
      I4 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I5 => \^snake_2_x_reg[59][7]_0\(0),
      O => \snake_2_size[5]_i_414_n_0\
    );
\snake_2_size[5]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[18][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[18][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_1_y_reg[18][6]_0\(6),
      O => \snake_2_size[5]_i_415_n_0\
    );
\snake_2_size[5]_i_416\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[18][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[18][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_416_n_0\
    );
\snake_2_size[5]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_1_x_reg[18][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[18][7]_0\(7),
      I4 => \^snake_1_x_reg[18][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_417_n_0\
    );
\snake_2_size[5]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[18][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_1_x_reg[18][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[18][7]_0\(3),
      O => \snake_2_size[5]_i_418_n_0\
    );
\snake_2_size[5]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[13][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[13][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[13][7]_0\(7),
      O => \snake_2_size[5]_i_419_n_0\
    );
\snake_2_size[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_87_n_0\,
      I1 => \snake_2_size[5]_i_88_n_0\,
      I2 => \snake_2_size[5]_i_89_n_0\,
      I3 => \snake_2_size[5]_i_90_n_0\,
      I4 => \snake_2_size[5]_i_20_0\,
      I5 => \snake_2_size[5]_i_92_n_0\,
      O => \snake_2_size[5]_i_42_n_0\
    );
\snake_2_size[5]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[13][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[13][6]_0\(4),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_1_y_reg[13][6]_0\(5),
      O => \snake_2_size[5]_i_420_n_0\
    );
\snake_2_size[5]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[13][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[13][7]_0\(3),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_1_x_reg[13][7]_0\(2),
      O => \snake_2_size[5]_i_421_n_0\
    );
\snake_2_size[5]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[13][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[13][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_1_y_reg[13][6]_0\(6),
      O => \snake_2_size[5]_i_422_n_0\
    );
\snake_2_size[5]_i_424\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[26][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[26][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_424_n_0\
    );
\snake_2_size[5]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_1_x_reg[26][7]_0\(7),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[26][7]_0\(6),
      I4 => \^snake_1_x_reg[26][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_425_n_0\
    );
\snake_2_size[5]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^snake_1_x_reg[26][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_1_x_reg[26][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[26][7]_0\(3),
      O => \snake_2_size[5]_i_426_n_0\
    );
\snake_2_size[5]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_2_y_reg[60][6]_0\(1),
      I2 => \^snake_2_y_reg[60][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[60][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_427_n_0\
    );
\snake_2_size[5]_i_428\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_2_y_reg[60][6]_0\(2),
      I2 => \^snake_2_y_reg[60][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_428_n_0\
    );
\snake_2_size[5]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[60][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_2_x_reg[60][7]_0\(1),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_2_y_reg[60][6]_0\(5),
      O => \snake_2_size[5]_i_429_n_0\
    );
\snake_2_size[5]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004404"
    )
        port map (
      I0 => \snake_2_size[5]_i_93_n_0\,
      I1 => \snake_2_size[5]_i_94_n_0\,
      I2 => \snake_2_size[5]_i_95_n_0\,
      I3 => \snake_2_size[5]_i_96_n_0\,
      I4 => \snake_2_size[5]_i_97_n_0\,
      I5 => \snake_2_size[5]_i_98_n_0\,
      O => \snake_2_size[5]_i_43_n_0\
    );
\snake_2_size[5]_i_430\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[46][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[46][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_430_n_0\
    );
\snake_2_size[5]_i_431\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[46][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[46][6]_0\(4),
      I4 => \snake_2_size[5]_i_786_n_0\,
      O => \snake_2_size[5]_i_431_n_0\
    );
\snake_2_size[5]_i_432\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[46][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_1_x_reg[46][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_432_n_0\
    );
\snake_2_size[5]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(5),
      I1 => \^snake_1_x_reg[46][7]_0\(5),
      I2 => \^snake_1_x_reg[46][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_1_y_reg[46][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_433_n_0\
    );
\snake_2_size[5]_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[46][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[46][6]_0\(5),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_1_x_reg[46][7]_0\(1),
      O => \snake_2_size[5]_i_434_n_0\
    );
\snake_2_size[5]_i_435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[46][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_x_reg[46][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_1_x_reg[46][7]_0\(4),
      I5 => \^snake_2_x_reg[0][7]_0\(4),
      O => \snake_2_size[5]_i_435_n_0\
    );
\snake_2_size[5]_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_787_n_0\,
      I1 => \snake_2_size[5]_i_788_n_0\,
      I2 => \^snake_2_x_reg[45][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_2_x_reg[45][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_x_reg[45][5]_0\
    );
\snake_2_size[5]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_2_y_reg[45][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[45][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_2_y_reg[45][6]_0\(4),
      O => \snake_2_size[5]_i_437_n_0\
    );
\snake_2_size[5]_i_438\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_2_y_reg[45][6]_0\(1),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[45][6]_0\(6),
      O => \snake_2_size[5]_i_438_n_0\
    );
\snake_2_size[5]_i_439\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(0),
      I1 => \^snake_2_y_reg[55][6]_0\(0),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[55][6]_0\(6),
      I4 => \snake_2_size[5]_i_789_n_0\,
      O => \snake_2_size[5]_i_439_n_0\
    );
\snake_2_size[5]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_99_n_0\,
      I1 => \snake_2_size[5]_i_100_n_0\,
      I2 => \snake_2_size[5]_i_101_n_0\,
      I3 => \snake_2_size[5]_i_102_n_0\,
      I4 => \snake_2_size[5]_i_103_n_0\,
      I5 => \snake_2_size[5]_i_104_n_0\,
      O => \snake_2_size[5]_i_44_n_0\
    );
\snake_2_size[5]_i_440\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^snake_2_y_reg[55][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[55][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_440_n_0\
    );
\snake_2_size[5]_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[55][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[55][7]_0\(7),
      I4 => \snake_2_size[5]_i_790_n_0\,
      I5 => \snake_2_size[5]_i_791_n_0\,
      O => \snake_2_size[5]_i_441_n_0\
    );
\snake_2_size[5]_i_442\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[8][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[8][6]_0\(2),
      O => \snake_2_size[5]_i_442_n_0\
    );
\snake_2_size[5]_i_443\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[8][6]_0\(0),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[8][6]_0\(4),
      I4 => \^snake_1_y_reg[8][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_443_n_0\
    );
\snake_2_size[5]_i_444\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[8][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[8][6]_0\(0),
      O => \snake_2_size[5]_i_444_n_0\
    );
\snake_2_size[5]_i_445\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[8][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[8][7]_0\(1),
      I3 => \^snake_2_x_reg[0][7]_0\(1),
      I4 => \snake_2_size[5]_i_792_n_0\,
      O => \snake_2_size[5]_i_445_n_0\
    );
\snake_2_size[5]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[8][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_1_x_reg[8][7]_0\(0),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[8][7]_0\(7),
      O => \snake_2_size[5]_i_446_n_0\
    );
\snake_2_size[5]_i_447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[8][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[8][6]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(1),
      I5 => \^snake_1_x_reg[8][7]_0\(1),
      O => \snake_2_size[5]_i_447_n_0\
    );
\snake_2_size[5]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[37][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[37][6]_0\(6),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[37][6]_0\(0),
      O => \snake_2_size[5]_i_448_n_0\
    );
\snake_2_size[5]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[37][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_1_x_reg[37][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[37][7]_0\(3),
      O => \snake_2_size[5]_i_449_n_0\
    );
\snake_2_size[5]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAE"
    )
        port map (
      I0 => \snake_2_size[5]_i_105_n_0\,
      I1 => \snake_2_size[5]_i_106_n_0\,
      I2 => \snake_2_size[5]_i_107_n_0\,
      I3 => \snake_2_size[5]_i_21_0\,
      I4 => \snake_2_size[5]_i_109_n_0\,
      O => \snake_2_size[5]_i_45_n_0\
    );
\snake_2_size[5]_i_451\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_794_n_0\,
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[37][6]_0\(1),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      I4 => \^snake_1_x_reg[37][7]_0\(4),
      O => \snake_2_size[5]_i_451_n_0\
    );
\snake_2_size[5]_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_1_size[5]_i_31_1\,
      I1 => \snake_2_size[5]_i_795_n_0\,
      I2 => \snake_2_size[5]_i_796_n_0\,
      I3 => \snake_2_size[5]_i_797_n_0\,
      I4 => \snake_2_size[5]_i_798_n_0\,
      I5 => \snake_2_size[5]_i_799_n_0\,
      O => \snake_2_size[5]_i_452_n_0\
    );
\snake_2_size[5]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_800_n_0\,
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[49][7]_0\(0),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_2_y_reg[49][6]_0\(5),
      I5 => \snake_2_size[5]_i_801_n_0\,
      O => \snake_2_size[5]_i_453_n_0\
    );
\snake_2_size[5]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[49][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[49][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \snake_2_size[5]_i_802_n_0\,
      I5 => \snake_2_size[5]_i_803_n_0\,
      O => \snake_2_size[5]_i_455_n_0\
    );
\snake_2_size[5]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[49][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[49][6]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(2),
      I5 => \^snake_2_x_reg[49][7]_0\(2),
      O => \snake_2_size[5]_i_456_n_0\
    );
\snake_2_size[5]_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => \snake_2_size[5]_i_804_n_0\,
      I1 => \snake_2_size[5]_i_805_n_0\,
      I2 => \snake_2_size[5]_i_332_0\,
      I3 => \snake_2_size[5]_i_97_0\,
      I4 => \snake_2_size[5]_i_807_n_0\,
      I5 => \snake_2_size[5]_i_808_n_0\,
      O => \snake_2_size[5]_i_457_n_0\
    );
\snake_2_size[5]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_809_n_0\,
      I1 => \snake_2_size[5]_i_810_n_0\,
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_1_x_reg[25][7]_0\(2),
      I4 => \^snake_2_y_reg[0][0]_rep_0\,
      I5 => \^snake_1_y_reg[25][6]_0\(0),
      O => \snake_2_size[5]_i_458_n_0\
    );
\snake_2_size[5]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_2_size[5]_i_21_3\,
      I1 => \snake_2_size[5]_i_111_n_0\,
      I2 => \snake_2_size[5]_i_112_n_0\,
      I3 => \snake_2_size[5]_i_113_n_0\,
      I4 => \snake_2_size[5]_i_114_n_0\,
      I5 => \snake_2_size[5]_i_115_n_0\,
      O => \snake_2_size[5]_i_46_n_0\
    );
\snake_2_size[5]_i_460\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_811_n_0\,
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_y_reg[25][6]_0\(6),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[25][7]_0\(0),
      O => \snake_2_size[5]_i_460_n_0\
    );
\snake_2_size[5]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][2]_rep_0\,
      I1 => \^snake_1_x_reg[25][7]_0\(2),
      I2 => \^snake_1_y_reg[25][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_1_y_reg[25][6]_0\(5),
      I5 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_2_size[5]_i_461_n_0\
    );
\snake_2_size[5]_i_462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][0]_rep_0\,
      I1 => \^snake_1_y_reg[25][6]_0\(0),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[25][7]_0\(4),
      I4 => \^snake_1_y_reg[25][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_462_n_0\
    );
\snake_2_size[5]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[25][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[25][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_1_x_reg[25][7]_0\(5),
      O => \snake_2_size[5]_i_463_n_0\
    );
\snake_2_size[5]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[38][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[38][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[38][7]_0\(7),
      O => \snake_2_size[5]_i_464_n_0\
    );
\snake_2_size[5]_i_465\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[38][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[38][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_465_n_0\
    );
\snake_2_size[5]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_2_y_reg[38][6]_0\(3),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[38][6]_0\(1),
      I4 => \^snake_2_x_reg[38][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_466_n_0\
    );
\snake_2_size[5]_i_467\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[38][6]_0\(0),
      I2 => \^snake_2_y_reg[38][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \snake_2_size[5]_i_812_n_0\,
      O => \snake_2_size[5]_i_467_n_0\
    );
\snake_2_size[5]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_813_n_0\,
      I1 => \snake_2_size[5]_i_814_n_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[17][7]_0\(1),
      I4 => \^snake_1_x_reg[17][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_468_n_0\
    );
\snake_2_size[5]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_815_n_0\,
      I1 => \snake_2_size[5]_i_816_n_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[17][6]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_1_y_reg[17][6]_0\(6),
      O => \snake_2_size[5]_i_469_n_0\
    );
\snake_2_size[5]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_116_n_0\,
      I1 => \snake_1_size[5]_i_75_0\,
      I2 => \snake_2_size[5]_i_118_n_0\,
      I3 => \snake_2_size[5]_i_119_n_0\,
      I4 => \snake_2_size[5]_i_120_n_0\,
      I5 => \snake_2_size[5]_i_121_n_0\,
      O => \snake_2_size[5]_i_47_n_0\
    );
\snake_2_size[5]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_817_n_0\,
      I1 => \snake_2_size[5]_i_818_n_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[17][7]_0\(6),
      I4 => \^snake_1_y_reg[17][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_470_n_0\
    );
\snake_2_size[5]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000400"
    )
        port map (
      I0 => \snake_2_size[5]_i_819_n_0\,
      I1 => \snake_2_size[5]_i_820_n_0\,
      I2 => \snake_2_size[5]_i_821_n_0\,
      I3 => \snake_2_size[5]_i_452_0\(4),
      I4 => \snake_2_size[5]_i_101_1\,
      I5 => \snake_2_size[5]_i_51_0\,
      O => \snake_2_size[5]_i_471_n_0\
    );
\snake_2_size[5]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_822_n_0\,
      I1 => \snake_2_size[5]_i_176_1\,
      I2 => \snake_2_size[5]_i_824_n_0\,
      I3 => \snake_2_size[5]_i_825_n_0\,
      I4 => \snake_2_size[5]_i_826_n_0\,
      I5 => \snake_2_size[5]_i_827_n_0\,
      O => \snake_2_size[5]_i_472_n_0\
    );
\snake_2_size[5]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_828_n_0\,
      I1 => \snake_2_size[5]_i_829_n_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_1_x_reg[27][7]_0\(4),
      I4 => \^snake_1_y_reg[27][6]_0\(5),
      I5 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_2_size[5]_i_473_n_0\
    );
\snake_2_size[5]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[27][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_x_reg[27][7]_0\(2),
      I3 => \^snake_2_x_reg[0][2]_rep_0\,
      I4 => \snake_2_size[5]_i_830_n_0\,
      I5 => \snake_2_size[5]_i_831_n_0\,
      O => \snake_2_size[5]_i_475_n_0\
    );
\snake_2_size[5]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[27][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[27][7]_0\(5),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_1_y_reg[27][6]_0\(6),
      O => \snake_2_size[5]_i_476_n_0\
    );
\snake_2_size[5]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \snake_2_size[5]_i_832_n_0\,
      I1 => \snake_2_size[5]_i_833_n_0\,
      I2 => \snake_2_size[5]_i_176_0\,
      I3 => \snake_2_size[5]_i_835_n_0\,
      I4 => \snake_2_size[5]_i_836_n_0\,
      I5 => \snake_1_size[5]_i_83_0\,
      O => \snake_2_size[5]_i_477_n_0\
    );
\snake_2_size[5]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_837_n_0\,
      I1 => \snake_2_size[5]_i_177_0\,
      I2 => \snake_2_size[5]_i_838_n_0\,
      I3 => \snake_2_size[5]_i_839_n_0\,
      I4 => \snake_2_size[5]_i_840_n_0\,
      I5 => \snake_2_size[5]_i_841_n_0\,
      O => \snake_2_size[5]_i_478_n_0\
    );
\snake_2_size[5]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_842_n_0\,
      I1 => \snake_2_size[5]_i_843_n_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[27][6]_0\(6),
      I4 => \^snake_2_y_reg[27][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_479_n_0\
    );
\snake_2_size[5]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_122_n_0\,
      I1 => \snake_2_size[5]_i_21_2\,
      I2 => \snake_2_size[5]_i_124_n_0\,
      I3 => \snake_2_size[5]_i_125_n_0\,
      I4 => \snake_2_size[5]_i_126_n_0\,
      I5 => \snake_2_size[5]_i_127_n_0\,
      O => \snake_2_size[5]_i_48_n_0\
    );
\snake_2_size[5]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[27][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[27][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      I4 => \snake_2_size[5]_i_844_n_0\,
      I5 => \snake_2_size[5]_i_845_n_0\,
      O => \snake_2_size[5]_i_480_n_0\
    );
\snake_2_size[5]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[27][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[27][6]_0\(4),
      I4 => \^snake_2_x_reg[0][6]_rep_1\,
      I5 => \^snake_2_x_reg[27][7]_0\(6),
      O => \snake_2_size[5]_i_481_n_0\
    );
\snake_2_size[5]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_846_n_0\,
      I1 => \snake_2_size[5]_i_177_1\,
      I2 => \snake_2_size[5]_i_848_n_0\,
      I3 => \snake_2_size[5]_i_849_n_0\,
      I4 => \snake_2_size[5]_i_850_n_0\,
      I5 => \snake_2_size[5]_i_851_n_0\,
      O => \snake_2_size[5]_i_482_n_0\
    );
\snake_2_size[5]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[16][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[16][6]_0\(6),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_2_y_reg[16][6]_0\(0),
      O => \snake_2_size[5]_i_483_n_0\
    );
\snake_2_size[5]_i_484\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[16][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[16][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_484_n_0\
    );
\snake_2_size[5]_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[16][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[16][7]_0\(1),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[16][7]_0\(2),
      O => \snake_2_size[5]_i_485_n_0\
    );
\snake_2_size[5]_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[16][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[16][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[16][7]_0\(5),
      O => \snake_2_size[5]_i_486_n_0\
    );
\snake_2_size[5]_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[49][6]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[49][6]_0\(6),
      I4 => \^snake_1_x_reg[49][7]_0\(1),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_487_n_0\
    );
\snake_2_size[5]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_1_x_reg[49][7]_0\(3),
      I2 => \^snake_1_x_reg[49][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_1_x_reg[49][7]_0\(1),
      O => \snake_2_size[5]_i_488_n_0\
    );
\snake_2_size[5]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_1_x_reg[49][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_1_x_reg[49][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_1_y_reg[49][6]_0\(4),
      O => \snake_2_size[5]_i_489_n_0\
    );
\snake_2_size[5]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_128_n_0\,
      I1 => \snake_2_size[5]_i_129_n_0\,
      I2 => \snake_2_size[5]_i_130_n_0\,
      I3 => \snake_2_size[5]_i_131_n_0\,
      I4 => \snake_2_size[5]_i_21_1\,
      I5 => \snake_2_size[5]_i_133_n_0\,
      O => \snake_2_size[5]_i_49_n_0\
    );
\snake_2_size[5]_i_490\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[49][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[49][7]_0\(6),
      I4 => \^snake_1_y_reg[49][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_490_n_0\
    );
\snake_2_size[5]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_852_n_0\,
      I1 => \snake_2_size[5]_i_853_n_0\,
      I2 => \^snake_1_x_reg[49][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_1_y_reg[49][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_491_n_0\
    );
\snake_2_size[5]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002002"
    )
        port map (
      I0 => \snake_2_size[5]_i_181_0\,
      I1 => \snake_2_size[5]_i_855_n_0\,
      I2 => \^snake_2_y_reg[48][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \snake_2_size[5]_i_856_n_0\,
      I5 => \snake_2_size[5]_i_857_n_0\,
      O => \snake_2_size[5]_i_493_n_0\
    );
\snake_2_size[5]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[5][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_1_x_reg[5][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_1_x_reg[5][7]_0\(5),
      O => \snake_2_size[5]_i_494_n_0\
    );
\snake_2_size[5]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_858_n_0\,
      I1 => \^snake_1_y_reg[5][6]_0\(5),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[5][6]_0\(3),
      I4 => \^snake_2_y_reg[0][3]_rep_0\,
      I5 => \snake_2_size[5]_i_859_n_0\,
      O => \snake_2_size[5]_i_495_n_0\
    );
\snake_2_size[5]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_860_n_0\,
      I1 => \^snake_1_x_reg[5][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => \^snake_1_y_reg[5][6]_0\(2),
      I5 => \snake_2_size[5]_i_861_n_0\,
      O => \snake_2_size[5]_i_497_n_0\
    );
\snake_2_size[5]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_862_n_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[61][7]_0\(5),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      I4 => \^snake_2_y_reg[61][6]_0\(0),
      I5 => \snake_2_size[5]_i_863_n_0\,
      O => \snake_2_size[5]_i_498_n_0\
    );
\snake_2_size[5]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[61][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[61][7]_0\(2),
      I3 => \^snake_2_x_reg[0][2]_rep_0\,
      I4 => \snake_2_size[5]_i_864_n_0\,
      I5 => \snake_2_size[5]_i_865_n_0\,
      O => \snake_2_size[5]_i_499_n_0\
    );
\snake_2_size[5]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_134_n_0\,
      I1 => \snake_2_size[5]_i_135_n_0\,
      I2 => \snake_2_size[5]_i_136_n_0\,
      I3 => \snake_2_size[5]_i_137_n_0\,
      I4 => \snake_1_size[5]_i_32_1\,
      I5 => \snake_2_size[5]_i_139_n_0\,
      O => \snake_2_size[5]_i_50_n_0\
    );
\snake_2_size[5]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[61][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[61][7]_0\(7),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_2_y_reg[61][6]_0\(6),
      O => \snake_2_size[5]_i_500_n_0\
    );
\snake_2_size[5]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[6][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_1_y_reg[6][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_1_x_reg[6][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_501_n_0\
    );
\snake_2_size[5]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][4]_rep_0\,
      I1 => \^snake_1_x_reg[6][7]_0\(4),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[6][6]_0\(2),
      I4 => \^snake_1_y_reg[6][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_502_n_0\
    );
\snake_2_size[5]_i_503\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[6][6]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[6][7]_0\(3),
      I4 => \snake_2_size[5]_i_866_n_0\,
      O => \snake_2_size[5]_i_503_n_0\
    );
\snake_2_size[5]_i_504\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_867_n_0\,
      I1 => \snake_2_size[5]_i_868_n_0\,
      I2 => \^snake_1_x_reg[6][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_1_x_reg[6][7]_0\(7),
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_504_n_0\
    );
\snake_2_size[5]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[20][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[20][7]_0\(1),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[20][7]_0\(2),
      O => \snake_2_size[5]_i_507_n_0\
    );
\snake_2_size[5]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[20][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[20][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[20][7]_0\(4),
      O => \snake_2_size[5]_i_508_n_0\
    );
\snake_2_size[5]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[20][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[20][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_2_y_reg[20][6]_0\(6),
      O => \snake_2_size[5]_i_509_n_0\
    );
\snake_2_size[5]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_140_n_0\,
      I1 => \snake_2_size[5]_i_141_n_0\,
      I2 => \snake_2_size[5]_i_142_n_0\,
      I3 => \snake_1_size[5]_i_110_0\,
      I4 => \snake_2_size[5]_i_144_n_0\,
      I5 => \snake_2_size[5]_i_145_n_0\,
      O => \snake_2_size[5]_i_51_n_0\
    );
\snake_2_size[5]_i_510\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[20][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[20][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_510_n_0\
    );
\snake_2_size[5]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_61_1\,
      I1 => \snake_2_size[5]_i_869_n_0\,
      I2 => \^snake_1_x_reg[2][7]_0\(6),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      I4 => \^snake_1_y_reg[2][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_511_n_0\
    );
\snake_2_size[5]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[2][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_y_reg[2][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_1_x_reg[2][7]_0\(1),
      O => \snake_2_size[5]_i_512_n_0\
    );
\snake_2_size[5]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[2][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_1_x_reg[2][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(4),
      I4 => \^snake_2_y_reg[0][3]_rep_0\,
      I5 => \^snake_1_y_reg[2][6]_0\(3),
      O => \snake_2_size[5]_i_513_n_0\
    );
\snake_2_size[5]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[2][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[2][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_1_y_reg[2][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_514_n_0\
    );
\snake_2_size[5]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[2][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[2][6]_0\(1),
      I4 => \^snake_1_x_reg[2][7]_0\(1),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_515_n_0\
    );
\snake_2_size[5]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[2][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[2][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_1_x_reg[2][7]_0\(5),
      O => \snake_2_size[5]_i_516_n_0\
    );
\snake_2_size[5]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[56][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[56][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_0\(5),
      I5 => \^snake_2_y_reg[56][6]_0\(5),
      O => \snake_2_size[5]_i_517_n_0\
    );
\snake_2_size[5]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[56][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[56][6]_0\(0),
      I4 => \^snake_2_x_reg[56][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_y_reg[56][2]_0\
    );
\snake_2_size[5]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[56][6]_0\(3),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[56][6]_0\(1),
      I4 => \^snake_2_x_reg[56][7]_0\(2),
      I5 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_y_reg[0][3]_rep_1\
    );
\snake_2_size[5]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => \snake_2_size[5]_i_146_n_0\,
      I1 => \snake_2_size[5]_i_147_n_0\,
      I2 => \snake_2_size[5]_i_148_n_0\,
      I3 => \snake_2_size[5]_i_149_n_0\,
      I4 => \snake_2_size[5]_i_150_n_0\,
      O => \snake_2_size[5]_i_52_n_0\
    );
\snake_2_size[5]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[9][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[9][7]_0\(6),
      I4 => \^snake_1_x_reg[9][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_520_n_0\
    );
\snake_2_size[5]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[9][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_1_x_reg[9][7]_0\(2),
      I4 => \^snake_2_y_reg[0][3]_rep_0\,
      I5 => \^snake_1_y_reg[9][6]_0\(3),
      O => \snake_2_size[5]_i_521_n_0\
    );
\snake_2_size[5]_i_523\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_1_x_reg[9][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[9][7]_0\(5),
      I4 => \snake_2_size[5]_i_870_n_0\,
      O => \snake_2_size[5]_i_523_n_0\
    );
\snake_2_size[5]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_871_n_0\,
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[9][6]_0\(0),
      I3 => \^snake_1_x_reg[9][7]_0\(0),
      I4 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I5 => \snake_2_size[5]_i_872_n_0\,
      O => \snake_2_size[5]_i_524_n_0\
    );
\snake_2_size[5]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[9][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[9][6]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[9][7]_0\(7),
      O => \snake_2_size[5]_i_525_n_0\
    );
\snake_2_size[5]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(5),
      I1 => \^snake_2_y_reg[1][6]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[1][7]_0\(5),
      I4 => \^snake_2_y_reg[1][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_526_n_0\
    );
\snake_2_size[5]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[1][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[1][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_2_x_reg[1][7]_0\(1),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_y_reg[1][1]_0\
    );
\snake_2_size[5]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_2_y_reg[1][6]_0\(2),
      I2 => \^snake_2_y_reg[1][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_2_y_reg[1][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_y_reg[0][2]_1\
    );
\snake_2_size[5]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_151_n_0\,
      I1 => \snake_2_size[5]_i_22_1\,
      I2 => \snake_2_size[5]_i_153_n_0\,
      I3 => \snake_2_size[5]_i_154_n_0\,
      I4 => \snake_2_size[5]_i_155_n_0\,
      I5 => \snake_2_size[5]_i_156_n_0\,
      O => \snake_2_size[5]_i_53_n_0\
    );
\snake_2_size[5]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_873_n_0\,
      I1 => \^snake_1_y_reg[21][6]_0\(0),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_x_reg[21][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \snake_2_size[5]_i_874_n_0\,
      O => \snake_2_size[5]_i_530_n_0\
    );
\snake_2_size[5]_i_532\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_875_n_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_x_reg[21][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_1_x_reg[21][7]_0\(5),
      O => \snake_2_size[5]_i_532_n_0\
    );
\snake_2_size[5]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[21][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[21][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_1_y_reg[21][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_533_n_0\
    );
\snake_2_size[5]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[21][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_1_x_reg[21][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_1_y_reg[21][6]_0\(5),
      I5 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_2_size[5]_i_534_n_0\
    );
\snake_2_size[5]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[21][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[21][7]_0\(1),
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \^snake_1_y_reg[21][6]_0\(2),
      O => \snake_2_size[5]_i_535_n_0\
    );
\snake_2_size[5]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][0]_rep_0\,
      I1 => \^snake_1_y_reg[61][6]_0\(0),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[61][7]_0\(3),
      I4 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I5 => \^snake_1_x_reg[61][7]_0\(0),
      O => \snake_2_size[5]_i_537_n_0\
    );
\snake_2_size[5]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[61][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[61][6]_0\(3),
      I4 => \^snake_1_y_reg[61][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_538_n_0\
    );
\snake_2_size[5]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_876_n_0\,
      I1 => \snake_2_size[5]_i_877_n_0\,
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_1_x_reg[61][7]_0\(0),
      I4 => \^snake_1_y_reg[61][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_539_n_0\
    );
\snake_2_size[5]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000000"
    )
        port map (
      I0 => \snake_2_size[5]_i_157_n_0\,
      I1 => \snake_2_size[5]_i_158_n_0\,
      I2 => \snake_2_size[5]_i_159_n_0\,
      I3 => \snake_2_size[5]_i_22_2\,
      I4 => \snake_1_size[5]_i_243_0\(2),
      I5 => \snake_1_size[5]_i_243_0\(3),
      O => \snake_2_size[5]_i_54_n_0\
    );
\snake_2_size[5]_i_540\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[8][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_2_x_reg[8][7]_0\(2),
      I4 => \snake_2_size[5]_i_878_n_0\,
      O => \snake_2_size[5]_i_540_n_0\
    );
\snake_2_size[5]_i_541\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_2_y_reg[8][6]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[8][6]_0\(3),
      I4 => \snake_2_size[5]_i_879_n_0\,
      O => \snake_2_size[5]_i_541_n_0\
    );
\snake_2_size[5]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_880_n_0\,
      I1 => \snake_2_size[5]_i_881_n_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_2_x_reg[8][7]_0\(2),
      I4 => \^snake_2_y_reg[8][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_542_n_0\
    );
\snake_2_size[5]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_882_n_0\,
      I1 => \^snake_2_x_reg[8][7]_0\(6),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_2_x_reg[8][7]_0\(1),
      I4 => \^snake_2_x_reg[0][7]_0\(1),
      I5 => \snake_2_size[5]_i_883_n_0\,
      O => \snake_2_size[5]_i_543_n_0\
    );
\snake_2_size[5]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \snake_2_size[5]_i_203_0\,
      I1 => \snake_2_size[5]_i_885_n_0\,
      I2 => \snake_2_size[5]_i_886_n_0\,
      I3 => \snake_2_size[5]_i_887_n_0\,
      I4 => \snake_2_size[5]_i_888_n_0\,
      I5 => \snake_2_size[5]_i_889_n_0\,
      O => \snake_2_size[5]_i_545_n_0\
    );
\snake_2_size[5]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_890_n_0\,
      I1 => \^snake_1_x_reg[20][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[20][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \snake_2_size[5]_i_891_n_0\,
      O => \snake_2_size[5]_i_546_n_0\
    );
\snake_2_size[5]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_892_n_0\,
      I1 => \^snake_1_x_reg[20][7]_0\(0),
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_1_y_reg[20][6]_0\(2),
      I5 => \snake_2_size[5]_i_893_n_0\,
      O => \snake_2_size[5]_i_547_n_0\
    );
\snake_2_size[5]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[20][6]_0\(2),
      I2 => \^snake_1_y_reg[20][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_1_x_reg[20][7]_0\(7),
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_548_n_0\
    );
\snake_2_size[5]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[20][6]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[20][7]_0\(7),
      I4 => \^snake_1_y_reg[20][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_549_n_0\
    );
\snake_2_size[5]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
        port map (
      I0 => \snake_2_size[5]_i_22_0\,
      I1 => \snake_2_size[5]_i_161_n_0\,
      I2 => \snake_2_size[5]_i_162_n_0\,
      I3 => \snake_2_size[5]_i_163_n_0\,
      I4 => \snake_2_size[5]_i_164_n_0\,
      I5 => \snake_1_size[5]_i_17_n_0\,
      O => \snake_2_size[5]_i_55_n_0\
    );
\snake_2_size[5]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[19][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_2_y_reg[19][6]_0\(5),
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \^snake_2_y_reg[19][6]_0\(2),
      O => \snake_2_size[5]_i_550_n_0\
    );
\snake_2_size[5]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[19][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[19][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \snake_2_size[5]_i_894_n_0\,
      I5 => \snake_2_size[5]_i_895_n_0\,
      O => \snake_2_size[5]_i_551_n_0\
    );
\snake_2_size[5]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(5),
      I1 => \^snake_2_x_reg[19][7]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[19][6]_0\(3),
      I4 => \^snake_2_x_reg[19][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_553_n_0\
    );
\snake_2_size[5]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[19][7]_0\(6),
      I2 => \^snake_2_x_reg[19][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[19][7]_0\(7),
      O => \snake_2_size[5]_i_554_n_0\
    );
\snake_2_size[5]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004055"
    )
        port map (
      I0 => \snake_2_size[5]_i_896_n_0\,
      I1 => \snake_2_size[5]_i_452_0\(0),
      I2 => \snake_2_size[5]_i_452_0\(1),
      I3 => \snake_1_size[5]_i_257_0\,
      I4 => \snake_2_size[5]_i_897_n_0\,
      I5 => \snake_2_size[5]_i_898_n_0\,
      O => \snake_2_size[5]_i_555_n_0\
    );
\snake_2_size[5]_i_556\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[14][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[14][6]_0\(4),
      O => \snake_2_size[5]_i_556_n_0\
    );
\snake_2_size[5]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[14][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[14][7]_0\(4),
      I4 => \^snake_2_y_reg[14][6]_0\(5),
      I5 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_2_size[5]_i_557_n_0\
    );
\snake_2_size[5]_i_558\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_2_y_reg[14][6]_0\(1),
      I2 => \^snake_2_y_reg[14][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_558_n_0\
    );
\snake_2_size[5]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[14][6]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_2_x_reg[14][7]_0\(1),
      I4 => \^snake_2_y_reg[14][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_559_n_0\
    );
\snake_2_size[5]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
        port map (
      I0 => \snake_2_size[5]_i_165_n_0\,
      I1 => \snake_2_size[5]_i_166_n_0\,
      I2 => \snake_2_size[5]_i_167_n_0\,
      I3 => \snake_1_size[5]_i_78_0\,
      I4 => \snake_2_size[5]_i_169_n_0\,
      I5 => \snake_2_size[5]_i_170_n_0\,
      O => \snake_2_size[5]_i_56_n_0\
    );
\snake_2_size[5]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[57][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[57][6]_0\(0),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      I4 => \^snake_2_y_reg[57][6]_0\(2),
      I5 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_560_n_0\
    );
\snake_2_size[5]_i_561\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][2]_rep_0\,
      I1 => \^snake_2_x_reg[57][7]_0\(2),
      I2 => \^snake_2_y_reg[57][6]_0\(0),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_561_n_0\
    );
\snake_2_size[5]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[57][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_x_reg[57][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[57][7]_0\(1),
      O => \snake_2_size[5]_i_562_n_0\
    );
\snake_2_size[5]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_899_n_0\,
      I1 => \^snake_2_x_reg[57][7]_0\(2),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[57][6]_0\(1),
      I5 => \snake_2_size[5]_i_900_n_0\,
      O => \snake_2_size[5]_i_563_n_0\
    );
\snake_2_size[5]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[19][6]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[19][7]_0\(6),
      I4 => \^snake_1_y_reg[19][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_564_n_0\
    );
\snake_2_size[5]_i_565\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I1 => \^snake_1_x_reg[19][7]_0\(0),
      I2 => \^snake_1_x_reg[19][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_565_n_0\
    );
\snake_2_size[5]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I1 => \^snake_1_x_reg[19][7]_0\(0),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[19][7]_0\(7),
      I4 => \^snake_1_x_reg[19][7]_0\(2),
      I5 => \^snake_2_x_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_566_n_0\
    );
\snake_2_size[5]_i_567\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[22][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[22][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_567_n_0\
    );
\snake_2_size[5]_i_568\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[22][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_y_reg[22][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_568_n_0\
    );
\snake_2_size[5]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[22][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[22][7]_0\(1),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[22][7]_0\(2),
      O => \snake_2_size[5]_i_569_n_0\
    );
\snake_2_size[5]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFABAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_171_n_0\,
      I1 => \snake_1_size[5]_i_55_0\,
      I2 => \snake_2_size[5]_i_173_n_0\,
      I3 => \snake_2_size[5]_i_174_n_0\,
      I4 => \snake_2_size[5]_i_175_n_0\,
      I5 => \snake_2_size[5]_i_176_n_0\,
      O => \snake_2_size[5]_i_57_n_0\
    );
\snake_2_size[5]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(5),
      I1 => \^snake_2_x_reg[22][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[22][7]_0\(4),
      I4 => \^snake_2_x_reg[22][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_570_n_0\
    );
\snake_2_size[5]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_2_size[5]_i_901_n_0\,
      I1 => \snake_2_size[5]_i_902_n_0\,
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[21][6]_0\(1),
      I4 => \^snake_2_x_reg[21][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_y_reg[0][1]_rep__0_2\
    );
\snake_2_size[5]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_903_n_0\,
      I1 => \snake_2_size[5]_i_904_n_0\,
      I2 => \^snake_2_x_reg[21][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[21][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_x_reg[21][1]_0\
    );
\snake_2_size[5]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[29][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[29][7]_0\(4),
      I4 => \^snake_2_x_reg[29][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_573_n_0\
    );
\snake_2_size[5]_i_574\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[29][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_x_reg[29][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_574_n_0\
    );
\snake_2_size[5]_i_575\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[29][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_x_reg[29][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_575_n_0\
    );
\snake_2_size[5]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_905_n_0\,
      I1 => \^snake_2_x_reg[29][7]_0\(0),
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_y_reg[29][6]_0\(0),
      I5 => \snake_2_size[5]_i_906_n_0\,
      O => \snake_2_size[5]_i_576_n_0\
    );
\snake_2_size[5]_i_577\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[12][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[12][6]_0\(2),
      O => \snake_2_size[5]_i_577_n_0\
    );
\snake_2_size[5]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[46][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_2_x_reg[46][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[46][7]_0\(4),
      O => \snake_2_size[5]_i_578_n_0\
    );
\snake_2_size[5]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[46][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[46][7]_0\(2),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[46][7]_0\(1),
      O => \snake_2_size[5]_i_579_n_0\
    );
\snake_2_size[5]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFABAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_177_n_0\,
      I1 => \snake_2_size[5]_i_178_n_0\,
      I2 => \snake_2_size[5]_i_179_n_0\,
      I3 => \snake_1_size[5]_i_16_1\,
      I4 => \snake_2_size[5]_i_180_n_0\,
      I5 => \snake_2_size[5]_i_181_n_0\,
      O => \snake_2_size[5]_i_58_n_0\
    );
\snake_2_size[5]_i_580\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[30][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[30][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_580_n_0\
    );
\snake_2_size[5]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_2_size[5]_i_907_n_0\,
      I1 => \snake_2_size[5]_i_908_n_0\,
      I2 => \^snake_2_y_reg[36][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_x_reg[36][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_y_reg[36][0]_0\
    );
\snake_2_size[5]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_909_n_0\,
      I1 => \snake_2_size[5]_i_910_n_0\,
      I2 => \^snake_2_x_reg[36][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_2_y_reg[36][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_0\(6),
      O => \snake_2_x_reg[36][5]_0\
    );
\snake_2_size[5]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[34][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[34][6]_0\(0),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[34][7]_0\(7),
      O => \snake_2_size[5]_i_583_n_0\
    );
\snake_2_size[5]_i_584\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[34][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_x_reg[34][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_584_n_0\
    );
\snake_2_size[5]_i_585\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[34][6]_0\(3),
      I2 => \^snake_1_x_reg[34][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_585_n_0\
    );
\snake_2_size[5]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[34][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_1_x_reg[34][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_1_x_reg[34][7]_0\(1),
      O => \snake_2_size[5]_i_586_n_0\
    );
\snake_2_size[5]_i_587\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[2][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[2][7]_0\(2),
      O => \snake_2_size[5]_i_587_n_0\
    );
\snake_2_size[5]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[2][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[2][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[2][7]_0\(2),
      O => \snake_2_size[5]_i_588_n_0\
    );
\snake_2_size[5]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[2][6]_0\(4),
      I2 => \^snake_2_y_reg[2][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[2][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_589_n_0\
    );
\snake_2_size[5]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_182_n_0\,
      I1 => \snake_2_size[5]_i_183_n_0\,
      I2 => \snake_2_size[5]_i_23_0\,
      I3 => \snake_2_size[5]_i_184_n_0\,
      I4 => \snake_2_size[5]_i_185_n_0\,
      I5 => \snake_2_size[5]_i_186_n_0\,
      O => \snake_2_size[5]_i_59_n_0\
    );
\snake_2_size[5]_i_590\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[2][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[2][6]_0\(4),
      O => \snake_2_size[5]_i_590_n_0\
    );
\snake_2_size[5]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \snake_1_size[5]_i_29_3\,
      I1 => \snake_2_size[5]_i_911_n_0\,
      I2 => \^snake_2_y_reg[35][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_y_reg[35][6]_0\(5),
      I5 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_2_size[5]_i_591_n_0\
    );
\snake_2_size[5]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[35][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[35][6]_0\(1),
      I4 => \^snake_2_x_reg[35][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_592_n_0\
    );
\snake_2_size[5]_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I1 => \^snake_2_x_reg[35][7]_0\(0),
      I2 => \^snake_2_y_reg[35][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_2_x_reg[35][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_593_n_0\
    );
\snake_2_size[5]_i_594\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[35][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[35][7]_0\(3),
      I4 => \^snake_2_y_reg[35][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_594_n_0\
    );
\snake_2_size[5]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_2_y_reg[35][6]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_2_x_reg[35][7]_0\(2),
      I4 => \^snake_2_x_reg[35][7]_0\(6),
      I5 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_595_n_0\
    );
\snake_2_size[5]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[35][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_2_x_reg[35][7]_0\(1),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[35][7]_0\(7),
      O => \snake_2_size[5]_i_596_n_0\
    );
\snake_2_size[5]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[12][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[12][6]_0\(1),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[12][7]_0\(3),
      O => \snake_2_size[5]_i_597_n_0\
    );
\snake_2_size[5]_i_598\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[12][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_y_reg[12][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \snake_2_size[5]_i_912_n_0\,
      O => \snake_2_size[5]_i_598_n_0\
    );
\snake_2_size[5]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[12][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[12][7]_0\(4),
      I4 => \^snake_2_y_reg[12][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_599_n_0\
    );
\snake_2_size[5]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \snake_2_size[5]_i_187_n_0\,
      I1 => \snake_2_size[5]_i_188_n_0\,
      I2 => \snake_2_size[5]_i_189_n_0\,
      I3 => \snake_2_size[5]_i_190_n_0\,
      I4 => \snake_2_size[5]_i_23_1\,
      I5 => \snake_2_size[5]_i_192_n_0\,
      O => \snake_2_size[5]_i_60_n_0\
    );
\snake_2_size[5]_i_600\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_2_x_reg[12][7]_0\(2),
      I2 => \^snake_2_y_reg[12][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_600_n_0\
    );
\snake_2_size[5]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[58][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[58][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(1),
      I5 => \^snake_1_x_reg[58][7]_0\(1),
      O => \snake_2_size[5]_i_601_n_0\
    );
\snake_2_size[5]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[58][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[58][6]_0\(4),
      I4 => \^snake_1_y_reg[58][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_602_n_0\
    );
\snake_2_size[5]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][2]_rep_0\,
      I1 => \^snake_1_x_reg[58][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[58][6]_0\(3),
      I4 => \^snake_1_x_reg[58][7]_0\(7),
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_603_n_0\
    );
\snake_2_size[5]_i_604\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[58][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[58][7]_0\(3),
      O => \snake_2_size[5]_i_604_n_0\
    );
\snake_2_size[5]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_913_n_0\,
      I1 => \^snake_2_y_reg[23][6]_0\(0),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[23][6]_0\(1),
      I4 => \^snake_2_y_reg[0][6]_0\(1),
      I5 => \snake_2_size[5]_i_914_n_0\,
      O => \snake_2_size[5]_i_605_n_0\
    );
\snake_2_size[5]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \snake_2_size[5]_i_915_n_0\,
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[23][7]_0\(0),
      I3 => \^snake_2_x_reg[23][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \snake_2_size[5]_i_916_n_0\,
      O => \snake_2_size[5]_i_606_n_0\
    );
\snake_2_size[5]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[7][6]_0\(1),
      I1 => \^snake_2_y_reg[0][6]_0\(1),
      I2 => \^snake_2_x_reg[7][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \snake_2_size[5]_i_277_0\,
      I5 => \snake_2_size[5]_i_918_n_0\,
      O => \snake_2_size[5]_i_607_n_0\
    );
\snake_2_size[5]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[7][6]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[7][6]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_2_x_reg[7][7]_0\(6),
      O => \snake_2_size[5]_i_608_n_0\
    );
\snake_2_size[5]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_2_y_reg[7][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[7][7]_0\(2),
      I4 => \^snake_2_x_reg[7][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_609_n_0\
    );
\snake_2_size[5]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \snake_2_size[5]_i_193_n_0\,
      I1 => \snake_2_size[5]_i_194_n_0\,
      I2 => \snake_2_size[5]_i_195_n_0\,
      I3 => \snake_2_size[5]_i_196_n_0\,
      I4 => \snake_2_size[5]_i_23_2\,
      I5 => \snake_2_size[5]_i_198_n_0\,
      O => \snake_2_size[5]_i_61_n_0\
    );
\snake_2_size[5]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_919_n_0\,
      I1 => \^snake_2_x_reg[7][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_2_y_reg[7][6]_0\(3),
      I5 => \snake_2_size[5]_i_920_n_0\,
      O => \snake_2_size[5]_i_610_n_0\
    );
\snake_2_size[5]_i_611\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_1_x_reg[31][7]_0\(6),
      I2 => \^snake_1_x_reg[31][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_611_n_0\
    );
\snake_2_size[5]_i_612\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F6FFF6F"
    )
        port map (
      I0 => \^snake_1_x_reg[31][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \snake_1_size[5]_i_243_0\(3),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_1_y_reg[31][6]_0\(5),
      O => \snake_2_size[5]_i_612_n_0\
    );
\snake_2_size[5]_i_613\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I1 => \^snake_1_x_reg[31][7]_0\(0),
      I2 => \^snake_1_x_reg[31][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_613_n_0\
    );
\snake_2_size[5]_i_614\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[31][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[31][7]_0\(5),
      O => \snake_2_size[5]_i_614_n_0\
    );
\snake_2_size[5]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[31][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[31][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_1_y_reg[31][6]_0\(4),
      I5 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_615_n_0\
    );
\snake_2_size[5]_i_616\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[31][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_x_reg[31][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_616_n_0\
    );
\snake_2_size[5]_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_1_y_reg[31][6]_0\(5),
      I2 => \^snake_1_x_reg[31][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_1_x_reg[31][7]_0\(4),
      I5 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_617_n_0\
    );
\snake_2_size[5]_i_618\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[31][6]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[31][6]_0\(2),
      O => \snake_2_size[5]_i_618_n_0\
    );
\snake_2_size[5]_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4FF4"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[15][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[15][6]_0\(2),
      I4 => \snake_2_size[5]_i_282_0\,
      I5 => \snake_2_size[5]_i_922_n_0\,
      O => \snake_2_size[5]_i_619_n_0\
    );
\snake_2_size[5]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF02"
    )
        port map (
      I0 => \snake_2_size[5]_i_199_n_0\,
      I1 => \snake_2_size[5]_i_200_n_0\,
      I2 => \snake_2_size[5]_i_201_n_0\,
      I3 => \snake_2_size[5]_i_202_n_0\,
      I4 => \snake_2_size[5]_i_203_n_0\,
      I5 => \snake_2_size[5]_i_204_n_0\,
      O => \snake_2_size[5]_i_62_n_0\
    );
\snake_2_size[5]_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_923_n_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_1_x_reg[15][7]_0\(3),
      I3 => \^snake_1_x_reg[15][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \snake_2_size[5]_i_924_n_0\,
      O => \snake_2_size[5]_i_620_n_0\
    );
\snake_2_size[5]_i_621\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[15][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_1_y_reg[15][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_1_x_reg[15][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_621_n_0\
    );
\snake_2_size[5]_i_622\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[15][6]_0\(1),
      I2 => \^snake_1_x_reg[15][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_1_x_reg[15][7]_0\(6),
      I5 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_622_n_0\
    );
\snake_2_size[5]_i_623\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_925_n_0\,
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_1_y_reg[15][6]_0\(0),
      I3 => \^snake_2_x_reg[0][2]_rep_0\,
      I4 => \^snake_1_x_reg[15][7]_0\(2),
      O => \snake_2_size[5]_i_623_n_0\
    );
\snake_2_size[5]_i_624\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_1_x_reg[39][7]_0\(3),
      I2 => \^snake_1_y_reg[39][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_624_n_0\
    );
\snake_2_size[5]_i_625\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[7][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_1_y_reg[7][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_625_n_0\
    );
\snake_2_size[5]_i_626\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_1_y_reg[7][6]_0\(1),
      I2 => \^snake_1_x_reg[7][7]_0\(1),
      I3 => \^snake_2_x_reg[0][7]_0\(1),
      I4 => \^snake_1_y_reg[7][6]_0\(2),
      I5 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_626_n_0\
    );
\snake_2_size[5]_i_627\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[7][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_1_y_reg[7][6]_0\(0),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[7][7]_0\(4),
      I5 => \^snake_2_x_reg[0][7]_0\(4),
      O => \snake_2_size[5]_i_627_n_0\
    );
\snake_2_size[5]_i_628\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[23][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_1_x_reg[23][7]_0\(6),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      I4 => \^snake_1_y_reg[23][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_628_n_0\
    );
\snake_2_size[5]_i_629\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[23][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[23][6]_0\(3),
      I4 => \^snake_1_y_reg[23][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_629_n_0\
    );
\snake_2_size[5]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_63_n_0\
    );
\snake_2_size[5]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_926_n_0\,
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_1_y_reg[23][6]_0\(5),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_1_y_reg[23][6]_0\(1),
      I5 => \snake_2_size[5]_i_927_n_0\,
      O => \snake_2_size[5]_i_630_n_0\
    );
\snake_2_size[5]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_294_0\,
      I1 => \^snake_1_x_reg[23][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \snake_2_size[5]_i_929_n_0\,
      I4 => \snake_2_size[5]_i_930_n_0\,
      I5 => \snake_2_size[5]_i_931_n_0\,
      O => \snake_2_size[5]_i_631_n_0\
    );
\snake_2_size[5]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_932_n_0\,
      I1 => \snake_2_size[5]_i_933_n_0\,
      I2 => \snake_2_size[5]_i_934_n_0\,
      I3 => \snake_2_size[5]_i_935_n_0\,
      I4 => \snake_2_size[5]_i_936_n_0\,
      I5 => \snake_2_size[5]_i_937_n_0\,
      O => \snake_2_size[5]_i_632_n_0\
    );
\snake_2_size[5]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_938_n_0\,
      I1 => \snake_2_size[5]_i_939_n_0\,
      I2 => \snake_2_size[5]_i_940_n_0\,
      I3 => \snake_2_size[5]_i_941_n_0\,
      I4 => \snake_2_size[5]_i_942_n_0\,
      I5 => \snake_2_size[5]_i_943_n_0\,
      O => \snake_2_size[5]_i_633_n_0\
    );
\snake_2_size[5]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[31][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[31][6]_0\(1),
      I4 => \^snake_2_x_reg[31][7]_0\(4),
      I5 => \^snake_2_x_reg[0][7]_0\(4),
      O => \snake_2_size[5]_i_634_n_0\
    );
\snake_2_size[5]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[31][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_x_reg[31][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[31][7]_0\(3),
      O => \snake_2_size[5]_i_635_n_0\
    );
\snake_2_size[5]_i_636\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_2_y_reg[31][6]_0\(1),
      I2 => \^snake_2_x_reg[31][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_636_n_0\
    );
\snake_2_size[5]_i_637\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_944_n_0\,
      I1 => \snake_2_size[5]_i_945_n_0\,
      I2 => \^snake_2_x_reg[31][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I5 => \^snake_2_x_reg[31][7]_0\(0),
      O => \snake_2_size[5]_i_637_n_0\
    );
\snake_2_size[5]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_2_y_reg[31][6]_0\(5),
      I2 => \^snake_2_y_reg[31][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      I4 => \^snake_2_y_reg[31][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_638_n_0\
    );
\snake_2_size[5]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[47][6]_0\(6),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_1_y_reg[47][6]_0\(1),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[47][6]_0\(0),
      O => \snake_2_size[5]_i_639_n_0\
    );
\snake_2_size[5]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01555555"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_64_n_0\
    );
\snake_2_size[5]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[47][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_1_x_reg[47][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      I4 => \^snake_1_y_reg[47][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_640_n_0\
    );
\snake_2_size[5]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_298_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_1_x_reg[47][7]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_1_y_reg[47][6]_0\(0),
      I5 => \snake_2_size[5]_i_947_n_0\,
      O => \snake_2_size[5]_i_641_n_0\
    );
\snake_2_size[5]_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[47][6]_0\(4),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[47][6]_0\(5),
      I4 => \^snake_1_x_reg[47][7]_0\(7),
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_642_n_0\
    );
\snake_2_size[5]_i_643\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[47][6]_0\(3),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_1_x_reg[47][7]_0\(2),
      I4 => \^snake_1_x_reg[47][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_643_n_0\
    );
\snake_2_size[5]_i_644\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_948_n_0\,
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_1_y_reg[47][6]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      I4 => \^snake_1_x_reg[47][7]_0\(6),
      O => \snake_2_size[5]_i_644_n_0\
    );
\snake_2_size[5]_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[55][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_1_x_reg[55][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      I4 => \snake_2_size[5]_i_949_n_0\,
      I5 => \snake_2_size[5]_i_950_n_0\,
      O => \snake_2_size[5]_i_645_n_0\
    );
\snake_2_size[5]_i_646\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[55][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[55][6]_0\(4),
      I4 => \^snake_1_y_reg[55][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_646_n_0\
    );
\snake_2_size[5]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_1_y_reg[55][6]_0\(1),
      I2 => \^snake_1_x_reg[55][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_1_x_reg[55][7]_0\(6),
      O => \snake_2_size[5]_i_647_n_0\
    );
\snake_2_size[5]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_951_n_0\,
      I1 => \snake_2_size[5]_i_952_n_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[55][7]_0\(1),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_1_y_reg[55][6]_0\(5),
      O => \snake_2_size[5]_i_648_n_0\
    );
\snake_2_size[5]_i_649\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_953_n_0\,
      I1 => \snake_2_size[5]_i_954_n_0\,
      I2 => \snake_2_size[5]_i_955_n_0\,
      I3 => \snake_2_size[5]_i_956_n_0\,
      I4 => \snake_2_size[5]_i_957_n_0\,
      O => \snake_2_size[5]_i_649_n_0\
    );
\snake_2_size[5]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8880"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_65_n_0\
    );
\snake_2_size[5]_i_650\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[53][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[53][7]_0\(1),
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[53][6]_1\(4),
      O => \snake_2_size[5]_i_650_n_0\
    );
\snake_2_size[5]_i_651\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[53][6]_1\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[53][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      I4 => \snake_2_size[5]_i_958_n_0\,
      O => \snake_2_size[5]_i_651_n_0\
    );
\snake_2_size[5]_i_652\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_1_y_reg[53][6]_1\(5),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[53][6]_1\(6),
      I4 => \^snake_1_y_reg[53][6]_1\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_652_n_0\
    );
\snake_2_size[5]_i_653\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[53][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[53][6]_1\(1),
      O => \snake_2_size[5]_i_653_n_0\
    );
\snake_2_size[5]_i_654\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_959_n_0\,
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[54][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_1_y_reg[54][6]_0\(2),
      I5 => \snake_2_size[5]_i_960_n_0\,
      O => \snake_2_size[5]_i_654_n_0\
    );
\snake_2_size[5]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[54][6]_0\(0),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[54][7]_0\(5),
      I4 => \^snake_1_y_reg[54][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_655_n_0\
    );
\snake_2_size[5]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[54][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_1_x_reg[54][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_1_x_reg[54][7]_0\(4),
      I5 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_656_n_0\
    );
\snake_2_size[5]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_961_n_0\,
      I1 => \snake_2_size[5]_i_962_n_0\,
      I2 => \^snake_1_x_reg[54][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_1_x_reg[54][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_657_n_0\
    );
\snake_2_size[5]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_963_n_0\,
      I1 => \snake_2_size[5]_i_964_n_0\,
      I2 => \^snake_1_y_reg[10][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_1_y_reg[10][6]_0\(5),
      I5 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_1_y_reg[10][3]_0\
    );
\snake_2_size[5]_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_965_n_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_1_x_reg[10][7]_0\(4),
      I3 => \snake_2_size[5]_i_966_n_0\,
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[10][7]_0\(0),
      O => \snake_2_x_reg[0][4]_0\
    );
\snake_2_size[5]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_1_y_reg[62][6]_1\(1),
      I2 => \^snake_1_x_reg[62][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_66_n_0\
    );
\snake_2_size[5]_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][2]_rep_0\,
      I1 => \^snake_1_x_reg[35][7]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_1_x_reg[35][7]_0\(4),
      I4 => \^snake_1_y_reg[35][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_660_n_0\
    );
\snake_2_size[5]_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_1_y_reg[35][6]_0\(4),
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[35][7]_0\(0),
      I4 => \^snake_1_x_reg[35][7]_0\(6),
      I5 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_y_reg[0][4]_rep_2\
    );
\snake_2_size[5]_i_662\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(1),
      I1 => \^snake_1_y_reg[35][6]_0\(1),
      I2 => \^snake_1_x_reg[35][7]_0\(2),
      I3 => \^snake_2_x_reg[0][2]_rep_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_1_x_reg[35][7]_0\(5),
      O => \snake_2_y_reg[0][1]_0\
    );
\snake_2_size[5]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_967_n_0\,
      I1 => \snake_2_size[5]_i_968_n_0\,
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[52][6]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_1_x_reg[52][7]_0\(6),
      O => \snake_2_size[5]_i_663_n_0\
    );
\snake_2_size[5]_i_664\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_1_y_reg[52][6]_0\(5),
      I2 => \^snake_1_y_reg[52][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_1_y_reg[52][6]_0\(4),
      I5 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_664_n_0\
    );
\snake_2_size[5]_i_665\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[52][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_x_reg[52][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \^snake_1_y_reg[52][6]_0\(1),
      O => \snake_2_size[5]_i_665_n_0\
    );
\snake_2_size[5]_i_666\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_969_n_0\,
      I1 => \^snake_1_x_reg[52][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_y_reg[52][6]_0\(3),
      I4 => \^snake_2_y_reg[0][3]_rep_0\,
      I5 => \snake_2_size[5]_i_970_n_0\,
      O => \snake_2_size[5]_i_666_n_0\
    );
\snake_2_size[5]_i_668\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_971_n_0\,
      I1 => \^snake_2_y_reg[34][6]_0\(1),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => \^snake_2_y_reg[34][6]_0\(2),
      I5 => \snake_2_size[5]_i_972_n_0\,
      O => \snake_2_size[5]_i_668_n_0\
    );
\snake_2_size[5]_i_669\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_973_n_0\,
      I1 => \snake_2_size[5]_i_974_n_0\,
      I2 => \^snake_2_y_reg[34][6]_0\(2),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => \^snake_2_x_reg[34][7]_0\(6),
      I5 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_669_n_0\
    );
\snake_2_size[5]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[62][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[62][6]_1\(0),
      O => \snake_2_size[5]_i_67_n_0\
    );
\snake_2_size[5]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_975_n_0\,
      I1 => \snake_2_size[5]_i_976_n_0\,
      I2 => \^snake_2_y_reg[34][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[34][7]_0\(2),
      I5 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_670_n_0\
    );
\snake_2_size[5]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_2_x_reg[54][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_x_reg[54][7]_0\(6),
      I4 => \snake_2_size[5]_i_977_n_0\,
      I5 => \snake_2_size[5]_i_978_n_0\,
      O => \snake_2_size[5]_i_673_n_0\
    );
\snake_2_size[5]_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[54][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[54][6]_0\(1),
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      I5 => \^snake_2_y_reg[54][6]_0\(2),
      O => \snake_2_size[5]_i_674_n_0\
    );
\snake_2_size[5]_i_675\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[54][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_2_y_reg[54][6]_0\(5),
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_2_y_reg[54][6]_0\(4),
      O => \snake_2_size[5]_i_675_n_0\
    );
\snake_2_size[5]_i_676\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[10][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_2_y_reg[10][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_rep_1\,
      I5 => \^snake_2_y_reg[10][6]_0\(6),
      O => \snake_2_size[5]_i_676_n_0\
    );
\snake_2_size[5]_i_677\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[10][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[10][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_677_n_0\
    );
\snake_2_size[5]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[10][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_x_reg[10][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[10][7]_0\(7),
      O => \snake_2_size[5]_i_678_n_0\
    );
\snake_2_size[5]_i_679\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[10][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_2_x_reg[10][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[10][7]_0\(3),
      O => \snake_2_size[5]_i_679_n_0\
    );
\snake_2_size[5]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[62][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_1_x_reg[62][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[62][6]_1\(0),
      O => \snake_2_size[5]_i_68_n_0\
    );
\snake_2_size[5]_i_680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_1_x_reg[50][7]_0\(3),
      I2 => \^snake_1_x_reg[50][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      I4 => \^snake_1_y_reg[50][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_680_n_0\
    );
\snake_2_size[5]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[50][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_x_reg[50][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_1_y_reg[50][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_681_n_0\
    );
\snake_2_size[5]_i_682\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_1_x_reg[50][7]_0\(6),
      I2 => \^snake_1_y_reg[50][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_1_y_reg[50][6]_0\(1),
      I5 => \^snake_2_y_reg[0][6]_0\(1),
      O => \snake_2_size[5]_i_682_n_0\
    );
\snake_2_size[5]_i_683\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[50][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_1_y_reg[50][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_1_x_reg[50][7]_0\(2),
      O => \snake_2_size[5]_i_683_n_0\
    );
\snake_2_size[5]_i_684\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_979_n_0\,
      I1 => \^snake_1_y_reg[50][6]_0\(5),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[50][6]_0\(3),
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \snake_2_size[5]_i_980_n_0\,
      O => \snake_2_size[5]_i_684_n_0\
    );
\snake_2_size[5]_i_686\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[9][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_y_reg[9][6]_0\(1),
      I3 => \^snake_2_y_reg[0][6]_0\(1),
      O => \snake_2_size[5]_i_686_n_0\
    );
\snake_2_size[5]_i_687\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[9][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_2_y_reg[9][6]_0\(5),
      I4 => \snake_2_size[5]_i_981_n_0\,
      O => \snake_2_size[5]_i_687_n_0\
    );
\snake_2_size[5]_i_688\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[48][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[48][6]_0\(6),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_1_y_reg[48][6]_0\(5),
      O => \snake_2_size[5]_i_688_n_0\
    );
\snake_2_size[5]_i_689\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[48][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_1_x_reg[48][7]_0\(4),
      I4 => \^snake_1_x_reg[48][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_689_n_0\
    );
\snake_2_size[5]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_205_n_0\,
      I1 => \snake_2_size[5]_i_206_n_0\,
      I2 => \snake_2_size[5]_i_207_n_0\,
      I3 => \snake_2_size[5]_i_208_n_0\,
      I4 => \snake_2_size[5]_i_209_n_0\,
      I5 => \snake_1_size[5]_i_274_1\,
      O => \snake_2_size[5]_i_69_n_0\
    );
\snake_2_size[5]_i_690\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[48][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_1_x_reg[48][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_1_x_reg[48][7]_0\(5),
      O => \snake_2_size[5]_i_690_n_0\
    );
\snake_2_size[5]_i_691\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[53][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_2_y_reg[53][6]_0\(5),
      I4 => \^snake_2_x_reg[53][7]_0\(7),
      I5 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_691_n_0\
    );
\snake_2_size[5]_i_692\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[53][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[53][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[53][7]_0\(4),
      O => \snake_2_size[5]_i_692_n_0\
    );
\snake_2_size[5]_i_693\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][1]_rep_0\,
      I1 => \^snake_2_x_reg[53][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[53][7]_0\(5),
      I4 => \snake_2_size[5]_i_982_n_0\,
      O => \snake_2_size[5]_i_693_n_0\
    );
\snake_2_size[5]_i_694\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_983_n_0\,
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[53][6]_0\(3),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      I4 => \^snake_2_x_reg[53][7]_0\(0),
      I5 => \snake_2_size[5]_i_984_n_0\,
      O => \snake_2_size[5]_i_694_n_0\
    );
\snake_2_size[5]_i_695\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[53][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_2_x_reg[53][7]_0\(6),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_2_y_reg[53][6]_0\(0),
      O => \snake_2_size[5]_i_695_n_0\
    );
\snake_2_size[5]_i_696\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[41][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[41][6]_0\(3),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[41][7]_0\(0),
      O => \snake_2_size[5]_i_696_n_0\
    );
\snake_2_size[5]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[41][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_1_y_reg[41][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I4 => \snake_2_size[5]_i_985_n_0\,
      I5 => \snake_2_size[5]_i_986_n_0\,
      O => \snake_2_size[5]_i_697_n_0\
    );
\snake_2_size[5]_i_698\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[41][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[41][6]_0\(6),
      I4 => \^snake_1_x_reg[41][7]_0\(4),
      I5 => \^snake_2_x_reg[0][7]_0\(4),
      O => \snake_2_size[5]_i_698_n_0\
    );
\snake_2_size[5]_i_699\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[41][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[41][6]_0\(2),
      I4 => \^snake_1_x_reg[41][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_699_n_0\
    );
\snake_2_size[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \snake_2_size[5]_i_20_n_0\,
      I1 => \snake_2_size[5]_i_21_n_0\,
      I2 => \snake_2_size[5]_i_22_n_0\,
      I3 => \snake_2_size[5]_i_23_n_0\,
      O => \snake_2_size[5]_i_7_n_0\
    );
\snake_2_size[5]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => \snake_2_size[5]_i_211_n_0\,
      I1 => \snake_2_size[5]_i_452_0\(0),
      I2 => \snake_2_size[5]_i_452_0\(1),
      I3 => \snake_1_size[5]_i_47_0\,
      I4 => \snake_2_size[5]_i_212_n_0\,
      I5 => \snake_2_size[5]_i_213_n_0\,
      O => \snake_2_size[5]_i_70_n_0\
    );
\snake_2_size[5]_i_700\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_987_n_0\,
      I1 => \snake_2_size[5]_i_988_n_0\,
      I2 => \snake_2_size[5]_i_330_0\,
      I3 => \snake_2_size[5]_i_990_n_0\,
      I4 => \snake_2_size[5]_i_991_n_0\,
      I5 => \snake_2_size[5]_i_992_n_0\,
      O => \snake_2_size[5]_i_700_n_0\
    );
\snake_2_size[5]_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_993_n_0\,
      I1 => \^snake_1_x_reg[30][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_y_reg[30][6]_0\(4),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \snake_2_size[5]_i_994_n_0\,
      O => \snake_2_size[5]_i_701_n_0\
    );
\snake_2_size[5]_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[30][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[30][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_1_x_reg[30][7]_0\(5),
      O => \snake_2_size[5]_i_702_n_0\
    );
\snake_2_size[5]_i_703\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_995_n_0\,
      I1 => \snake_2_size[5]_i_996_n_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_1_x_reg[30][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(2),
      I5 => \^snake_1_x_reg[30][7]_0\(2),
      O => \snake_2_size[5]_i_703_n_0\
    );
\snake_2_size[5]_i_704\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_997_n_0\,
      I1 => \^snake_1_y_reg[30][6]_0\(5),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[30][6]_0\(1),
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \snake_2_size[5]_i_998_n_0\,
      O => \snake_2_size[5]_i_704_n_0\
    );
\snake_2_size[5]_i_705\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_999_n_0\,
      I1 => \snake_2_size[5]_i_1000_n_0\,
      I2 => \snake_2_size[5]_i_1001_n_0\,
      I3 => \snake_2_size[5]_i_1002_n_0\,
      I4 => \snake_2_size[5]_i_1003_n_0\,
      I5 => \snake_2_size[5]_i_331_0\,
      O => \snake_2_size[5]_i_705_n_0\
    );
\snake_2_size[5]_i_706\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \snake_2_size[5]_i_1004_n_0\,
      I1 => \snake_2_size[5]_i_332_0\,
      I2 => \snake_1_size[5]_i_243_0\(1),
      I3 => \snake_1_size[5]_i_607_0\,
      I4 => \snake_2_size[5]_i_1005_n_0\,
      I5 => \snake_2_size[5]_i_1006_n_0\,
      O => \snake_2_size[5]_i_706_n_0\
    );
\snake_2_size[5]_i_707\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[3][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[3][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[3][7]_0\(3),
      O => \snake_2_size[5]_i_707_n_0\
    );
\snake_2_size[5]_i_708\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1007_n_0\,
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[3][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_2_y_reg[3][6]_0\(5),
      O => \snake_2_size[5]_i_708_n_0\
    );
\snake_2_size[5]_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_2_x_reg[3][7]_0\(2),
      I2 => \^snake_2_y_reg[3][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_2_y_reg[3][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_709_n_0\
    );
\snake_2_size[5]_i_710\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[3][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[3][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I5 => \^snake_2_y_reg[3][6]_0\(1),
      O => \snake_2_size[5]_i_710_n_0\
    );
\snake_2_size[5]_i_713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[11][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[11][7]_0\(7),
      I4 => \^snake_2_x_reg[0][7]_0\(1),
      I5 => \^snake_1_x_reg[11][7]_0\(1),
      O => \snake_2_size[5]_i_713_n_0\
    );
\snake_2_size[5]_i_714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1012_n_0\,
      I1 => \^snake_1_x_reg[11][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[11][7]_0\(0),
      I5 => \snake_2_size[5]_i_1013_n_0\,
      O => \snake_2_size[5]_i_714_n_0\
    );
\snake_2_size[5]_i_715\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[11][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[11][7]_0\(4),
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \^snake_1_y_reg[11][6]_0\(3),
      O => \snake_2_size[5]_i_715_n_0\
    );
\snake_2_size[5]_i_716\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[11][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[11][7]_0\(0),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_1_y_reg[11][6]_0\(5),
      O => \snake_2_size[5]_i_716_n_0\
    );
\snake_2_size[5]_i_718\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAABAAAAAAAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_334_0\,
      I1 => \snake_2_size[5]_i_1017_n_0\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_1_y_reg[22][6]_0\(2),
      I4 => \snake_2_size[5]_i_1018_n_0\,
      I5 => \snake_2_size[5]_i_334_1\,
      O => \snake_2_size[5]_i_718_n_0\
    );
\snake_2_size[5]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_214_n_0\,
      I1 => \snake_2_size[5]_i_215_n_0\,
      I2 => \^snake_1_y_reg[16][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_1_y_reg[16][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_72_n_0\
    );
\snake_2_size[5]_i_720\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1022_n_0\,
      I1 => \^snake_2_x_reg[28][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[28][6]_0\(1),
      I5 => \snake_2_size[5]_i_1023_n_0\,
      O => \snake_2_size[5]_i_720_n_0\
    );
\snake_2_size[5]_i_721\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_1024_n_0\,
      I1 => \snake_2_size[5]_i_1025_n_0\,
      I2 => \^snake_2_y_reg[28][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_2_y_reg[28][6]_0\(4),
      O => \snake_2_size[5]_i_721_n_0\
    );
\snake_2_size[5]_i_722\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1026_n_0\,
      I1 => \^snake_2_y_reg[28][6]_0\(0),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[28][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \snake_2_size[5]_i_1027_n_0\,
      O => \snake_2_size[5]_i_722_n_0\
    );
\snake_2_size[5]_i_724\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004044"
    )
        port map (
      I0 => \snake_2_size[5]_i_1028_n_0\,
      I1 => \snake_2_size[5]_i_335_0\,
      I2 => \snake_2_size[5]_i_452_0\(3),
      I3 => \snake_2_size[5]_i_335_2\,
      I4 => \snake_2_size[5]_i_1030_n_0\,
      I5 => \snake_2_size[5]_i_1031_n_0\,
      O => \snake_2_size[5]_i_724_n_0\
    );
\snake_2_size[5]_i_725\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1032_n_0\,
      I1 => \snake_2_size[5]_i_1033_n_0\,
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[4][6]_0\(0),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_1_x_reg[4][7]_0\(4),
      O => \snake_2_size[5]_i_725_n_0\
    );
\snake_2_size[5]_i_726\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_1034_n_0\,
      I1 => \snake_2_size[5]_i_1035_n_0\,
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_1_y_reg[4][6]_0\(1),
      I4 => \^snake_1_y_reg[4][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_726_n_0\
    );
\snake_2_size[5]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1036_n_0\,
      I1 => \^snake_1_x_reg[4][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[4][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \snake_2_size[5]_i_1037_n_0\,
      O => \snake_2_size[5]_i_727_n_0\
    );
\snake_2_size[5]_i_729\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_2_size[5]_i_335_1\,
      I1 => \snake_2_size[5]_i_1038_n_0\,
      I2 => \snake_2_size[5]_i_1039_n_0\,
      I3 => \snake_2_size[5]_i_1040_n_0\,
      I4 => \snake_2_size[5]_i_1041_n_0\,
      I5 => \snake_2_size[5]_i_1042_n_0\,
      O => \snake_2_size[5]_i_729_n_0\
    );
\snake_2_size[5]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_216_n_0\,
      I1 => \snake_2_size[5]_i_217_n_0\,
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[16][7]_0\(0),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \^snake_1_x_reg[16][7]_0\(4),
      O => \snake_2_size[5]_i_73_n_0\
    );
\snake_2_size[5]_i_730\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[4][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[4][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(1),
      I5 => \^snake_2_x_reg[4][7]_0\(1),
      O => \snake_2_size[5]_i_730_n_0\
    );
\snake_2_size[5]_i_731\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[4][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[4][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_731_n_0\
    );
\snake_2_size[5]_i_732\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_1_x_reg[14][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[14][6]_0\(2),
      O => \snake_2_size[5]_i_732_n_0\
    );
\snake_2_size[5]_i_733\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[14][6]_0\(2),
      I2 => \^snake_1_y_reg[14][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_1_y_reg[14][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_733_n_0\
    );
\snake_2_size[5]_i_734\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_1_size[5]_i_268_0\,
      I1 => \snake_2_size[5]_i_1043_n_0\,
      I2 => \^snake_2_x_reg[13][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_2_x_reg[13][7]_0\(6),
      I5 => \^snake_2_x_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_734_n_0\
    );
\snake_2_size[5]_i_735\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[13][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[13][6]_0\(4),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_2_y_reg[13][6]_0\(5),
      O => \snake_2_size[5]_i_735_n_0\
    );
\snake_2_size[5]_i_736\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[24][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[24][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_736_n_0\
    );
\snake_2_size[5]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^snake_1_x_reg[24][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[24][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(2),
      I5 => \^snake_1_x_reg[24][7]_0\(2),
      O => \snake_2_size[5]_i_737_n_0\
    );
\snake_2_size[5]_i_738\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_1_x_reg[24][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[24][7]_0\(7),
      I4 => \^snake_1_x_reg[24][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_738_n_0\
    );
\snake_2_size[5]_i_739\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[52][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[52][7]_0\(5),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \^snake_2_x_reg[52][7]_0\(0),
      O => \snake_2_size[5]_i_739_n_0\
    );
\snake_2_size[5]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_218_n_0\,
      I1 => \snake_2_size[5]_i_39_0\,
      I2 => \snake_2_size[5]_i_220_n_0\,
      I3 => \snake_2_size[5]_i_221_n_0\,
      I4 => \snake_2_size[5]_i_222_n_0\,
      I5 => \snake_2_size[5]_i_223_n_0\,
      O => \snake_2_size[5]_i_74_n_0\
    );
\snake_2_size[5]_i_740\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(5),
      I1 => \^snake_2_x_reg[52][7]_0\(5),
      I2 => \^snake_2_y_reg[52][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_740_n_0\
    );
\snake_2_size[5]_i_741\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^snake_2_x_reg[0][1]_rep_0\,
      I1 => \^snake_2_x_reg[52][7]_0\(1),
      I2 => \^snake_2_y_reg[52][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[52][6]_0\(1),
      O => \snake_2_size[5]_i_741_n_0\
    );
\snake_2_size[5]_i_742\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_2_y_reg[52][6]_0\(3),
      I2 => \^snake_2_y_reg[52][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_742_n_0\
    );
\snake_2_size[5]_i_743\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[52][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[52][7]_0\(4),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_2_y_reg[52][6]_0\(5),
      O => \snake_2_size[5]_i_743_n_0\
    );
\snake_2_size[5]_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[52][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_2_x_reg[52][7]_0\(2),
      I4 => \^snake_2_y_reg[52][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_744_n_0\
    );
\snake_2_size[5]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[32][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_2_x_reg[32][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[32][7]_0\(3),
      O => \snake_2_size[5]_i_745_n_0\
    );
\snake_2_size[5]_i_746\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[32][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[32][7]_0\(7),
      I4 => \^snake_2_x_reg[32][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_746_n_0\
    );
\snake_2_size[5]_i_747\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[60][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[60][7]_0\(5),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_1_x_reg[60][7]_0\(1),
      O => \snake_2_size[5]_i_747_n_0\
    );
\snake_2_size[5]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_1_x_reg[60][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_1_x_reg[60][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[60][7]_0\(7),
      O => \snake_2_x_reg[0][6]_rep_8\
    );
\snake_2_size[5]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00410000"
    )
        port map (
      I0 => \snake_2_size[5]_i_224_n_0\,
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[22][6]_0\(2),
      I3 => \snake_2_size[5]_i_225_n_0\,
      I4 => \snake_1_size[5]_i_31_0\,
      I5 => \snake_2_size[5]_i_40_0\,
      O => \snake_2_size[5]_i_75_n_0\
    );
\snake_2_size[5]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[60][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[60][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_1_y_reg[60][6]_0\(0),
      O => \snake_1_y_reg[60][4]_0\
    );
\snake_2_size[5]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[3][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[3][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_1_y_reg[3][6]_0\(5),
      O => \snake_2_size[5]_i_752_n_0\
    );
\snake_2_size[5]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[3][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_1_y_reg[3][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I5 => \^snake_1_y_reg[3][6]_0\(1),
      O => \snake_2_size[5]_i_753_n_0\
    );
\snake_2_size[5]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[3][6]_0\(3),
      I2 => \^snake_1_x_reg[3][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \^snake_1_y_reg[3][6]_0\(2),
      O => \snake_2_size[5]_i_754_n_0\
    );
\snake_2_size[5]_i_755\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[3][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[3][7]_0\(0),
      I4 => \^snake_1_y_reg[3][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_755_n_0\
    );
\snake_2_size[5]_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[3][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[3][6]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[3][7]_0\(3),
      O => \snake_2_size[5]_i_756_n_0\
    );
\snake_2_size[5]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[40][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_y_reg[40][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I4 => \^snake_1_y_reg[40][6]_0\(4),
      I5 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_757_n_0\
    );
\snake_2_size[5]_i_758\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[40][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[40][6]_0\(0),
      O => \snake_2_size[5]_i_758_n_0\
    );
\snake_2_size[5]_i_759\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[40][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[40][7]_0\(5),
      I4 => \^snake_2_x_reg[0][6]_rep_1\,
      I5 => \^snake_1_x_reg[40][7]_0\(6),
      O => \snake_2_size[5]_i_759_n_0\
    );
\snake_2_size[5]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005540"
    )
        port map (
      I0 => \snake_2_size[5]_i_227_n_0\,
      I1 => \snake_2_size[5]_i_40_1\,
      I2 => \snake_2_size[5]_i_51_0\,
      I3 => \snake_2_size[5]_i_452_0\(4),
      I4 => \snake_2_size[5]_i_229_n_0\,
      I5 => \snake_2_size[5]_i_230_n_0\,
      O => \snake_2_size[5]_i_76_n_0\
    );
\snake_2_size[5]_i_760\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[40][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[40][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_760_n_0\
    );
\snake_2_size[5]_i_761\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[50][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_2_x_reg[50][7]_0\(0),
      O => \snake_2_size[5]_i_761_n_0\
    );
\snake_2_size[5]_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[40][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[40][7]_0\(5),
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \^snake_2_y_reg[40][6]_0\(3),
      O => \snake_2_size[5]_i_762_n_0\
    );
\snake_2_size[5]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[40][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_x_reg[40][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_2_y_reg[0][6]_0\(0),
      I5 => \^snake_2_y_reg[40][6]_0\(0),
      O => \snake_2_size[5]_i_763_n_0\
    );
\snake_2_size[5]_i_764\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_2_y_reg[40][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_x_reg[40][7]_0\(6),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[40][7]_0\(1),
      O => \snake_2_size[5]_i_764_n_0\
    );
\snake_2_size[5]_i_765\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_2_y_reg[40][6]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_2_x_reg[40][7]_0\(6),
      O => \snake_2_size[5]_i_765_n_0\
    );
\snake_2_size[5]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[44][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[44][6]_0\(2),
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \^snake_2_y_reg[44][6]_0\(1),
      O => \snake_2_size[5]_i_766_n_0\
    );
\snake_2_size[5]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[44][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[44][6]_0\(4),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_2_y_reg[44][6]_0\(5),
      O => \snake_2_size[5]_i_767_n_0\
    );
\snake_2_size[5]_i_768\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1046_n_0\,
      I1 => \snake_2_size[5]_i_1047_n_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[44][7]_0\(4),
      I4 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I5 => \^snake_2_x_reg[44][7]_0\(0),
      O => \snake_2_size[5]_i_768_n_0\
    );
\snake_2_size[5]_i_769\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_2_x_reg[58][7]_0\(4),
      I2 => \^snake_2_x_reg[58][7]_0\(2),
      I3 => \^snake_2_x_reg[0][2]_rep_0\,
      I4 => \^snake_2_x_reg[58][7]_0\(6),
      I5 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_size[5]_i_769_n_0\
    );
\snake_2_size[5]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_231_n_0\,
      I1 => \snake_2_size[5]_i_232_n_0\,
      I2 => \^snake_1_x_reg[12][7]_0\(0),
      I3 => \^snake_2_x_reg[0][7]_0\(0),
      I4 => \^snake_1_y_reg[12][6]_0\(4),
      I5 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_77_n_0\
    );
\snake_2_size[5]_i_770\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][2]_rep_0\,
      I1 => \^snake_2_x_reg[58][7]_0\(2),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[58][6]_0\(1),
      I4 => \^snake_2_x_reg[58][7]_0\(1),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_770_n_0\
    );
\snake_2_size[5]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_2_x_reg[58][7]_0\(3),
      I2 => \^snake_2_x_reg[58][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_2_x_reg[58][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_771_n_0\
    );
\snake_2_size[5]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[58][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[58][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_y_reg[58][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_772_n_0\
    );
\snake_2_size[5]_i_773\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1048_n_0\,
      I1 => \^snake_2_y_reg[58][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[58][6]_0\(4),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \snake_2_size[5]_i_1049_n_0\,
      O => \snake_2_size[5]_i_773_n_0\
    );
\snake_2_size[5]_i_776\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[51][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_x_reg[51][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(4),
      O => \snake_2_size[5]_i_776_n_0\
    );
\snake_2_size[5]_i_777\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[51][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[51][6]_0\(2),
      I4 => \^snake_2_x_reg[51][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_777_n_0\
    );
\snake_2_size[5]_i_778\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[51][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_2_y_reg[51][6]_0\(2),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => \^snake_2_x_reg[51][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_778_n_0\
    );
\snake_2_size[5]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[59][6]_0\(2),
      I2 => \^snake_2_y_reg[0][0]_rep_0\,
      I3 => \^snake_1_y_reg[59][6]_0\(0),
      I4 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I5 => \^snake_1_y_reg[59][6]_0\(1),
      O => \snake_2_size[5]_i_779_n_0\
    );
\snake_2_size[5]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_233_n_0\,
      I1 => \^snake_1_y_reg[12][6]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[12][6]_0\(2),
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      I5 => \snake_2_size[5]_i_234_n_0\,
      O => \snake_2_size[5]_i_78_n_0\
    );
\snake_2_size[5]_i_780\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[59][6]_0\(2),
      I2 => \^snake_1_y_reg[59][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_780_n_0\
    );
\snake_2_size[5]_i_781\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[59][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_1_x_reg[59][7]_0\(1),
      I4 => \snake_2_size[5]_i_1050_n_0\,
      O => \snake_2_size[5]_i_781_n_0\
    );
\snake_2_size[5]_i_782\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(1),
      I1 => \^snake_2_x_reg[59][7]_0\(1),
      I2 => \^snake_2_y_reg[59][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_782_n_0\
    );
\snake_2_size[5]_i_783\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][2]_rep_0\,
      I1 => \^snake_2_x_reg[59][7]_0\(2),
      I2 => \^snake_2_x_reg[59][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_2_y_reg[59][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_783_n_0\
    );
\snake_2_size[5]_i_784\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_2_y_reg[59][6]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[59][7]_0\(3),
      I4 => \snake_2_size[5]_i_1051_n_0\,
      O => \snake_2_size[5]_i_784_n_0\
    );
\snake_2_size[5]_i_785\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[59][7]_0\(6),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[59][6]_0\(1),
      I4 => \snake_2_size[5]_i_1052_n_0\,
      O => \snake_2_size[5]_i_785_n_0\
    );
\snake_2_size[5]_i_786\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[46][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[46][7]_0\(6),
      O => \snake_2_size[5]_i_786_n_0\
    );
\snake_2_size[5]_i_787\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[45][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[45][7]_0\(4),
      I4 => \^snake_2_x_reg[0][6]_rep_1\,
      I5 => \^snake_2_x_reg[45][7]_0\(6),
      O => \snake_2_size[5]_i_787_n_0\
    );
\snake_2_size[5]_i_788\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[45][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[45][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_788_n_0\
    );
\snake_2_size[5]_i_789\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[55][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[55][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_789_n_0\
    );
\snake_2_size[5]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_235_n_0\,
      I1 => \^snake_1_y_reg[12][6]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(5),
      I3 => \^snake_1_y_reg[12][6]_0\(1),
      I4 => \^snake_2_y_reg[0][6]_0\(1),
      I5 => \snake_2_size[5]_i_236_n_0\,
      O => \snake_2_size[5]_i_79_n_0\
    );
\snake_2_size[5]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][1]_rep_0\,
      I1 => \^snake_2_x_reg[55][7]_0\(1),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[55][7]_0\(2),
      I4 => \^snake_2_x_reg[55][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_790_n_0\
    );
\snake_2_size[5]_i_791\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_2_x_reg[55][7]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[55][7]_0\(5),
      I4 => \^snake_2_x_reg[55][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_791_n_0\
    );
\snake_2_size[5]_i_792\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[8][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_1_y_reg[8][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_792_n_0\
    );
\snake_2_size[5]_i_793\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_1_x_reg[37][7]_0\(7),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[37][7]_0\(6),
      I4 => \^snake_1_x_reg[37][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_x_reg[0][7]_4\
    );
\snake_2_size[5]_i_794\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_1_y_reg[37][6]_0\(5),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[37][6]_0\(4),
      I4 => \^snake_1_y_reg[37][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_794_n_0\
    );
\snake_2_size[5]_i_795\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1053_n_0\,
      I1 => \^snake_1_x_reg[42][7]_0\(6),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[42][7]_0\(1),
      I4 => \^snake_2_x_reg[0][7]_0\(1),
      I5 => \snake_2_size[5]_i_1054_n_0\,
      O => \snake_2_size[5]_i_795_n_0\
    );
\snake_2_size[5]_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[42][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[42][6]_0\(1),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_1_y_reg[42][6]_0\(4),
      O => \snake_2_size[5]_i_796_n_0\
    );
\snake_2_size[5]_i_797\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_1_y_reg[42][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[42][7]_0\(3),
      I4 => \^snake_1_y_reg[42][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_797_n_0\
    );
\snake_2_size[5]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1055_n_0\,
      I1 => \^snake_1_y_reg[42][6]_0\(2),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_1_x_reg[42][7]_0\(7),
      I5 => \snake_2_size[5]_i_1056_n_0\,
      O => \snake_2_size[5]_i_798_n_0\
    );
\snake_2_size[5]_i_799\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005540"
    )
        port map (
      I0 => \snake_2_size[5]_i_1057_n_0\,
      I1 => \snake_2_size[5]_i_452_0\(4),
      I2 => \snake_2_size[5]_i_40_1\,
      I3 => \snake_2_size[5]_i_335_0\,
      I4 => \snake_2_size[5]_i_1058_n_0\,
      I5 => \snake_2_size[5]_i_1059_n_0\,
      O => \snake_2_size[5]_i_799_n_0\
    );
\snake_2_size[5]_i_800\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_2_y_reg[49][6]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[49][6]_0\(6),
      O => \snake_2_size[5]_i_800_n_0\
    );
\snake_2_size[5]_i_801\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[49][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_y_reg[49][6]_0\(2),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => \snake_2_size[5]_i_1060_n_0\,
      O => \snake_2_size[5]_i_801_n_0\
    );
\snake_2_size[5]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[49][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[49][6]_0\(2),
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \^snake_2_y_reg[49][6]_0\(3),
      O => \snake_2_size[5]_i_802_n_0\
    );
\snake_2_size[5]_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_2_x_reg[49][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[49][7]_0\(3),
      I4 => \snake_2_size[5]_i_1061_n_0\,
      I5 => \snake_2_size[5]_i_1062_n_0\,
      O => \snake_2_size[5]_i_803_n_0\
    );
\snake_2_size[5]_i_804\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][4]_rep_0\,
      I1 => \^snake_1_x_reg[1][7]_0\(4),
      I2 => \^snake_1_y_reg[1][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[1][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_804_n_0\
    );
\snake_2_size[5]_i_805\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[1][6]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_1_x_reg[1][7]_0\(2),
      I4 => \^snake_1_x_reg[1][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_805_n_0\
    );
\snake_2_size[5]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[1][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_1_y_reg[1][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \snake_2_size[5]_i_1063_n_0\,
      I5 => \snake_2_size[5]_i_1064_n_0\,
      O => \snake_2_size[5]_i_807_n_0\
    );
\snake_2_size[5]_i_808\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[1][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[1][6]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[1][7]_0\(3),
      O => \snake_2_size[5]_i_808_n_0\
    );
\snake_2_size[5]_i_809\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[25][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_1_x_reg[25][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      I4 => \^snake_1_x_reg[25][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_809_n_0\
    );
\snake_2_size[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_237_n_0\,
      I1 => \snake_2_size[5]_i_238_n_0\,
      I2 => \snake_2_size[5]_i_239_n_0\,
      I3 => \snake_2_size[5]_i_240_n_0\,
      I4 => \snake_2_size[5]_i_241_n_0\,
      I5 => \snake_2_size[5]_i_41_2\,
      O => \snake_2_size[5]_i_81_n_0\
    );
\snake_2_size[5]_i_810\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(4),
      I1 => \^snake_1_y_reg[25][6]_0\(4),
      I2 => \^snake_1_y_reg[25][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_810_n_0\
    );
\snake_2_size[5]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[25][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[25][6]_0\(2),
      I4 => \^snake_2_y_reg[0][6]_0\(4),
      I5 => \^snake_1_y_reg[25][6]_0\(4),
      O => \snake_2_size[5]_i_811_n_0\
    );
\snake_2_size[5]_i_812\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep_0\,
      I1 => \^snake_2_x_reg[38][7]_0\(0),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[38][6]_0\(3),
      I4 => \^snake_2_y_reg[38][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_812_n_0\
    );
\snake_2_size[5]_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[17][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[17][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[17][7]_0\(3),
      O => \snake_2_size[5]_i_813_n_0\
    );
\snake_2_size[5]_i_814\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[17][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_y_reg[17][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_814_n_0\
    );
\snake_2_size[5]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[17][6]_0\(6),
      I2 => \^snake_1_y_reg[17][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_1_y_reg[17][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_815_n_0\
    );
\snake_2_size[5]_i_816\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_1_x_reg[17][7]_0\(2),
      I2 => \^snake_1_y_reg[17][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_816_n_0\
    );
\snake_2_size[5]_i_817\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_1_x_reg[17][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(2),
      I3 => \^snake_1_x_reg[17][7]_0\(2),
      I4 => \^snake_2_y_reg[0][6]_0\(5),
      I5 => \^snake_1_y_reg[17][6]_0\(5),
      O => \snake_2_size[5]_i_817_n_0\
    );
\snake_2_size[5]_i_818\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_1_y_reg[17][6]_0\(1),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[17][6]_0\(0),
      O => \snake_2_size[5]_i_818_n_0\
    );
\snake_2_size[5]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1065_n_0\,
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[26][6]_0\(3),
      I3 => \^snake_2_x_reg[26][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \snake_2_size[5]_i_1066_n_0\,
      O => \snake_2_size[5]_i_819_n_0\
    );
\snake_2_size[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_243_n_0\,
      I1 => \snake_2_size[5]_i_244_n_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[30][7]_0\(7),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[30][7]_0\(2),
      O => \snake_2_size[5]_i_82_n_0\
    );
\snake_2_size[5]_i_820\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_1067_n_0\,
      I1 => \^snake_2_y_reg[0][6]_0\(5),
      I2 => \^snake_2_y_reg[26][6]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      I4 => \^snake_2_x_reg[26][7]_0\(2),
      I5 => \snake_2_size[5]_i_1068_n_0\,
      O => \snake_2_size[5]_i_820_n_0\
    );
\snake_2_size[5]_i_821\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1069_n_0\,
      I1 => \^snake_2_y_reg[26][6]_0\(4),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_2_x_reg[26][7]_0\(4),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \snake_2_size[5]_i_1070_n_0\,
      O => \snake_2_size[5]_i_821_n_0\
    );
\snake_2_size[5]_i_822\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1071_n_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[43][7]_0\(1),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      I4 => \^snake_2_y_reg[43][6]_0\(2),
      I5 => \snake_2_size[5]_i_1072_n_0\,
      O => \snake_2_size[5]_i_822_n_0\
    );
\snake_2_size[5]_i_824\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1073_n_0\,
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[43][7]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[43][6]_0\(6),
      O => \snake_2_size[5]_i_824_n_0\
    );
\snake_2_size[5]_i_825\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[43][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[43][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_y_reg[43][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_825_n_0\
    );
\snake_2_size[5]_i_826\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[43][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[43][6]_0\(2),
      I4 => \^snake_2_y_reg[0][0]_rep_0\,
      I5 => \^snake_2_y_reg[43][6]_0\(0),
      O => \snake_2_size[5]_i_826_n_0\
    );
\snake_2_size[5]_i_827\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[43][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[43][7]_0\(7),
      I4 => \^snake_2_y_reg[0][3]_rep_0\,
      I5 => \^snake_2_y_reg[43][6]_0\(3),
      O => \snake_2_size[5]_i_827_n_0\
    );
\snake_2_size[5]_i_828\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[27][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_1_y_reg[27][6]_0\(0),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[27][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_828_n_0\
    );
\snake_2_size[5]_i_829\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[27][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_1_x_reg[27][7]_0\(1),
      O => \snake_2_size[5]_i_829_n_0\
    );
\snake_2_size[5]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_245_n_0\,
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[30][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_2_y_reg[30][6]_0\(3),
      I5 => \snake_2_size[5]_i_246_n_0\,
      O => \snake_2_size[5]_i_83_n_0\
    );
\snake_2_size[5]_i_830\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_y_reg[27][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[27][6]_0\(3),
      I4 => \^snake_1_y_reg[27][6]_0\(2),
      I5 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_830_n_0\
    );
\snake_2_size[5]_i_831\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_1_x_reg[27][7]_0\(6),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[27][6]_0\(4),
      I4 => \snake_2_size[5]_i_1074_n_0\,
      I5 => \snake_2_size[5]_i_1075_n_0\,
      O => \snake_2_size[5]_i_831_n_0\
    );
\snake_2_size[5]_i_832\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[43][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \^snake_1_x_reg[43][7]_0\(6),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_1_y_reg[43][6]_0\(4),
      O => \snake_2_size[5]_i_832_n_0\
    );
\snake_2_size[5]_i_833\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1076_n_0\,
      I1 => \^snake_1_x_reg[43][7]_0\(0),
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_1_x_reg[43][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \snake_2_size[5]_i_1077_n_0\,
      O => \snake_2_size[5]_i_833_n_0\
    );
\snake_2_size[5]_i_835\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1080_n_0\,
      I1 => \snake_2_size[5]_i_1081_n_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_1_x_reg[44][7]_0\(4),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[44][7]_0\(0),
      O => \snake_2_size[5]_i_835_n_0\
    );
\snake_2_size[5]_i_836\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1082_n_0\,
      I1 => \snake_2_size[5]_i_1083_n_0\,
      I2 => \^snake_1_y_reg[44][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_1_y_reg[44][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_836_n_0\
    );
\snake_2_size[5]_i_837\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1084_n_0\,
      I1 => \snake_2_size[5]_i_1085_n_0\,
      I2 => \^snake_2_y_reg[25][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \^snake_2_y_reg[25][6]_0\(2),
      O => \snake_2_size[5]_i_837_n_0\
    );
\snake_2_size[5]_i_838\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[25][6]_0\(4),
      I2 => \^snake_2_y_reg[25][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_2_x_reg[25][7]_0\(2),
      I5 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_838_n_0\
    );
\snake_2_size[5]_i_839\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[25][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[25][6]_0\(2),
      I4 => \^snake_2_y_reg[25][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_839_n_0\
    );
\snake_2_size[5]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_247_n_0\,
      I1 => \^snake_2_x_reg[30][7]_0\(4),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[30][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \snake_2_size[5]_i_248_n_0\,
      O => \snake_2_size[5]_i_84_n_0\
    );
\snake_2_size[5]_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1086_n_0\,
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_2_y_reg[25][6]_0\(1),
      I3 => \^snake_2_y_reg[25][6]_0\(5),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \snake_2_size[5]_i_1087_n_0\,
      O => \snake_2_size[5]_i_840_n_0\
    );
\snake_2_size[5]_i_841\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[25][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \^snake_2_x_reg[25][7]_0\(0),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[25][7]_0\(1),
      O => \snake_2_size[5]_i_841_n_0\
    );
\snake_2_size[5]_i_842\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_2_x_reg[27][7]_0\(4),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[27][6]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[27][7]_0\(5),
      O => \snake_2_size[5]_i_842_n_0\
    );
\snake_2_size[5]_i_843\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_2_x_reg[27][7]_0\(4),
      I2 => \^snake_2_x_reg[27][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_843_n_0\
    );
\snake_2_size[5]_i_844\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[27][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[27][6]_0\(0),
      I3 => \^snake_2_y_reg[0][0]_rep_0\,
      I4 => \^snake_2_y_reg[27][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_844_n_0\
    );
\snake_2_size[5]_i_845\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1088_n_0\,
      I1 => \^snake_2_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[27][7]_0\(0),
      I3 => \^snake_2_y_reg[27][6]_0\(2),
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \snake_2_size[5]_i_1089_n_0\,
      O => \snake_2_size[5]_i_845_n_0\
    );
\snake_2_size[5]_i_846\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_1090_n_0\,
      I1 => \snake_2_size[5]_i_1091_n_0\,
      I2 => \snake_2_size[5]_i_1092_n_0\,
      I3 => \snake_2_size[5]_i_1093_n_0\,
      I4 => \snake_2_size[5]_i_1094_n_0\,
      I5 => \snake_2_size[5]_i_482_0\,
      O => \snake_2_size[5]_i_846_n_0\
    );
\snake_2_size[5]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[38][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_1_y_reg[38][6]_0\(4),
      I4 => \^snake_1_x_reg[38][7]_0\(4),
      I5 => \^snake_2_x_reg[0][7]_0\(4),
      O => \snake_2_size[5]_i_848_n_0\
    );
\snake_2_size[5]_i_849\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00BB00B0000B00B"
    )
        port map (
      I0 => \^snake_1_x_reg[38][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_1_x_reg[38][7]_0\(2),
      I4 => \^snake_1_y_reg[38][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_849_n_0\
    );
\snake_2_size[5]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_1_x_reg[38][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_1_x_reg[38][7]_0\(4),
      I4 => \^snake_1_x_reg[38][7]_0\(0),
      I5 => \^snake_2_x_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_850_n_0\
    );
\snake_2_size[5]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[38][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_1_y_reg[38][6]_0\(1),
      I4 => \^snake_1_x_reg[38][7]_0\(6),
      I5 => \^snake_2_x_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_851_n_0\
    );
\snake_2_size[5]_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[49][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[49][6]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[49][7]_0\(7),
      O => \snake_2_size[5]_i_852_n_0\
    );
\snake_2_size[5]_i_853\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[49][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_1_x_reg[49][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_853_n_0\
    );
\snake_2_size[5]_i_855\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \^snake_2_x_reg[48][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[48][7]_0\(7),
      I4 => \snake_2_size[5]_i_1098_n_0\,
      I5 => \snake_2_size[5]_i_1099_n_0\,
      O => \snake_2_size[5]_i_855_n_0\
    );
\snake_2_size[5]_i_856\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[48][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[48][6]_0\(1),
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      I5 => \^snake_2_y_reg[48][6]_0\(2),
      O => \snake_2_size[5]_i_856_n_0\
    );
\snake_2_size[5]_i_857\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[48][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[0][3]_rep_0\,
      I3 => \^snake_2_y_reg[48][6]_0\(3),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_2_y_reg[48][6]_0\(5),
      O => \snake_2_size[5]_i_857_n_0\
    );
\snake_2_size[5]_i_858\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[5][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_1_y_reg[5][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_858_n_0\
    );
\snake_2_size[5]_i_859\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1100_n_0\,
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_1_y_reg[5][6]_0\(0),
      I3 => \^snake_1_y_reg[5][6]_0\(2),
      I4 => \^snake_2_y_reg[0][2]_rep_0\,
      I5 => \snake_2_size[5]_i_1101_n_0\,
      O => \snake_2_size[5]_i_859_n_0\
    );
\snake_2_size[5]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABAAAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_41_1\,
      I1 => \snake_2_size[5]_i_41_0\,
      I2 => \snake_2_size[5]_i_251_n_0\,
      I3 => \snake_2_size[5]_i_252_n_0\,
      I4 => \snake_2_size[5]_i_253_n_0\,
      I5 => \snake_2_size[5]_i_254_n_0\,
      O => \snake_2_size[5]_i_86_n_0\
    );
\snake_2_size[5]_i_860\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[5][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_1_x_reg[5][7]_0\(6),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_860_n_0\
    );
\snake_2_size[5]_i_861\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[5][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_1_x_reg[5][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_1_x_reg[5][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_861_n_0\
    );
\snake_2_size[5]_i_862\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[61][6]_0\(5),
      I1 => \^snake_2_y_reg[0][6]_0\(5),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[61][6]_0\(1),
      O => \snake_2_size[5]_i_862_n_0\
    );
\snake_2_size[5]_i_863\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_2_y_reg[61][6]_0\(3),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[61][7]_0\(4),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[61][7]_0\(5),
      O => \snake_2_size[5]_i_863_n_0\
    );
\snake_2_size[5]_i_864\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[61][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_y_reg[61][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \snake_2_size[5]_i_1102_n_0\,
      O => \snake_2_size[5]_i_864_n_0\
    );
\snake_2_size[5]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1103_n_0\,
      I1 => \snake_2_size[5]_i_1104_n_0\,
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_2_y_reg[61][6]_0\(3),
      I4 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I5 => \^snake_2_x_reg[61][7]_0\(0),
      O => \snake_2_size[5]_i_865_n_0\
    );
\snake_2_size[5]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_x_reg[6][7]_0\(4),
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_1_x_reg[6][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(1),
      I5 => \^snake_1_x_reg[6][7]_0\(1),
      O => \snake_2_size[5]_i_866_n_0\
    );
\snake_2_size[5]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[6][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[6][7]_0\(5),
      I4 => \^snake_2_y_reg[0][1]_rep_0\,
      I5 => \^snake_1_y_reg[6][6]_0\(1),
      O => \snake_2_size[5]_i_867_n_0\
    );
\snake_2_size[5]_i_868\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[6][6]_0\(5),
      I1 => \^snake_2_y_reg[0][6]_0\(5),
      I2 => \^snake_1_y_reg[6][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_868_n_0\
    );
\snake_2_size[5]_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[2][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_1_x_reg[2][7]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_1_x_reg[2][7]_0\(4),
      O => \snake_2_size[5]_i_869_n_0\
    );
\snake_2_size[5]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_255_n_0\,
      I1 => \snake_2_size[5]_i_256_n_0\,
      I2 => \snake_2_size[5]_i_42_1\,
      I3 => \snake_2_size[5]_i_257_n_0\,
      I4 => \snake_2_size[5]_i_258_n_0\,
      I5 => \snake_2_size[5]_i_259_n_0\,
      O => \snake_2_size[5]_i_87_n_0\
    );
\snake_2_size[5]_i_870\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[9][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_1_y_reg[9][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      O => \snake_2_size[5]_i_870_n_0\
    );
\snake_2_size[5]_i_871\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[9][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_2_y_reg[0][3]_rep_0\,
      I3 => \^snake_1_y_reg[9][6]_0\(3),
      O => \snake_2_size[5]_i_871_n_0\
    );
\snake_2_size[5]_i_872\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[9][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_1_x_reg[9][7]_0\(6),
      I3 => \^snake_2_x_reg[0][6]_rep_1\,
      I4 => \snake_2_size[5]_i_1105_n_0\,
      O => \snake_2_size[5]_i_872_n_0\
    );
\snake_2_size[5]_i_873\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_1_x_reg[21][7]_0\(6),
      I2 => \^snake_1_y_reg[21][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_873_n_0\
    );
\snake_2_size[5]_i_874\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[21][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_1_y_reg[21][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \snake_2_size[5]_i_1106_n_0\,
      O => \snake_2_size[5]_i_874_n_0\
    );
\snake_2_size[5]_i_875\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_1_x_reg[21][7]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[21][6]_0\(6),
      I4 => \^snake_1_y_reg[21][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_875_n_0\
    );
\snake_2_size[5]_i_876\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[61][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_1_x_reg[61][7]_0\(1),
      I4 => \^snake_1_y_reg[61][6]_0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_size[5]_i_876_n_0\
    );
\snake_2_size[5]_i_877\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[61][6]_0\(3),
      I2 => \^snake_1_y_reg[61][6]_0\(2),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_877_n_0\
    );
\snake_2_size[5]_i_878\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_2_y_reg[8][6]_0\(3),
      I2 => \^snake_2_x_reg[8][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_878_n_0\
    );
\snake_2_size[5]_i_879\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_2_y_reg[8][6]_0\(6),
      I2 => \^snake_2_x_reg[8][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_879_n_0\
    );
\snake_2_size[5]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_260_n_0\,
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[24][6]_0\(3),
      I3 => \^snake_2_y_reg[24][6]_0\(6),
      I4 => \^snake_2_y_reg[0][6]_0\(6),
      I5 => \snake_2_size[5]_i_261_n_0\,
      O => \snake_2_size[5]_i_88_n_0\
    );
\snake_2_size[5]_i_880\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_2_y_reg[8][6]_0\(6),
      I2 => \^snake_2_y_reg[8][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      I4 => \^snake_2_y_reg[8][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_880_n_0\
    );
\snake_2_size[5]_i_881\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_2_x_reg[8][7]_0\(7),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_2_y_reg[8][6]_0\(4),
      O => \snake_2_size[5]_i_881_n_0\
    );
\snake_2_size[5]_i_882\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[8][6]_0\(0),
      I1 => \^snake_2_y_reg[0][6]_0\(0),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[8][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[8][7]_0\(3),
      O => \snake_2_size[5]_i_882_n_0\
    );
\snake_2_size[5]_i_883\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[8][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_y_reg[8][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[8][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_883_n_0\
    );
\snake_2_size[5]_i_885\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[56][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_y_reg[56][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_1_y_reg[56][6]_0\(4),
      I5 => \^snake_2_y_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_885_n_0\
    );
\snake_2_size[5]_i_886\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[56][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[56][6]_0\(2),
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_1_y_reg[56][6]_0\(5),
      O => \snake_2_size[5]_i_886_n_0\
    );
\snake_2_size[5]_i_887\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[56][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[56][7]_0\(1),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_1_x_reg[56][7]_0\(5),
      O => \snake_2_size[5]_i_887_n_0\
    );
\snake_2_size[5]_i_888\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_1_x_reg[56][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[56][6]_0\(6),
      I4 => \^snake_1_y_reg[56][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_888_n_0\
    );
\snake_2_size[5]_i_889\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[56][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[56][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_1_x_reg[56][7]_0\(6),
      O => \snake_2_size[5]_i_889_n_0\
    );
\snake_2_size[5]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_262_n_0\,
      I1 => \snake_2_size[5]_i_263_n_0\,
      I2 => \^snake_2_y_reg[24][6]_0\(5),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_2_y_reg[24][6]_0\(4),
      O => \snake_2_size[5]_i_89_n_0\
    );
\snake_2_size[5]_i_890\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[20][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_x_reg[0][2]_rep_0\,
      I3 => \^snake_1_x_reg[20][7]_0\(2),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_1_x_reg[20][7]_0\(1),
      O => \snake_2_size[5]_i_890_n_0\
    );
\snake_2_size[5]_i_891\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \^snake_1_y_reg[20][6]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[20][7]_0\(5),
      I4 => \^snake_1_x_reg[20][7]_0\(4),
      I5 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_891_n_0\
    );
\snake_2_size[5]_i_892\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][3]_rep_0\,
      I1 => \^snake_1_y_reg[20][6]_0\(3),
      I2 => \^snake_1_x_reg[20][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_892_n_0\
    );
\snake_2_size[5]_i_893\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_1_y_reg[20][6]_0\(1),
      I1 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I2 => \^snake_1_y_reg[20][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I5 => \^snake_1_x_reg[20][7]_0\(0),
      O => \snake_2_size[5]_i_893_n_0\
    );
\snake_2_size[5]_i_894\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[19][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_y_reg[19][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      I4 => \^snake_2_x_reg[19][7]_0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_894_n_0\
    );
\snake_2_size[5]_i_895\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1109_n_0\,
      I1 => \^snake_2_y_reg[19][6]_0\(1),
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_2_y_reg[19][6]_0\(0),
      I4 => \^snake_2_y_reg[0][0]_rep_0\,
      I5 => \snake_2_size[5]_i_1110_n_0\,
      O => \snake_2_size[5]_i_895_n_0\
    );
\snake_2_size[5]_i_896\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1111_n_0\,
      I1 => \^snake_2_y_reg[5][6]_0\(5),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[5][6]_0\(1),
      I5 => \snake_2_size[5]_i_1112_n_0\,
      O => \snake_2_size[5]_i_896_n_0\
    );
\snake_2_size[5]_i_897\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[5][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[5][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \snake_2_size[5]_i_1113_n_0\,
      I5 => \snake_2_size[5]_i_1114_n_0\,
      O => \snake_2_size[5]_i_897_n_0\
    );
\snake_2_size[5]_i_898\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[5][7]_0\(6),
      I1 => \^snake_2_x_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_2_x_reg[5][7]_0\(7),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \^snake_2_x_reg[5][7]_0\(5),
      O => \snake_2_size[5]_i_898_n_0\
    );
\snake_2_size[5]_i_899\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[57][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_y_reg[57][6]_0\(2),
      I3 => \^snake_2_y_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_899_n_0\
    );
\snake_2_size[5]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_264_n_0\,
      I1 => \^snake_2_x_reg[24][7]_0\(1),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[24][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(5),
      I5 => \snake_2_size[5]_i_265_n_0\,
      O => \snake_2_size[5]_i_90_n_0\
    );
\snake_2_size[5]_i_900\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[57][7]_0\(1),
      I1 => \^snake_2_x_reg[0][1]_rep_0\,
      I2 => \^snake_2_y_reg[57][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_2_x_reg[57][7]_0\(3),
      O => \snake_2_size[5]_i_900_n_0\
    );
\snake_2_size[5]_i_901\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \snake_2_size[5]_i_1115_n_0\,
      I1 => \snake_2_size[5]_i_1116_n_0\,
      I2 => \^snake_2_y_reg[21][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[21][7]_0\(4),
      O => \snake_2_size[5]_i_901_n_0\
    );
\snake_2_size[5]_i_902\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[21][6]_0\(3),
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[21][7]_0\(4),
      I4 => \^snake_2_y_reg[21][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_902_n_0\
    );
\snake_2_size[5]_i_903\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[21][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[21][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_2_x_reg[21][7]_0\(7),
      O => \snake_2_size[5]_i_903_n_0\
    );
\snake_2_size[5]_i_904\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[21][6]_0\(4),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      I2 => \^snake_2_y_reg[21][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_904_n_0\
    );
\snake_2_size[5]_i_905\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[29][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[29][6]_0\(4),
      O => \snake_2_size[5]_i_905_n_0\
    );
\snake_2_size[5]_i_906\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[29][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[29][7]_0\(3),
      I4 => \^snake_2_y_reg[29][6]_0\(1),
      I5 => \^snake_2_y_reg[0][6]_0\(1),
      O => \snake_2_size[5]_i_906_n_0\
    );
\snake_2_size[5]_i_907\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_1117_n_0\,
      I1 => \^snake_2_y_reg[0][3]_rep_0\,
      I2 => \^snake_2_y_reg[36][6]_0\(3),
      I3 => \^snake_2_y_reg[0][6]_0\(5),
      I4 => \^snake_2_y_reg[36][6]_0\(5),
      I5 => \snake_2_size[5]_i_1118_n_0\,
      O => \snake_2_size[5]_i_907_n_0\
    );
\snake_2_size[5]_i_908\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[36][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[36][6]_0\(3),
      I3 => \^snake_2_y_reg[0][3]_rep_0\,
      I4 => \^snake_2_x_reg[36][7]_0\(2),
      I5 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_908_n_0\
    );
\snake_2_size[5]_i_909\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[36][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[36][7]_0\(4),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_2_y_reg[36][6]_0\(4),
      O => \snake_2_size[5]_i_909_n_0\
    );
\snake_2_size[5]_i_910\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[36][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[36][7]_0\(1),
      I3 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_910_n_0\
    );
\snake_2_size[5]_i_911\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_2_x_reg[35][7]_0\(6),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_2_y_reg[35][6]_0\(4),
      I4 => \^snake_2_y_reg[35][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_911_n_0\
    );
\snake_2_size[5]_i_912\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[12][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[12][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_912_n_0\
    );
\snake_2_size[5]_i_913\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[23][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_x_reg[23][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_913_n_0\
    );
\snake_2_size[5]_i_914\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1119_n_0\,
      I1 => \^snake_2_x_reg[23][7]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_2_x_reg[23][7]_0\(5),
      I5 => \snake_2_size[5]_i_1120_n_0\,
      O => \snake_2_size[5]_i_914_n_0\
    );
\snake_2_size[5]_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_y_reg[23][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \^snake_2_y_reg[23][6]_0\(2),
      I4 => \^snake_2_x_reg[0][7]_0\(6),
      I5 => \^snake_2_x_reg[23][7]_0\(6),
      O => \snake_2_size[5]_i_915_n_0\
    );
\snake_2_size[5]_i_916\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1121_n_0\,
      I1 => \^snake_2_y_reg[23][6]_0\(4),
      I2 => \^snake_2_y_reg[0][6]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(1),
      I4 => \^snake_2_x_reg[23][7]_0\(1),
      I5 => \snake_2_size[5]_i_1122_n_0\,
      O => \snake_2_size[5]_i_916_n_0\
    );
\snake_2_size[5]_i_918\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1123_n_0\,
      I1 => \^snake_2_x_reg[7][7]_0\(4),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      I4 => \^snake_2_x_reg[7][7]_0\(5),
      I5 => \snake_2_size[5]_i_1124_n_0\,
      O => \snake_2_size[5]_i_918_n_0\
    );
\snake_2_size[5]_i_919\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[7][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_2_x_reg[7][7]_0\(4),
      O => \snake_2_size[5]_i_919_n_0\
    );
\snake_2_size[5]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABAAAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_266_n_0\,
      I1 => \snake_2_size[5]_i_42_0\,
      I2 => \snake_2_size[5]_i_268_n_0\,
      I3 => \snake_2_size[5]_i_269_n_0\,
      I4 => \snake_2_size[5]_i_270_n_0\,
      I5 => \snake_2_size[5]_i_271_n_0\,
      O => \snake_2_size[5]_i_92_n_0\
    );
\snake_2_size[5]_i_920\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[7][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I3 => \^snake_2_x_reg[7][7]_0\(0),
      I4 => \snake_2_size[5]_i_1125_n_0\,
      O => \snake_2_size[5]_i_920_n_0\
    );
\snake_2_size[5]_i_922\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[15][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_1_x_reg[15][7]_0\(5),
      I3 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_size[5]_i_922_n_0\
    );
\snake_2_size[5]_i_923\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[15][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_y_reg[15][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_923_n_0\
    );
\snake_2_size[5]_i_924\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_1_y_reg[15][6]_0\(5),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[15][7]_0\(1),
      I4 => \^snake_1_y_reg[15][6]_0\(4),
      I5 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_924_n_0\
    );
\snake_2_size[5]_i_925\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[15][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_x_reg[15][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(4),
      I4 => \^snake_1_y_reg[15][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_925_n_0\
    );
\snake_2_size[5]_i_926\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[23][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_1_x_reg[23][7]_0\(1),
      O => \snake_2_size[5]_i_926_n_0\
    );
\snake_2_size[5]_i_927\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_y_reg[23][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_y_reg[0][1]_rep_0\,
      I3 => \^snake_1_y_reg[23][6]_0\(1),
      I4 => \^snake_1_y_reg[23][6]_0\(3),
      I5 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_size[5]_i_927_n_0\
    );
\snake_2_size[5]_i_929\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[23][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep_0\,
      I2 => \^snake_1_x_reg[23][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_929_n_0\
    );
\snake_2_size[5]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \snake_1_size[5]_i_62_0\,
      I1 => \snake_2_size[5]_i_273_n_0\,
      I2 => \snake_2_size[5]_i_274_n_0\,
      I3 => \snake_2_size[5]_i_275_n_0\,
      I4 => \snake_2_size[5]_i_276_n_0\,
      I5 => \snake_2_size[5]_i_277_n_0\,
      O => \snake_2_size[5]_i_93_n_0\
    );
\snake_2_size[5]_i_930\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[23][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[23][7]_0\(7),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_1_x_reg[23][7]_0\(1),
      O => \snake_2_size[5]_i_930_n_0\
    );
\snake_2_size[5]_i_931\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[23][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_y_reg[23][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_1_y_reg[23][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_931_n_0\
    );
\snake_2_size[5]_i_932\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^snake_2_y_reg[0][4]_rep_0\,
      I1 => \^snake_2_y_reg[15][6]_0\(4),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_2_y_reg[15][6]_0\(5),
      I4 => \^snake_2_y_reg[0][6]_0\(2),
      I5 => \^snake_2_y_reg[15][6]_0\(2),
      O => \snake_2_size[5]_i_932_n_0\
    );
\snake_2_size[5]_i_933\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[15][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[15][6]_0\(5),
      I3 => \^snake_2_y_reg[0][5]_rep_0\,
      I4 => \^snake_2_x_reg[0][6]_rep_1\,
      I5 => \^snake_2_x_reg[15][7]_0\(6),
      O => \snake_2_size[5]_i_933_n_0\
    );
\snake_2_size[5]_i_934\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_x_reg[15][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_2_y_reg[15][6]_0\(2),
      I4 => \^snake_2_x_reg[15][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_934_n_0\
    );
\snake_2_size[5]_i_935\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(0),
      I1 => \^snake_2_y_reg[15][6]_0\(0),
      I2 => \^snake_2_x_reg[15][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[15][7]_0\(1),
      O => \snake_2_size[5]_i_935_n_0\
    );
\snake_2_size[5]_i_936\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_632_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_x_reg[15][7]_0\(2),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      I4 => \^snake_2_y_reg[15][6]_0\(1),
      I5 => \snake_2_size[5]_i_1127_n_0\,
      O => \snake_2_size[5]_i_936_n_0\
    );
\snake_2_size[5]_i_937\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1128_n_0\,
      I1 => \^snake_2_x_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[15][7]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_2_y_reg[15][6]_0\(6),
      O => \snake_2_size[5]_i_937_n_0\
    );
\snake_2_size[5]_i_938\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1129_n_0\,
      I1 => \^snake_1_x_reg[51][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(1),
      I3 => \^snake_1_x_reg[51][7]_0\(4),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \snake_2_size[5]_i_1130_n_0\,
      O => \snake_2_size[5]_i_938_n_0\
    );
\snake_2_size[5]_i_939\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep_0\,
      I1 => \^snake_1_x_reg[51][7]_0\(0),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[51][7]_0\(5),
      I4 => \^snake_1_y_reg[51][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_939_n_0\
    );
\snake_2_size[5]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \snake_2_size[5]_i_278_n_0\,
      I1 => \snake_2_size[5]_i_279_n_0\,
      I2 => \snake_2_size[5]_i_280_n_0\,
      I3 => \snake_2_size[5]_i_281_n_0\,
      I4 => \snake_2_size[5]_i_282_n_0\,
      O => \snake_2_size[5]_i_94_n_0\
    );
\snake_2_size[5]_i_940\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD00000000D0DD"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_1_y_reg[51][6]_0\(1),
      I2 => \^snake_1_y_reg[51][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[51][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_940_n_0\
    );
\snake_2_size[5]_i_941\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[51][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_1_x_reg[51][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      I4 => \^snake_1_x_reg[51][7]_0\(2),
      I5 => \^snake_2_x_reg[0][2]_rep_0\,
      O => \snake_2_size[5]_i_941_n_0\
    );
\snake_2_size[5]_i_942\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \^snake_1_x_reg[51][7]_0\(7),
      I2 => \^snake_1_y_reg[51][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[51][6]_0\(2),
      I5 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_942_n_0\
    );
\snake_2_size[5]_i_943\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \snake_2_size[5]_i_1131_n_0\,
      I1 => \snake_2_size[5]_i_1132_n_0\,
      I2 => \snake_2_size[5]_i_1133_n_0\,
      I3 => \snake_2_size[5]_i_1134_n_0\,
      I4 => \snake_2_size[5]_i_1135_n_0\,
      O => \snake_2_size[5]_i_943_n_0\
    );
\snake_2_size[5]_i_944\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909990900009909"
    )
        port map (
      I0 => \^snake_2_y_reg[31][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_y_reg[31][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_2_y_reg[31][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_944_n_0\
    );
\snake_2_size[5]_i_945\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_2_y_reg[31][6]_0\(3),
      I2 => \^snake_2_y_reg[31][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_size[5]_i_945_n_0\
    );
\snake_2_size[5]_i_947\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_1_x_reg[47][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \^snake_1_x_reg[47][7]_0\(7),
      I4 => \snake_2_size[5]_i_1136_n_0\,
      O => \snake_2_size[5]_i_947_n_0\
    );
\snake_2_size[5]_i_948\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \^snake_1_y_reg[47][6]_0\(6),
      I2 => \^snake_1_x_reg[47][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      I4 => \^snake_1_y_reg[47][6]_0\(3),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \snake_2_size[5]_i_948_n_0\
    );
\snake_2_size[5]_i_949\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F777F7FFFF77F7"
    )
        port map (
      I0 => \snake_1_size[5]_i_47_4\,
      I1 => \snake_1_size[5]_i_243_0\(3),
      I2 => \^snake_2_y_reg[0][6]_0\(0),
      I3 => \^snake_1_y_reg[55][6]_0\(0),
      I4 => \^snake_2_y_reg[0][6]_0\(3),
      I5 => \^snake_1_y_reg[55][6]_0\(3),
      O => \snake_2_size[5]_i_949_n_0\
    );
\snake_2_size[5]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \snake_2_size[5]_i_283_n_0\,
      I1 => \^snake_1_y_reg[39][6]_0\(5),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_x_reg[39][7]_0\(2),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \snake_2_size[5]_i_284_n_0\,
      O => \snake_2_size[5]_i_95_n_0\
    );
\snake_2_size[5]_i_950\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_1_y_reg[55][6]_0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[55][7]_0\(5),
      I4 => \snake_2_size[5]_i_1137_n_0\,
      O => \snake_2_size[5]_i_950_n_0\
    );
\snake_2_size[5]_i_951\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[55][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_x_reg[55][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I4 => \^snake_2_y_reg[0][5]_rep_0\,
      I5 => \^snake_1_y_reg[55][6]_0\(5),
      O => \snake_2_size[5]_i_951_n_0\
    );
\snake_2_size[5]_i_952\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_1_x_reg[55][7]_0\(6),
      I2 => \^snake_1_x_reg[55][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep__0_0\,
      O => \snake_2_size[5]_i_952_n_0\
    );
\snake_2_size[5]_i_953\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1138_n_0\,
      I1 => \snake_2_size[5]_i_1139_n_0\,
      I2 => \^snake_2_x_reg[39][7]_0\(3),
      I3 => \^snake_2_x_reg[0][7]_0\(3),
      I4 => \^snake_2_y_reg[39][6]_0\(0),
      I5 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_size[5]_i_953_n_0\
    );
\snake_2_size[5]_i_954\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \snake_2_size[5]_i_1140_n_0\,
      I1 => \^snake_2_y_reg[39][6]_0\(1),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \^snake_2_y_reg[0][6]_0\(3),
      I4 => \^snake_2_y_reg[39][6]_0\(3),
      I5 => \snake_2_size[5]_i_1141_n_0\,
      O => \snake_2_size[5]_i_954_n_0\
    );
\snake_2_size[5]_i_955\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[39][7]_0\(2),
      I1 => \^snake_2_x_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[39][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_0\(2),
      I4 => \^snake_2_y_reg[0][4]_rep_0\,
      I5 => \^snake_2_y_reg[39][6]_0\(4),
      O => \snake_2_size[5]_i_955_n_0\
    );
\snake_2_size[5]_i_956\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_2_x_reg[39][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[39][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I5 => \^snake_2_x_reg[39][7]_0\(0),
      O => \snake_2_size[5]_i_956_n_0\
    );
\snake_2_size[5]_i_957\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_2_x_reg[39][7]_0\(6),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_2_x_reg[39][7]_0\(4),
      I4 => \snake_2_size[5]_i_649_0\,
      O => \snake_2_size[5]_i_957_n_0\
    );
\snake_2_size[5]_i_958\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[53][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_1_y_reg[53][6]_1\(5),
      O => \snake_2_size[5]_i_958_n_0\
    );
\snake_2_size[5]_i_959\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[54][6]_0\(5),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      I2 => \^snake_1_x_reg[54][7]_0\(4),
      I3 => \^snake_2_x_reg[0][4]_rep_0\,
      O => \snake_2_size[5]_i_959_n_0\
    );
\snake_2_size[5]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEFF"
    )
        port map (
      I0 => \snake_2_size[5]_i_285_n_0\,
      I1 => \^snake_1_x_reg[39][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \snake_2_size[5]_i_43_0\,
      I4 => \snake_2_size[5]_i_287_n_0\,
      I5 => \snake_2_size[5]_i_288_n_0\,
      O => \snake_2_size[5]_i_96_n_0\
    );
\snake_2_size[5]_i_960\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_1_y_reg[54][6]_0\(3),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[54][6]_0\(4),
      I4 => \snake_2_size[5]_i_1143_n_0\,
      O => \snake_2_size[5]_i_960_n_0\
    );
\snake_2_size[5]_i_961\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[54][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_0\(1),
      I3 => \^snake_1_y_reg[54][6]_0\(1),
      I4 => \^snake_2_x_reg[0][7]_0\(3),
      I5 => \^snake_1_x_reg[54][7]_0\(3),
      O => \snake_2_size[5]_i_961_n_0\
    );
\snake_2_size[5]_i_962\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[54][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_x_reg[54][7]_0\(1),
      I3 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_962_n_0\
    );
\snake_2_size[5]_i_963\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[10][6]_0\(2),
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[10][6]_0\(6),
      I4 => \^snake_2_y_reg[0][0]_rep_0\,
      I5 => \^snake_1_y_reg[10][6]_0\(0),
      O => \snake_2_size[5]_i_963_n_0\
    );
\snake_2_size[5]_i_964\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[10][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_1_y_reg[10][6]_0\(1),
      I3 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_964_n_0\
    );
\snake_2_size[5]_i_965\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[10][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[10][7]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[10][7]_0\(7),
      O => \snake_2_size[5]_i_965_n_0\
    );
\snake_2_size[5]_i_966\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[10][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[10][7]_0\(3),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_1_x_reg[10][7]_0\(2),
      O => \snake_2_size[5]_i_966_n_0\
    );
\snake_2_size[5]_i_967\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[52][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(1),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \^snake_1_x_reg[52][7]_0\(4),
      I4 => \^snake_1_y_reg[52][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep_0\,
      O => \snake_2_size[5]_i_967_n_0\
    );
\snake_2_size[5]_i_968\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(0),
      I1 => \^snake_1_y_reg[52][6]_0\(0),
      I2 => \^snake_1_x_reg[52][7]_0\(2),
      I3 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_968_n_0\
    );
\snake_2_size[5]_i_969\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[52][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[52][6]_0\(6),
      I4 => \^snake_2_x_reg[0][7]_0\(7),
      I5 => \^snake_1_x_reg[52][7]_0\(7),
      O => \snake_2_size[5]_i_969_n_0\
    );
\snake_2_size[5]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_289_n_0\,
      I1 => \snake_2_size[5]_i_290_n_0\,
      I2 => \snake_2_size[5]_i_291_n_0\,
      I3 => \snake_2_size[5]_i_292_n_0\,
      I4 => \snake_2_size[5]_i_293_n_0\,
      O => \snake_2_size[5]_i_97_n_0\
    );
\snake_2_size[5]_i_970\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[52][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[52][7]_0\(6),
      I4 => \^snake_1_x_reg[52][7]_0\(2),
      I5 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_size[5]_i_970_n_0\
    );
\snake_2_size[5]_i_971\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][0]_rep_0\,
      I1 => \^snake_2_y_reg[34][6]_0\(0),
      I2 => \^snake_2_y_reg[34][6]_0\(6),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_971_n_0\
    );
\snake_2_size[5]_i_972\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^snake_2_x_reg[34][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[34][7]_0\(5),
      I4 => \^snake_2_y_reg[34][6]_0\(1),
      I5 => \^snake_2_y_reg[0][1]_rep__0_0\,
      O => \snake_2_size[5]_i_972_n_0\
    );
\snake_2_size[5]_i_973\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_2_y_reg[34][6]_0\(5),
      I2 => \^snake_2_x_reg[34][7]_0\(0),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      I4 => \^snake_2_y_reg[34][6]_0\(6),
      I5 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_size[5]_i_973_n_0\
    );
\snake_2_size[5]_i_974\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[34][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \^snake_2_y_reg[34][6]_0\(5),
      O => \snake_2_size[5]_i_974_n_0\
    );
\snake_2_size[5]_i_975\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[34][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[34][7]_0\(3),
      I4 => \^snake_2_x_reg[0][1]_rep_0\,
      I5 => \^snake_2_x_reg[34][7]_0\(1),
      O => \snake_2_size[5]_i_975_n_0\
    );
\snake_2_size[5]_i_976\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[34][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      I2 => \^snake_2_x_reg[34][7]_0\(7),
      I3 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_size[5]_i_976_n_0\
    );
\snake_2_size[5]_i_977\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[54][7]_0\(0),
      I1 => \^snake_2_x_reg[0][0]_rep__0_0\,
      I2 => \^snake_2_x_reg[0][1]_rep_0\,
      I3 => \^snake_2_x_reg[54][7]_0\(1),
      I4 => \^snake_2_x_reg[0][2]_rep_0\,
      I5 => \^snake_2_x_reg[54][7]_0\(2),
      O => \snake_2_size[5]_i_977_n_0\
    );
\snake_2_size[5]_i_978\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[54][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_2_x_reg[54][7]_0\(5),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_2_x_reg[54][7]_0\(4),
      O => \snake_2_size[5]_i_978_n_0\
    );
\snake_2_size[5]_i_979\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[50][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_y_reg[0][4]_rep_0\,
      I3 => \^snake_1_y_reg[50][6]_0\(4),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[50][7]_0\(0),
      O => \snake_2_size[5]_i_979_n_0\
    );
\snake_2_size[5]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFABAA"
    )
        port map (
      I0 => \snake_2_size[5]_i_294_n_0\,
      I1 => \snake_2_size[5]_i_295_n_0\,
      I2 => \snake_2_size[5]_i_296_n_0\,
      I3 => \snake_2_size[5]_i_297_n_0\,
      I4 => \snake_2_size[5]_i_298_n_0\,
      I5 => \snake_2_size[5]_i_299_n_0\,
      O => \snake_2_size[5]_i_98_n_0\
    );
\snake_2_size[5]_i_980\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[50][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_x_reg[0][7]_0\(4),
      I3 => \^snake_1_x_reg[50][7]_0\(4),
      I4 => \^snake_2_y_reg[0][0]_rep_0\,
      I5 => \^snake_1_y_reg[50][6]_0\(0),
      O => \snake_2_size[5]_i_980_n_0\
    );
\snake_2_size[5]_i_981\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[9][6]_0\(4),
      I1 => \^snake_2_y_reg[0][4]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_2_x_reg[9][7]_0\(3),
      O => \snake_2_size[5]_i_981_n_0\
    );
\snake_2_size[5]_i_982\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[53][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      I2 => \^snake_2_y_reg[53][6]_0\(1),
      I3 => \^snake_2_y_reg[0][6]_0\(1),
      O => \snake_2_size[5]_i_982_n_0\
    );
\snake_2_size[5]_i_983\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_2_y_reg[53][6]_0\(5),
      I2 => \^snake_2_y_reg[53][6]_0\(4),
      I3 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_size[5]_i_983_n_0\
    );
\snake_2_size[5]_i_984\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_2_y_reg[53][6]_0\(3),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_2_y_reg[53][6]_0\(6),
      I4 => \snake_2_size[5]_i_1144_n_0\,
      O => \snake_2_size[5]_i_984_n_0\
    );
\snake_2_size[5]_i_985\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[41][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \^snake_1_x_reg[41][7]_0\(3),
      I4 => \^snake_2_x_reg[0][7]_0\(4),
      I5 => \^snake_1_x_reg[41][7]_0\(4),
      O => \snake_2_size[5]_i_985_n_0\
    );
\snake_2_size[5]_i_986\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1145_n_0\,
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_y_reg[41][6]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      I4 => \^snake_1_x_reg[41][7]_0\(6),
      I5 => \snake_2_size[5]_i_1146_n_0\,
      O => \snake_2_size[5]_i_986_n_0\
    );
\snake_2_size[5]_i_987\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep_0\,
      I1 => \^snake_1_x_reg[29][7]_0\(0),
      I2 => \^snake_1_x_reg[29][7]_0\(4),
      I3 => \^snake_2_x_reg[0][7]_0\(4),
      I4 => \^snake_1_x_reg[29][7]_0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_size[5]_i_987_n_0\
    );
\snake_2_size[5]_i_988\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[29][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_1_x_reg[29][7]_0\(6),
      I3 => \^snake_2_x_reg[0][7]_0\(6),
      I4 => \^snake_1_x_reg[29][7]_0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_size[5]_i_988_n_0\
    );
\snake_2_size[5]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \snake_2_size[5]_i_44_4\,
      I1 => \snake_2_size[5]_i_301_n_0\,
      I2 => \snake_2_size[5]_i_302_n_0\,
      I3 => \snake_2_size[5]_i_303_n_0\,
      I4 => \snake_2_size[5]_i_304_n_0\,
      I5 => \snake_2_size[5]_i_305_n_0\,
      O => \snake_2_size[5]_i_99_n_0\
    );
\snake_2_size[5]_i_990\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \snake_2_size[5]_i_1147_n_0\,
      I1 => \^snake_2_y_reg[0][2]_rep_0\,
      I2 => \^snake_1_y_reg[29][6]_0\(2),
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \^snake_1_y_reg[29][6]_0\(6),
      O => \snake_2_size[5]_i_990_n_0\
    );
\snake_2_size[5]_i_991\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \snake_2_size[5]_i_1148_n_0\,
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_1_x_reg[29][7]_0\(2),
      I3 => \^snake_2_x_reg[0][0]_rep_0\,
      I4 => \^snake_1_x_reg[29][7]_0\(0),
      I5 => \snake_2_size[5]_i_1149_n_0\,
      O => \snake_2_size[5]_i_991_n_0\
    );
\snake_2_size[5]_i_992\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[29][6]_0\(0),
      I1 => \^snake_2_y_reg[0][0]_rep_0\,
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \^snake_1_x_reg[29][7]_0\(5),
      I4 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I5 => \^snake_1_y_reg[29][6]_0\(1),
      O => \snake_2_size[5]_i_992_n_0\
    );
\snake_2_size[5]_i_993\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_x_reg[30][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      I2 => \^snake_2_y_reg[0][6]_0\(3),
      I3 => \^snake_1_y_reg[30][6]_0\(3),
      O => \snake_2_size[5]_i_993_n_0\
    );
\snake_2_size[5]_i_994\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \^snake_1_x_reg[30][7]_0\(7),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[30][6]_0\(2),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \^snake_1_x_reg[30][7]_0\(0),
      O => \snake_2_size[5]_i_994_n_0\
    );
\snake_2_size[5]_i_995\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D00DD00D0000D00D"
    )
        port map (
      I0 => \^snake_1_y_reg[30][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_1_y_reg[30][6]_0\(0),
      I3 => \^snake_2_y_reg[0][6]_0\(0),
      I4 => \^snake_1_y_reg[30][6]_0\(5),
      I5 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_size[5]_i_995_n_0\
    );
\snake_2_size[5]_i_996\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_1_y_reg[30][6]_0\(6),
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      I2 => \^snake_2_y_reg[0][6]_0\(2),
      I3 => \^snake_1_y_reg[30][6]_0\(2),
      O => \snake_2_size[5]_i_996_n_0\
    );
\snake_2_size[5]_i_997\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^snake_2_x_reg[0][0]_rep_0\,
      I1 => \^snake_1_x_reg[30][7]_0\(0),
      I2 => \^snake_2_x_reg[0][7]_0\(6),
      I3 => \^snake_1_x_reg[30][7]_0\(6),
      O => \snake_2_size[5]_i_997_n_0\
    );
\snake_2_size[5]_i_998\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_1_x_reg[30][7]_0\(4),
      I2 => \^snake_1_y_reg[30][6]_0\(4),
      I3 => \^snake_2_y_reg[0][4]_rep_0\,
      I4 => \snake_2_size[5]_i_1150_n_0\,
      O => \snake_2_size[5]_i_998_n_0\
    );
\snake_2_size[5]_i_999\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_1_x_reg[36][7]_0\(6),
      I2 => \^snake_2_y_reg[0][6]_rep_1\,
      I3 => \^snake_1_y_reg[36][6]_0\(6),
      I4 => \snake_2_size[5]_i_1151_n_0\,
      O => \snake_2_size[5]_i_999_n_0\
    );
\snake_2_x[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(0),
      O => snake_2_x(0)
    );
\snake_2_x[0][0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(0),
      O => \snake_2_x[0][0]_rep_i_1_n_0\
    );
\snake_2_x[0][0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(0),
      O => \snake_2_x[0][0]_rep_i_1__0_n_0\
    );
\snake_2_x[0][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(3),
      I1 => \^snake_2_x_reg[0][7]_0\(4),
      O => \snake_2_x[0][4]_i_2_n_0\
    );
\snake_2_x[0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_x[0][4]_i_3_n_0\
    );
\snake_2_x[0][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(1),
      I1 => \^snake_2_x_reg[0][7]_0\(2),
      O => \snake_2_x[0][4]_i_4_n_0\
    );
\snake_2_x[0][4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(1),
      I1 => input_dir_2(1),
      O => \snake_2_x[0][4]_i_5_n_0\
    );
\snake_2_x[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => go_signal,
      I1 => input_dir_2(0),
      O => snake_2_x_1
    );
\snake_2_x[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(6),
      I1 => \^snake_2_x_reg[0][7]_0\(7),
      O => \snake_2_x[0][7]_i_3_n_0\
    );
\snake_2_x[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(5),
      I1 => \^snake_2_x_reg[0][7]_0\(6),
      O => \snake_2_x[0][7]_i_4_n_0\
    );
\snake_2_x[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(4),
      I1 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_x[0][7]_i_5_n_0\
    );
\snake_2_x_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(0),
      Q => \^snake_2_x_reg[0][7]_0\(0),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][0]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => \snake_2_x[0][0]_rep_i_1_n_0\,
      Q => \^snake_2_x_reg[0][0]_rep_0\,
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][0]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => \snake_2_x[0][0]_rep_i_1__0_n_0\,
      Q => \^snake_2_x_reg[0][0]_rep__0_0\,
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(1),
      Q => \^snake_2_x_reg[0][7]_0\(1),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][1]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(1),
      Q => \^snake_2_x_reg[0][1]_rep_0\,
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(2),
      Q => \^snake_2_x_reg[0][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(2),
      Q => \^snake_2_x_reg[0][2]_rep_0\,
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(3),
      Q => \^snake_2_x_reg[0][7]_0\(3),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(4),
      Q => \^snake_2_x_reg[0][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \snake_2_x_reg[0][4]_i_1_n_0\,
      CO(2) => \snake_2_x_reg[0][4]_i_1_n_1\,
      CO(1) => \snake_2_x_reg[0][4]_i_1_n_2\,
      CO(0) => \snake_2_x_reg[0][4]_i_1_n_3\,
      CYINIT => \^snake_2_x_reg[0][0]_rep_0\,
      DI(3 downto 1) => \^snake_2_x_reg[0][7]_0\(3 downto 1),
      DI(0) => input_dir_2(1),
      O(3 downto 0) => snake_2_x(4 downto 1),
      S(3) => \snake_2_x[0][4]_i_2_n_0\,
      S(2) => \snake_2_x[0][4]_i_3_n_0\,
      S(1) => \snake_2_x[0][4]_i_4_n_0\,
      S(0) => \snake_2_x[0][4]_i_5_n_0\
    );
\snake_2_x_reg[0][4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(4),
      Q => \^snake_2_x_reg[0][4]_rep_0\,
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(5),
      Q => \^snake_2_x_reg[0][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(6),
      Q => \^snake_2_x_reg[0][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(6),
      Q => \^snake_2_x_reg[0][6]_rep_1\,
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => snake_2_x_1,
      D => snake_2_x(7),
      Q => \^snake_2_x_reg[0][7]_0\(7),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[0][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_2_x_reg[0][4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_snake_2_x_reg[0][7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \snake_2_x_reg[0][7]_i_2_n_2\,
      CO(0) => \snake_2_x_reg[0][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^snake_2_x_reg[0][7]_0\(5 downto 4),
      O(3) => \NLW_snake_2_x_reg[0][7]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => snake_2_x(7 downto 5),
      S(3) => '0',
      S(2) => \snake_2_x[0][7]_i_3_n_0\,
      S(1) => \snake_2_x[0][7]_i_4_n_0\,
      S(0) => \snake_2_x[0][7]_i_5_n_0\
    );
\snake_2_x_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[9][7]_0\(0),
      Q => \^snake_2_x_reg[10][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[9][7]_0\(1),
      Q => \^snake_2_x_reg[10][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[9][7]_0\(2),
      Q => \^snake_2_x_reg[10][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[9][7]_0\(3),
      Q => \^snake_2_x_reg[10][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[9][7]_0\(4),
      Q => \^snake_2_x_reg[10][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[9][7]_0\(5),
      Q => \^snake_2_x_reg[10][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[9][7]_0\(6),
      Q => \^snake_2_x_reg[10][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[9][7]_0\(7),
      Q => \^snake_2_x_reg[10][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[10][7]_0\(0),
      Q => \^snake_2_x_reg[11][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[10][7]_0\(1),
      Q => \^snake_2_x_reg[11][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[10][7]_0\(2),
      Q => \^snake_2_x_reg[11][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[10][7]_0\(3),
      Q => \^snake_2_x_reg[11][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[10][7]_0\(4),
      Q => \^snake_2_x_reg[11][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[10][7]_0\(5),
      Q => \^snake_2_x_reg[11][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[10][7]_0\(6),
      Q => \^snake_2_x_reg[11][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[10][7]_0\(7),
      Q => \^snake_2_x_reg[11][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[11][7]_0\(0),
      Q => \^snake_2_x_reg[12][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[11][7]_0\(1),
      Q => \^snake_2_x_reg[12][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[11][7]_0\(2),
      Q => \^snake_2_x_reg[12][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[11][7]_0\(3),
      Q => \^snake_2_x_reg[12][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[11][7]_0\(4),
      Q => \^snake_2_x_reg[12][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[11][7]_0\(5),
      Q => \^snake_2_x_reg[12][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[11][7]_0\(6),
      Q => \^snake_2_x_reg[12][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[11][7]_0\(7),
      Q => \^snake_2_x_reg[12][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[12][7]_0\(0),
      Q => \^snake_2_x_reg[13][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[12][7]_0\(1),
      Q => \^snake_2_x_reg[13][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[12][7]_0\(2),
      Q => \^snake_2_x_reg[13][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[12][7]_0\(3),
      Q => \^snake_2_x_reg[13][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[12][7]_0\(4),
      Q => \^snake_2_x_reg[13][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[12][7]_0\(5),
      Q => \^snake_2_x_reg[13][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[12][7]_0\(6),
      Q => \^snake_2_x_reg[13][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[12][7]_0\(7),
      Q => \^snake_2_x_reg[13][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[13][7]_0\(0),
      Q => \^snake_2_x_reg[14][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[13][7]_0\(1),
      Q => \^snake_2_x_reg[14][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[13][7]_0\(2),
      Q => \^snake_2_x_reg[14][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[13][7]_0\(3),
      Q => \^snake_2_x_reg[14][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[13][7]_0\(4),
      Q => \^snake_2_x_reg[14][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[13][7]_0\(5),
      Q => \^snake_2_x_reg[14][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[13][7]_0\(6),
      Q => \^snake_2_x_reg[14][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[13][7]_0\(7),
      Q => \^snake_2_x_reg[14][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[14][7]_0\(0),
      Q => \^snake_2_x_reg[15][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[14][7]_0\(1),
      Q => \^snake_2_x_reg[15][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[14][7]_0\(2),
      Q => \^snake_2_x_reg[15][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[14][7]_0\(3),
      Q => \^snake_2_x_reg[15][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[14][7]_0\(4),
      Q => \^snake_2_x_reg[15][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[14][7]_0\(5),
      Q => \^snake_2_x_reg[15][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[14][7]_0\(6),
      Q => \^snake_2_x_reg[15][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[14][7]_0\(7),
      Q => \^snake_2_x_reg[15][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[15][7]_0\(0),
      Q => \^snake_2_x_reg[16][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[15][7]_0\(1),
      Q => \^snake_2_x_reg[16][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[15][7]_0\(2),
      Q => \^snake_2_x_reg[16][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[15][7]_0\(3),
      Q => \^snake_2_x_reg[16][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[15][7]_0\(4),
      Q => \^snake_2_x_reg[16][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[15][7]_0\(5),
      Q => \^snake_2_x_reg[16][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[15][7]_0\(6),
      Q => \^snake_2_x_reg[16][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[15][7]_0\(7),
      Q => \^snake_2_x_reg[16][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[16][7]_0\(0),
      Q => \^snake_2_x_reg[17][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[16][7]_0\(1),
      Q => \^snake_2_x_reg[17][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[16][7]_0\(2),
      Q => \^snake_2_x_reg[17][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[16][7]_0\(3),
      Q => \^snake_2_x_reg[17][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[16][7]_0\(4),
      Q => \^snake_2_x_reg[17][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[16][7]_0\(5),
      Q => \^snake_2_x_reg[17][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[16][7]_0\(6),
      Q => \^snake_2_x_reg[17][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[16][7]_0\(7),
      Q => \^snake_2_x_reg[17][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[17][7]_0\(0),
      Q => \^snake_2_x_reg[18][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[17][7]_0\(1),
      Q => \^snake_2_x_reg[18][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[17][7]_0\(2),
      Q => \^snake_2_x_reg[18][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[17][7]_0\(3),
      Q => \^snake_2_x_reg[18][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[17][7]_0\(4),
      Q => \^snake_2_x_reg[18][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[17][7]_0\(5),
      Q => \^snake_2_x_reg[18][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[17][7]_0\(6),
      Q => \^snake_2_x_reg[18][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[17][7]_0\(7),
      Q => \^snake_2_x_reg[18][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[18][7]_0\(0),
      Q => \^snake_2_x_reg[19][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[18][7]_0\(1),
      Q => \^snake_2_x_reg[19][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[18][7]_0\(2),
      Q => \^snake_2_x_reg[19][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[18][7]_0\(3),
      Q => \^snake_2_x_reg[19][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[18][7]_0\(4),
      Q => \^snake_2_x_reg[19][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[18][7]_0\(5),
      Q => \^snake_2_x_reg[19][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[18][7]_0\(6),
      Q => \^snake_2_x_reg[19][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[18][7]_0\(7),
      Q => \^snake_2_x_reg[19][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[0][0]_rep__0_0\,
      Q => \^snake_2_x_reg[1][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[0][1]_rep_0\,
      Q => \^snake_2_x_reg[1][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[1][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[0][2]_rep_0\,
      Q => \^snake_2_x_reg[1][7]_0\(2),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[1][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[0][7]_0\(3),
      Q => \^snake_2_x_reg[1][7]_0\(3),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[0][7]_0\(4),
      Q => \^snake_2_x_reg[1][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[0][7]_0\(5),
      Q => \^snake_2_x_reg[1][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[0][6]_rep_1\,
      Q => \^snake_2_x_reg[1][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[1][7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[0][7]_0\(7),
      Q => \^snake_2_x_reg[1][7]_0\(7),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[19][7]_0\(0),
      Q => \^snake_2_x_reg[20][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[19][7]_0\(1),
      Q => \^snake_2_x_reg[20][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[19][7]_0\(2),
      Q => \^snake_2_x_reg[20][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[19][7]_0\(3),
      Q => \^snake_2_x_reg[20][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[19][7]_0\(4),
      Q => \^snake_2_x_reg[20][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[19][7]_0\(5),
      Q => \^snake_2_x_reg[20][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[19][7]_0\(6),
      Q => \^snake_2_x_reg[20][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[19][7]_0\(7),
      Q => \^snake_2_x_reg[20][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[20][7]_0\(0),
      Q => \^snake_2_x_reg[21][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[20][7]_0\(1),
      Q => \^snake_2_x_reg[21][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[20][7]_0\(2),
      Q => \^snake_2_x_reg[21][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[20][7]_0\(3),
      Q => \^snake_2_x_reg[21][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[20][7]_0\(4),
      Q => \^snake_2_x_reg[21][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[20][7]_0\(5),
      Q => \^snake_2_x_reg[21][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[20][7]_0\(6),
      Q => \^snake_2_x_reg[21][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[20][7]_0\(7),
      Q => \^snake_2_x_reg[21][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[21][7]_0\(0),
      Q => \^snake_2_x_reg[22][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[21][7]_0\(1),
      Q => \^snake_2_x_reg[22][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[21][7]_0\(2),
      Q => \^snake_2_x_reg[22][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[21][7]_0\(3),
      Q => \^snake_2_x_reg[22][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[21][7]_0\(4),
      Q => \^snake_2_x_reg[22][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[21][7]_0\(5),
      Q => \^snake_2_x_reg[22][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[21][7]_0\(6),
      Q => \^snake_2_x_reg[22][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[21][7]_0\(7),
      Q => \^snake_2_x_reg[22][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[22][7]_0\(0),
      Q => \^snake_2_x_reg[23][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[22][7]_0\(1),
      Q => \^snake_2_x_reg[23][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[22][7]_0\(2),
      Q => \^snake_2_x_reg[23][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[22][7]_0\(3),
      Q => \^snake_2_x_reg[23][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[22][7]_0\(4),
      Q => \^snake_2_x_reg[23][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[22][7]_0\(5),
      Q => \^snake_2_x_reg[23][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[22][7]_0\(6),
      Q => \^snake_2_x_reg[23][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[22][7]_0\(7),
      Q => \^snake_2_x_reg[23][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[23][7]_0\(0),
      Q => \^snake_2_x_reg[24][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[23][7]_0\(1),
      Q => \^snake_2_x_reg[24][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[23][7]_0\(2),
      Q => \^snake_2_x_reg[24][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[23][7]_0\(3),
      Q => \^snake_2_x_reg[24][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[23][7]_0\(4),
      Q => \^snake_2_x_reg[24][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[23][7]_0\(5),
      Q => \^snake_2_x_reg[24][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[23][7]_0\(6),
      Q => \^snake_2_x_reg[24][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[23][7]_0\(7),
      Q => \^snake_2_x_reg[24][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[24][7]_0\(0),
      Q => \^snake_2_x_reg[25][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[24][7]_0\(1),
      Q => \^snake_2_x_reg[25][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[24][7]_0\(2),
      Q => \^snake_2_x_reg[25][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[24][7]_0\(3),
      Q => \^snake_2_x_reg[25][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[24][7]_0\(4),
      Q => \^snake_2_x_reg[25][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[24][7]_0\(5),
      Q => \^snake_2_x_reg[25][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[24][7]_0\(6),
      Q => \^snake_2_x_reg[25][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[24][7]_0\(7),
      Q => \^snake_2_x_reg[25][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[25][7]_0\(0),
      Q => \^snake_2_x_reg[26][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[25][7]_0\(1),
      Q => \^snake_2_x_reg[26][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[25][7]_0\(2),
      Q => \^snake_2_x_reg[26][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[25][7]_0\(3),
      Q => \^snake_2_x_reg[26][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[25][7]_0\(4),
      Q => \^snake_2_x_reg[26][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[25][7]_0\(5),
      Q => \^snake_2_x_reg[26][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[25][7]_0\(6),
      Q => \^snake_2_x_reg[26][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[25][7]_0\(7),
      Q => \^snake_2_x_reg[26][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[26][7]_0\(0),
      Q => \^snake_2_x_reg[27][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[26][7]_0\(1),
      Q => \^snake_2_x_reg[27][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[26][7]_0\(2),
      Q => \^snake_2_x_reg[27][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[26][7]_0\(3),
      Q => \^snake_2_x_reg[27][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[26][7]_0\(4),
      Q => \^snake_2_x_reg[27][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[26][7]_0\(5),
      Q => \^snake_2_x_reg[27][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[26][7]_0\(6),
      Q => \^snake_2_x_reg[27][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[26][7]_0\(7),
      Q => \^snake_2_x_reg[27][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[27][7]_0\(0),
      Q => \^snake_2_x_reg[28][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[27][7]_0\(1),
      Q => \^snake_2_x_reg[28][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[27][7]_0\(2),
      Q => \^snake_2_x_reg[28][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[27][7]_0\(3),
      Q => \^snake_2_x_reg[28][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[27][7]_0\(4),
      Q => \^snake_2_x_reg[28][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[27][7]_0\(5),
      Q => \^snake_2_x_reg[28][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[27][7]_0\(6),
      Q => \^snake_2_x_reg[28][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[27][7]_0\(7),
      Q => \^snake_2_x_reg[28][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[28][7]_0\(0),
      Q => \^snake_2_x_reg[29][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[28][7]_0\(1),
      Q => \^snake_2_x_reg[29][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[28][7]_0\(2),
      Q => \^snake_2_x_reg[29][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[28][7]_0\(3),
      Q => \^snake_2_x_reg[29][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[28][7]_0\(4),
      Q => \^snake_2_x_reg[29][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[28][7]_0\(5),
      Q => \^snake_2_x_reg[29][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[28][7]_0\(6),
      Q => \^snake_2_x_reg[29][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[28][7]_0\(7),
      Q => \^snake_2_x_reg[29][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[1][7]_0\(0),
      Q => \^snake_2_x_reg[2][7]_0\(0),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[1][7]_0\(1),
      Q => \^snake_2_x_reg[2][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[2][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[1][7]_0\(2),
      Q => \^snake_2_x_reg[2][7]_0\(2),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[2][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[1][7]_0\(3),
      Q => \^snake_2_x_reg[2][7]_0\(3),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[1][7]_0\(4),
      Q => \^snake_2_x_reg[2][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[1][7]_0\(5),
      Q => \^snake_2_x_reg[2][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[1][7]_0\(6),
      Q => \^snake_2_x_reg[2][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[2][7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[1][7]_0\(7),
      Q => \^snake_2_x_reg[2][7]_0\(7),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[29][7]_0\(0),
      Q => \^snake_2_x_reg[30][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[29][7]_0\(1),
      Q => \^snake_2_x_reg[30][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[29][7]_0\(2),
      Q => \^snake_2_x_reg[30][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[29][7]_0\(3),
      Q => \^snake_2_x_reg[30][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[29][7]_0\(4),
      Q => \^snake_2_x_reg[30][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[29][7]_0\(5),
      Q => \^snake_2_x_reg[30][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[29][7]_0\(6),
      Q => \^snake_2_x_reg[30][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[29][7]_0\(7),
      Q => \^snake_2_x_reg[30][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[30][7]_0\(0),
      Q => \^snake_2_x_reg[31][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[30][7]_0\(1),
      Q => \^snake_2_x_reg[31][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[30][7]_0\(2),
      Q => \^snake_2_x_reg[31][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[30][7]_0\(3),
      Q => \^snake_2_x_reg[31][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[30][7]_0\(4),
      Q => \^snake_2_x_reg[31][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[30][7]_0\(5),
      Q => \^snake_2_x_reg[31][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[30][7]_0\(6),
      Q => \^snake_2_x_reg[31][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[30][7]_0\(7),
      Q => \^snake_2_x_reg[31][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[31][7]_0\(0),
      Q => \^snake_2_x_reg[32][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[31][7]_0\(1),
      Q => \^snake_2_x_reg[32][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[31][7]_0\(2),
      Q => \^snake_2_x_reg[32][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[31][7]_0\(3),
      Q => \^snake_2_x_reg[32][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[31][7]_0\(4),
      Q => \^snake_2_x_reg[32][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[31][7]_0\(5),
      Q => \^snake_2_x_reg[32][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[31][7]_0\(6),
      Q => \^snake_2_x_reg[32][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[31][7]_0\(7),
      Q => \^snake_2_x_reg[32][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[32][7]_0\(0),
      Q => \^snake_2_x_reg[33][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[32][7]_0\(1),
      Q => \^snake_2_x_reg[33][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[32][7]_0\(2),
      Q => \^snake_2_x_reg[33][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[32][7]_0\(3),
      Q => \^snake_2_x_reg[33][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[32][7]_0\(4),
      Q => \^snake_2_x_reg[33][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[32][7]_0\(5),
      Q => \^snake_2_x_reg[33][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[32][7]_0\(6),
      Q => \^snake_2_x_reg[33][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[32][7]_0\(7),
      Q => \^snake_2_x_reg[33][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[33][7]_0\(0),
      Q => \^snake_2_x_reg[34][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[33][7]_0\(1),
      Q => \^snake_2_x_reg[34][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[33][7]_0\(2),
      Q => \^snake_2_x_reg[34][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[33][7]_0\(3),
      Q => \^snake_2_x_reg[34][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[33][7]_0\(4),
      Q => \^snake_2_x_reg[34][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[33][7]_0\(5),
      Q => \^snake_2_x_reg[34][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[33][7]_0\(6),
      Q => \^snake_2_x_reg[34][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[33][7]_0\(7),
      Q => \^snake_2_x_reg[34][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[34][7]_0\(0),
      Q => \^snake_2_x_reg[35][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[34][7]_0\(1),
      Q => \^snake_2_x_reg[35][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[34][7]_0\(2),
      Q => \^snake_2_x_reg[35][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[34][7]_0\(3),
      Q => \^snake_2_x_reg[35][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[34][7]_0\(4),
      Q => \^snake_2_x_reg[35][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[34][7]_0\(5),
      Q => \^snake_2_x_reg[35][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[34][7]_0\(6),
      Q => \^snake_2_x_reg[35][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[34][7]_0\(7),
      Q => \^snake_2_x_reg[35][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[35][7]_0\(0),
      Q => \^snake_2_x_reg[36][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[35][7]_0\(1),
      Q => \^snake_2_x_reg[36][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[35][7]_0\(2),
      Q => \^snake_2_x_reg[36][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[35][7]_0\(3),
      Q => \^snake_2_x_reg[36][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[35][7]_0\(4),
      Q => \^snake_2_x_reg[36][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[35][7]_0\(5),
      Q => \^snake_2_x_reg[36][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[35][7]_0\(6),
      Q => \^snake_2_x_reg[36][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[35][7]_0\(7),
      Q => \^snake_2_x_reg[36][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[36][7]_0\(0),
      Q => \^snake_2_x_reg[37][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[36][7]_0\(1),
      Q => \^snake_2_x_reg[37][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[36][7]_0\(2),
      Q => \^snake_2_x_reg[37][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[36][7]_0\(3),
      Q => \^snake_2_x_reg[37][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[36][7]_0\(4),
      Q => \^snake_2_x_reg[37][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[36][7]_0\(5),
      Q => \^snake_2_x_reg[37][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[36][7]_0\(6),
      Q => \^snake_2_x_reg[37][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[36][7]_0\(7),
      Q => \^snake_2_x_reg[37][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[37][7]_0\(0),
      Q => \^snake_2_x_reg[38][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[37][7]_0\(1),
      Q => \^snake_2_x_reg[38][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[37][7]_0\(2),
      Q => \^snake_2_x_reg[38][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[37][7]_0\(3),
      Q => \^snake_2_x_reg[38][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[37][7]_0\(4),
      Q => \^snake_2_x_reg[38][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[37][7]_0\(5),
      Q => \^snake_2_x_reg[38][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[37][7]_0\(6),
      Q => \^snake_2_x_reg[38][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[37][7]_0\(7),
      Q => \^snake_2_x_reg[38][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[38][7]_0\(0),
      Q => \^snake_2_x_reg[39][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[38][7]_0\(1),
      Q => \^snake_2_x_reg[39][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[38][7]_0\(2),
      Q => \^snake_2_x_reg[39][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[38][7]_0\(3),
      Q => \^snake_2_x_reg[39][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[38][7]_0\(4),
      Q => \^snake_2_x_reg[39][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[38][7]_0\(5),
      Q => \^snake_2_x_reg[39][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[38][7]_0\(6),
      Q => \^snake_2_x_reg[39][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[38][7]_0\(7),
      Q => \^snake_2_x_reg[39][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[2][7]_0\(0),
      Q => \^snake_2_x_reg[3][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[2][7]_0\(1),
      Q => \^snake_2_x_reg[3][7]_0\(1),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[3][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[2][7]_0\(2),
      Q => \^snake_2_x_reg[3][7]_0\(2),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[3][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[2][7]_0\(3),
      Q => \^snake_2_x_reg[3][7]_0\(3),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[2][7]_0\(4),
      Q => \^snake_2_x_reg[3][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[2][7]_0\(5),
      Q => \^snake_2_x_reg[3][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[2][7]_0\(6),
      Q => \^snake_2_x_reg[3][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[3][7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[2][7]_0\(7),
      Q => \^snake_2_x_reg[3][7]_0\(7),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[39][7]_0\(0),
      Q => \^snake_2_x_reg[40][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[39][7]_0\(1),
      Q => \^snake_2_x_reg[40][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[39][7]_0\(2),
      Q => \^snake_2_x_reg[40][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[39][7]_0\(3),
      Q => \^snake_2_x_reg[40][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[39][7]_0\(4),
      Q => \^snake_2_x_reg[40][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[39][7]_0\(5),
      Q => \^snake_2_x_reg[40][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[39][7]_0\(6),
      Q => \^snake_2_x_reg[40][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[39][7]_0\(7),
      Q => \^snake_2_x_reg[40][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[40][7]_0\(0),
      Q => \^snake_2_x_reg[41][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[40][7]_0\(1),
      Q => \^snake_2_x_reg[41][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[40][7]_0\(2),
      Q => \^snake_2_x_reg[41][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[40][7]_0\(3),
      Q => \^snake_2_x_reg[41][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[40][7]_0\(4),
      Q => \^snake_2_x_reg[41][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[40][7]_0\(5),
      Q => \^snake_2_x_reg[41][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[40][7]_0\(6),
      Q => \^snake_2_x_reg[41][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[40][7]_0\(7),
      Q => \^snake_2_x_reg[41][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[41][7]_0\(0),
      Q => \^snake_2_x_reg[42][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[41][7]_0\(1),
      Q => \^snake_2_x_reg[42][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[41][7]_0\(2),
      Q => \^snake_2_x_reg[42][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[41][7]_0\(3),
      Q => \^snake_2_x_reg[42][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[41][7]_0\(4),
      Q => \^snake_2_x_reg[42][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[41][7]_0\(5),
      Q => \^snake_2_x_reg[42][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[41][7]_0\(6),
      Q => \^snake_2_x_reg[42][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[41][7]_0\(7),
      Q => \^snake_2_x_reg[42][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[42][7]_0\(0),
      Q => \^snake_2_x_reg[43][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[42][7]_0\(1),
      Q => \^snake_2_x_reg[43][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[42][7]_0\(2),
      Q => \^snake_2_x_reg[43][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[42][7]_0\(3),
      Q => \^snake_2_x_reg[43][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[42][7]_0\(4),
      Q => \^snake_2_x_reg[43][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[42][7]_0\(5),
      Q => \^snake_2_x_reg[43][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[42][7]_0\(6),
      Q => \^snake_2_x_reg[43][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[42][7]_0\(7),
      Q => \^snake_2_x_reg[43][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[43][7]_0\(0),
      Q => \^snake_2_x_reg[44][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[43][7]_0\(1),
      Q => \^snake_2_x_reg[44][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[43][7]_0\(2),
      Q => \^snake_2_x_reg[44][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[43][7]_0\(3),
      Q => \^snake_2_x_reg[44][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[43][7]_0\(4),
      Q => \^snake_2_x_reg[44][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[43][7]_0\(5),
      Q => \^snake_2_x_reg[44][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[43][7]_0\(6),
      Q => \^snake_2_x_reg[44][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[43][7]_0\(7),
      Q => \^snake_2_x_reg[44][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[44][7]_0\(0),
      Q => \^snake_2_x_reg[45][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[44][7]_0\(1),
      Q => \^snake_2_x_reg[45][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[44][7]_0\(2),
      Q => \^snake_2_x_reg[45][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[44][7]_0\(3),
      Q => \^snake_2_x_reg[45][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[44][7]_0\(4),
      Q => \^snake_2_x_reg[45][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[44][7]_0\(5),
      Q => \^snake_2_x_reg[45][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[44][7]_0\(6),
      Q => \^snake_2_x_reg[45][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[44][7]_0\(7),
      Q => \^snake_2_x_reg[45][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[45][7]_0\(0),
      Q => \^snake_2_x_reg[46][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[45][7]_0\(1),
      Q => \^snake_2_x_reg[46][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[45][7]_0\(2),
      Q => \^snake_2_x_reg[46][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[45][7]_0\(3),
      Q => \^snake_2_x_reg[46][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[45][7]_0\(4),
      Q => \^snake_2_x_reg[46][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[45][7]_0\(5),
      Q => \^snake_2_x_reg[46][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[45][7]_0\(6),
      Q => \^snake_2_x_reg[46][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[45][7]_0\(7),
      Q => \^snake_2_x_reg[46][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[46][7]_0\(0),
      Q => \^snake_2_x_reg[47][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[46][7]_0\(1),
      Q => \^snake_2_x_reg[47][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[46][7]_0\(2),
      Q => \^snake_2_x_reg[47][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[46][7]_0\(3),
      Q => \^snake_2_x_reg[47][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[46][7]_0\(4),
      Q => \^snake_2_x_reg[47][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[46][7]_0\(5),
      Q => \^snake_2_x_reg[47][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[46][7]_0\(6),
      Q => \^snake_2_x_reg[47][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[46][7]_0\(7),
      Q => \^snake_2_x_reg[47][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[47][7]_0\(0),
      Q => \^snake_2_x_reg[48][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[47][7]_0\(1),
      Q => \^snake_2_x_reg[48][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[47][7]_0\(2),
      Q => \^snake_2_x_reg[48][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[47][7]_0\(3),
      Q => \^snake_2_x_reg[48][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[47][7]_0\(4),
      Q => \^snake_2_x_reg[48][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[47][7]_0\(5),
      Q => \^snake_2_x_reg[48][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[47][7]_0\(6),
      Q => \^snake_2_x_reg[48][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[47][7]_0\(7),
      Q => \^snake_2_x_reg[48][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[48][7]_0\(0),
      Q => \^snake_2_x_reg[49][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[48][7]_0\(1),
      Q => \^snake_2_x_reg[49][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[48][7]_0\(2),
      Q => \^snake_2_x_reg[49][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[48][7]_0\(3),
      Q => \^snake_2_x_reg[49][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[48][7]_0\(4),
      Q => \^snake_2_x_reg[49][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[48][7]_0\(5),
      Q => \^snake_2_x_reg[49][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[48][7]_0\(6),
      Q => \^snake_2_x_reg[49][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[48][7]_0\(7),
      Q => \^snake_2_x_reg[49][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[4][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[3][7]_0\(0),
      Q => \^snake_2_x_reg[4][7]_0\(0),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[4][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[3][7]_0\(1),
      Q => \^snake_2_x_reg[4][7]_0\(1),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[4][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[3][7]_0\(2),
      Q => \^snake_2_x_reg[4][7]_0\(2),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[4][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[3][7]_0\(3),
      Q => \^snake_2_x_reg[4][7]_0\(3),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[3][7]_0\(4),
      Q => \^snake_2_x_reg[4][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[3][7]_0\(5),
      Q => \^snake_2_x_reg[4][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[3][7]_0\(6),
      Q => \^snake_2_x_reg[4][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[4][7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[3][7]_0\(7),
      Q => \^snake_2_x_reg[4][7]_0\(7),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[49][7]_0\(0),
      Q => \^snake_2_x_reg[50][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[49][7]_0\(1),
      Q => \^snake_2_x_reg[50][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[49][7]_0\(2),
      Q => \^snake_2_x_reg[50][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[49][7]_0\(3),
      Q => \^snake_2_x_reg[50][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[49][7]_0\(4),
      Q => \^snake_2_x_reg[50][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[49][7]_0\(5),
      Q => \^snake_2_x_reg[50][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[49][7]_0\(6),
      Q => \^snake_2_x_reg[50][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[49][7]_0\(7),
      Q => \^snake_2_x_reg[50][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[50][7]_0\(0),
      Q => \^snake_2_x_reg[51][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[50][7]_0\(1),
      Q => \^snake_2_x_reg[51][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[50][7]_0\(2),
      Q => \^snake_2_x_reg[51][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[50][7]_0\(3),
      Q => \^snake_2_x_reg[51][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[50][7]_0\(4),
      Q => \^snake_2_x_reg[51][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[50][7]_0\(5),
      Q => \^snake_2_x_reg[51][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[50][7]_0\(6),
      Q => \^snake_2_x_reg[51][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[50][7]_0\(7),
      Q => \^snake_2_x_reg[51][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[51][7]_0\(0),
      Q => \^snake_2_x_reg[52][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[51][7]_0\(1),
      Q => \^snake_2_x_reg[52][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[51][7]_0\(2),
      Q => \^snake_2_x_reg[52][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[51][7]_0\(3),
      Q => \^snake_2_x_reg[52][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[51][7]_0\(4),
      Q => \^snake_2_x_reg[52][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[51][7]_0\(5),
      Q => \^snake_2_x_reg[52][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[51][7]_0\(6),
      Q => \^snake_2_x_reg[52][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[51][7]_0\(7),
      Q => \^snake_2_x_reg[52][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[52][7]_0\(0),
      Q => \^snake_2_x_reg[53][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[52][7]_0\(1),
      Q => \^snake_2_x_reg[53][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[52][7]_0\(2),
      Q => \^snake_2_x_reg[53][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[52][7]_0\(3),
      Q => \^snake_2_x_reg[53][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[52][7]_0\(4),
      Q => \^snake_2_x_reg[53][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[52][7]_0\(5),
      Q => \^snake_2_x_reg[53][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[52][7]_0\(6),
      Q => \^snake_2_x_reg[53][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[52][7]_0\(7),
      Q => \^snake_2_x_reg[53][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[53][7]_0\(0),
      Q => \^snake_2_x_reg[54][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[53][7]_0\(1),
      Q => \^snake_2_x_reg[54][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[53][7]_0\(2),
      Q => \^snake_2_x_reg[54][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[53][7]_0\(3),
      Q => \^snake_2_x_reg[54][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[53][7]_0\(4),
      Q => \^snake_2_x_reg[54][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[53][7]_0\(5),
      Q => \^snake_2_x_reg[54][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[53][7]_0\(6),
      Q => \^snake_2_x_reg[54][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[53][7]_0\(7),
      Q => \^snake_2_x_reg[54][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[54][7]_0\(0),
      Q => \^snake_2_x_reg[55][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[54][7]_0\(1),
      Q => \^snake_2_x_reg[55][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[54][7]_0\(2),
      Q => \^snake_2_x_reg[55][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[54][7]_0\(3),
      Q => \^snake_2_x_reg[55][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[54][7]_0\(4),
      Q => \^snake_2_x_reg[55][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[54][7]_0\(5),
      Q => \^snake_2_x_reg[55][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[54][7]_0\(6),
      Q => \^snake_2_x_reg[55][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[54][7]_0\(7),
      Q => \^snake_2_x_reg[55][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[55][7]_0\(0),
      Q => \^snake_2_x_reg[56][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[55][7]_0\(1),
      Q => \^snake_2_x_reg[56][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[55][7]_0\(2),
      Q => \^snake_2_x_reg[56][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[55][7]_0\(3),
      Q => \^snake_2_x_reg[56][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[55][7]_0\(4),
      Q => \^snake_2_x_reg[56][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[55][7]_0\(5),
      Q => \^snake_2_x_reg[56][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[55][7]_0\(6),
      Q => \^snake_2_x_reg[56][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[55][7]_0\(7),
      Q => \^snake_2_x_reg[56][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[56][7]_0\(0),
      Q => \^snake_2_x_reg[57][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[56][7]_0\(1),
      Q => \^snake_2_x_reg[57][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[56][7]_0\(2),
      Q => \^snake_2_x_reg[57][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[56][7]_0\(3),
      Q => \^snake_2_x_reg[57][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[56][7]_0\(4),
      Q => \^snake_2_x_reg[57][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[56][7]_0\(5),
      Q => \^snake_2_x_reg[57][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[56][7]_0\(6),
      Q => \^snake_2_x_reg[57][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[56][7]_0\(7),
      Q => \^snake_2_x_reg[57][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[57][7]_0\(0),
      Q => \^snake_2_x_reg[58][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[57][7]_0\(1),
      Q => \^snake_2_x_reg[58][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[57][7]_0\(2),
      Q => \^snake_2_x_reg[58][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[57][7]_0\(3),
      Q => \^snake_2_x_reg[58][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[57][7]_0\(4),
      Q => \^snake_2_x_reg[58][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[57][7]_0\(5),
      Q => \^snake_2_x_reg[58][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[57][7]_0\(6),
      Q => \^snake_2_x_reg[58][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[57][7]_0\(7),
      Q => \^snake_2_x_reg[58][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[58][7]_0\(0),
      Q => \^snake_2_x_reg[59][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[58][7]_0\(1),
      Q => \^snake_2_x_reg[59][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[58][7]_0\(2),
      Q => \^snake_2_x_reg[59][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[58][7]_0\(3),
      Q => \^snake_2_x_reg[59][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[58][7]_0\(4),
      Q => \^snake_2_x_reg[59][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[58][7]_0\(5),
      Q => \^snake_2_x_reg[59][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[58][7]_0\(6),
      Q => \^snake_2_x_reg[59][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[58][7]_0\(7),
      Q => \^snake_2_x_reg[59][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[4][7]_0\(0),
      Q => \^snake_2_x_reg[5][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[4][7]_0\(1),
      Q => \^snake_2_x_reg[5][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[4][7]_0\(2),
      Q => \^snake_2_x_reg[5][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[4][7]_0\(3),
      Q => \^snake_2_x_reg[5][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[4][7]_0\(4),
      Q => \^snake_2_x_reg[5][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[4][7]_0\(5),
      Q => \^snake_2_x_reg[5][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[4][7]_0\(6),
      Q => \^snake_2_x_reg[5][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[4][7]_0\(7),
      Q => \^snake_2_x_reg[5][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[59][7]_0\(0),
      Q => \^snake_2_x_reg[60][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[59][7]_0\(1),
      Q => \^snake_2_x_reg[60][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[59][7]_0\(2),
      Q => \^snake_2_x_reg[60][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[59][7]_0\(3),
      Q => \^snake_2_x_reg[60][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[59][7]_0\(4),
      Q => \^snake_2_x_reg[60][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[59][7]_0\(5),
      Q => \^snake_2_x_reg[60][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[59][7]_0\(6),
      Q => \^snake_2_x_reg[60][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[59][7]_0\(7),
      Q => \^snake_2_x_reg[60][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[60][7]_0\(0),
      Q => \^snake_2_x_reg[61][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[60][7]_0\(1),
      Q => \^snake_2_x_reg[61][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[60][7]_0\(2),
      Q => \^snake_2_x_reg[61][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[60][7]_0\(3),
      Q => \^snake_2_x_reg[61][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[60][7]_0\(4),
      Q => \^snake_2_x_reg[61][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[60][7]_0\(5),
      Q => \^snake_2_x_reg[61][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[60][7]_0\(6),
      Q => \^snake_2_x_reg[61][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[60][7]_0\(7),
      Q => \^snake_2_x_reg[61][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[61][7]_0\(0),
      Q => \^snake_2_x_reg[62][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[61][7]_0\(1),
      Q => \^snake_2_x_reg[62][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[61][7]_0\(2),
      Q => \^snake_2_x_reg[62][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[61][7]_0\(3),
      Q => \^snake_2_x_reg[62][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[61][7]_0\(4),
      Q => \^snake_2_x_reg[62][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[61][7]_0\(5),
      Q => \^snake_2_x_reg[62][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[61][7]_0\(6),
      Q => \^snake_2_x_reg[62][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[61][7]_0\(7),
      Q => \^snake_2_x_reg[62][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[62][7]_0\(0),
      Q => snake_2_x_out(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[62][7]_0\(1),
      Q => snake_2_x_out(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[62][7]_0\(2),
      Q => snake_2_x_out(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[62][7]_0\(3),
      Q => snake_2_x_out(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[62][7]_0\(4),
      Q => snake_2_x_out(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[62][7]_0\(5),
      Q => snake_2_x_out(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[62][7]_0\(6),
      Q => snake_2_x_out(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[62][7]_0\(7),
      Q => snake_2_x_out(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[5][7]_0\(0),
      Q => \^snake_2_x_reg[6][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[5][7]_0\(1),
      Q => \^snake_2_x_reg[6][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[5][7]_0\(2),
      Q => \^snake_2_x_reg[6][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[5][7]_0\(3),
      Q => \^snake_2_x_reg[6][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[5][7]_0\(4),
      Q => \^snake_2_x_reg[6][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[5][7]_0\(5),
      Q => \^snake_2_x_reg[6][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[5][7]_0\(6),
      Q => \^snake_2_x_reg[6][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[5][7]_0\(7),
      Q => \^snake_2_x_reg[6][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[6][7]_0\(0),
      Q => \^snake_2_x_reg[7][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[6][7]_0\(1),
      Q => \^snake_2_x_reg[7][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[6][7]_0\(2),
      Q => \^snake_2_x_reg[7][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[6][7]_0\(3),
      Q => \^snake_2_x_reg[7][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[6][7]_0\(4),
      Q => \^snake_2_x_reg[7][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[6][7]_0\(5),
      Q => \^snake_2_x_reg[7][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[6][7]_0\(6),
      Q => \^snake_2_x_reg[7][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[6][7]_0\(7),
      Q => \^snake_2_x_reg[7][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[7][7]_0\(0),
      Q => \^snake_2_x_reg[8][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[7][7]_0\(1),
      Q => \^snake_2_x_reg[8][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[7][7]_0\(2),
      Q => \^snake_2_x_reg[8][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[7][7]_0\(3),
      Q => \^snake_2_x_reg[8][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[7][7]_0\(4),
      Q => \^snake_2_x_reg[8][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[7][7]_0\(5),
      Q => \^snake_2_x_reg[8][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[7][7]_0\(6),
      Q => \^snake_2_x_reg[8][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[7][7]_0\(7),
      Q => \^snake_2_x_reg[8][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[8][7]_0\(0),
      Q => \^snake_2_x_reg[9][7]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[8][7]_0\(1),
      Q => \^snake_2_x_reg[9][7]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[8][7]_0\(2),
      Q => \^snake_2_x_reg[9][7]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[8][7]_0\(3),
      Q => \^snake_2_x_reg[9][7]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[8][7]_0\(4),
      Q => \^snake_2_x_reg[9][7]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[8][7]_0\(5),
      Q => \^snake_2_x_reg[9][7]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[8][7]_0\(6),
      Q => \^snake_2_x_reg[9][7]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_x_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_x_reg[8][7]_0\(7),
      Q => \^snake_2_x_reg[9][7]_0\(7),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(0),
      O => snake_2_y(0)
    );
\snake_2_y[0][0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(0),
      O => \snake_2_y[0][0]_rep_i_1_n_0\
    );
\snake_2_y[0][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(3),
      I1 => \^snake_2_y_reg[0][6]_0\(4),
      O => \snake_2_y[0][4]_i_2_n_0\
    );
\snake_2_y[0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \^snake_2_y_reg[0][6]_0\(3),
      O => \snake_2_y[0][4]_i_3_n_0\
    );
\snake_2_y[0][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => \^snake_2_y_reg[0][6]_0\(2),
      O => \snake_2_y[0][4]_i_4_n_0\
    );
\snake_2_y[0][4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep_0\,
      I1 => input_dir_2(1),
      O => \snake_2_y[0][4]_i_5_n_0\
    );
\snake_2_y[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_signal,
      I1 => input_dir_2(0),
      O => \snake_2_y[0][6]_i_1_n_0\
    );
\snake_2_y[0][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_y_reg[0][5]_rep_0\,
      I1 => \^snake_2_y_reg[0][6]_rep_1\,
      O => \snake_2_y[0][6]_i_3_n_0\
    );
\snake_2_y[0][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(4),
      I1 => \^snake_2_y_reg[0][5]_rep_0\,
      O => \snake_2_y[0][6]_i_4_n_0\
    );
\snake_2_y_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(0),
      Q => \^snake_2_y_reg[0][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => \snake_2_y[0][0]_rep_i_1_n_0\,
      Q => \^snake_2_y_reg[0][0]_rep_0\,
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(1),
      Q => \^snake_2_y_reg[0][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(1),
      Q => \^snake_2_y_reg[0][1]_rep_0\,
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(1),
      Q => \^snake_2_y_reg[0][1]_rep__0_0\,
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(2),
      Q => \^snake_2_y_reg[0][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(2),
      Q => \^snake_2_y_reg[0][2]_rep_0\,
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(3),
      Q => \^snake_2_y_reg[0][6]_0\(3),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(3),
      Q => \^snake_2_y_reg[0][3]_rep_0\,
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(4),
      Q => \^snake_2_y_reg[0][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \snake_2_y_reg[0][4]_i_1_n_0\,
      CO(2) => \snake_2_y_reg[0][4]_i_1_n_1\,
      CO(1) => \snake_2_y_reg[0][4]_i_1_n_2\,
      CO(0) => \snake_2_y_reg[0][4]_i_1_n_3\,
      CYINIT => \^snake_2_y_reg[0][6]_0\(0),
      DI(3 downto 2) => \^snake_2_y_reg[0][6]_0\(3 downto 2),
      DI(1) => \^snake_2_y_reg[0][1]_rep_0\,
      DI(0) => input_dir_2(1),
      O(3 downto 0) => snake_2_y(4 downto 1),
      S(3) => \snake_2_y[0][4]_i_2_n_0\,
      S(2) => \snake_2_y[0][4]_i_3_n_0\,
      S(1) => \snake_2_y[0][4]_i_4_n_0\,
      S(0) => \snake_2_y[0][4]_i_5_n_0\
    );
\snake_2_y_reg[0][4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(4),
      Q => \^snake_2_y_reg[0][4]_rep_0\,
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(5),
      Q => \^snake_2_y_reg[0][6]_0\(5),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][5]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(5),
      Q => \^snake_2_y_reg[0][5]_rep_0\,
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(6),
      Q => \^snake_2_y_reg[0][6]_0\(6),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[0][6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_2_y_reg[0][4]_i_1_n_0\,
      CO(3 downto 1) => \NLW_snake_2_y_reg[0][6]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \snake_2_y_reg[0][6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^snake_2_y_reg[0][6]_0\(4),
      O(3 downto 2) => \NLW_snake_2_y_reg[0][6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => snake_2_y(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \snake_2_y[0][6]_i_3_n_0\,
      S(0) => \snake_2_y[0][6]_i_4_n_0\
    );
\snake_2_y_reg[0][6]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_2_y[0][6]_i_1_n_0\,
      D => snake_2_y(6),
      Q => \^snake_2_y_reg[0][6]_rep_1\,
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[9][6]_0\(0),
      Q => \^snake_2_y_reg[10][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[9][6]_0\(1),
      Q => \^snake_2_y_reg[10][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[9][6]_0\(2),
      Q => \^snake_2_y_reg[10][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[9][6]_0\(3),
      Q => \^snake_2_y_reg[10][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[9][6]_0\(4),
      Q => \^snake_2_y_reg[10][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[9][6]_0\(5),
      Q => \^snake_2_y_reg[10][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[9][6]_0\(6),
      Q => \^snake_2_y_reg[10][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[10][6]_0\(0),
      Q => \^snake_2_y_reg[11][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[10][6]_0\(1),
      Q => \^snake_2_y_reg[11][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[10][6]_0\(2),
      Q => \^snake_2_y_reg[11][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[10][6]_0\(3),
      Q => \^snake_2_y_reg[11][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[10][6]_0\(4),
      Q => \^snake_2_y_reg[11][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[10][6]_0\(5),
      Q => \^snake_2_y_reg[11][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[10][6]_0\(6),
      Q => \^snake_2_y_reg[11][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[11][6]_0\(0),
      Q => \^snake_2_y_reg[12][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[11][6]_0\(1),
      Q => \^snake_2_y_reg[12][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[11][6]_0\(2),
      Q => \^snake_2_y_reg[12][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[11][6]_0\(3),
      Q => \^snake_2_y_reg[12][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[11][6]_0\(4),
      Q => \^snake_2_y_reg[12][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[11][6]_0\(5),
      Q => \^snake_2_y_reg[12][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[11][6]_0\(6),
      Q => \^snake_2_y_reg[12][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[12][6]_0\(0),
      Q => \^snake_2_y_reg[13][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[12][6]_0\(1),
      Q => \^snake_2_y_reg[13][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[12][6]_0\(2),
      Q => \^snake_2_y_reg[13][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[12][6]_0\(3),
      Q => \^snake_2_y_reg[13][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[12][6]_0\(4),
      Q => \^snake_2_y_reg[13][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[12][6]_0\(5),
      Q => \^snake_2_y_reg[13][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[12][6]_0\(6),
      Q => \^snake_2_y_reg[13][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[13][6]_0\(0),
      Q => \^snake_2_y_reg[14][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[13][6]_0\(1),
      Q => \^snake_2_y_reg[14][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[13][6]_0\(2),
      Q => \^snake_2_y_reg[14][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[13][6]_0\(3),
      Q => \^snake_2_y_reg[14][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[13][6]_0\(4),
      Q => \^snake_2_y_reg[14][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[13][6]_0\(5),
      Q => \^snake_2_y_reg[14][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[13][6]_0\(6),
      Q => \^snake_2_y_reg[14][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[14][6]_0\(0),
      Q => \^snake_2_y_reg[15][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[14][6]_0\(1),
      Q => \^snake_2_y_reg[15][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[14][6]_0\(2),
      Q => \^snake_2_y_reg[15][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[14][6]_0\(3),
      Q => \^snake_2_y_reg[15][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[14][6]_0\(4),
      Q => \^snake_2_y_reg[15][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[14][6]_0\(5),
      Q => \^snake_2_y_reg[15][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[14][6]_0\(6),
      Q => \^snake_2_y_reg[15][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[15][6]_0\(0),
      Q => \^snake_2_y_reg[16][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[15][6]_0\(1),
      Q => \^snake_2_y_reg[16][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[15][6]_0\(2),
      Q => \^snake_2_y_reg[16][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[15][6]_0\(3),
      Q => \^snake_2_y_reg[16][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[15][6]_0\(4),
      Q => \^snake_2_y_reg[16][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[15][6]_0\(5),
      Q => \^snake_2_y_reg[16][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[15][6]_0\(6),
      Q => \^snake_2_y_reg[16][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[16][6]_0\(0),
      Q => \^snake_2_y_reg[17][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[16][6]_0\(1),
      Q => \^snake_2_y_reg[17][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[16][6]_0\(2),
      Q => \^snake_2_y_reg[17][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[16][6]_0\(3),
      Q => \^snake_2_y_reg[17][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[16][6]_0\(4),
      Q => \^snake_2_y_reg[17][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[16][6]_0\(5),
      Q => \^snake_2_y_reg[17][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[16][6]_0\(6),
      Q => \^snake_2_y_reg[17][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[17][6]_0\(0),
      Q => \^snake_2_y_reg[18][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[17][6]_0\(1),
      Q => \^snake_2_y_reg[18][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[17][6]_0\(2),
      Q => \^snake_2_y_reg[18][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[17][6]_0\(3),
      Q => \^snake_2_y_reg[18][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[17][6]_0\(4),
      Q => \^snake_2_y_reg[18][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[17][6]_0\(5),
      Q => \^snake_2_y_reg[18][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[17][6]_0\(6),
      Q => \^snake_2_y_reg[18][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[18][6]_0\(0),
      Q => \^snake_2_y_reg[19][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[18][6]_0\(1),
      Q => \^snake_2_y_reg[19][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[18][6]_0\(2),
      Q => \^snake_2_y_reg[19][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[18][6]_0\(3),
      Q => \^snake_2_y_reg[19][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[18][6]_0\(4),
      Q => \^snake_2_y_reg[19][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[18][6]_0\(5),
      Q => \^snake_2_y_reg[19][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[18][6]_0\(6),
      Q => \^snake_2_y_reg[19][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[0][6]_0\(0),
      Q => \^snake_2_y_reg[1][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[0][1]_rep_0\,
      Q => \^snake_2_y_reg[1][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[0][6]_0\(2),
      Q => \^snake_2_y_reg[1][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[1][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[0][6]_0\(3),
      Q => \^snake_2_y_reg[1][6]_0\(3),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[0][4]_rep_0\,
      Q => \^snake_2_y_reg[1][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[1][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[0][6]_0\(5),
      Q => \^snake_2_y_reg[1][6]_0\(5),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[1][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[0][6]_rep_1\,
      Q => \^snake_2_y_reg[1][6]_0\(6),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[19][6]_0\(0),
      Q => \^snake_2_y_reg[20][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[19][6]_0\(1),
      Q => \^snake_2_y_reg[20][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[19][6]_0\(2),
      Q => \^snake_2_y_reg[20][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[19][6]_0\(3),
      Q => \^snake_2_y_reg[20][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[19][6]_0\(4),
      Q => \^snake_2_y_reg[20][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[19][6]_0\(5),
      Q => \^snake_2_y_reg[20][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[19][6]_0\(6),
      Q => \^snake_2_y_reg[20][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[20][6]_0\(0),
      Q => \^snake_2_y_reg[21][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[20][6]_0\(1),
      Q => \^snake_2_y_reg[21][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[20][6]_0\(2),
      Q => \^snake_2_y_reg[21][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[20][6]_0\(3),
      Q => \^snake_2_y_reg[21][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[20][6]_0\(4),
      Q => \^snake_2_y_reg[21][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[20][6]_0\(5),
      Q => \^snake_2_y_reg[21][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[20][6]_0\(6),
      Q => \^snake_2_y_reg[21][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[21][6]_0\(0),
      Q => \^snake_2_y_reg[22][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[21][6]_0\(1),
      Q => \^snake_2_y_reg[22][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[21][6]_0\(2),
      Q => \^snake_2_y_reg[22][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[21][6]_0\(3),
      Q => \^snake_2_y_reg[22][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[21][6]_0\(4),
      Q => \^snake_2_y_reg[22][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[21][6]_0\(5),
      Q => \^snake_2_y_reg[22][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[21][6]_0\(6),
      Q => \^snake_2_y_reg[22][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[22][6]_0\(0),
      Q => \^snake_2_y_reg[23][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[22][6]_0\(1),
      Q => \^snake_2_y_reg[23][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[22][6]_0\(2),
      Q => \^snake_2_y_reg[23][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[22][6]_0\(3),
      Q => \^snake_2_y_reg[23][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[22][6]_0\(4),
      Q => \^snake_2_y_reg[23][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[22][6]_0\(5),
      Q => \^snake_2_y_reg[23][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[22][6]_0\(6),
      Q => \^snake_2_y_reg[23][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[23][6]_0\(0),
      Q => \^snake_2_y_reg[24][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[23][6]_0\(1),
      Q => \^snake_2_y_reg[24][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[23][6]_0\(2),
      Q => \^snake_2_y_reg[24][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[23][6]_0\(3),
      Q => \^snake_2_y_reg[24][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[23][6]_0\(4),
      Q => \^snake_2_y_reg[24][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[23][6]_0\(5),
      Q => \^snake_2_y_reg[24][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[23][6]_0\(6),
      Q => \^snake_2_y_reg[24][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[24][6]_0\(0),
      Q => \^snake_2_y_reg[25][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[24][6]_0\(1),
      Q => \^snake_2_y_reg[25][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[24][6]_0\(2),
      Q => \^snake_2_y_reg[25][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[24][6]_0\(3),
      Q => \^snake_2_y_reg[25][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[24][6]_0\(4),
      Q => \^snake_2_y_reg[25][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[24][6]_0\(5),
      Q => \^snake_2_y_reg[25][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[24][6]_0\(6),
      Q => \^snake_2_y_reg[25][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[25][6]_0\(0),
      Q => \^snake_2_y_reg[26][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[25][6]_0\(1),
      Q => \^snake_2_y_reg[26][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[25][6]_0\(2),
      Q => \^snake_2_y_reg[26][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[25][6]_0\(3),
      Q => \^snake_2_y_reg[26][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[25][6]_0\(4),
      Q => \^snake_2_y_reg[26][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[25][6]_0\(5),
      Q => \^snake_2_y_reg[26][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[25][6]_0\(6),
      Q => \^snake_2_y_reg[26][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[26][6]_0\(0),
      Q => \^snake_2_y_reg[27][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[26][6]_0\(1),
      Q => \^snake_2_y_reg[27][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[26][6]_0\(2),
      Q => \^snake_2_y_reg[27][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[26][6]_0\(3),
      Q => \^snake_2_y_reg[27][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[26][6]_0\(4),
      Q => \^snake_2_y_reg[27][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[26][6]_0\(5),
      Q => \^snake_2_y_reg[27][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[26][6]_0\(6),
      Q => \^snake_2_y_reg[27][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[27][6]_0\(0),
      Q => \^snake_2_y_reg[28][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[27][6]_0\(1),
      Q => \^snake_2_y_reg[28][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[27][6]_0\(2),
      Q => \^snake_2_y_reg[28][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[27][6]_0\(3),
      Q => \^snake_2_y_reg[28][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[27][6]_0\(4),
      Q => \^snake_2_y_reg[28][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[27][6]_0\(5),
      Q => \^snake_2_y_reg[28][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[27][6]_0\(6),
      Q => \^snake_2_y_reg[28][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[28][6]_0\(0),
      Q => \^snake_2_y_reg[29][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[28][6]_0\(1),
      Q => \^snake_2_y_reg[29][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[28][6]_0\(2),
      Q => \^snake_2_y_reg[29][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[28][6]_0\(3),
      Q => \^snake_2_y_reg[29][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[28][6]_0\(4),
      Q => \^snake_2_y_reg[29][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[28][6]_0\(5),
      Q => \^snake_2_y_reg[29][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[28][6]_0\(6),
      Q => \^snake_2_y_reg[29][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[1][6]_0\(0),
      Q => \^snake_2_y_reg[2][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[1][6]_0\(1),
      Q => \^snake_2_y_reg[2][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[1][6]_0\(2),
      Q => \^snake_2_y_reg[2][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[2][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[1][6]_0\(3),
      Q => \^snake_2_y_reg[2][6]_0\(3),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[1][6]_0\(4),
      Q => \^snake_2_y_reg[2][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[2][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[1][6]_0\(5),
      Q => \^snake_2_y_reg[2][6]_0\(5),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[2][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[1][6]_0\(6),
      Q => \^snake_2_y_reg[2][6]_0\(6),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[29][6]_0\(0),
      Q => \^snake_2_y_reg[30][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[29][6]_0\(1),
      Q => \^snake_2_y_reg[30][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[29][6]_0\(2),
      Q => \^snake_2_y_reg[30][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[29][6]_0\(3),
      Q => \^snake_2_y_reg[30][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[29][6]_0\(4),
      Q => \^snake_2_y_reg[30][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[29][6]_0\(5),
      Q => \^snake_2_y_reg[30][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[29][6]_0\(6),
      Q => \^snake_2_y_reg[30][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[30][6]_0\(0),
      Q => \^snake_2_y_reg[31][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[30][6]_0\(1),
      Q => \^snake_2_y_reg[31][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[30][6]_0\(2),
      Q => \^snake_2_y_reg[31][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[30][6]_0\(3),
      Q => \^snake_2_y_reg[31][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[30][6]_0\(4),
      Q => \^snake_2_y_reg[31][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[30][6]_0\(5),
      Q => \^snake_2_y_reg[31][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[30][6]_0\(6),
      Q => \^snake_2_y_reg[31][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[31][6]_0\(0),
      Q => \^snake_2_y_reg[32][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[31][6]_0\(1),
      Q => \^snake_2_y_reg[32][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[31][6]_0\(2),
      Q => \^snake_2_y_reg[32][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[31][6]_0\(3),
      Q => \^snake_2_y_reg[32][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[31][6]_0\(4),
      Q => \^snake_2_y_reg[32][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[31][6]_0\(5),
      Q => \^snake_2_y_reg[32][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[31][6]_0\(6),
      Q => \^snake_2_y_reg[32][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[32][6]_0\(0),
      Q => \^snake_2_y_reg[33][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[32][6]_0\(1),
      Q => \^snake_2_y_reg[33][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[32][6]_0\(2),
      Q => \^snake_2_y_reg[33][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[32][6]_0\(3),
      Q => \^snake_2_y_reg[33][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[32][6]_0\(4),
      Q => \^snake_2_y_reg[33][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[32][6]_0\(5),
      Q => \^snake_2_y_reg[33][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[32][6]_0\(6),
      Q => \^snake_2_y_reg[33][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[33][6]_0\(0),
      Q => \^snake_2_y_reg[34][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[33][6]_0\(1),
      Q => \^snake_2_y_reg[34][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[33][6]_0\(2),
      Q => \^snake_2_y_reg[34][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[33][6]_0\(3),
      Q => \^snake_2_y_reg[34][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[33][6]_0\(4),
      Q => \^snake_2_y_reg[34][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[33][6]_0\(5),
      Q => \^snake_2_y_reg[34][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[33][6]_0\(6),
      Q => \^snake_2_y_reg[34][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[34][6]_0\(0),
      Q => \^snake_2_y_reg[35][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[34][6]_0\(1),
      Q => \^snake_2_y_reg[35][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[34][6]_0\(2),
      Q => \^snake_2_y_reg[35][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[34][6]_0\(3),
      Q => \^snake_2_y_reg[35][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[34][6]_0\(4),
      Q => \^snake_2_y_reg[35][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[34][6]_0\(5),
      Q => \^snake_2_y_reg[35][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[34][6]_0\(6),
      Q => \^snake_2_y_reg[35][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[35][6]_0\(0),
      Q => \^snake_2_y_reg[36][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[35][6]_0\(1),
      Q => \^snake_2_y_reg[36][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[35][6]_0\(2),
      Q => \^snake_2_y_reg[36][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[35][6]_0\(3),
      Q => \^snake_2_y_reg[36][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[35][6]_0\(4),
      Q => \^snake_2_y_reg[36][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[35][6]_0\(5),
      Q => \^snake_2_y_reg[36][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[35][6]_0\(6),
      Q => \^snake_2_y_reg[36][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[36][6]_0\(0),
      Q => \^snake_2_y_reg[37][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[36][6]_0\(1),
      Q => \^snake_2_y_reg[37][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[36][6]_0\(2),
      Q => \^snake_2_y_reg[37][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[36][6]_0\(3),
      Q => \^snake_2_y_reg[37][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[36][6]_0\(4),
      Q => \^snake_2_y_reg[37][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[36][6]_0\(5),
      Q => \^snake_2_y_reg[37][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[36][6]_0\(6),
      Q => \^snake_2_y_reg[37][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[37][6]_0\(0),
      Q => \^snake_2_y_reg[38][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[37][6]_0\(1),
      Q => \^snake_2_y_reg[38][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[37][6]_0\(2),
      Q => \^snake_2_y_reg[38][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[37][6]_0\(3),
      Q => \^snake_2_y_reg[38][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[37][6]_0\(4),
      Q => \^snake_2_y_reg[38][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[37][6]_0\(5),
      Q => \^snake_2_y_reg[38][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[37][6]_0\(6),
      Q => \^snake_2_y_reg[38][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[38][6]_0\(0),
      Q => \^snake_2_y_reg[39][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[38][6]_0\(1),
      Q => \^snake_2_y_reg[39][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[38][6]_0\(2),
      Q => \^snake_2_y_reg[39][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[38][6]_0\(3),
      Q => \^snake_2_y_reg[39][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[38][6]_0\(4),
      Q => \^snake_2_y_reg[39][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[38][6]_0\(5),
      Q => \^snake_2_y_reg[39][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[38][6]_0\(6),
      Q => \^snake_2_y_reg[39][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[2][6]_0\(0),
      Q => \^snake_2_y_reg[3][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[2][6]_0\(1),
      Q => \^snake_2_y_reg[3][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[2][6]_0\(2),
      Q => \^snake_2_y_reg[3][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[3][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[2][6]_0\(3),
      Q => \^snake_2_y_reg[3][6]_0\(3),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[2][6]_0\(4),
      Q => \^snake_2_y_reg[3][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[3][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[2][6]_0\(5),
      Q => \^snake_2_y_reg[3][6]_0\(5),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[3][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[2][6]_0\(6),
      Q => \^snake_2_y_reg[3][6]_0\(6),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[39][6]_0\(0),
      Q => \^snake_2_y_reg[40][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[39][6]_0\(1),
      Q => \^snake_2_y_reg[40][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[39][6]_0\(2),
      Q => \^snake_2_y_reg[40][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[39][6]_0\(3),
      Q => \^snake_2_y_reg[40][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[39][6]_0\(4),
      Q => \^snake_2_y_reg[40][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[39][6]_0\(5),
      Q => \^snake_2_y_reg[40][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[39][6]_0\(6),
      Q => \^snake_2_y_reg[40][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[40][6]_0\(0),
      Q => \^snake_2_y_reg[41][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[40][6]_0\(1),
      Q => \^snake_2_y_reg[41][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[40][6]_0\(2),
      Q => \^snake_2_y_reg[41][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[40][6]_0\(3),
      Q => \^snake_2_y_reg[41][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[40][6]_0\(4),
      Q => \^snake_2_y_reg[41][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[40][6]_0\(5),
      Q => \^snake_2_y_reg[41][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[40][6]_0\(6),
      Q => \^snake_2_y_reg[41][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[41][6]_0\(0),
      Q => \^snake_2_y_reg[42][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[41][6]_0\(1),
      Q => \^snake_2_y_reg[42][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[41][6]_0\(2),
      Q => \^snake_2_y_reg[42][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[41][6]_0\(3),
      Q => \^snake_2_y_reg[42][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[41][6]_0\(4),
      Q => \^snake_2_y_reg[42][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[41][6]_0\(5),
      Q => \^snake_2_y_reg[42][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[41][6]_0\(6),
      Q => \^snake_2_y_reg[42][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[42][6]_0\(0),
      Q => \^snake_2_y_reg[43][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[42][6]_0\(1),
      Q => \^snake_2_y_reg[43][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[42][6]_0\(2),
      Q => \^snake_2_y_reg[43][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[42][6]_0\(3),
      Q => \^snake_2_y_reg[43][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[42][6]_0\(4),
      Q => \^snake_2_y_reg[43][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[42][6]_0\(5),
      Q => \^snake_2_y_reg[43][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[42][6]_0\(6),
      Q => \^snake_2_y_reg[43][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[43][6]_0\(0),
      Q => \^snake_2_y_reg[44][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[43][6]_0\(1),
      Q => \^snake_2_y_reg[44][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[43][6]_0\(2),
      Q => \^snake_2_y_reg[44][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[43][6]_0\(3),
      Q => \^snake_2_y_reg[44][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[43][6]_0\(4),
      Q => \^snake_2_y_reg[44][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[43][6]_0\(5),
      Q => \^snake_2_y_reg[44][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[43][6]_0\(6),
      Q => \^snake_2_y_reg[44][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[44][6]_0\(0),
      Q => \^snake_2_y_reg[45][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[44][6]_0\(1),
      Q => \^snake_2_y_reg[45][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[44][6]_0\(2),
      Q => \^snake_2_y_reg[45][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[44][6]_0\(3),
      Q => \^snake_2_y_reg[45][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[44][6]_0\(4),
      Q => \^snake_2_y_reg[45][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[44][6]_0\(5),
      Q => \^snake_2_y_reg[45][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[44][6]_0\(6),
      Q => \^snake_2_y_reg[45][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[45][6]_0\(0),
      Q => \^snake_2_y_reg[46][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[45][6]_0\(1),
      Q => \^snake_2_y_reg[46][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[45][6]_0\(2),
      Q => \^snake_2_y_reg[46][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[45][6]_0\(3),
      Q => \^snake_2_y_reg[46][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[45][6]_0\(4),
      Q => \^snake_2_y_reg[46][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[45][6]_0\(5),
      Q => \^snake_2_y_reg[46][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[45][6]_0\(6),
      Q => \^snake_2_y_reg[46][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[46][6]_0\(0),
      Q => \^snake_2_y_reg[47][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[46][6]_0\(1),
      Q => \^snake_2_y_reg[47][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[46][6]_0\(2),
      Q => \^snake_2_y_reg[47][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[46][6]_0\(3),
      Q => \^snake_2_y_reg[47][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[46][6]_0\(4),
      Q => \^snake_2_y_reg[47][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[46][6]_0\(5),
      Q => \^snake_2_y_reg[47][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[46][6]_0\(6),
      Q => \^snake_2_y_reg[47][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[47][6]_0\(0),
      Q => \^snake_2_y_reg[48][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[47][6]_0\(1),
      Q => \^snake_2_y_reg[48][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[47][6]_0\(2),
      Q => \^snake_2_y_reg[48][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[47][6]_0\(3),
      Q => \^snake_2_y_reg[48][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[47][6]_0\(4),
      Q => \^snake_2_y_reg[48][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[47][6]_0\(5),
      Q => \^snake_2_y_reg[48][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[47][6]_0\(6),
      Q => \^snake_2_y_reg[48][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[48][6]_0\(0),
      Q => \^snake_2_y_reg[49][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[48][6]_0\(1),
      Q => \^snake_2_y_reg[49][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[48][6]_0\(2),
      Q => \^snake_2_y_reg[49][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[48][6]_0\(3),
      Q => \^snake_2_y_reg[49][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[48][6]_0\(4),
      Q => \^snake_2_y_reg[49][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[48][6]_0\(5),
      Q => \^snake_2_y_reg[49][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[48][6]_0\(6),
      Q => \^snake_2_y_reg[49][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[3][6]_0\(0),
      Q => \^snake_2_y_reg[4][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[3][6]_0\(1),
      Q => \^snake_2_y_reg[4][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[3][6]_0\(2),
      Q => \^snake_2_y_reg[4][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[4][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[3][6]_0\(3),
      Q => \^snake_2_y_reg[4][6]_0\(3),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[3][6]_0\(4),
      Q => \^snake_2_y_reg[4][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[4][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[3][6]_0\(5),
      Q => \^snake_2_y_reg[4][6]_0\(5),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[4][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[3][6]_0\(6),
      Q => \^snake_2_y_reg[4][6]_0\(6),
      S => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[49][6]_0\(0),
      Q => \^snake_2_y_reg[50][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[49][6]_0\(1),
      Q => \^snake_2_y_reg[50][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[49][6]_0\(2),
      Q => \^snake_2_y_reg[50][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[49][6]_0\(3),
      Q => \^snake_2_y_reg[50][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[49][6]_0\(4),
      Q => \^snake_2_y_reg[50][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[49][6]_0\(5),
      Q => \^snake_2_y_reg[50][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[49][6]_0\(6),
      Q => \^snake_2_y_reg[50][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[50][6]_0\(0),
      Q => \^snake_2_y_reg[51][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[50][6]_0\(1),
      Q => \^snake_2_y_reg[51][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[50][6]_0\(2),
      Q => \^snake_2_y_reg[51][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[50][6]_0\(3),
      Q => \^snake_2_y_reg[51][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[50][6]_0\(4),
      Q => \^snake_2_y_reg[51][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[50][6]_0\(5),
      Q => \^snake_2_y_reg[51][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[50][6]_0\(6),
      Q => \^snake_2_y_reg[51][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[51][6]_0\(0),
      Q => \^snake_2_y_reg[52][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[51][6]_0\(1),
      Q => \^snake_2_y_reg[52][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[51][6]_0\(2),
      Q => \^snake_2_y_reg[52][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[51][6]_0\(3),
      Q => \^snake_2_y_reg[52][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[51][6]_0\(4),
      Q => \^snake_2_y_reg[52][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[51][6]_0\(5),
      Q => \^snake_2_y_reg[52][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[51][6]_0\(6),
      Q => \^snake_2_y_reg[52][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[52][6]_0\(0),
      Q => \^snake_2_y_reg[53][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[52][6]_0\(1),
      Q => \^snake_2_y_reg[53][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[52][6]_0\(2),
      Q => \^snake_2_y_reg[53][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[52][6]_0\(3),
      Q => \^snake_2_y_reg[53][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[52][6]_0\(4),
      Q => \^snake_2_y_reg[53][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[52][6]_0\(5),
      Q => \^snake_2_y_reg[53][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[52][6]_0\(6),
      Q => \^snake_2_y_reg[53][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[53][6]_0\(0),
      Q => \^snake_2_y_reg[54][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[53][6]_0\(1),
      Q => \^snake_2_y_reg[54][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[53][6]_0\(2),
      Q => \^snake_2_y_reg[54][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[53][6]_0\(3),
      Q => \^snake_2_y_reg[54][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[53][6]_0\(4),
      Q => \^snake_2_y_reg[54][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[53][6]_0\(5),
      Q => \^snake_2_y_reg[54][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[53][6]_0\(6),
      Q => \^snake_2_y_reg[54][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[54][6]_0\(0),
      Q => \^snake_2_y_reg[55][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[54][6]_0\(1),
      Q => \^snake_2_y_reg[55][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[54][6]_0\(2),
      Q => \^snake_2_y_reg[55][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[54][6]_0\(3),
      Q => \^snake_2_y_reg[55][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[54][6]_0\(4),
      Q => \^snake_2_y_reg[55][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[54][6]_0\(5),
      Q => \^snake_2_y_reg[55][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[54][6]_0\(6),
      Q => \^snake_2_y_reg[55][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[55][6]_0\(0),
      Q => \^snake_2_y_reg[56][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[55][6]_0\(1),
      Q => \^snake_2_y_reg[56][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[55][6]_0\(2),
      Q => \^snake_2_y_reg[56][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[55][6]_0\(3),
      Q => \^snake_2_y_reg[56][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[55][6]_0\(4),
      Q => \^snake_2_y_reg[56][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[55][6]_0\(5),
      Q => \^snake_2_y_reg[56][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[55][6]_0\(6),
      Q => \^snake_2_y_reg[56][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[56][6]_0\(0),
      Q => \^snake_2_y_reg[57][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[56][6]_0\(1),
      Q => \^snake_2_y_reg[57][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[56][6]_0\(2),
      Q => \^snake_2_y_reg[57][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[56][6]_0\(3),
      Q => \^snake_2_y_reg[57][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[56][6]_0\(4),
      Q => \^snake_2_y_reg[57][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[56][6]_0\(5),
      Q => \^snake_2_y_reg[57][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[56][6]_0\(6),
      Q => \^snake_2_y_reg[57][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[57][6]_0\(0),
      Q => \^snake_2_y_reg[58][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[57][6]_0\(1),
      Q => \^snake_2_y_reg[58][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[57][6]_0\(2),
      Q => \^snake_2_y_reg[58][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[57][6]_0\(3),
      Q => \^snake_2_y_reg[58][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[57][6]_0\(4),
      Q => \^snake_2_y_reg[58][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[57][6]_0\(5),
      Q => \^snake_2_y_reg[58][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[57][6]_0\(6),
      Q => \^snake_2_y_reg[58][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[58][6]_0\(0),
      Q => \^snake_2_y_reg[59][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[58][6]_0\(1),
      Q => \^snake_2_y_reg[59][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[58][6]_0\(2),
      Q => \^snake_2_y_reg[59][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[58][6]_0\(3),
      Q => \^snake_2_y_reg[59][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[58][6]_0\(4),
      Q => \^snake_2_y_reg[59][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[58][6]_0\(5),
      Q => \^snake_2_y_reg[59][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[58][6]_0\(6),
      Q => \^snake_2_y_reg[59][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[4][6]_0\(0),
      Q => \^snake_2_y_reg[5][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[4][6]_0\(1),
      Q => \^snake_2_y_reg[5][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[4][6]_0\(2),
      Q => \^snake_2_y_reg[5][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[4][6]_0\(3),
      Q => \^snake_2_y_reg[5][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[4][6]_0\(4),
      Q => \^snake_2_y_reg[5][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[4][6]_0\(5),
      Q => \^snake_2_y_reg[5][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[4][6]_0\(6),
      Q => \^snake_2_y_reg[5][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[59][6]_0\(0),
      Q => \^snake_2_y_reg[60][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[59][6]_0\(1),
      Q => \^snake_2_y_reg[60][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[59][6]_0\(2),
      Q => \^snake_2_y_reg[60][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[59][6]_0\(3),
      Q => \^snake_2_y_reg[60][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[59][6]_0\(4),
      Q => \^snake_2_y_reg[60][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[59][6]_0\(5),
      Q => \^snake_2_y_reg[60][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[59][6]_0\(6),
      Q => \^snake_2_y_reg[60][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[60][6]_0\(0),
      Q => \^snake_2_y_reg[61][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[60][6]_0\(1),
      Q => \^snake_2_y_reg[61][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[60][6]_0\(2),
      Q => \^snake_2_y_reg[61][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[60][6]_0\(3),
      Q => \^snake_2_y_reg[61][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[60][6]_0\(4),
      Q => \^snake_2_y_reg[61][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[60][6]_0\(5),
      Q => \^snake_2_y_reg[61][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[60][6]_0\(6),
      Q => \^snake_2_y_reg[61][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[61][6]_0\(0),
      Q => \^snake_2_y_reg[62][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[61][6]_0\(1),
      Q => \^snake_2_y_reg[62][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[61][6]_0\(2),
      Q => \^snake_2_y_reg[62][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[61][6]_0\(3),
      Q => \^snake_2_y_reg[62][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[61][6]_0\(4),
      Q => \^snake_2_y_reg[62][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[61][6]_0\(5),
      Q => \^snake_2_y_reg[62][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[61][6]_0\(6),
      Q => \^snake_2_y_reg[62][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[62][6]_0\(0),
      Q => snake_2_y_out(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[62][6]_0\(1),
      Q => snake_2_y_out(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[62][6]_0\(2),
      Q => snake_2_y_out(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[62][6]_0\(3),
      Q => snake_2_y_out(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[62][6]_0\(4),
      Q => snake_2_y_out(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[62][6]_0\(5),
      Q => snake_2_y_out(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[62][6]_0\(6),
      Q => snake_2_y_out(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[5][6]_0\(0),
      Q => \^snake_2_y_reg[6][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[5][6]_0\(1),
      Q => \^snake_2_y_reg[6][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[5][6]_0\(2),
      Q => \^snake_2_y_reg[6][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[5][6]_0\(3),
      Q => \^snake_2_y_reg[6][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[5][6]_0\(4),
      Q => \^snake_2_y_reg[6][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[5][6]_0\(5),
      Q => \^snake_2_y_reg[6][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[5][6]_0\(6),
      Q => \^snake_2_y_reg[6][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[6][6]_0\(0),
      Q => \^snake_2_y_reg[7][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[6][6]_0\(1),
      Q => \^snake_2_y_reg[7][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[6][6]_0\(2),
      Q => \^snake_2_y_reg[7][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[6][6]_0\(3),
      Q => \^snake_2_y_reg[7][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[6][6]_0\(4),
      Q => \^snake_2_y_reg[7][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[6][6]_0\(5),
      Q => \^snake_2_y_reg[7][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[6][6]_0\(6),
      Q => \^snake_2_y_reg[7][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[7][6]_0\(0),
      Q => \^snake_2_y_reg[8][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[7][6]_0\(1),
      Q => \^snake_2_y_reg[8][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[7][6]_0\(2),
      Q => \^snake_2_y_reg[8][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[7][6]_0\(3),
      Q => \^snake_2_y_reg[8][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[7][6]_0\(4),
      Q => \^snake_2_y_reg[8][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[7][6]_0\(5),
      Q => \^snake_2_y_reg[8][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[7][6]_0\(6),
      Q => \^snake_2_y_reg[8][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[8][6]_0\(0),
      Q => \^snake_2_y_reg[9][6]_0\(0),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[8][6]_0\(1),
      Q => \^snake_2_y_reg[9][6]_0\(1),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[8][6]_0\(2),
      Q => \^snake_2_y_reg[9][6]_0\(2),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[8][6]_0\(3),
      Q => \^snake_2_y_reg[9][6]_0\(3),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[8][6]_0\(4),
      Q => \^snake_2_y_reg[9][6]_0\(4),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[8][6]_0\(5),
      Q => \^snake_2_y_reg[9][6]_0\(5),
      R => \snake_2_x_reg[0][2]_1\
    );
\snake_2_y_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => go_signal,
      D => \^snake_2_y_reg[8][6]_0\(6),
      Q => \^snake_2_y_reg[9][6]_0\(6),
      R => \snake_2_x_reg[0][2]_1\
    );
\temp_food_x[22][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_x_reg[22][3]\,
      O => D(0)
    );
\temp_food_x[22][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_x1(1),
      I2 => \temp_food_x_reg[22][3]\,
      I3 => new_food_x2(1),
      O => new_food_x1_1_sn_1
    );
\temp_food_x[22][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_x1(2),
      I2 => \temp_food_x_reg[22][3]\,
      I3 => new_food_x2(2),
      O => new_food_x1_2_sn_1
    );
\temp_food_x[22][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_x_reg[22][3]\,
      I4 => new_food_x2(3),
      O => D(1)
    );
\temp_food_x[22][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_x1(4),
      I2 => \temp_food_x_reg[22][3]\,
      I3 => new_food_x2(4),
      O => new_food_x1_4_sn_1
    );
\temp_food_x[22][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_x_reg[22][3]\,
      I4 => new_food_x2(5),
      O => D(2)
    );
\temp_food_x[22][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_x_reg[22][3]\,
      I4 => new_food_x2(6),
      O => D(3)
    );
\temp_food_x[22][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_x1(7),
      I2 => \temp_food_x_reg[22][3]\,
      I3 => new_food_x2(7),
      O => new_food_x1_7_sn_1
    );
\temp_food_x[24][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDFDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_x1(0),
      I2 => resetn,
      I3 => new_food_x2(0),
      I4 => \temp_food_x_reg[24][2]\,
      O => \new_food_x1[6]\(0)
    );
\temp_food_x[24][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_x1(1),
      I2 => \temp_food_x_reg[24][2]\,
      I3 => new_food_x2(1),
      O => \new_food_x1[1]_0\
    );
\temp_food_x[24][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_x1(2),
      I2 => resetn,
      I3 => \temp_food_x_reg[24][2]\,
      I4 => new_food_x2(2),
      O => \new_food_x1[6]\(1)
    );
\temp_food_x[24][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_x1(3),
      I2 => resetn,
      I3 => \temp_food_x_reg[24][2]\,
      I4 => new_food_x2(3),
      O => \new_food_x1[6]\(2)
    );
\temp_food_x[24][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_x1(4),
      I2 => \temp_food_x_reg[24][2]\,
      I3 => new_food_x2(4),
      O => \new_food_x1[4]_0\
    );
\temp_food_x[24][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_x1(5),
      I2 => resetn,
      I3 => \temp_food_x_reg[24][2]\,
      I4 => new_food_x2(5),
      O => \new_food_x1[6]\(3)
    );
\temp_food_x[24][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_x1(6),
      I2 => resetn,
      I3 => \temp_food_x_reg[24][2]\,
      I4 => new_food_x2(6),
      O => \new_food_x1[6]\(4)
    );
\temp_food_x[24][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_x1(7),
      I2 => \temp_food_x_reg[24][2]\,
      I3 => new_food_x2(7),
      O => \new_food_x1[7]_0\
    );
\temp_food_y[0][5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I1 => \temp_food_y_reg[0]__0\(1),
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \temp_food_y_reg[0]__0\(2),
      I4 => \temp_food_y_reg[0]__0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_y_reg[0][1]_rep__0_1\
    );
\temp_food_y[0][5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \temp_food_y_reg[0]__0\(3),
      O => \snake_2_y_reg[0][6]_rep_2\
    );
\temp_food_y[0][5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][4]_rep_0\,
      I1 => \temp_food_x_reg[0]__0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \temp_food_x_reg[0]__0\(3),
      I4 => \temp_food_x_reg[0]__0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_x_reg[0][4]_rep_2\
    );
\temp_food_y[0][5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_x_reg[0]__0\(5),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \temp_food_x_reg[0]__0\(4),
      I4 => \temp_food_x_reg[0]__0\(0),
      I5 => \^q\(1),
      O => \snake_1_x_reg[0][7]_3\
    );
\temp_food_y[11][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \temp_food_y[11][6]_i_4\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \temp_food_y[11][6]_i_4\(2),
      I4 => \temp_food_y[11][6]_i_4\(0),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_x_reg[0][6]_rep_3\
    );
\temp_food_y[12][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \temp_food_y[12][6]_i_4\(2),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \temp_food_y[12][6]_i_4\(1),
      I4 => \temp_food_y[12][6]_i_4\(0),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_x_reg[0][7]_2\
    );
\temp_food_y[12][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][5]_rep_1\,
      I1 => \temp_food_y[12][6]_i_3\(2),
      I2 => \^snake_1_y_reg[0][4]_rep_0\,
      I3 => \temp_food_y[12][6]_i_3\(1),
      I4 => \temp_food_y[12][6]_i_3\(0),
      I5 => \^snake_1_y_reg[0][6]_0\(3),
      O => \snake_1_y_reg[0][5]_rep_0\
    );
\temp_food_y[13][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \temp_food_y[13][6]_i_3\(1),
      I2 => \^q\(7),
      I3 => \temp_food_y[13][6]_i_3\(2),
      I4 => \temp_food_y[13][6]_i_3\(0),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_x_reg[0][6]_rep_3\
    );
\temp_food_y[16][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \temp_food_x_reg[16]__0\(1),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[16]__0\(2),
      I4 => \temp_food_x_reg[16]__0\(0),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_x_reg[0][6]_rep_6\
    );
\temp_food_y[17][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_x_reg[17]__0\(2),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \temp_food_x_reg[17]__0\(1),
      I4 => \temp_food_x_reg[17]__0\(0),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_x_reg[0][7]_5\
    );
\temp_food_y[19][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \temp_food_y[19][6]_i_4\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \temp_food_y[19][6]_i_4\(2),
      I4 => \temp_food_y[19][6]_i_4\(0),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_x_reg[0][6]_rep_5\
    );
\temp_food_y[19][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_y[19][6]_i_4\(2),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \temp_food_y[19][6]_i_4\(1),
      I4 => \temp_food_y[19][6]_i_4\(0),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_x_reg[0][7]_2\
    );
\temp_food_y[1][4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][4]_rep_0\,
      I1 => \temp_food_x_reg[1]__0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(5),
      I3 => \temp_food_x_reg[1]__0\(2),
      I4 => \temp_food_x_reg[1]__0\(0),
      I5 => \^snake_2_x_reg[0][7]_0\(3),
      O => \snake_2_x_reg[0][4]_rep_1\
    );
\temp_food_y[1][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(2),
      I1 => \temp_food_y_reg[1]__0\(2),
      I2 => \^snake_2_y_reg[0][1]_rep__0_0\,
      I3 => \temp_food_y_reg[1]__0\(1),
      I4 => \temp_food_y_reg[1]__0\(0),
      I5 => \^snake_2_y_reg[0][0]_rep_0\,
      O => \snake_2_y_reg[0][2]_0\
    );
\temp_food_y[1][4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_rep_1\,
      I1 => \temp_food_y_reg[1]__0\(3),
      O => \snake_2_y_reg[0][6]_rep_0\
    );
\temp_food_y[20][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \temp_food_x_reg[20]__0\(1),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[20]__0\(2),
      I4 => \temp_food_x_reg[20]__0\(0),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_x_reg[0][6]_rep_5\
    );
\temp_food_y[22][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_y1(0),
      I2 => \temp_food_x_reg[22][3]\,
      I3 => new_food_y2(0),
      O => new_food_y1_0_sn_1
    );
\temp_food_y[22][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_y1(1),
      I2 => \temp_food_x_reg[22][3]\,
      I3 => new_food_y2(1),
      O => new_food_y1_1_sn_1
    );
\temp_food_y[22][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_x_reg[22][3]\,
      I4 => new_food_y2(2),
      O => \new_food_y2[6]\(0)
    );
\temp_food_y[22][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_x_reg[22][3]\,
      I4 => new_food_y2(3),
      O => \new_food_y2[6]\(1)
    );
\temp_food_y[22][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_x_reg[22][3]\,
      I4 => new_food_y2(4),
      O => \new_food_y2[6]\(2)
    );
\temp_food_y[22][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_x_reg[22][3]\,
      I4 => new_food_y2(5),
      O => \new_food_y2[6]\(3)
    );
\temp_food_y[22][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_0\,
      I1 => \temp_food_x_reg[22][3]\,
      I2 => resetn,
      O => resetn_1
    );
\temp_food_y[22][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \temp_food_x_reg[22]__0\(3),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[22]__0\(4),
      I4 => \temp_food_x_reg[22]__0\(1),
      I5 => \^q\(1),
      O => \temp_food_y[22][6]_i_13_n_0\
    );
\temp_food_y[22][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \^snake_1_y_reg[0][2]_0\,
      I3 => resetn,
      I4 => \temp_food_x_reg[22][3]\,
      O => \new_food_y2[6]\(4)
    );
\temp_food_y[22][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[22][6]_i_5_n_0\,
      I1 => \temp_food_x_reg[22][3]_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \temp_food_x_reg[22][3]_1\(0),
      O => \^snake_1_y_reg[0][2]_0\
    );
\temp_food_y[22][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => \temp_food_y[22][6]_i_13_n_0\,
      I1 => \^snake_1_x_reg[0][4]_rep_0\,
      I2 => \temp_food_x_reg[22]__0\(2),
      I3 => \temp_food_y[22][6]_i_3_0\,
      I4 => \^q\(0),
      I5 => \temp_food_x_reg[22]__0\(0),
      O => \temp_food_y[22][6]_i_5_n_0\
    );
\temp_food_y[23][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \temp_food_x_reg[23]__0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \temp_food_x_reg[23]__0\(2),
      I4 => \temp_food_x_reg[23]__0\(0),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_x_reg[0][6]_rep_2\
    );
\temp_food_y[24][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_y1(0),
      I2 => resetn,
      I3 => \temp_food_x_reg[24][2]\,
      I4 => new_food_y2(0),
      O => \new_food_y2[6]_0\(0)
    );
\temp_food_y[24][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_y1(1),
      I2 => \temp_food_x_reg[24][2]\,
      I3 => new_food_y2(1),
      O => \new_food_y1[1]_0\
    );
\temp_food_y[24][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_y1(2),
      I2 => resetn,
      I3 => \temp_food_x_reg[24][2]\,
      I4 => new_food_y2(2),
      O => \new_food_y2[6]_0\(1)
    );
\temp_food_y[24][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_y1(3),
      I2 => resetn,
      I3 => \temp_food_x_reg[24][2]\,
      I4 => new_food_y2(3),
      O => \new_food_y2[6]_0\(2)
    );
\temp_food_y[24][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_y1(4),
      I2 => resetn,
      I3 => \temp_food_x_reg[24][2]\,
      I4 => new_food_y2(4),
      O => \new_food_y2[6]_0\(3)
    );
\temp_food_y[24][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FDF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => new_food_y1(5),
      I2 => resetn,
      I3 => \temp_food_x_reg[24][2]\,
      I4 => new_food_y2(5),
      O => \new_food_y2[6]_0\(4)
    );
\temp_food_y[24][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^snake_1_y_reg[0][2]_1\,
      I1 => \temp_food_x_reg[24][2]\,
      I2 => resetn,
      O => resetn_2
    );
\temp_food_y[24][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \temp_food_x_reg[24]__0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \temp_food_x_reg[24]__0\(4),
      I4 => \temp_food_x_reg[24]__0\(1),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_x_reg[0][6]_rep_6\
    );
\temp_food_y[24][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \temp_food_x_reg[24]__0\(3),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[24]__0\(4),
      I4 => \temp_food_x_reg[24]__0\(1),
      I5 => \^q\(1),
      O => \temp_food_y[24][6]_i_13_n_0\
    );
\temp_food_y[24][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFCFFF"
    )
        port map (
      I0 => new_food_y2(6),
      I1 => new_food_y1(6),
      I2 => \^snake_1_y_reg[0][2]_1\,
      I3 => resetn,
      I4 => \temp_food_x_reg[24][2]\,
      O => \new_food_y2[6]_0\(5)
    );
\temp_food_y[24][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[24][6]_i_5_n_0\,
      I1 => \temp_food_x_reg[24][2]_0\,
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \temp_food_x_reg[24][2]_1\(0),
      O => \^snake_1_y_reg[0][2]_1\
    );
\temp_food_y[24][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[24][6]_i_13_n_0\,
      I1 => \temp_food_y[24][6]_i_3_0\,
      I2 => \^q\(0),
      I3 => \temp_food_x_reg[24]__0\(0),
      I4 => \^snake_1_x_reg[0][4]_rep_0\,
      I5 => \temp_food_x_reg[24]__0\(2),
      O => \temp_food_y[24][6]_i_5_n_0\
    );
\temp_food_y[25][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][2]_rep_1\,
      I1 => \temp_food_y[25][6]_i_3\(0),
      I2 => \^q\(3),
      I3 => \temp_food_y[25][6]_i_3\(1),
      I4 => \temp_food_y[25][6]_i_3\(2),
      I5 => \^q\(5),
      O => \snake_1_x_reg[0][2]_rep_2\
    );
\temp_food_y[26][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \temp_food_x_reg[26]__0\(2),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \temp_food_x_reg[26]__0\(1),
      I4 => \temp_food_x_reg[26]__0\(0),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_x_reg[0][7]_3\
    );
\temp_food_y[27][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][2]_rep_1\,
      I1 => \temp_food_y[27][6]_i_3\(0),
      I2 => \^snake_1_x_reg[0][3]_rep_0\,
      I3 => \temp_food_y[27][6]_i_3\(1),
      I4 => \temp_food_y[27][6]_i_3\(2),
      I5 => \^q\(5),
      O => \snake_1_x_reg[0][2]_rep_3\
    );
\temp_food_y[28][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_x_reg[28]__0\(2),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \temp_food_x_reg[28]__0\(1),
      I4 => \temp_food_x_reg[28]__0\(0),
      I5 => \^q\(1),
      O => \snake_1_x_reg[0][7]_4\
    );
\temp_food_y[29][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][2]_rep_1\,
      I1 => \temp_food_x_reg[29]__0\(0),
      I2 => \^q\(3),
      I3 => \temp_food_x_reg[29]__0\(1),
      I4 => \temp_food_x_reg[29]__0\(2),
      I5 => \^q\(5),
      O => \snake_1_x_reg[0][2]_rep_0\
    );
\temp_food_y[30][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_y_reg[0][6]_0\(1),
      I1 => \temp_food_y[30][6]_i_4\(1),
      I2 => \^snake_1_y_reg[0][6]_0\(2),
      I3 => \temp_food_y[30][6]_i_4\(2),
      I4 => \temp_food_y[30][6]_i_4\(0),
      I5 => \^snake_1_y_reg[0][0]_rep_0\,
      O => \snake_1_y_reg[0][1]_0\
    );
\temp_food_y[31][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_y[31][6]_i_3\(2),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \temp_food_y[31][6]_i_3\(1),
      I4 => \temp_food_y[31][6]_i_3\(0),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_x_reg[0][7]_0\
    );
\temp_food_y[3][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \temp_food_x_reg[3]__0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \temp_food_x_reg[3]__0\(2),
      I4 => \temp_food_x_reg[3]__0\(3),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \snake_2_x_reg[0][2]_0\
    );
\temp_food_y[3][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \temp_food_x_reg[3]__0\(4),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[3]__0\(5),
      I4 => \temp_food_x_reg[3]__0\(0),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_x_reg[0][6]_rep_4\
    );
\temp_food_y[4][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \temp_food_x_reg[4]__0\(1),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \temp_food_x_reg[4]__0\(2),
      I4 => \temp_food_x_reg[4]__0\(0),
      I5 => \^snake_2_x_reg[0][1]_rep_0\,
      O => \snake_2_x_reg[0][6]_rep_4\
    );
\temp_food_y[4][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \temp_food_x_reg[4]__0\(1),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[4]__0\(2),
      I4 => \temp_food_x_reg[4]__0\(0),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_x_reg[0][6]_rep_1\
    );
\temp_food_y[5][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \temp_food_y[5][6]_i_13_n_0\,
      I1 => \temp_food_x_reg[5]__0\(4),
      I2 => \^snake_2_x_reg[0][4]_rep_0\,
      I3 => \temp_food_x_reg[5]__0\(0),
      I4 => \^snake_2_x_reg[0][0]_rep_0\,
      I5 => \temp_food_y[5][6]_i_4_0\,
      O => \temp_food_y[5][6]_i_11_n_0\
    );
\temp_food_y[5][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(2),
      I1 => \temp_food_x_reg[5]__0\(2),
      I2 => \^snake_2_x_reg[0][7]_0\(3),
      I3 => \temp_food_x_reg[5]__0\(3),
      I4 => \temp_food_x_reg[5]__0\(5),
      I5 => \^snake_2_x_reg[0][7]_0\(5),
      O => \temp_food_y[5][6]_i_13_n_0\
    );
\temp_food_y[5][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[5][6]_i_11_n_0\,
      I1 => \temp_food_x_reg[5][6]\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \temp_food_y_reg[5]__0\(0),
      O => \^snake_2_y_reg[0][2]_rep_3\
    );
\temp_food_y[5][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_x_reg[5]__0\(7),
      I2 => \^snake_1_x_reg[0][6]_rep_0\,
      I3 => \temp_food_x_reg[5]__0\(6),
      I4 => \temp_food_x_reg[5]__0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_x_reg[0][7]_1\
    );
\temp_food_y[6][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_13_n_0\,
      I1 => \temp_food_y[6][6]_i_4_0\,
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \temp_food_x_reg[6]__0\(0),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \temp_food_x_reg[6]__0\(2),
      O => \temp_food_y[6][6]_i_11_n_0\
    );
\temp_food_y[6][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \temp_food_x_reg[6]__0\(3),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \temp_food_x_reg[6]__0\(4),
      I4 => \temp_food_x_reg[6]__0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \temp_food_y[6][6]_i_13_n_0\
    );
\temp_food_y[6][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_11_n_0\,
      I1 => \temp_food_x_reg[6][3]\,
      I2 => \^snake_2_y_reg[0][2]_rep_0\,
      I3 => \temp_food_y_reg[6]__0\(0),
      O => \^snake_2_y_reg[0][2]_rep_2\
    );
\temp_food_y[6][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][6]_rep_0\,
      I1 => \temp_food_x_reg[6]__0\(3),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[6]__0\(4),
      I4 => \temp_food_x_reg[6]__0\(1),
      I5 => \^snake_1_x_reg[0][1]_rep_0\,
      O => \snake_1_x_reg[0][6]_rep_2\
    );
\temp_food_y[8][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][7]_0\(7),
      I1 => \temp_food_x_reg[8]__0\(2),
      I2 => \^snake_2_x_reg[0][6]_rep_1\,
      I3 => \temp_food_x_reg[8]__0\(1),
      I4 => \temp_food_x_reg[8]__0\(0),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \snake_2_x_reg[0][7]_1\
    );
\temp_food_y[9][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_1_x_reg[0][2]_rep_1\,
      I1 => \temp_food_x_reg[9]__0\(2),
      I2 => \^q\(3),
      I3 => \temp_food_x_reg[9]__0\(3),
      I4 => \temp_food_x_reg[9]__0\(5),
      I5 => \^q\(5),
      O => \snake_1_x_reg[0][2]_rep_4\
    );
\temp_food_y[9][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_14_n_0\,
      I1 => \temp_food_y[9][6]_i_4_0\,
      I2 => \^snake_2_x_reg[0][0]_rep_0\,
      I3 => \temp_food_x_reg[9]__0\(0),
      I4 => \^snake_2_x_reg[0][4]_rep_0\,
      I5 => \temp_food_x_reg[9]__0\(4),
      O => \temp_food_y[9][6]_i_11_n_0\
    );
\temp_food_y[9][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_y_reg[0][6]_0\(4),
      I1 => \temp_food_y_reg[9]__0\(1),
      I2 => \^snake_2_y_reg[0][5]_rep_0\,
      I3 => \temp_food_y_reg[9]__0\(2),
      I4 => \temp_food_y_reg[9]__0\(0),
      I5 => \^snake_2_y_reg[0][3]_rep_0\,
      O => \temp_food_y[9][6]_i_12_n_0\
    );
\temp_food_y[9][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_2_x_reg[0][6]_rep_1\,
      I1 => \temp_food_x_reg[9]__0\(6),
      I2 => \^snake_2_x_reg[0][7]_0\(7),
      I3 => \temp_food_x_reg[9]__0\(7),
      I4 => \temp_food_x_reg[9]__0\(1),
      I5 => \^snake_2_x_reg[0][7]_0\(1),
      O => \temp_food_y[9][6]_i_14_n_0\
    );
\temp_food_y[9][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000002"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_11_n_0\,
      I1 => \temp_food_y[9][6]_i_12_n_0\,
      I2 => \temp_food_x_reg[9][3]\,
      I3 => \^snake_2_y_reg[0][6]_rep_1\,
      I4 => \temp_food_y_reg[9]__0\(3),
      O => \^snake_2_y_reg[0][6]_rep_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_1_y_reg[0][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_x_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_2_y_reg[0][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    snake_2_size : out STD_LOGIC_VECTOR ( 5 downto 0 );
    snake_1_size : out STD_LOGIC_VECTOR ( 5 downto 0 );
    snake_2_dead_out : out STD_LOGIC;
    snake_1_dead_out : out STD_LOGIC;
    \snake_1_x_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    snake_1_x_out : out STD_LOGIC_VECTOR ( 495 downto 0 );
    \snake_1_y_reg[1][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_1_y_reg[2][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    snake_1_y_out : out STD_LOGIC_VECTOR ( 426 downto 0 );
    snake_2_x_out : out STD_LOGIC_VECTOR ( 503 downto 0 );
    \snake_2_y_reg[1][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_2_y_reg[2][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    snake_2_y_out : out STD_LOGIC_VECTOR ( 426 downto 0 );
    food_valid_2_out : out STD_LOGIC;
    food_valid_1_out : out STD_LOGIC;
    clk : in STD_LOGIC;
    input_dir_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_dir_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    go_signal : in STD_LOGIC;
    food_received_1 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    new_food_y1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_food_y2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_food_x1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    new_food_x2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    food_received_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal food_valid_1142_out : STD_LOGIC;
  signal food_valid_1_i_1_n_0 : STD_LOGIC;
  signal \^food_valid_1_out\ : STD_LOGIC;
  signal \^snake_1_dead_out\ : STD_LOGIC;
  signal \^snake_1_size\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^snake_1_x_out\ : STD_LOGIC_VECTOR ( 495 downto 0 );
  signal \^snake_1_y_out\ : STD_LOGIC_VECTOR ( 426 downto 0 );
  signal \^snake_1_y_reg[0][6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_2_dead_out\ : STD_LOGIC;
  signal \^snake_2_size\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^snake_2_x_out\ : STD_LOGIC_VECTOR ( 503 downto 0 );
  signal \^snake_2_x_reg[0][7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_2_y_out\ : STD_LOGIC_VECTOR ( 426 downto 0 );
  signal \^snake_2_y_reg[0][6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal snake_body_module_n_100 : STD_LOGIC;
  signal snake_body_module_n_101 : STD_LOGIC;
  signal snake_body_module_n_102 : STD_LOGIC;
  signal snake_body_module_n_103 : STD_LOGIC;
  signal snake_body_module_n_104 : STD_LOGIC;
  signal snake_body_module_n_1048 : STD_LOGIC;
  signal snake_body_module_n_1049 : STD_LOGIC;
  signal snake_body_module_n_105 : STD_LOGIC;
  signal snake_body_module_n_106 : STD_LOGIC;
  signal snake_body_module_n_107 : STD_LOGIC;
  signal snake_body_module_n_108 : STD_LOGIC;
  signal snake_body_module_n_109 : STD_LOGIC;
  signal snake_body_module_n_110 : STD_LOGIC;
  signal snake_body_module_n_111 : STD_LOGIC;
  signal snake_body_module_n_112 : STD_LOGIC;
  signal snake_body_module_n_113 : STD_LOGIC;
  signal snake_body_module_n_114 : STD_LOGIC;
  signal snake_body_module_n_115 : STD_LOGIC;
  signal snake_body_module_n_116 : STD_LOGIC;
  signal snake_body_module_n_117 : STD_LOGIC;
  signal snake_body_module_n_118 : STD_LOGIC;
  signal snake_body_module_n_119 : STD_LOGIC;
  signal snake_body_module_n_120 : STD_LOGIC;
  signal snake_body_module_n_121 : STD_LOGIC;
  signal snake_body_module_n_122 : STD_LOGIC;
  signal snake_body_module_n_123 : STD_LOGIC;
  signal snake_body_module_n_124 : STD_LOGIC;
  signal snake_body_module_n_125 : STD_LOGIC;
  signal snake_body_module_n_1253 : STD_LOGIC;
  signal snake_body_module_n_126 : STD_LOGIC;
  signal snake_body_module_n_127 : STD_LOGIC;
  signal snake_body_module_n_128 : STD_LOGIC;
  signal snake_body_module_n_129 : STD_LOGIC;
  signal snake_body_module_n_130 : STD_LOGIC;
  signal snake_body_module_n_131 : STD_LOGIC;
  signal snake_body_module_n_132 : STD_LOGIC;
  signal snake_body_module_n_133 : STD_LOGIC;
  signal snake_body_module_n_134 : STD_LOGIC;
  signal snake_body_module_n_135 : STD_LOGIC;
  signal snake_body_module_n_136 : STD_LOGIC;
  signal snake_body_module_n_137 : STD_LOGIC;
  signal snake_body_module_n_138 : STD_LOGIC;
  signal snake_body_module_n_1577 : STD_LOGIC;
  signal snake_body_module_n_1593 : STD_LOGIC;
  signal snake_body_module_n_1594 : STD_LOGIC;
  signal snake_body_module_n_16 : STD_LOGIC;
  signal snake_body_module_n_1639 : STD_LOGIC;
  signal snake_body_module_n_1640 : STD_LOGIC;
  signal snake_body_module_n_1754 : STD_LOGIC;
  signal snake_body_module_n_1786 : STD_LOGIC;
  signal snake_body_module_n_1787 : STD_LOGIC;
  signal snake_body_module_n_1826 : STD_LOGIC;
  signal snake_body_module_n_1834 : STD_LOGIC;
  signal snake_body_module_n_1933 : STD_LOGIC;
  signal snake_body_module_n_1934 : STD_LOGIC;
  signal snake_body_module_n_1950 : STD_LOGIC;
  signal snake_body_module_n_1951 : STD_LOGIC;
  signal snake_body_module_n_1967 : STD_LOGIC;
  signal snake_body_module_n_1975 : STD_LOGIC;
  signal snake_body_module_n_198 : STD_LOGIC;
  signal snake_body_module_n_2029 : STD_LOGIC;
  signal snake_body_module_n_2030 : STD_LOGIC;
  signal snake_body_module_n_2031 : STD_LOGIC;
  signal snake_body_module_n_2032 : STD_LOGIC;
  signal snake_body_module_n_2033 : STD_LOGIC;
  signal snake_body_module_n_2034 : STD_LOGIC;
  signal snake_body_module_n_2035 : STD_LOGIC;
  signal snake_body_module_n_2036 : STD_LOGIC;
  signal snake_body_module_n_2037 : STD_LOGIC;
  signal snake_body_module_n_2038 : STD_LOGIC;
  signal snake_body_module_n_2039 : STD_LOGIC;
  signal snake_body_module_n_2040 : STD_LOGIC;
  signal snake_body_module_n_2041 : STD_LOGIC;
  signal snake_body_module_n_2042 : STD_LOGIC;
  signal snake_body_module_n_2043 : STD_LOGIC;
  signal snake_body_module_n_2044 : STD_LOGIC;
  signal snake_body_module_n_2045 : STD_LOGIC;
  signal snake_body_module_n_2046 : STD_LOGIC;
  signal snake_body_module_n_2047 : STD_LOGIC;
  signal snake_body_module_n_2048 : STD_LOGIC;
  signal snake_body_module_n_2049 : STD_LOGIC;
  signal snake_body_module_n_2050 : STD_LOGIC;
  signal snake_body_module_n_2051 : STD_LOGIC;
  signal snake_body_module_n_2052 : STD_LOGIC;
  signal snake_body_module_n_2053 : STD_LOGIC;
  signal snake_body_module_n_2054 : STD_LOGIC;
  signal snake_body_module_n_2055 : STD_LOGIC;
  signal snake_body_module_n_2056 : STD_LOGIC;
  signal snake_body_module_n_2057 : STD_LOGIC;
  signal snake_body_module_n_2058 : STD_LOGIC;
  signal snake_body_module_n_2059 : STD_LOGIC;
  signal snake_body_module_n_206 : STD_LOGIC;
  signal snake_body_module_n_2060 : STD_LOGIC;
  signal snake_body_module_n_2061 : STD_LOGIC;
  signal snake_body_module_n_2062 : STD_LOGIC;
  signal snake_body_module_n_2063 : STD_LOGIC;
  signal snake_body_module_n_215 : STD_LOGIC;
  signal snake_body_module_n_231 : STD_LOGIC;
  signal snake_body_module_n_269 : STD_LOGIC;
  signal snake_body_module_n_32 : STD_LOGIC;
  signal snake_body_module_n_33 : STD_LOGIC;
  signal snake_body_module_n_34 : STD_LOGIC;
  signal snake_body_module_n_35 : STD_LOGIC;
  signal snake_body_module_n_36 : STD_LOGIC;
  signal snake_body_module_n_37 : STD_LOGIC;
  signal snake_body_module_n_38 : STD_LOGIC;
  signal snake_body_module_n_39 : STD_LOGIC;
  signal snake_body_module_n_40 : STD_LOGIC;
  signal snake_body_module_n_41 : STD_LOGIC;
  signal snake_body_module_n_418 : STD_LOGIC;
  signal snake_body_module_n_42 : STD_LOGIC;
  signal snake_body_module_n_43 : STD_LOGIC;
  signal snake_body_module_n_434 : STD_LOGIC;
  signal snake_body_module_n_44 : STD_LOGIC;
  signal snake_body_module_n_45 : STD_LOGIC;
  signal snake_body_module_n_46 : STD_LOGIC;
  signal snake_body_module_n_47 : STD_LOGIC;
  signal snake_body_module_n_48 : STD_LOGIC;
  signal snake_body_module_n_49 : STD_LOGIC;
  signal snake_body_module_n_50 : STD_LOGIC;
  signal snake_body_module_n_51 : STD_LOGIC;
  signal snake_body_module_n_510 : STD_LOGIC;
  signal snake_body_module_n_511 : STD_LOGIC;
  signal snake_body_module_n_52 : STD_LOGIC;
  signal snake_body_module_n_53 : STD_LOGIC;
  signal snake_body_module_n_54 : STD_LOGIC;
  signal snake_body_module_n_55 : STD_LOGIC;
  signal snake_body_module_n_56 : STD_LOGIC;
  signal snake_body_module_n_57 : STD_LOGIC;
  signal snake_body_module_n_58 : STD_LOGIC;
  signal snake_body_module_n_59 : STD_LOGIC;
  signal snake_body_module_n_60 : STD_LOGIC;
  signal snake_body_module_n_61 : STD_LOGIC;
  signal snake_body_module_n_62 : STD_LOGIC;
  signal snake_body_module_n_63 : STD_LOGIC;
  signal snake_body_module_n_64 : STD_LOGIC;
  signal snake_body_module_n_65 : STD_LOGIC;
  signal snake_body_module_n_66 : STD_LOGIC;
  signal snake_body_module_n_662 : STD_LOGIC;
  signal snake_body_module_n_663 : STD_LOGIC;
  signal snake_body_module_n_67 : STD_LOGIC;
  signal snake_body_module_n_68 : STD_LOGIC;
  signal snake_body_module_n_69 : STD_LOGIC;
  signal snake_body_module_n_70 : STD_LOGIC;
  signal snake_body_module_n_71 : STD_LOGIC;
  signal snake_body_module_n_72 : STD_LOGIC;
  signal snake_body_module_n_73 : STD_LOGIC;
  signal snake_body_module_n_74 : STD_LOGIC;
  signal snake_body_module_n_75 : STD_LOGIC;
  signal snake_body_module_n_76 : STD_LOGIC;
  signal snake_body_module_n_77 : STD_LOGIC;
  signal snake_body_module_n_78 : STD_LOGIC;
  signal snake_body_module_n_79 : STD_LOGIC;
  signal snake_body_module_n_8 : STD_LOGIC;
  signal snake_body_module_n_80 : STD_LOGIC;
  signal snake_body_module_n_81 : STD_LOGIC;
  signal snake_body_module_n_82 : STD_LOGIC;
  signal snake_body_module_n_83 : STD_LOGIC;
  signal snake_body_module_n_84 : STD_LOGIC;
  signal snake_body_module_n_85 : STD_LOGIC;
  signal snake_body_module_n_86 : STD_LOGIC;
  signal snake_body_module_n_87 : STD_LOGIC;
  signal snake_body_module_n_88 : STD_LOGIC;
  signal snake_body_module_n_89 : STD_LOGIC;
  signal snake_body_module_n_90 : STD_LOGIC;
  signal snake_body_module_n_91 : STD_LOGIC;
  signal snake_body_module_n_92 : STD_LOGIC;
  signal snake_body_module_n_93 : STD_LOGIC;
  signal snake_body_module_n_94 : STD_LOGIC;
  signal snake_body_module_n_95 : STD_LOGIC;
  signal snake_body_module_n_96 : STD_LOGIC;
  signal snake_body_module_n_97 : STD_LOGIC;
  signal snake_body_module_n_98 : STD_LOGIC;
  signal snake_body_module_n_99 : STD_LOGIC;
  signal snake_collision_n_103 : STD_LOGIC;
  signal snake_collision_n_113 : STD_LOGIC;
  signal snake_collision_n_126 : STD_LOGIC;
  signal snake_collision_n_127 : STD_LOGIC;
  signal snake_collision_n_13 : STD_LOGIC;
  signal snake_collision_n_14 : STD_LOGIC;
  signal snake_collision_n_141 : STD_LOGIC;
  signal snake_collision_n_146 : STD_LOGIC;
  signal snake_collision_n_15 : STD_LOGIC;
  signal snake_collision_n_16 : STD_LOGIC;
  signal snake_collision_n_17 : STD_LOGIC;
  signal snake_collision_n_170 : STD_LOGIC;
  signal snake_collision_n_172 : STD_LOGIC;
  signal snake_collision_n_200 : STD_LOGIC;
  signal snake_collision_n_201 : STD_LOGIC;
  signal snake_collision_n_202 : STD_LOGIC;
  signal snake_collision_n_203 : STD_LOGIC;
  signal snake_collision_n_204 : STD_LOGIC;
  signal snake_collision_n_205 : STD_LOGIC;
  signal snake_collision_n_206 : STD_LOGIC;
  signal snake_collision_n_207 : STD_LOGIC;
  signal snake_collision_n_208 : STD_LOGIC;
  signal snake_collision_n_209 : STD_LOGIC;
  signal snake_collision_n_210 : STD_LOGIC;
  signal snake_collision_n_211 : STD_LOGIC;
  signal snake_collision_n_212 : STD_LOGIC;
  signal snake_collision_n_213 : STD_LOGIC;
  signal snake_collision_n_214 : STD_LOGIC;
  signal snake_collision_n_215 : STD_LOGIC;
  signal snake_collision_n_216 : STD_LOGIC;
  signal snake_collision_n_217 : STD_LOGIC;
  signal snake_collision_n_218 : STD_LOGIC;
  signal snake_collision_n_219 : STD_LOGIC;
  signal snake_collision_n_220 : STD_LOGIC;
  signal snake_collision_n_221 : STD_LOGIC;
  signal snake_collision_n_222 : STD_LOGIC;
  signal snake_collision_n_223 : STD_LOGIC;
  signal snake_collision_n_224 : STD_LOGIC;
  signal snake_collision_n_225 : STD_LOGIC;
  signal snake_collision_n_226 : STD_LOGIC;
  signal snake_collision_n_227 : STD_LOGIC;
  signal snake_collision_n_228 : STD_LOGIC;
  signal snake_collision_n_229 : STD_LOGIC;
  signal snake_collision_n_230 : STD_LOGIC;
  signal snake_collision_n_231 : STD_LOGIC;
  signal snake_collision_n_232 : STD_LOGIC;
  signal snake_collision_n_233 : STD_LOGIC;
  signal snake_collision_n_234 : STD_LOGIC;
  signal snake_collision_n_235 : STD_LOGIC;
  signal snake_collision_n_236 : STD_LOGIC;
  signal snake_collision_n_237 : STD_LOGIC;
  signal snake_collision_n_238 : STD_LOGIC;
  signal snake_collision_n_239 : STD_LOGIC;
  signal snake_collision_n_24 : STD_LOGIC;
  signal snake_collision_n_240 : STD_LOGIC;
  signal snake_collision_n_241 : STD_LOGIC;
  signal snake_collision_n_242 : STD_LOGIC;
  signal snake_collision_n_243 : STD_LOGIC;
  signal snake_collision_n_244 : STD_LOGIC;
  signal snake_collision_n_245 : STD_LOGIC;
  signal snake_collision_n_246 : STD_LOGIC;
  signal snake_collision_n_247 : STD_LOGIC;
  signal snake_collision_n_248 : STD_LOGIC;
  signal snake_collision_n_249 : STD_LOGIC;
  signal snake_collision_n_25 : STD_LOGIC;
  signal snake_collision_n_250 : STD_LOGIC;
  signal snake_collision_n_251 : STD_LOGIC;
  signal snake_collision_n_252 : STD_LOGIC;
  signal snake_collision_n_253 : STD_LOGIC;
  signal snake_collision_n_254 : STD_LOGIC;
  signal snake_collision_n_255 : STD_LOGIC;
  signal snake_collision_n_256 : STD_LOGIC;
  signal snake_collision_n_257 : STD_LOGIC;
  signal snake_collision_n_258 : STD_LOGIC;
  signal snake_collision_n_259 : STD_LOGIC;
  signal snake_collision_n_26 : STD_LOGIC;
  signal snake_collision_n_260 : STD_LOGIC;
  signal snake_collision_n_261 : STD_LOGIC;
  signal snake_collision_n_262 : STD_LOGIC;
  signal snake_collision_n_263 : STD_LOGIC;
  signal snake_collision_n_264 : STD_LOGIC;
  signal snake_collision_n_265 : STD_LOGIC;
  signal snake_collision_n_266 : STD_LOGIC;
  signal snake_collision_n_267 : STD_LOGIC;
  signal snake_collision_n_268 : STD_LOGIC;
  signal snake_collision_n_269 : STD_LOGIC;
  signal snake_collision_n_27 : STD_LOGIC;
  signal snake_collision_n_270 : STD_LOGIC;
  signal snake_collision_n_271 : STD_LOGIC;
  signal snake_collision_n_272 : STD_LOGIC;
  signal snake_collision_n_273 : STD_LOGIC;
  signal snake_collision_n_274 : STD_LOGIC;
  signal snake_collision_n_275 : STD_LOGIC;
  signal snake_collision_n_276 : STD_LOGIC;
  signal snake_collision_n_277 : STD_LOGIC;
  signal snake_collision_n_278 : STD_LOGIC;
  signal snake_collision_n_279 : STD_LOGIC;
  signal snake_collision_n_28 : STD_LOGIC;
  signal snake_collision_n_280 : STD_LOGIC;
  signal snake_collision_n_281 : STD_LOGIC;
  signal snake_collision_n_282 : STD_LOGIC;
  signal snake_collision_n_283 : STD_LOGIC;
  signal snake_collision_n_284 : STD_LOGIC;
  signal snake_collision_n_285 : STD_LOGIC;
  signal snake_collision_n_286 : STD_LOGIC;
  signal snake_collision_n_287 : STD_LOGIC;
  signal snake_collision_n_288 : STD_LOGIC;
  signal snake_collision_n_289 : STD_LOGIC;
  signal snake_collision_n_29 : STD_LOGIC;
  signal snake_collision_n_290 : STD_LOGIC;
  signal snake_collision_n_291 : STD_LOGIC;
  signal snake_collision_n_292 : STD_LOGIC;
  signal snake_collision_n_293 : STD_LOGIC;
  signal snake_collision_n_294 : STD_LOGIC;
  signal snake_collision_n_295 : STD_LOGIC;
  signal snake_collision_n_296 : STD_LOGIC;
  signal snake_collision_n_297 : STD_LOGIC;
  signal snake_collision_n_298 : STD_LOGIC;
  signal snake_collision_n_299 : STD_LOGIC;
  signal snake_collision_n_30 : STD_LOGIC;
  signal snake_collision_n_300 : STD_LOGIC;
  signal snake_collision_n_301 : STD_LOGIC;
  signal snake_collision_n_302 : STD_LOGIC;
  signal snake_collision_n_303 : STD_LOGIC;
  signal snake_collision_n_304 : STD_LOGIC;
  signal snake_collision_n_305 : STD_LOGIC;
  signal snake_collision_n_306 : STD_LOGIC;
  signal snake_collision_n_307 : STD_LOGIC;
  signal snake_collision_n_308 : STD_LOGIC;
  signal snake_collision_n_309 : STD_LOGIC;
  signal snake_collision_n_31 : STD_LOGIC;
  signal snake_collision_n_310 : STD_LOGIC;
  signal snake_collision_n_311 : STD_LOGIC;
  signal snake_collision_n_312 : STD_LOGIC;
  signal snake_collision_n_313 : STD_LOGIC;
  signal snake_collision_n_314 : STD_LOGIC;
  signal snake_collision_n_315 : STD_LOGIC;
  signal snake_collision_n_316 : STD_LOGIC;
  signal snake_collision_n_317 : STD_LOGIC;
  signal snake_collision_n_318 : STD_LOGIC;
  signal snake_collision_n_319 : STD_LOGIC;
  signal snake_collision_n_32 : STD_LOGIC;
  signal snake_collision_n_320 : STD_LOGIC;
  signal snake_collision_n_321 : STD_LOGIC;
  signal snake_collision_n_322 : STD_LOGIC;
  signal snake_collision_n_323 : STD_LOGIC;
  signal snake_collision_n_324 : STD_LOGIC;
  signal snake_collision_n_325 : STD_LOGIC;
  signal snake_collision_n_326 : STD_LOGIC;
  signal snake_collision_n_327 : STD_LOGIC;
  signal snake_collision_n_328 : STD_LOGIC;
  signal snake_collision_n_33 : STD_LOGIC;
  signal snake_collision_n_34 : STD_LOGIC;
  signal snake_collision_n_35 : STD_LOGIC;
  signal snake_collision_n_36 : STD_LOGIC;
  signal snake_collision_n_37 : STD_LOGIC;
  signal snake_collision_n_38 : STD_LOGIC;
  signal snake_collision_n_39 : STD_LOGIC;
  signal snake_collision_n_4 : STD_LOGIC;
  signal snake_collision_n_40 : STD_LOGIC;
  signal snake_collision_n_41 : STD_LOGIC;
  signal snake_collision_n_42 : STD_LOGIC;
  signal snake_collision_n_43 : STD_LOGIC;
  signal snake_collision_n_44 : STD_LOGIC;
  signal snake_collision_n_45 : STD_LOGIC;
  signal snake_collision_n_46 : STD_LOGIC;
  signal snake_collision_n_47 : STD_LOGIC;
  signal snake_collision_n_48 : STD_LOGIC;
  signal snake_collision_n_49 : STD_LOGIC;
  signal snake_collision_n_5 : STD_LOGIC;
  signal snake_collision_n_50 : STD_LOGIC;
  signal snake_collision_n_51 : STD_LOGIC;
  signal snake_collision_n_52 : STD_LOGIC;
  signal snake_collision_n_53 : STD_LOGIC;
  signal snake_collision_n_54 : STD_LOGIC;
  signal snake_collision_n_55 : STD_LOGIC;
  signal snake_collision_n_56 : STD_LOGIC;
  signal snake_collision_n_57 : STD_LOGIC;
  signal snake_collision_n_58 : STD_LOGIC;
  signal snake_collision_n_59 : STD_LOGIC;
  signal snake_collision_n_6 : STD_LOGIC;
  signal snake_collision_n_60 : STD_LOGIC;
  signal snake_collision_n_61 : STD_LOGIC;
  signal snake_collision_n_62 : STD_LOGIC;
  signal snake_collision_n_63 : STD_LOGIC;
  signal snake_collision_n_64 : STD_LOGIC;
  signal snake_collision_n_66 : STD_LOGIC;
  signal snake_collision_n_70 : STD_LOGIC;
  signal snake_collision_n_71 : STD_LOGIC;
  signal snake_collision_n_72 : STD_LOGIC;
  signal snake_collision_n_73 : STD_LOGIC;
  signal snake_collision_n_77 : STD_LOGIC;
  signal snake_collision_n_79 : STD_LOGIC;
  signal snake_collision_n_85 : STD_LOGIC;
  signal snake_collision_n_86 : STD_LOGIC;
  signal snake_collision_n_88 : STD_LOGIC;
  signal \temp_food_x_reg[0]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[11]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[12]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[13]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[16]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[17]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[19]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[1]__0\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \temp_food_x_reg[20]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[22]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[23]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[24]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[25]__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[26]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[27]__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[28]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[29]__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[31]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[3]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[4]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[5]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[6]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[8]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[9]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_y_reg[0]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[12]__0\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \temp_food_y_reg[1]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[22]__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[24]__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[30]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \temp_food_y_reg[5]__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[6]__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[9]__0\ : STD_LOGIC_VECTOR ( 6 downto 3 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  food_valid_1_out <= \^food_valid_1_out\;
  snake_1_dead_out <= \^snake_1_dead_out\;
  snake_1_size(5 downto 0) <= \^snake_1_size\(5 downto 0);
  snake_1_x_out(495 downto 0) <= \^snake_1_x_out\(495 downto 0);
  snake_1_y_out(426 downto 0) <= \^snake_1_y_out\(426 downto 0);
  \snake_1_y_reg[0][6]\(6 downto 0) <= \^snake_1_y_reg[0][6]\(6 downto 0);
  snake_2_dead_out <= \^snake_2_dead_out\;
  snake_2_size(5 downto 0) <= \^snake_2_size\(5 downto 0);
  snake_2_x_out(503 downto 0) <= \^snake_2_x_out\(503 downto 0);
  \snake_2_x_reg[0][7]\(7 downto 0) <= \^snake_2_x_reg[0][7]\(7 downto 0);
  snake_2_y_out(426 downto 0) <= \^snake_2_y_out\(426 downto 0);
  \snake_2_y_reg[0][6]\(6 downto 0) <= \^snake_2_y_reg[0][6]\(6 downto 0);
food_valid_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFFF00F20000"
    )
        port map (
      I0 => snake_collision_n_70,
      I1 => snake_collision_n_66,
      I2 => snake_collision_n_4,
      I3 => snake_collision_n_73,
      I4 => food_valid_1142_out,
      I5 => \^food_valid_1_out\,
      O => food_valid_1_i_1_n_0
    );
snake_body_module: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_body
     port map (
      D(3) => snake_body_module_n_65,
      D(2) => snake_body_module_n_66,
      D(1) => snake_body_module_n_67,
      D(0) => snake_body_module_n_68,
      E(0) => snake_body_module_n_56,
      Q(7 downto 0) => \^q\(7 downto 0),
      clk => clk,
      food_received_1 => food_received_1,
      food_received_1_0 => snake_body_module_n_69,
      food_received_1_1 => snake_body_module_n_86,
      food_received_1_2 => snake_body_module_n_95,
      food_received_1_3 => snake_body_module_n_101,
      food_valid_1_i_13 => snake_collision_n_5,
      food_valid_1_i_13_0 => snake_collision_n_71,
      go_signal => go_signal,
      go_signal_0 => snake_body_module_n_33,
      go_signal_1 => snake_body_module_n_35,
      go_signal_2(0) => snake_body_module_n_58,
      input_dir_1(1 downto 0) => input_dir_1(1 downto 0),
      input_dir_2(1 downto 0) => input_dir_2(1 downto 0),
      new_food_x1(7 downto 0) => new_food_x1(7 downto 0),
      \new_food_x1[1]_0\ => snake_body_module_n_116,
      \new_food_x1[4]_0\ => snake_body_module_n_117,
      \new_food_x1[6]\(4) => snake_body_module_n_105,
      \new_food_x1[6]\(3) => snake_body_module_n_106,
      \new_food_x1[6]\(2) => snake_body_module_n_107,
      \new_food_x1[6]\(1) => snake_body_module_n_108,
      \new_food_x1[6]\(0) => snake_body_module_n_109,
      \new_food_x1[7]_0\ => snake_body_module_n_118,
      new_food_x1_1_sp_1 => snake_body_module_n_71,
      new_food_x1_2_sp_1 => snake_body_module_n_72,
      new_food_x1_4_sp_1 => snake_body_module_n_73,
      new_food_x1_7_sp_1 => snake_body_module_n_74,
      new_food_x2(7 downto 0) => new_food_x2(7 downto 0),
      new_food_y1(6 downto 0) => new_food_y1(6 downto 0),
      \new_food_y1[1]_0\ => snake_body_module_n_119,
      new_food_y1_0_sp_1 => snake_body_module_n_75,
      new_food_y1_1_sp_1 => snake_body_module_n_76,
      new_food_y2(6 downto 0) => new_food_y2(6 downto 0),
      \new_food_y2[6]\(4) => snake_body_module_n_77,
      \new_food_y2[6]\(3) => snake_body_module_n_78,
      \new_food_y2[6]\(2) => snake_body_module_n_79,
      \new_food_y2[6]\(1) => snake_body_module_n_80,
      \new_food_y2[6]\(0) => snake_body_module_n_81,
      \new_food_y2[6]_0\(5) => snake_body_module_n_110,
      \new_food_y2[6]_0\(4) => snake_body_module_n_111,
      \new_food_y2[6]_0\(3) => snake_body_module_n_112,
      \new_food_y2[6]_0\(2) => snake_body_module_n_113,
      \new_food_y2[6]_0\(1) => snake_body_module_n_114,
      \new_food_y2[6]_0\(0) => snake_body_module_n_115,
      resetn => resetn,
      resetn_0 => snake_body_module_n_54,
      resetn_1 => snake_body_module_n_82,
      resetn_2 => snake_body_module_n_120,
      snake_1_dead_out => \^snake_1_dead_out\,
      \snake_1_size[5]_i_110_0\ => snake_collision_n_229,
      \snake_1_size[5]_i_111_0\ => snake_collision_n_261,
      \snake_1_size[5]_i_153_0\ => snake_collision_n_40,
      \snake_1_size[5]_i_153_1\ => snake_collision_n_283,
      \snake_1_size[5]_i_16_0\ => snake_collision_n_41,
      \snake_1_size[5]_i_16_1\ => snake_collision_n_327,
      \snake_1_size[5]_i_182_0\ => snake_collision_n_277,
      \snake_1_size[5]_i_19_0\ => snake_collision_n_249,
      \snake_1_size[5]_i_205_0\ => snake_collision_n_56,
      \snake_1_size[5]_i_233_0\ => snake_collision_n_247,
      \snake_1_size[5]_i_240_0\ => snake_collision_n_24,
      \snake_1_size[5]_i_243_0\(3 downto 1) => \^snake_1_size\(5 downto 3),
      \snake_1_size[5]_i_243_0\(0) => \^snake_1_size\(0),
      \snake_1_size[5]_i_244_0\ => snake_collision_n_241,
      \snake_1_size[5]_i_244_1\ => snake_collision_n_307,
      \snake_1_size[5]_i_246_0\ => snake_collision_n_257,
      \snake_1_size[5]_i_250_0\ => snake_collision_n_265,
      \snake_1_size[5]_i_250_1\ => snake_collision_n_314,
      \snake_1_size[5]_i_251_0\ => snake_collision_n_209,
      \snake_1_size[5]_i_251_1\ => snake_collision_n_317,
      \snake_1_size[5]_i_256_0\ => snake_collision_n_301,
      \snake_1_size[5]_i_257_0\ => snake_collision_n_299,
      \snake_1_size[5]_i_268_0\ => snake_collision_n_240,
      \snake_1_size[5]_i_274_0\ => snake_collision_n_255,
      \snake_1_size[5]_i_274_1\ => snake_collision_n_290,
      \snake_1_size[5]_i_27_0\ => snake_collision_n_272,
      \snake_1_size[5]_i_27_1\ => snake_collision_n_288,
      \snake_1_size[5]_i_28_0\ => snake_collision_n_251,
      \snake_1_size[5]_i_29_0\ => snake_collision_n_210,
      \snake_1_size[5]_i_29_1\ => snake_collision_n_227,
      \snake_1_size[5]_i_29_2\ => snake_collision_n_279,
      \snake_1_size[5]_i_29_3\ => snake_collision_n_320,
      \snake_1_size[5]_i_30_0\ => snake_collision_n_244,
      \snake_1_size[5]_i_30_1\ => snake_collision_n_285,
      \snake_1_size[5]_i_30_2\ => snake_collision_n_309,
      \snake_1_size[5]_i_31_0\ => snake_collision_n_206,
      \snake_1_size[5]_i_31_1\ => snake_collision_n_26,
      \snake_1_size[5]_i_31_2\ => snake_collision_n_31,
      \snake_1_size[5]_i_32_0\ => snake_collision_n_48,
      \snake_1_size[5]_i_32_1\ => snake_collision_n_51,
      \snake_1_size[5]_i_334_0\ => snake_collision_n_252,
      \snake_1_size[5]_i_394_0\ => snake_collision_n_275,
      \snake_1_size[5]_i_42_0\ => snake_collision_n_208,
      \snake_1_size[5]_i_42_1\ => snake_collision_n_258,
      \snake_1_size[5]_i_47_0\ => snake_collision_n_216,
      \snake_1_size[5]_i_47_1\ => snake_collision_n_207,
      \snake_1_size[5]_i_47_2\ => snake_collision_n_49,
      \snake_1_size[5]_i_47_3\ => snake_collision_n_218,
      \snake_1_size[5]_i_47_4\ => snake_collision_n_224,
      \snake_1_size[5]_i_47_5\ => snake_collision_n_274,
      \snake_1_size[5]_i_54_0\ => snake_collision_n_264,
      \snake_1_size[5]_i_55_0\ => snake_collision_n_204,
      \snake_1_size[5]_i_55_1\ => snake_collision_n_223,
      \snake_1_size[5]_i_55_2\ => snake_collision_n_243,
      \snake_1_size[5]_i_560_0\ => snake_collision_n_253,
      \snake_1_size[5]_i_561_0\ => snake_collision_n_214,
      \snake_1_size[5]_i_56_0\ => snake_collision_n_239,
      \snake_1_size[5]_i_602_0\ => snake_collision_n_312,
      \snake_1_size[5]_i_607_0\ => snake_collision_n_293,
      \snake_1_size[5]_i_61_0\ => snake_collision_n_246,
      \snake_1_size[5]_i_61_1\ => snake_collision_n_222,
      \snake_1_size[5]_i_61_2\ => snake_collision_n_228,
      \snake_1_size[5]_i_62_0\ => snake_collision_n_225,
      \snake_1_size[5]_i_62_1\ => snake_collision_n_300,
      \snake_1_size[5]_i_62_2\ => snake_collision_n_295,
      \snake_1_size[5]_i_62_3\ => snake_collision_n_305,
      \snake_1_size[5]_i_65_0\ => snake_collision_n_269,
      \snake_1_size[5]_i_67_0\ => snake_collision_n_256,
      \snake_1_size[5]_i_67_1\ => snake_collision_n_328,
      \snake_1_size[5]_i_69_0\ => snake_collision_n_325,
      \snake_1_size[5]_i_73_0\ => snake_collision_n_231,
      \snake_1_size[5]_i_73_1\ => snake_collision_n_232,
      \snake_1_size[5]_i_74_0\ => snake_collision_n_203,
      \snake_1_size[5]_i_74_1\ => snake_collision_n_291,
      \snake_1_size[5]_i_75_0\ => snake_collision_n_282,
      \snake_1_size[5]_i_76_0\ => snake_collision_n_230,
      \snake_1_size[5]_i_76_1\ => snake_collision_n_236,
      \snake_1_size[5]_i_76_2\ => snake_collision_n_254,
      \snake_1_size[5]_i_77_0\ => snake_collision_n_323,
      \snake_1_size[5]_i_78_0\ => snake_collision_n_34,
      \snake_1_size[5]_i_78_1\ => snake_collision_n_42,
      \snake_1_size[5]_i_78_2\ => snake_collision_n_281,
      \snake_1_size[5]_i_80_0\ => snake_collision_n_321,
      \snake_1_size[5]_i_82_0\ => snake_collision_n_303,
      \snake_1_size[5]_i_83_0\ => snake_collision_n_245,
      \snake_1_size[5]_i_84_0\ => snake_collision_n_30,
      \snake_1_size[5]_i_84_1\ => snake_collision_n_52,
      \snake_1_size[5]_i_89_0\ => snake_collision_n_15,
      \snake_1_size[5]_i_943_0\ => snake_collision_n_324,
      \snake_1_size_reg[5]\ => snake_collision_n_61,
      \snake_1_size_reg[5]_0\ => snake_collision_n_205,
      \snake_1_size_reg[5]_1\ => snake_collision_n_200,
      snake_1_x_out(7 downto 0) => \^snake_1_x_out\(495 downto 488),
      \snake_1_x_reg[0][0]_0\ => snake_body_module_n_1834,
      \snake_1_x_reg[0][0]_1\ => snake_collision_n_60,
      \snake_1_x_reg[0][0]_rep_0\ => snake_body_module_n_41,
      \snake_1_x_reg[0][1]_rep_0\ => snake_body_module_n_40,
      \snake_1_x_reg[0][2]_rep_0\ => snake_body_module_n_96,
      \snake_1_x_reg[0][2]_rep_1\ => snake_body_module_n_97,
      \snake_1_x_reg[0][2]_rep_2\ => snake_body_module_n_125,
      \snake_1_x_reg[0][2]_rep_3\ => snake_body_module_n_128,
      \snake_1_x_reg[0][2]_rep_4\ => snake_body_module_n_132,
      \snake_1_x_reg[0][3]_rep_0\ => snake_body_module_n_42,
      \snake_1_x_reg[0][4]_rep_0\ => snake_body_module_n_83,
      \snake_1_x_reg[0][4]_rep_1\ => snake_body_module_n_1975,
      \snake_1_x_reg[0][5]_rep_0\ => snake_body_module_n_8,
      \snake_1_x_reg[0][6]_0\ => snake_body_module_n_511,
      \snake_1_x_reg[0][6]_1\ => snake_body_module_n_1640,
      \snake_1_x_reg[0][6]_rep_0\ => snake_body_module_n_64,
      \snake_1_x_reg[0][6]_rep_1\ => snake_body_module_n_89,
      \snake_1_x_reg[0][6]_rep_2\ => snake_body_module_n_90,
      \snake_1_x_reg[0][6]_rep_3\ => snake_body_module_n_94,
      \snake_1_x_reg[0][6]_rep_4\ => snake_body_module_n_102,
      \snake_1_x_reg[0][6]_rep_5\ => snake_body_module_n_126,
      \snake_1_x_reg[0][6]_rep_6\ => snake_body_module_n_130,
      \snake_1_x_reg[0][6]_rep_7\ => snake_body_module_n_1950,
      \snake_1_x_reg[0][7]_0\ => snake_body_module_n_63,
      \snake_1_x_reg[0][7]_1\ => snake_body_module_n_88,
      \snake_1_x_reg[0][7]_2\ => snake_body_module_n_91,
      \snake_1_x_reg[0][7]_3\ => snake_body_module_n_123,
      \snake_1_x_reg[0][7]_4\ => snake_body_module_n_127,
      \snake_1_x_reg[0][7]_5\ => snake_body_module_n_133,
      \snake_1_x_reg[0][7]_6\ => snake_body_module_n_663,
      \snake_1_x_reg[10][7]_0\(7 downto 0) => \^snake_1_x_out\(71 downto 64),
      \snake_1_x_reg[11][5]_0\ => snake_body_module_n_2051,
      \snake_1_x_reg[11][7]_0\(7 downto 0) => \^snake_1_x_out\(79 downto 72),
      \snake_1_x_reg[12][7]_0\(7 downto 0) => \^snake_1_x_out\(87 downto 80),
      \snake_1_x_reg[13][7]_0\(7 downto 0) => \^snake_1_x_out\(95 downto 88),
      \snake_1_x_reg[14][7]_0\(7 downto 0) => \^snake_1_x_out\(103 downto 96),
      \snake_1_x_reg[15][7]_0\(7 downto 0) => \^snake_1_x_out\(111 downto 104),
      \snake_1_x_reg[16][7]_0\(7 downto 0) => \^snake_1_x_out\(119 downto 112),
      \snake_1_x_reg[17][7]_0\(7 downto 0) => \^snake_1_x_out\(127 downto 120),
      \snake_1_x_reg[18][7]_0\(7 downto 0) => \^snake_1_x_out\(135 downto 128),
      \snake_1_x_reg[19][7]_0\(7 downto 0) => \^snake_1_x_out\(143 downto 136),
      \snake_1_x_reg[1][7]_0\(7 downto 0) => \snake_1_x_reg[1][7]\(7 downto 0),
      \snake_1_x_reg[20][7]_0\(7 downto 0) => \^snake_1_x_out\(151 downto 144),
      \snake_1_x_reg[21][7]_0\(7 downto 0) => \^snake_1_x_out\(159 downto 152),
      \snake_1_x_reg[22][4]_0\ => snake_body_module_n_1787,
      \snake_1_x_reg[22][7]_0\(7 downto 0) => \^snake_1_x_out\(167 downto 160),
      \snake_1_x_reg[23][7]_0\(7 downto 0) => \^snake_1_x_out\(175 downto 168),
      \snake_1_x_reg[24][7]_0\(7 downto 0) => \^snake_1_x_out\(183 downto 176),
      \snake_1_x_reg[25][7]_0\(7 downto 0) => \^snake_1_x_out\(191 downto 184),
      \snake_1_x_reg[26][6]_0\ => snake_body_module_n_1754,
      \snake_1_x_reg[26][7]_0\(7 downto 0) => \^snake_1_x_out\(199 downto 192),
      \snake_1_x_reg[27][7]_0\(7 downto 0) => \^snake_1_x_out\(207 downto 200),
      \snake_1_x_reg[28][7]_0\(7 downto 0) => \^snake_1_x_out\(215 downto 208),
      \snake_1_x_reg[29][7]_0\(7 downto 0) => \^snake_1_x_out\(223 downto 216),
      \snake_1_x_reg[2][7]_0\(7 downto 0) => \^snake_1_x_out\(7 downto 0),
      \snake_1_x_reg[30][7]_0\(7 downto 0) => \^snake_1_x_out\(231 downto 224),
      \snake_1_x_reg[31][7]_0\(7 downto 0) => \^snake_1_x_out\(239 downto 232),
      \snake_1_x_reg[32][7]_0\(7 downto 0) => \^snake_1_x_out\(247 downto 240),
      \snake_1_x_reg[33][7]_0\(7 downto 0) => \^snake_1_x_out\(255 downto 248),
      \snake_1_x_reg[34][7]_0\(7 downto 0) => \^snake_1_x_out\(263 downto 256),
      \snake_1_x_reg[35][7]_0\(7 downto 0) => \^snake_1_x_out\(271 downto 264),
      \snake_1_x_reg[36][7]_0\(7 downto 0) => \^snake_1_x_out\(279 downto 272),
      \snake_1_x_reg[37][7]_0\(7 downto 0) => \^snake_1_x_out\(287 downto 280),
      \snake_1_x_reg[38][5]_0\ => snake_body_module_n_2045,
      \snake_1_x_reg[38][7]_0\(7 downto 0) => \^snake_1_x_out\(295 downto 288),
      \snake_1_x_reg[39][7]_0\(7 downto 0) => \^snake_1_x_out\(303 downto 296),
      \snake_1_x_reg[3][7]_0\(7 downto 0) => \^snake_1_x_out\(15 downto 8),
      \snake_1_x_reg[40][7]_0\(7 downto 0) => \^snake_1_x_out\(311 downto 304),
      \snake_1_x_reg[41][7]_0\(7 downto 0) => \^snake_1_x_out\(319 downto 312),
      \snake_1_x_reg[42][7]_0\(7 downto 0) => \^snake_1_x_out\(327 downto 320),
      \snake_1_x_reg[43][7]_0\(7 downto 0) => \^snake_1_x_out\(335 downto 328),
      \snake_1_x_reg[44][7]_0\(7 downto 0) => \^snake_1_x_out\(343 downto 336),
      \snake_1_x_reg[45][7]_0\(7 downto 0) => \^snake_1_x_out\(351 downto 344),
      \snake_1_x_reg[46][7]_0\(7 downto 0) => \^snake_1_x_out\(359 downto 352),
      \snake_1_x_reg[47][7]_0\(7 downto 0) => \^snake_1_x_out\(367 downto 360),
      \snake_1_x_reg[48][7]_0\(7 downto 0) => \^snake_1_x_out\(375 downto 368),
      \snake_1_x_reg[49][7]_0\(7 downto 0) => \^snake_1_x_out\(383 downto 376),
      \snake_1_x_reg[4][7]_0\(7 downto 0) => \^snake_1_x_out\(23 downto 16),
      \snake_1_x_reg[50][7]_0\(7 downto 0) => \^snake_1_x_out\(391 downto 384),
      \snake_1_x_reg[51][7]_0\(7 downto 0) => \^snake_1_x_out\(399 downto 392),
      \snake_1_x_reg[52][7]_0\(7 downto 0) => \^snake_1_x_out\(407 downto 400),
      \snake_1_x_reg[53][7]_0\(7 downto 0) => \^snake_1_x_out\(415 downto 408),
      \snake_1_x_reg[54][7]_0\(7 downto 0) => \^snake_1_x_out\(423 downto 416),
      \snake_1_x_reg[55][7]_0\(7 downto 0) => \^snake_1_x_out\(431 downto 424),
      \snake_1_x_reg[56][7]_0\(7 downto 0) => \^snake_1_x_out\(439 downto 432),
      \snake_1_x_reg[57][7]_0\(7 downto 0) => \^snake_1_x_out\(447 downto 440),
      \snake_1_x_reg[58][7]_0\(7 downto 0) => \^snake_1_x_out\(455 downto 448),
      \snake_1_x_reg[59][6]_0\ => snake_body_module_n_510,
      \snake_1_x_reg[59][7]_0\(7 downto 0) => \^snake_1_x_out\(463 downto 456),
      \snake_1_x_reg[5][7]_0\(7 downto 0) => \^snake_1_x_out\(31 downto 24),
      \snake_1_x_reg[60][7]_0\(7 downto 0) => \^snake_1_x_out\(471 downto 464),
      \snake_1_x_reg[61][7]_0\(7 downto 0) => \^snake_1_x_out\(479 downto 472),
      \snake_1_x_reg[62][7]_0\(7 downto 0) => \^snake_1_x_out\(487 downto 480),
      \snake_1_x_reg[6][7]_0\(7 downto 0) => \^snake_1_x_out\(39 downto 32),
      \snake_1_x_reg[7][7]_0\(7 downto 0) => \^snake_1_x_out\(47 downto 40),
      \snake_1_x_reg[8][7]_0\(7 downto 0) => \^snake_1_x_out\(55 downto 48),
      \snake_1_x_reg[9][7]_0\(7 downto 0) => \^snake_1_x_out\(63 downto 56),
      snake_1_y_out(6 downto 0) => \^snake_1_y_out\(426 downto 420),
      \snake_1_y_reg[0][0]_0\ => snake_body_module_n_1639,
      \snake_1_y_reg[0][0]_rep_0\ => snake_body_module_n_60,
      \snake_1_y_reg[0][0]_rep_1\ => snake_body_module_n_1933,
      \snake_1_y_reg[0][1]_0\ => snake_body_module_n_59,
      \snake_1_y_reg[0][1]_rep_0\ => snake_body_module_n_37,
      \snake_1_y_reg[0][2]_0\ => snake_body_module_n_34,
      \snake_1_y_reg[0][2]_1\ => snake_body_module_n_36,
      \snake_1_y_reg[0][2]_rep_0\ => snake_body_module_n_39,
      \snake_1_y_reg[0][3]_rep_0\ => snake_body_module_n_38,
      \snake_1_y_reg[0][4]_rep_0\ => snake_body_module_n_136,
      \snake_1_y_reg[0][5]_0\ => snake_body_module_n_1048,
      \snake_1_y_reg[0][5]_rep_0\ => snake_body_module_n_134,
      \snake_1_y_reg[0][5]_rep_1\ => snake_body_module_n_135,
      \snake_1_y_reg[0][6]_0\(6 downto 0) => \^snake_1_y_reg[0][6]\(6 downto 0),
      \snake_1_y_reg[0][6]_rep_0\ => snake_body_module_n_206,
      \snake_1_y_reg[0][6]_rep__0_0\ => snake_body_module_n_49,
      \snake_1_y_reg[10][3]_0\ => snake_body_module_n_2058,
      \snake_1_y_reg[10][5]_0\ => snake_body_module_n_1826,
      \snake_1_y_reg[10][6]_0\(6 downto 0) => \^snake_1_y_out\(55 downto 49),
      \snake_1_y_reg[11][6]_0\(6 downto 0) => \^snake_1_y_out\(62 downto 56),
      \snake_1_y_reg[12][6]_0\(6 downto 0) => \^snake_1_y_out\(69 downto 63),
      \snake_1_y_reg[13][6]_0\(6 downto 0) => \^snake_1_y_out\(76 downto 70),
      \snake_1_y_reg[14][6]_0\(6 downto 0) => \^snake_1_y_out\(83 downto 77),
      \snake_1_y_reg[15][6]_0\(6 downto 0) => \^snake_1_y_out\(90 downto 84),
      \snake_1_y_reg[16][6]_0\(6 downto 0) => \^snake_1_y_out\(97 downto 91),
      \snake_1_y_reg[17][6]_0\(6 downto 0) => \^snake_1_y_out\(104 downto 98),
      \snake_1_y_reg[18][6]_0\(6 downto 0) => \^snake_1_y_out\(111 downto 105),
      \snake_1_y_reg[19][6]_0\(6 downto 0) => \^snake_1_y_out\(118 downto 112),
      \snake_1_y_reg[1][6]_0\(6 downto 0) => \snake_1_y_reg[1][6]\(6 downto 0),
      \snake_1_y_reg[20][6]_0\(6 downto 0) => \^snake_1_y_out\(125 downto 119),
      \snake_1_y_reg[21][6]_0\(6 downto 0) => \^snake_1_y_out\(132 downto 126),
      \snake_1_y_reg[22][5]_0\ => snake_body_module_n_1786,
      \snake_1_y_reg[22][6]_0\(6 downto 0) => \^snake_1_y_out\(139 downto 133),
      \snake_1_y_reg[23][6]_0\(6 downto 0) => \^snake_1_y_out\(146 downto 140),
      \snake_1_y_reg[24][6]_0\(6 downto 0) => \^snake_1_y_out\(153 downto 147),
      \snake_1_y_reg[25][6]_0\(6 downto 0) => \^snake_1_y_out\(160 downto 154),
      \snake_1_y_reg[26][6]_0\(6 downto 0) => \^snake_1_y_out\(167 downto 161),
      \snake_1_y_reg[27][5]_0\ => snake_body_module_n_662,
      \snake_1_y_reg[27][6]_0\(6 downto 0) => \^snake_1_y_out\(174 downto 168),
      \snake_1_y_reg[28][3]_0\ => snake_body_module_n_2052,
      \snake_1_y_reg[28][6]_0\(6 downto 0) => \^snake_1_y_out\(181 downto 175),
      \snake_1_y_reg[29][6]_0\(6 downto 0) => \^snake_1_y_out\(188 downto 182),
      \snake_1_y_reg[2][6]_0\(6 downto 0) => \snake_1_y_reg[2][6]\(6 downto 0),
      \snake_1_y_reg[30][6]_0\(6 downto 0) => \^snake_1_y_out\(195 downto 189),
      \snake_1_y_reg[31][6]_0\(6 downto 0) => \^snake_1_y_out\(202 downto 196),
      \snake_1_y_reg[32][6]_0\(6 downto 0) => \^snake_1_y_out\(209 downto 203),
      \snake_1_y_reg[33][5]_0\ => snake_body_module_n_1049,
      \snake_1_y_reg[33][6]_0\(6 downto 0) => \^snake_1_y_out\(216 downto 210),
      \snake_1_y_reg[34][6]_0\(6 downto 0) => \^snake_1_y_out\(223 downto 217),
      \snake_1_y_reg[35][6]_0\(6 downto 0) => \^snake_1_y_out\(230 downto 224),
      \snake_1_y_reg[36][6]_0\(6 downto 0) => \^snake_1_y_out\(237 downto 231),
      \snake_1_y_reg[37][6]_0\(6 downto 0) => \^snake_1_y_out\(244 downto 238),
      \snake_1_y_reg[38][0]_0\ => snake_body_module_n_2044,
      \snake_1_y_reg[38][6]_0\(6 downto 0) => \^snake_1_y_out\(251 downto 245),
      \snake_1_y_reg[38][6]_1\ => snake_body_module_n_2043,
      \snake_1_y_reg[39][6]_0\(6 downto 0) => \^snake_1_y_out\(258 downto 252),
      \snake_1_y_reg[3][1]_0\ => snake_body_module_n_2031,
      \snake_1_y_reg[3][6]_0\(6 downto 0) => \^snake_1_y_out\(6 downto 0),
      \snake_1_y_reg[40][6]_0\(6 downto 0) => \^snake_1_y_out\(265 downto 259),
      \snake_1_y_reg[41][6]_0\(6 downto 0) => \^snake_1_y_out\(272 downto 266),
      \snake_1_y_reg[42][6]_0\(6 downto 0) => \^snake_1_y_out\(279 downto 273),
      \snake_1_y_reg[43][6]_0\(6 downto 0) => \^snake_1_y_out\(286 downto 280),
      \snake_1_y_reg[44][6]_0\(6 downto 0) => \^snake_1_y_out\(293 downto 287),
      \snake_1_y_reg[45][6]_0\(6 downto 0) => \^snake_1_y_out\(300 downto 294),
      \snake_1_y_reg[46][6]_0\(6 downto 0) => \^snake_1_y_out\(307 downto 301),
      \snake_1_y_reg[47][6]_0\(6 downto 0) => \^snake_1_y_out\(314 downto 308),
      \snake_1_y_reg[48][6]_0\(6 downto 0) => \^snake_1_y_out\(321 downto 315),
      \snake_1_y_reg[49][6]_0\(6 downto 0) => \^snake_1_y_out\(328 downto 322),
      \snake_1_y_reg[4][6]_0\(6 downto 0) => \^snake_1_y_out\(13 downto 7),
      \snake_1_y_reg[50][6]_0\(6 downto 0) => \^snake_1_y_out\(335 downto 329),
      \snake_1_y_reg[51][6]_0\(6 downto 0) => \^snake_1_y_out\(342 downto 336),
      \snake_1_y_reg[52][6]_0\(6 downto 0) => \^snake_1_y_out\(349 downto 343),
      \snake_1_y_reg[53][6]_0\ => snake_body_module_n_1253,
      \snake_1_y_reg[53][6]_1\(6 downto 0) => \^snake_1_y_out\(356 downto 350),
      \snake_1_y_reg[54][6]_0\(6 downto 0) => \^snake_1_y_out\(363 downto 357),
      \snake_1_y_reg[55][6]_0\(6 downto 0) => \^snake_1_y_out\(370 downto 364),
      \snake_1_y_reg[56][6]_0\(6 downto 0) => \^snake_1_y_out\(377 downto 371),
      \snake_1_y_reg[57][6]_0\(6 downto 0) => \^snake_1_y_out\(384 downto 378),
      \snake_1_y_reg[58][6]_0\(6 downto 0) => \^snake_1_y_out\(391 downto 385),
      \snake_1_y_reg[59][6]_0\(6 downto 0) => \^snake_1_y_out\(398 downto 392),
      \snake_1_y_reg[5][6]_0\(6 downto 0) => \^snake_1_y_out\(20 downto 14),
      \snake_1_y_reg[60][4]_0\ => snake_body_module_n_2034,
      \snake_1_y_reg[60][6]_0\(6 downto 0) => \^snake_1_y_out\(405 downto 399),
      \snake_1_y_reg[61][6]_0\(6 downto 0) => \^snake_1_y_out\(412 downto 406),
      \snake_1_y_reg[62][6]_0\ => snake_body_module_n_198,
      \snake_1_y_reg[62][6]_1\(6 downto 0) => \^snake_1_y_out\(419 downto 413),
      \snake_1_y_reg[6][6]_0\(6 downto 0) => \^snake_1_y_out\(27 downto 21),
      \snake_1_y_reg[7][6]_0\(6 downto 0) => \^snake_1_y_out\(34 downto 28),
      \snake_1_y_reg[8][6]_0\(6 downto 0) => \^snake_1_y_out\(41 downto 35),
      \snake_1_y_reg[9][6]_0\(6 downto 0) => \^snake_1_y_out\(48 downto 42),
      snake_2_dead_out => \^snake_2_dead_out\,
      snake_2_dead_reg => snake_body_module_n_55,
      \snake_2_size[5]_i_101_0\ => snake_collision_n_13,
      \snake_2_size[5]_i_101_1\ => snake_collision_n_53,
      \snake_2_size[5]_i_102_0\ => snake_collision_n_32,
      \snake_2_size[5]_i_102_1\ => snake_collision_n_28,
      \snake_2_size[5]_i_104_0\ => snake_collision_n_37,
      \snake_2_size[5]_i_104_1\ => snake_collision_n_310,
      \snake_2_size[5]_i_104_2\ => snake_collision_n_16,
      \snake_2_size[5]_i_104_3\ => snake_collision_n_238,
      \snake_2_size[5]_i_104_4\ => snake_collision_n_242,
      \snake_2_size[5]_i_104_5\ => snake_collision_n_296,
      \snake_2_size[5]_i_109_0\ => snake_collision_n_36,
      \snake_2_size[5]_i_133_0\ => snake_collision_n_263,
      \snake_2_size[5]_i_140_0\ => snake_collision_n_212,
      \snake_2_size[5]_i_140_1\ => snake_collision_n_322,
      \snake_2_size[5]_i_176_0\ => snake_collision_n_294,
      \snake_2_size[5]_i_176_1\ => snake_collision_n_308,
      \snake_2_size[5]_i_177_0\ => snake_collision_n_213,
      \snake_2_size[5]_i_177_1\ => snake_collision_n_270,
      \snake_2_size[5]_i_181_0\ => snake_collision_n_57,
      \snake_2_size[5]_i_203_0\ => snake_collision_n_250,
      \snake_2_size[5]_i_20_0\ => snake_collision_n_14,
      \snake_2_size[5]_i_20_1\ => snake_collision_n_55,
      \snake_2_size[5]_i_21_0\ => snake_collision_n_220,
      \snake_2_size[5]_i_21_1\ => snake_collision_n_45,
      \snake_2_size[5]_i_21_2\ => snake_collision_n_311,
      \snake_2_size[5]_i_21_3\ => snake_collision_n_280,
      \snake_2_size[5]_i_22_0\ => snake_collision_n_306,
      \snake_2_size[5]_i_22_1\ => snake_collision_n_217,
      \snake_2_size[5]_i_22_2\ => snake_collision_n_221,
      \snake_2_size[5]_i_23_0\ => snake_collision_n_234,
      \snake_2_size[5]_i_23_1\ => snake_collision_n_215,
      \snake_2_size[5]_i_23_2\ => snake_collision_n_298,
      \snake_2_size[5]_i_277_0\ => snake_collision_n_297,
      \snake_2_size[5]_i_282_0\ => snake_collision_n_316,
      \snake_2_size[5]_i_294_0\ => snake_collision_n_39,
      \snake_2_size[5]_i_298_0\ => snake_collision_n_292,
      \snake_2_size[5]_i_330_0\ => snake_collision_n_260,
      \snake_2_size[5]_i_331_0\ => snake_collision_n_33,
      \snake_2_size[5]_i_332_0\ => snake_collision_n_284,
      \snake_2_size[5]_i_334_0\ => snake_collision_n_287,
      \snake_2_size[5]_i_334_1\ => snake_collision_n_273,
      \snake_2_size[5]_i_335_0\ => snake_collision_n_304,
      \snake_2_size[5]_i_335_1\ => snake_collision_n_6,
      \snake_2_size[5]_i_335_2\ => snake_collision_n_315,
      \snake_2_size[5]_i_39_0\ => snake_collision_n_266,
      \snake_2_size[5]_i_40_0\ => snake_collision_n_202,
      \snake_2_size[5]_i_40_1\ => snake_collision_n_201,
      \snake_2_size[5]_i_41_0\ => snake_collision_n_27,
      \snake_2_size[5]_i_41_1\ => snake_collision_n_235,
      \snake_2_size[5]_i_41_2\ => snake_collision_n_54,
      \snake_2_size[5]_i_42_0\ => snake_collision_n_233,
      \snake_2_size[5]_i_42_1\ => snake_collision_n_289,
      \snake_2_size[5]_i_43_0\ => snake_collision_n_271,
      \snake_2_size[5]_i_44_0\ => snake_collision_n_35,
      \snake_2_size[5]_i_44_1\ => snake_collision_n_286,
      \snake_2_size[5]_i_44_2\ => snake_collision_n_226,
      \snake_2_size[5]_i_44_3\ => snake_collision_n_268,
      \snake_2_size[5]_i_44_4\ => snake_collision_n_38,
      \snake_2_size[5]_i_452_0\(4 downto 0) => \^snake_2_size\(5 downto 1),
      \snake_2_size[5]_i_46_0\ => snake_collision_n_219,
      \snake_2_size[5]_i_482_0\ => snake_collision_n_50,
      \snake_2_size[5]_i_49_0\ => snake_collision_n_248,
      \snake_2_size[5]_i_50_0\ => snake_collision_n_46,
      \snake_2_size[5]_i_50_1\ => snake_collision_n_29,
      \snake_2_size[5]_i_51_0\ => snake_collision_n_211,
      \snake_2_size[5]_i_51_1\ => snake_collision_n_262,
      \snake_2_size[5]_i_52_0\ => snake_collision_n_25,
      \snake_2_size[5]_i_56_0\ => snake_collision_n_319,
      \snake_2_size[5]_i_56_1\ => snake_collision_n_276,
      \snake_2_size[5]_i_57_0\ => snake_collision_n_259,
      \snake_2_size[5]_i_58_0\ => snake_collision_n_278,
      \snake_2_size[5]_i_6\ => snake_collision_n_17,
      \snake_2_size[5]_i_60_0\ => snake_collision_n_47,
      \snake_2_size[5]_i_62_0\ => snake_collision_n_326,
      \snake_2_size[5]_i_62_1\ => snake_collision_n_44,
      \snake_2_size[5]_i_632_0\ => snake_collision_n_237,
      \snake_2_size[5]_i_649_0\ => snake_collision_n_302,
      \snake_2_size[5]_i_729_0\ => snake_collision_n_58,
      \snake_2_size[5]_i_938_0\ => snake_collision_n_267,
      \snake_2_size[5]_i_943_0\ => snake_collision_n_318,
      \snake_2_size[5]_i_97_0\ => snake_collision_n_313,
      \snake_2_size[5]_i_99_0\ => snake_collision_n_43,
      \snake_2_size_reg[5]\ => snake_collision_n_63,
      \snake_2_size_reg[5]_0\ => snake_collision_n_72,
      \snake_2_size_reg[5]_1\ => snake_collision_n_113,
      \snake_2_size_reg[5]_2\ => snake_collision_n_103,
      \snake_2_size_reg[5]_3\ => snake_collision_n_62,
      snake_2_x_out(7 downto 0) => \^snake_2_x_out\(503 downto 496),
      \snake_2_x_reg[0][0]_rep_0\ => snake_body_module_n_16,
      \snake_2_x_reg[0][0]_rep_1\ => snake_body_module_n_2053,
      \snake_2_x_reg[0][0]_rep__0_0\ => snake_body_module_n_48,
      \snake_2_x_reg[0][1]_0\ => snake_body_module_n_2054,
      \snake_2_x_reg[0][1]_rep_0\ => snake_body_module_n_47,
      \snake_2_x_reg[0][1]_rep_1\ => snake_body_module_n_2047,
      \snake_2_x_reg[0][2]_0\ => snake_body_module_n_129,
      \snake_2_x_reg[0][2]_1\ => snake_collision_n_59,
      \snake_2_x_reg[0][2]_rep_0\ => snake_body_module_n_46,
      \snake_2_x_reg[0][4]_0\ => snake_body_module_n_2059,
      \snake_2_x_reg[0][4]_rep_0\ => snake_body_module_n_87,
      \snake_2_x_reg[0][4]_rep_1\ => snake_body_module_n_98,
      \snake_2_x_reg[0][4]_rep_2\ => snake_body_module_n_137,
      \snake_2_x_reg[0][6]_rep_0\ => snake_body_module_n_61,
      \snake_2_x_reg[0][6]_rep_1\ => snake_body_module_n_62,
      \snake_2_x_reg[0][6]_rep_2\ => snake_body_module_n_93,
      \snake_2_x_reg[0][6]_rep_3\ => snake_body_module_n_103,
      \snake_2_x_reg[0][6]_rep_4\ => snake_body_module_n_104,
      \snake_2_x_reg[0][6]_rep_5\ => snake_body_module_n_124,
      \snake_2_x_reg[0][6]_rep_6\ => snake_body_module_n_131,
      \snake_2_x_reg[0][6]_rep_7\ => snake_body_module_n_2032,
      \snake_2_x_reg[0][6]_rep_8\ => snake_body_module_n_2033,
      \snake_2_x_reg[0][7]_0\(7 downto 0) => \^snake_2_x_reg[0][7]\(7 downto 0),
      \snake_2_x_reg[0][7]_1\ => snake_body_module_n_92,
      \snake_2_x_reg[0][7]_2\ => snake_body_module_n_121,
      \snake_2_x_reg[0][7]_3\ => snake_body_module_n_122,
      \snake_2_x_reg[0][7]_4\ => snake_body_module_n_2029,
      \snake_2_x_reg[0][7]_5\ => snake_body_module_n_2042,
      \snake_2_x_reg[0][7]_6\ => snake_body_module_n_2048,
      \snake_2_x_reg[10][7]_0\(7 downto 0) => \^snake_2_x_out\(79 downto 72),
      \snake_2_x_reg[11][0]_0\ => snake_body_module_n_1951,
      \snake_2_x_reg[11][7]_0\(7 downto 0) => \^snake_2_x_out\(87 downto 80),
      \snake_2_x_reg[11][7]_1\ => snake_body_module_n_2046,
      \snake_2_x_reg[12][7]_0\(7 downto 0) => \^snake_2_x_out\(95 downto 88),
      \snake_2_x_reg[13][7]_0\(7 downto 0) => \^snake_2_x_out\(103 downto 96),
      \snake_2_x_reg[14][7]_0\(7 downto 0) => \^snake_2_x_out\(111 downto 104),
      \snake_2_x_reg[15][7]_0\(7 downto 0) => \^snake_2_x_out\(119 downto 112),
      \snake_2_x_reg[16][7]_0\(7 downto 0) => \^snake_2_x_out\(127 downto 120),
      \snake_2_x_reg[17][7]_0\(7 downto 0) => \^snake_2_x_out\(135 downto 128),
      \snake_2_x_reg[18][7]_0\(7 downto 0) => \^snake_2_x_out\(143 downto 136),
      \snake_2_x_reg[19][0]_0\ => snake_body_module_n_1934,
      \snake_2_x_reg[19][7]_0\(7 downto 0) => \^snake_2_x_out\(151 downto 144),
      \snake_2_x_reg[1][7]_0\(7 downto 0) => \^snake_2_x_out\(7 downto 0),
      \snake_2_x_reg[20][7]_0\(7 downto 0) => \^snake_2_x_out\(159 downto 152),
      \snake_2_x_reg[21][1]_0\ => snake_body_module_n_2062,
      \snake_2_x_reg[21][7]_0\(7 downto 0) => \^snake_2_x_out\(167 downto 160),
      \snake_2_x_reg[22][7]_0\(7 downto 0) => \^snake_2_x_out\(175 downto 168),
      \snake_2_x_reg[23][7]_0\(7 downto 0) => \^snake_2_x_out\(183 downto 176),
      \snake_2_x_reg[24][7]_0\(7 downto 0) => \^snake_2_x_out\(191 downto 184),
      \snake_2_x_reg[25][7]_0\(7 downto 0) => \^snake_2_x_out\(199 downto 192),
      \snake_2_x_reg[26][7]_0\(7 downto 0) => \^snake_2_x_out\(207 downto 200),
      \snake_2_x_reg[27][7]_0\(7 downto 0) => \^snake_2_x_out\(215 downto 208),
      \snake_2_x_reg[28][1]_0\ => snake_body_module_n_418,
      \snake_2_x_reg[28][2]_0\ => snake_body_module_n_434,
      \snake_2_x_reg[28][7]_0\(7 downto 0) => \^snake_2_x_out\(223 downto 216),
      \snake_2_x_reg[29][7]_0\(7 downto 0) => \^snake_2_x_out\(231 downto 224),
      \snake_2_x_reg[2][7]_0\(7 downto 0) => \^snake_2_x_out\(15 downto 8),
      \snake_2_x_reg[30][7]_0\(7 downto 0) => \^snake_2_x_out\(239 downto 232),
      \snake_2_x_reg[31][7]_0\(7 downto 0) => \^snake_2_x_out\(247 downto 240),
      \snake_2_x_reg[32][7]_0\(7 downto 0) => \^snake_2_x_out\(255 downto 248),
      \snake_2_x_reg[33][7]_0\(7 downto 0) => \^snake_2_x_out\(263 downto 256),
      \snake_2_x_reg[34][7]_0\(7 downto 0) => \^snake_2_x_out\(271 downto 264),
      \snake_2_x_reg[35][7]_0\(7 downto 0) => \^snake_2_x_out\(279 downto 272),
      \snake_2_x_reg[36][5]_0\ => snake_body_module_n_2060,
      \snake_2_x_reg[36][7]_0\(7 downto 0) => \^snake_2_x_out\(287 downto 280),
      \snake_2_x_reg[37][7]_0\(7 downto 0) => \^snake_2_x_out\(295 downto 288),
      \snake_2_x_reg[38][7]_0\(7 downto 0) => \^snake_2_x_out\(303 downto 296),
      \snake_2_x_reg[39][7]_0\(7 downto 0) => \^snake_2_x_out\(311 downto 304),
      \snake_2_x_reg[3][7]_0\(7 downto 0) => \^snake_2_x_out\(23 downto 16),
      \snake_2_x_reg[40][7]_0\(7 downto 0) => \^snake_2_x_out\(319 downto 312),
      \snake_2_x_reg[41][7]_0\(7 downto 0) => \^snake_2_x_out\(327 downto 320),
      \snake_2_x_reg[42][7]_0\(7 downto 0) => \^snake_2_x_out\(335 downto 328),
      \snake_2_x_reg[43][7]_0\(7 downto 0) => \^snake_2_x_out\(343 downto 336),
      \snake_2_x_reg[44][7]_0\(7 downto 0) => \^snake_2_x_out\(351 downto 344),
      \snake_2_x_reg[45][5]_0\ => snake_body_module_n_2030,
      \snake_2_x_reg[45][7]_0\(7 downto 0) => \^snake_2_x_out\(359 downto 352),
      \snake_2_x_reg[46][7]_0\(7 downto 0) => \^snake_2_x_out\(367 downto 360),
      \snake_2_x_reg[47][7]_0\(7 downto 0) => \^snake_2_x_out\(375 downto 368),
      \snake_2_x_reg[48][7]_0\(7 downto 0) => \^snake_2_x_out\(383 downto 376),
      \snake_2_x_reg[49][7]_0\(7 downto 0) => \^snake_2_x_out\(391 downto 384),
      \snake_2_x_reg[4][7]_0\(7 downto 0) => \^snake_2_x_out\(31 downto 24),
      \snake_2_x_reg[50][7]_0\(7 downto 0) => \^snake_2_x_out\(399 downto 392),
      \snake_2_x_reg[51][7]_0\(7 downto 0) => \^snake_2_x_out\(407 downto 400),
      \snake_2_x_reg[52][7]_0\(7 downto 0) => \^snake_2_x_out\(415 downto 408),
      \snake_2_x_reg[53][7]_0\(7 downto 0) => \^snake_2_x_out\(423 downto 416),
      \snake_2_x_reg[54][7]_0\(7 downto 0) => \^snake_2_x_out\(431 downto 424),
      \snake_2_x_reg[55][7]_0\(7 downto 0) => \^snake_2_x_out\(439 downto 432),
      \snake_2_x_reg[56][7]_0\(7 downto 0) => \^snake_2_x_out\(447 downto 440),
      \snake_2_x_reg[57][7]_0\(7 downto 0) => \^snake_2_x_out\(455 downto 448),
      \snake_2_x_reg[58][0]_0\ => snake_body_module_n_1577,
      \snake_2_x_reg[58][3]_0\ => snake_body_module_n_1593,
      \snake_2_x_reg[58][5]_0\ => snake_body_module_n_1594,
      \snake_2_x_reg[58][7]_0\(7 downto 0) => \^snake_2_x_out\(463 downto 456),
      \snake_2_x_reg[59][7]_0\(7 downto 0) => \^snake_2_x_out\(471 downto 464),
      \snake_2_x_reg[5][7]_0\(7 downto 0) => \^snake_2_x_out\(39 downto 32),
      \snake_2_x_reg[60][7]_0\(7 downto 0) => \^snake_2_x_out\(479 downto 472),
      \snake_2_x_reg[61][7]_0\(7 downto 0) => \^snake_2_x_out\(487 downto 480),
      \snake_2_x_reg[62][7]_0\(7 downto 0) => \^snake_2_x_out\(495 downto 488),
      \snake_2_x_reg[6][7]_0\(7 downto 0) => \^snake_2_x_out\(47 downto 40),
      \snake_2_x_reg[7][7]_0\(7 downto 0) => \^snake_2_x_out\(55 downto 48),
      \snake_2_x_reg[8][7]_0\(7 downto 0) => \^snake_2_x_out\(63 downto 56),
      \snake_2_x_reg[9][7]_0\(7 downto 0) => \^snake_2_x_out\(71 downto 64),
      snake_2_y_out(6 downto 0) => \^snake_2_y_out\(426 downto 420),
      \snake_2_y_reg[0][0]_rep_0\ => snake_body_module_n_100,
      \snake_2_y_reg[0][1]_0\ => snake_body_module_n_2057,
      \snake_2_y_reg[0][1]_rep_0\ => snake_body_module_n_32,
      \snake_2_y_reg[0][1]_rep_1\ => snake_body_module_n_2039,
      \snake_2_y_reg[0][1]_rep__0_0\ => snake_body_module_n_43,
      \snake_2_y_reg[0][1]_rep__0_1\ => snake_body_module_n_138,
      \snake_2_y_reg[0][1]_rep__0_2\ => snake_body_module_n_2063,
      \snake_2_y_reg[0][2]_0\ => snake_body_module_n_99,
      \snake_2_y_reg[0][2]_1\ => snake_body_module_n_2038,
      \snake_2_y_reg[0][2]_2\ => snake_body_module_n_2041,
      \snake_2_y_reg[0][2]_3\ => snake_body_module_n_2050,
      \snake_2_y_reg[0][2]_rep_0\ => snake_body_module_n_45,
      \snake_2_y_reg[0][2]_rep_1\ => snake_body_module_n_57,
      \snake_2_y_reg[0][2]_rep_2\ => snake_body_module_n_70,
      \snake_2_y_reg[0][2]_rep_3\ => snake_body_module_n_85,
      \snake_2_y_reg[0][3]_rep_0\ => snake_body_module_n_44,
      \snake_2_y_reg[0][3]_rep_1\ => snake_body_module_n_2036,
      \snake_2_y_reg[0][4]_rep_0\ => snake_body_module_n_269,
      \snake_2_y_reg[0][4]_rep_1\ => snake_body_module_n_2040,
      \snake_2_y_reg[0][4]_rep_2\ => snake_body_module_n_2056,
      \snake_2_y_reg[0][5]_rep_0\ => snake_body_module_n_50,
      \snake_2_y_reg[0][6]_0\(6 downto 0) => \^snake_2_y_reg[0][6]\(6 downto 0),
      \snake_2_y_reg[0][6]_rep_0\ => snake_body_module_n_51,
      \snake_2_y_reg[0][6]_rep_1\ => snake_body_module_n_52,
      \snake_2_y_reg[0][6]_rep_2\ => snake_body_module_n_53,
      \snake_2_y_reg[0][6]_rep_3\ => snake_body_module_n_84,
      \snake_2_y_reg[10][5]_0\ => snake_body_module_n_1967,
      \snake_2_y_reg[10][6]_0\(6 downto 0) => \^snake_2_y_out\(55 downto 49),
      \snake_2_y_reg[11][6]_0\(6 downto 0) => \^snake_2_y_out\(62 downto 56),
      \snake_2_y_reg[12][6]_0\(6 downto 0) => \^snake_2_y_out\(69 downto 63),
      \snake_2_y_reg[13][6]_0\(6 downto 0) => \^snake_2_y_out\(76 downto 70),
      \snake_2_y_reg[14][6]_0\(6 downto 0) => \^snake_2_y_out\(83 downto 77),
      \snake_2_y_reg[15][6]_0\(6 downto 0) => \^snake_2_y_out\(90 downto 84),
      \snake_2_y_reg[16][6]_0\(6 downto 0) => \^snake_2_y_out\(97 downto 91),
      \snake_2_y_reg[17][6]_0\(6 downto 0) => \^snake_2_y_out\(104 downto 98),
      \snake_2_y_reg[18][5]_0\ => snake_body_module_n_2049,
      \snake_2_y_reg[18][6]_0\(6 downto 0) => \^snake_2_y_out\(111 downto 105),
      \snake_2_y_reg[19][6]_0\(6 downto 0) => \^snake_2_y_out\(118 downto 112),
      \snake_2_y_reg[1][1]_0\ => snake_body_module_n_2037,
      \snake_2_y_reg[1][6]_0\(6 downto 0) => \snake_2_y_reg[1][6]\(6 downto 0),
      \snake_2_y_reg[20][6]_0\(6 downto 0) => \^snake_2_y_out\(125 downto 119),
      \snake_2_y_reg[21][1]_0\ => snake_body_module_n_231,
      \snake_2_y_reg[21][5]_0\ => snake_body_module_n_215,
      \snake_2_y_reg[21][6]_0\(6 downto 0) => \^snake_2_y_out\(132 downto 126),
      \snake_2_y_reg[22][6]_0\(6 downto 0) => \^snake_2_y_out\(139 downto 133),
      \snake_2_y_reg[23][6]_0\(6 downto 0) => \^snake_2_y_out\(146 downto 140),
      \snake_2_y_reg[24][6]_0\(6 downto 0) => \^snake_2_y_out\(153 downto 147),
      \snake_2_y_reg[25][6]_0\(6 downto 0) => \^snake_2_y_out\(160 downto 154),
      \snake_2_y_reg[26][6]_0\(6 downto 0) => \^snake_2_y_out\(167 downto 161),
      \snake_2_y_reg[27][6]_0\(6 downto 0) => \^snake_2_y_out\(174 downto 168),
      \snake_2_y_reg[28][6]_0\(6 downto 0) => \^snake_2_y_out\(181 downto 175),
      \snake_2_y_reg[29][6]_0\(6 downto 0) => \^snake_2_y_out\(188 downto 182),
      \snake_2_y_reg[2][6]_0\(6 downto 0) => \snake_2_y_reg[2][6]\(6 downto 0),
      \snake_2_y_reg[30][6]_0\(6 downto 0) => \^snake_2_y_out\(195 downto 189),
      \snake_2_y_reg[31][6]_0\(6 downto 0) => \^snake_2_y_out\(202 downto 196),
      \snake_2_y_reg[32][6]_0\(6 downto 0) => \^snake_2_y_out\(209 downto 203),
      \snake_2_y_reg[33][6]_0\(6 downto 0) => \^snake_2_y_out\(216 downto 210),
      \snake_2_y_reg[34][6]_0\(6 downto 0) => \^snake_2_y_out\(223 downto 217),
      \snake_2_y_reg[35][6]_0\(6 downto 0) => \^snake_2_y_out\(230 downto 224),
      \snake_2_y_reg[36][0]_0\ => snake_body_module_n_2061,
      \snake_2_y_reg[36][6]_0\(6 downto 0) => \^snake_2_y_out\(237 downto 231),
      \snake_2_y_reg[37][6]_0\(6 downto 0) => \^snake_2_y_out\(244 downto 238),
      \snake_2_y_reg[38][6]_0\(6 downto 0) => \^snake_2_y_out\(251 downto 245),
      \snake_2_y_reg[39][6]_0\(6 downto 0) => \^snake_2_y_out\(258 downto 252),
      \snake_2_y_reg[3][1]_0\ => snake_body_module_n_2055,
      \snake_2_y_reg[3][6]_0\(6 downto 0) => \^snake_2_y_out\(6 downto 0),
      \snake_2_y_reg[40][6]_0\(6 downto 0) => \^snake_2_y_out\(265 downto 259),
      \snake_2_y_reg[41][6]_0\(6 downto 0) => \^snake_2_y_out\(272 downto 266),
      \snake_2_y_reg[42][6]_0\(6 downto 0) => \^snake_2_y_out\(279 downto 273),
      \snake_2_y_reg[43][6]_0\(6 downto 0) => \^snake_2_y_out\(286 downto 280),
      \snake_2_y_reg[44][6]_0\(6 downto 0) => \^snake_2_y_out\(293 downto 287),
      \snake_2_y_reg[45][6]_0\(6 downto 0) => \^snake_2_y_out\(300 downto 294),
      \snake_2_y_reg[46][6]_0\(6 downto 0) => \^snake_2_y_out\(307 downto 301),
      \snake_2_y_reg[47][6]_0\(6 downto 0) => \^snake_2_y_out\(314 downto 308),
      \snake_2_y_reg[48][6]_0\(6 downto 0) => \^snake_2_y_out\(321 downto 315),
      \snake_2_y_reg[49][6]_0\(6 downto 0) => \^snake_2_y_out\(328 downto 322),
      \snake_2_y_reg[4][6]_0\(6 downto 0) => \^snake_2_y_out\(13 downto 7),
      \snake_2_y_reg[50][6]_0\(6 downto 0) => \^snake_2_y_out\(335 downto 329),
      \snake_2_y_reg[51][6]_0\(6 downto 0) => \^snake_2_y_out\(342 downto 336),
      \snake_2_y_reg[52][6]_0\(6 downto 0) => \^snake_2_y_out\(349 downto 343),
      \snake_2_y_reg[53][6]_0\(6 downto 0) => \^snake_2_y_out\(356 downto 350),
      \snake_2_y_reg[54][6]_0\(6 downto 0) => \^snake_2_y_out\(363 downto 357),
      \snake_2_y_reg[55][6]_0\(6 downto 0) => \^snake_2_y_out\(370 downto 364),
      \snake_2_y_reg[56][2]_0\ => snake_body_module_n_2035,
      \snake_2_y_reg[56][6]_0\(6 downto 0) => \^snake_2_y_out\(377 downto 371),
      \snake_2_y_reg[57][6]_0\(6 downto 0) => \^snake_2_y_out\(384 downto 378),
      \snake_2_y_reg[58][6]_0\(6 downto 0) => \^snake_2_y_out\(391 downto 385),
      \snake_2_y_reg[59][6]_0\(6 downto 0) => \^snake_2_y_out\(398 downto 392),
      \snake_2_y_reg[5][6]_0\(6 downto 0) => \^snake_2_y_out\(20 downto 14),
      \snake_2_y_reg[60][6]_0\(6 downto 0) => \^snake_2_y_out\(405 downto 399),
      \snake_2_y_reg[61][6]_0\(6 downto 0) => \^snake_2_y_out\(412 downto 406),
      \snake_2_y_reg[62][6]_0\(6 downto 0) => \^snake_2_y_out\(419 downto 413),
      \snake_2_y_reg[6][6]_0\(6 downto 0) => \^snake_2_y_out\(27 downto 21),
      \snake_2_y_reg[7][6]_0\(6 downto 0) => \^snake_2_y_out\(34 downto 28),
      \snake_2_y_reg[8][6]_0\(6 downto 0) => \^snake_2_y_out\(41 downto 35),
      \snake_2_y_reg[9][6]_0\(6 downto 0) => \^snake_2_y_out\(48 downto 42),
      \temp_food_x_reg[0]__0\(5 downto 1) => \temp_food_x_reg[0]__0\(7 downto 3),
      \temp_food_x_reg[0]__0\(0) => \temp_food_x_reg[0]__0\(1),
      \temp_food_x_reg[16]__0\(2 downto 1) => \temp_food_x_reg[16]__0\(7 downto 6),
      \temp_food_x_reg[16]__0\(0) => \temp_food_x_reg[16]__0\(1),
      \temp_food_x_reg[17]__0\(2 downto 1) => \temp_food_x_reg[17]__0\(7 downto 6),
      \temp_food_x_reg[17]__0\(0) => \temp_food_x_reg[17]__0\(1),
      \temp_food_x_reg[1]__0\(2 downto 0) => \temp_food_x_reg[1]__0\(5 downto 3),
      \temp_food_x_reg[20]__0\(2 downto 1) => \temp_food_x_reg[20]__0\(7 downto 6),
      \temp_food_x_reg[20]__0\(0) => \temp_food_x_reg[20]__0\(1),
      \temp_food_x_reg[22][3]\ => snake_collision_n_64,
      \temp_food_x_reg[22][3]_0\ => snake_collision_n_77,
      \temp_food_x_reg[22][3]_1\(0) => \temp_food_y_reg[22]__0\(2),
      \temp_food_x_reg[22]__0\(4 downto 3) => \temp_food_x_reg[22]__0\(7 downto 6),
      \temp_food_x_reg[22]__0\(2) => \temp_food_x_reg[22]__0\(4),
      \temp_food_x_reg[22]__0\(1 downto 0) => \temp_food_x_reg[22]__0\(1 downto 0),
      \temp_food_x_reg[23]__0\(2 downto 1) => \temp_food_x_reg[23]__0\(7 downto 6),
      \temp_food_x_reg[23]__0\(0) => \temp_food_x_reg[23]__0\(1),
      \temp_food_x_reg[24][2]\ => snake_collision_n_85,
      \temp_food_x_reg[24][2]_0\ => snake_collision_n_170,
      \temp_food_x_reg[24][2]_1\(0) => \temp_food_y_reg[24]__0\(2),
      \temp_food_x_reg[24]__0\(4 downto 3) => \temp_food_x_reg[24]__0\(7 downto 6),
      \temp_food_x_reg[24]__0\(2) => \temp_food_x_reg[24]__0\(4),
      \temp_food_x_reg[24]__0\(1 downto 0) => \temp_food_x_reg[24]__0\(1 downto 0),
      \temp_food_x_reg[26]__0\(2 downto 1) => \temp_food_x_reg[26]__0\(7 downto 6),
      \temp_food_x_reg[26]__0\(0) => \temp_food_x_reg[26]__0\(1),
      \temp_food_x_reg[28]__0\(2 downto 1) => \temp_food_x_reg[28]__0\(7 downto 6),
      \temp_food_x_reg[28]__0\(0) => \temp_food_x_reg[28]__0\(1),
      \temp_food_x_reg[29]__0\(2) => \temp_food_x_reg[29]__0\(5),
      \temp_food_x_reg[29]__0\(1 downto 0) => \temp_food_x_reg[29]__0\(3 downto 2),
      \temp_food_x_reg[3]__0\(5 downto 3) => \temp_food_x_reg[3]__0\(7 downto 5),
      \temp_food_x_reg[3]__0\(2 downto 0) => \temp_food_x_reg[3]__0\(3 downto 1),
      \temp_food_x_reg[4]__0\(2 downto 1) => \temp_food_x_reg[4]__0\(7 downto 6),
      \temp_food_x_reg[4]__0\(0) => \temp_food_x_reg[4]__0\(1),
      \temp_food_x_reg[5][6]\ => snake_collision_n_126,
      \temp_food_x_reg[5]__0\(7 downto 0) => \temp_food_x_reg[5]__0\(7 downto 0),
      \temp_food_x_reg[6][3]\ => snake_collision_n_86,
      \temp_food_x_reg[6]__0\(4 downto 3) => \temp_food_x_reg[6]__0\(7 downto 6),
      \temp_food_x_reg[6]__0\(2) => \temp_food_x_reg[6]__0\(4),
      \temp_food_x_reg[6]__0\(1 downto 0) => \temp_food_x_reg[6]__0\(1 downto 0),
      \temp_food_x_reg[8]__0\(2 downto 1) => \temp_food_x_reg[8]__0\(7 downto 6),
      \temp_food_x_reg[8]__0\(0) => \temp_food_x_reg[8]__0\(1),
      \temp_food_x_reg[9][3]\ => snake_collision_n_141,
      \temp_food_x_reg[9]__0\(7 downto 0) => \temp_food_x_reg[9]__0\(7 downto 0),
      \temp_food_y[11][6]_i_4\(2 downto 1) => \temp_food_x_reg[11]__0\(7 downto 6),
      \temp_food_y[11][6]_i_4\(0) => \temp_food_x_reg[11]__0\(1),
      \temp_food_y[12][6]_i_3\(2 downto 0) => \temp_food_y_reg[12]__0\(5 downto 3),
      \temp_food_y[12][6]_i_4\(2 downto 1) => \temp_food_x_reg[12]__0\(7 downto 6),
      \temp_food_y[12][6]_i_4\(0) => \temp_food_x_reg[12]__0\(1),
      \temp_food_y[13][6]_i_3\(2 downto 1) => \temp_food_x_reg[13]__0\(7 downto 6),
      \temp_food_y[13][6]_i_3\(0) => \temp_food_x_reg[13]__0\(1),
      \temp_food_y[19][6]_i_4\(2 downto 1) => \temp_food_x_reg[19]__0\(7 downto 6),
      \temp_food_y[19][6]_i_4\(0) => \temp_food_x_reg[19]__0\(1),
      \temp_food_y[22][6]_i_3_0\ => snake_collision_n_79,
      \temp_food_y[24][6]_i_3_0\ => snake_collision_n_172,
      \temp_food_y[25][6]_i_3\(2) => \temp_food_x_reg[25]__0\(5),
      \temp_food_y[25][6]_i_3\(1 downto 0) => \temp_food_x_reg[25]__0\(3 downto 2),
      \temp_food_y[27][6]_i_3\(2) => \temp_food_x_reg[27]__0\(5),
      \temp_food_y[27][6]_i_3\(1 downto 0) => \temp_food_x_reg[27]__0\(3 downto 2),
      \temp_food_y[30][6]_i_4\(2 downto 0) => \temp_food_y_reg[30]__0\(2 downto 0),
      \temp_food_y[31][6]_i_3\(2 downto 1) => \temp_food_x_reg[31]__0\(7 downto 6),
      \temp_food_y[31][6]_i_3\(0) => \temp_food_x_reg[31]__0\(1),
      \temp_food_y[5][6]_i_4_0\ => snake_collision_n_127,
      \temp_food_y[6][6]_i_4_0\ => snake_collision_n_88,
      \temp_food_y[9][6]_i_4_0\ => snake_collision_n_146,
      \temp_food_y_reg[0]__0\(3) => \temp_food_y_reg[0]__0\(6),
      \temp_food_y_reg[0]__0\(2 downto 0) => \temp_food_y_reg[0]__0\(2 downto 0),
      \temp_food_y_reg[1]__0\(3) => \temp_food_y_reg[1]__0\(6),
      \temp_food_y_reg[1]__0\(2 downto 0) => \temp_food_y_reg[1]__0\(2 downto 0),
      \temp_food_y_reg[5]__0\(0) => \temp_food_y_reg[5]__0\(2),
      \temp_food_y_reg[6]__0\(0) => \temp_food_y_reg[6]__0\(2),
      \temp_food_y_reg[9]__0\(3 downto 0) => \temp_food_y_reg[9]__0\(6 downto 3)
    );
snake_collision: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_collision
     port map (
      D(4) => snake_body_module_n_77,
      D(3) => snake_body_module_n_78,
      D(2) => snake_body_module_n_79,
      D(1) => snake_body_module_n_80,
      D(0) => snake_body_module_n_81,
      E(0) => snake_body_module_n_58,
      Q(5 downto 0) => \^snake_2_size\(5 downto 0),
      clk => clk,
      food_received_1 => food_received_1,
      food_received_1_0 => snake_collision_n_66,
      food_received_1_1 => snake_collision_n_73,
      food_received_2 => food_received_2,
      food_valid_1142_out => food_valid_1142_out,
      food_valid_1_i_12_0 => snake_body_module_n_33,
      food_valid_1_i_2_0 => snake_body_module_n_35,
      food_valid_1_i_47_0 => snake_body_module_n_101,
      food_valid_1_i_58_0 => snake_body_module_n_95,
      food_valid_1_i_58_1 => snake_body_module_n_86,
      food_valid_1_i_6_0 => snake_body_module_n_69,
      food_valid_1_i_75_0 => snake_body_module_n_129,
      food_valid_1_i_79_0(6 downto 0) => \^snake_1_y_reg[0][6]\(6 downto 0),
      food_valid_1_out => \^food_valid_1_out\,
      food_valid_1_reg_0 => food_valid_1_i_1_n_0,
      food_valid_2_out => food_valid_2_out,
      food_valid_2_reg_0 => snake_body_module_n_57,
      go_signal => go_signal,
      go_signal_0 => snake_collision_n_4,
      go_signal_1 => snake_collision_n_70,
      new_food_x1(7 downto 0) => new_food_x1(7 downto 0),
      new_food_x2(7 downto 0) => new_food_x2(7 downto 0),
      new_food_y1(6 downto 0) => new_food_y1(6 downto 0),
      new_food_y2(6 downto 0) => new_food_y2(6 downto 0),
      resetn => resetn,
      resetn_0 => snake_collision_n_59,
      resetn_1 => snake_collision_n_60,
      snake_1_dead_i_4 => snake_body_module_n_231,
      snake_1_dead_i_4_0 => snake_body_module_n_215,
      snake_1_dead_out => \^snake_1_dead_out\,
      snake_1_dead_reg_0 => snake_body_module_n_54,
      \snake_1_size[5]_i_110\ => snake_body_module_n_434,
      \snake_1_size[5]_i_110_0\ => snake_body_module_n_418,
      \snake_1_size[5]_i_125\ => snake_body_module_n_1754,
      \snake_1_size[5]_i_147\ => snake_body_module_n_1826,
      \snake_1_size[5]_i_147_0\ => snake_body_module_n_1834,
      \snake_1_size[5]_i_154\ => snake_body_module_n_1639,
      \snake_1_size[5]_i_154_0\ => snake_body_module_n_1640,
      \snake_1_size[5]_i_15_0\ => snake_body_module_n_36,
      \snake_1_size[5]_i_15_1\ => snake_body_module_n_34,
      \snake_1_size[5]_i_199\ => snake_body_module_n_1933,
      \snake_1_size[5]_i_199_0\ => snake_body_module_n_1934,
      \snake_1_size[5]_i_232\ => snake_body_module_n_1253,
      \snake_1_size[5]_i_240\ => snake_body_module_n_1048,
      \snake_1_size[5]_i_240_0\ => snake_body_module_n_1049,
      \snake_1_size[5]_i_334\ => snake_body_module_n_510,
      \snake_1_size[5]_i_334_0\ => snake_body_module_n_511,
      \snake_1_size[5]_i_54\ => snake_body_module_n_1786,
      \snake_1_size[5]_i_54_0\ => snake_body_module_n_1787,
      \snake_1_size[5]_i_581\ => snake_body_module_n_41,
      \snake_1_size[5]_i_587\ => snake_body_module_n_8,
      \snake_1_size[5]_i_67\ => snake_body_module_n_1593,
      \snake_1_size[5]_i_67_0\ => snake_body_module_n_1577,
      \snake_1_size[5]_i_67_1\ => snake_body_module_n_1594,
      \snake_1_size[5]_i_68\ => snake_body_module_n_1967,
      \snake_1_size[5]_i_68_0\ => snake_body_module_n_1975,
      \snake_1_size[5]_i_69\ => snake_body_module_n_1950,
      \snake_1_size[5]_i_69_0\ => snake_body_module_n_1951,
      \snake_1_size[5]_i_89\ => snake_body_module_n_662,
      \snake_1_size[5]_i_89_0\ => snake_body_module_n_663,
      \snake_1_size[5]_i_970\ => snake_body_module_n_49,
      \snake_1_size_reg[0]_0\ => snake_collision_n_250,
      \snake_1_size_reg[0]_1\ => snake_collision_n_253,
      \snake_1_size_reg[0]_2\ => snake_collision_n_280,
      \snake_1_size_reg[1]_0\ => snake_collision_n_17,
      \snake_1_size_reg[1]_1\ => snake_collision_n_38,
      \snake_1_size_reg[1]_10\ => snake_collision_n_275,
      \snake_1_size_reg[1]_11\ => snake_collision_n_281,
      \snake_1_size_reg[1]_2\ => snake_collision_n_41,
      \snake_1_size_reg[1]_3\ => snake_collision_n_42,
      \snake_1_size_reg[1]_4\ => snake_collision_n_45,
      \snake_1_size_reg[1]_5\ => snake_collision_n_46,
      \snake_1_size_reg[1]_6\ => snake_collision_n_222,
      \snake_1_size_reg[1]_7\ => snake_collision_n_223,
      \snake_1_size_reg[1]_8\ => snake_collision_n_249,
      \snake_1_size_reg[1]_9\ => snake_collision_n_274,
      \snake_1_size_reg[2]_0\ => snake_collision_n_24,
      \snake_1_size_reg[2]_1\ => snake_collision_n_26,
      \snake_1_size_reg[2]_10\ => snake_collision_n_258,
      \snake_1_size_reg[2]_11\ => snake_collision_n_278,
      \snake_1_size_reg[2]_12\ => snake_collision_n_279,
      \snake_1_size_reg[2]_13\ => snake_collision_n_284,
      \snake_1_size_reg[2]_2\ => snake_collision_n_33,
      \snake_1_size_reg[2]_3\ => snake_collision_n_47,
      \snake_1_size_reg[2]_4\ => snake_collision_n_48,
      \snake_1_size_reg[2]_5\ => snake_collision_n_220,
      \snake_1_size_reg[2]_6\ => snake_collision_n_221,
      \snake_1_size_reg[2]_7\ => snake_collision_n_227,
      \snake_1_size_reg[2]_8\ => snake_collision_n_247,
      \snake_1_size_reg[2]_9\ => snake_collision_n_255,
      \snake_1_size_reg[3]_0\ => snake_collision_n_28,
      \snake_1_size_reg[3]_1\ => snake_collision_n_34,
      \snake_1_size_reg[3]_10\ => snake_collision_n_262,
      \snake_1_size_reg[3]_11\ => snake_collision_n_263,
      \snake_1_size_reg[3]_12\ => snake_collision_n_267,
      \snake_1_size_reg[3]_13\ => snake_collision_n_276,
      \snake_1_size_reg[3]_14\ => snake_collision_n_313,
      \snake_1_size_reg[3]_2\ => snake_collision_n_35,
      \snake_1_size_reg[3]_3\ => snake_collision_n_43,
      \snake_1_size_reg[3]_4\ => snake_collision_n_44,
      \snake_1_size_reg[3]_5\ => snake_collision_n_226,
      \snake_1_size_reg[3]_6\ => snake_collision_n_228,
      \snake_1_size_reg[3]_7\ => snake_collision_n_241,
      \snake_1_size_reg[3]_8\ => snake_collision_n_242,
      \snake_1_size_reg[3]_9\ => snake_collision_n_244,
      \snake_1_size_reg[4]_0\ => snake_collision_n_27,
      \snake_1_size_reg[4]_1\ => snake_collision_n_40,
      \snake_1_size_reg[4]_10\ => snake_collision_n_296,
      \snake_1_size_reg[4]_11\ => snake_collision_n_316,
      \snake_1_size_reg[4]_2\ => snake_collision_n_224,
      \snake_1_size_reg[4]_3\ => snake_collision_n_246,
      \snake_1_size_reg[4]_4\ => snake_collision_n_257,
      \snake_1_size_reg[4]_5\ => snake_collision_n_264,
      \snake_1_size_reg[4]_6\ => snake_collision_n_269,
      \snake_1_size_reg[4]_7\ => snake_collision_n_272,
      \snake_1_size_reg[4]_8\ => snake_collision_n_292,
      \snake_1_size_reg[4]_9\ => snake_collision_n_294,
      \snake_1_size_reg[5]_0\(5 downto 0) => \^snake_1_size\(5 downto 0),
      \snake_1_size_reg[5]_1\ => snake_collision_n_25,
      \snake_1_size_reg[5]_10\ => snake_collision_n_245,
      \snake_1_size_reg[5]_11\ => snake_collision_n_248,
      \snake_1_size_reg[5]_12\ => snake_collision_n_251,
      \snake_1_size_reg[5]_13\ => snake_collision_n_252,
      \snake_1_size_reg[5]_14\ => snake_collision_n_254,
      \snake_1_size_reg[5]_15\ => snake_collision_n_256,
      \snake_1_size_reg[5]_16\ => snake_collision_n_259,
      \snake_1_size_reg[5]_17\ => snake_collision_n_260,
      \snake_1_size_reg[5]_18\ => snake_collision_n_261,
      \snake_1_size_reg[5]_19\ => snake_collision_n_265,
      \snake_1_size_reg[5]_2\ => snake_collision_n_36,
      \snake_1_size_reg[5]_20\ => snake_collision_n_266,
      \snake_1_size_reg[5]_21\ => snake_collision_n_268,
      \snake_1_size_reg[5]_22\ => snake_collision_n_270,
      \snake_1_size_reg[5]_23\ => snake_collision_n_271,
      \snake_1_size_reg[5]_24\ => snake_collision_n_273,
      \snake_1_size_reg[5]_25\ => snake_collision_n_277,
      \snake_1_size_reg[5]_26\ => snake_collision_n_282,
      \snake_1_size_reg[5]_27\ => snake_collision_n_283,
      \snake_1_size_reg[5]_28\ => snake_collision_n_293,
      \snake_1_size_reg[5]_29\ => snake_collision_n_295,
      \snake_1_size_reg[5]_3\ => snake_collision_n_37,
      \snake_1_size_reg[5]_30\ => snake_collision_n_312,
      \snake_1_size_reg[5]_31\ => snake_collision_n_317,
      \snake_1_size_reg[5]_4\ => snake_collision_n_39,
      \snake_1_size_reg[5]_5\ => snake_collision_n_49,
      \snake_1_size_reg[5]_6\ => snake_collision_n_56,
      \snake_1_size_reg[5]_7\ => snake_collision_n_225,
      \snake_1_size_reg[5]_8\ => snake_collision_n_229,
      \snake_1_size_reg[5]_9\ => snake_collision_n_243,
      snake_1_x_out(4) => \^snake_1_x_out\(427),
      snake_1_x_out(3) => \^snake_1_x_out\(392),
      snake_1_x_out(2) => \^snake_1_x_out\(360),
      snake_1_x_out(1) => \^snake_1_x_out\(303),
      snake_1_x_out(0) => \^snake_1_x_out\(107),
      \snake_1_x_reg[39][7]\ => snake_collision_n_314,
      snake_1_y_out(0) => \^snake_1_y_out\(34),
      \snake_1_y_reg[0][0]_rep\ => snake_collision_n_77,
      \snake_1_y_reg[0][2]_rep\ => snake_collision_n_61,
      \snake_1_y_reg[0][6]_rep\ => snake_collision_n_170,
      snake_2_dead_out => \^snake_2_dead_out\,
      snake_2_dead_reg_0 => snake_body_module_n_55,
      \snake_2_size[5]_i_100\ => snake_body_module_n_2058,
      \snake_2_size[5]_i_100_0\ => snake_body_module_n_2059,
      \snake_2_size[5]_i_100_1\ => snake_body_module_n_2056,
      \snake_2_size[5]_i_100_2\ => snake_body_module_n_2057,
      \snake_2_size[5]_i_133\ => snake_body_module_n_2033,
      \snake_2_size[5]_i_133_0\ => snake_body_module_n_2034,
      \snake_2_size[5]_i_15_0\ => snake_collision_n_63,
      \snake_2_size[5]_i_169\ => snake_body_module_n_2029,
      \snake_2_size[5]_i_332\ => snake_body_module_n_2054,
      \snake_2_size[5]_i_332_0\ => snake_body_module_n_2055,
      \snake_2_size[5]_i_333\ => snake_body_module_n_2052,
      \snake_2_size[5]_i_333_0\ => snake_body_module_n_2053,
      \snake_2_size[5]_i_333_1\ => snake_body_module_n_2050,
      \snake_2_size[5]_i_333_2\ => snake_body_module_n_2051,
      \snake_2_size[5]_i_334\ => snake_body_module_n_2047,
      \snake_2_size[5]_i_334_0\ => snake_body_module_n_2046,
      \snake_2_size[5]_i_383\ => snake_body_module_n_2031,
      \snake_2_size[5]_i_383_0\ => snake_body_module_n_2032,
      \snake_2_size[5]_i_477\ => snake_body_module_n_2041,
      \snake_2_size[5]_i_477_0\ => snake_body_module_n_2042,
      \snake_2_size[5]_i_482\ => snake_body_module_n_2044,
      \snake_2_size[5]_i_482_0\ => snake_body_module_n_2043,
      \snake_2_size[5]_i_482_1\ => snake_body_module_n_2045,
      \snake_2_size[5]_i_545\ => snake_body_module_n_2039,
      \snake_2_size[5]_i_545_0\ => snake_body_module_n_2040,
      \snake_2_size[5]_i_55\ => snake_body_module_n_2030,
      \snake_2_size[5]_i_60\ => snake_body_module_n_2035,
      \snake_2_size[5]_i_607\ => snake_body_module_n_100,
      \snake_2_size[5]_i_60_0\ => snake_body_module_n_2036,
      \snake_2_size[5]_i_61\ => snake_body_module_n_2037,
      \snake_2_size[5]_i_61_0\ => snake_body_module_n_2038,
      \snake_2_size[5]_i_641\ => snake_body_module_n_48,
      \snake_2_size[5]_i_718\ => snake_body_module_n_2048,
      \snake_2_size[5]_i_718_0\ => snake_body_module_n_2049,
      \snake_2_size[5]_i_75\ => snake_body_module_n_2063,
      \snake_2_size[5]_i_75_0\ => snake_body_module_n_2062,
      \snake_2_size[5]_i_86\ => snake_body_module_n_2061,
      \snake_2_size[5]_i_86_0\ => snake_body_module_n_2060,
      \snake_2_size_reg[0]_0\ => snake_collision_n_6,
      \snake_2_size_reg[0]_1\ => snake_collision_n_29,
      \snake_2_size_reg[0]_2\ => snake_collision_n_54,
      \snake_2_size_reg[0]_3\ => snake_collision_n_215,
      \snake_2_size_reg[0]_4\ => snake_collision_n_231,
      \snake_2_size_reg[0]_5\ => snake_collision_n_290,
      \snake_2_size_reg[0]_6\ => snake_collision_n_291,
      \snake_2_size_reg[1]_0\ => snake_collision_n_204,
      \snake_2_size_reg[1]_1\ => snake_collision_n_217,
      \snake_2_size_reg[1]_2\ => snake_collision_n_289,
      \snake_2_size_reg[1]_3\ => snake_collision_n_300,
      \snake_2_size_reg[1]_4\ => snake_collision_n_307,
      \snake_2_size_reg[2]_0\ => snake_collision_n_30,
      \snake_2_size_reg[2]_1\ => snake_collision_n_31,
      \snake_2_size_reg[2]_10\ => snake_collision_n_298,
      \snake_2_size_reg[2]_11\ => snake_collision_n_315,
      \snake_2_size_reg[2]_12\ => snake_collision_n_322,
      \snake_2_size_reg[2]_13\ => snake_collision_n_328,
      \snake_2_size_reg[2]_2\ => snake_collision_n_32,
      \snake_2_size_reg[2]_3\ => snake_collision_n_50,
      \snake_2_size_reg[2]_4\ => snake_collision_n_53,
      \snake_2_size_reg[2]_5\ => snake_collision_n_201,
      \snake_2_size_reg[2]_6\ => snake_collision_n_207,
      \snake_2_size_reg[2]_7\ => snake_collision_n_208,
      \snake_2_size_reg[2]_8\ => snake_collision_n_219,
      \snake_2_size_reg[2]_9\ => snake_collision_n_236,
      \snake_2_size_reg[3]_0\ => snake_collision_n_13,
      \snake_2_size_reg[3]_1\ => snake_collision_n_51,
      \snake_2_size_reg[3]_2\ => snake_collision_n_205,
      \snake_2_size_reg[3]_3\ => snake_collision_n_212,
      \snake_2_size_reg[3]_4\ => snake_collision_n_230,
      \snake_2_size_reg[3]_5\ => snake_collision_n_238,
      \snake_2_size_reg[3]_6\ => snake_collision_n_285,
      \snake_2_size_reg[3]_7\ => snake_collision_n_299,
      \snake_2_size_reg[3]_8\ => snake_collision_n_303,
      \snake_2_size_reg[4]_0\ => snake_collision_n_52,
      \snake_2_size_reg[4]_1\ => snake_collision_n_57,
      \snake_2_size_reg[4]_10\ => snake_collision_n_240,
      \snake_2_size_reg[4]_11\ => snake_collision_n_287,
      \snake_2_size_reg[4]_12\ => snake_collision_n_302,
      \snake_2_size_reg[4]_13\ => snake_collision_n_305,
      \snake_2_size_reg[4]_14\ => snake_collision_n_309,
      \snake_2_size_reg[4]_15\ => snake_collision_n_318,
      \snake_2_size_reg[4]_16\ => snake_collision_n_319,
      \snake_2_size_reg[4]_17\ => snake_collision_n_320,
      \snake_2_size_reg[4]_18\ => snake_collision_n_323,
      \snake_2_size_reg[4]_19\ => snake_collision_n_325,
      \snake_2_size_reg[4]_2\ => snake_collision_n_203,
      \snake_2_size_reg[4]_3\ => snake_collision_n_209,
      \snake_2_size_reg[4]_4\ => snake_collision_n_211,
      \snake_2_size_reg[4]_5\ => snake_collision_n_214,
      \snake_2_size_reg[4]_6\ => snake_collision_n_233,
      \snake_2_size_reg[4]_7\ => snake_collision_n_235,
      \snake_2_size_reg[4]_8\ => snake_collision_n_237,
      \snake_2_size_reg[4]_9\ => snake_collision_n_239,
      \snake_2_size_reg[5]_0\ => snake_collision_n_14,
      \snake_2_size_reg[5]_1\ => snake_collision_n_15,
      \snake_2_size_reg[5]_10\ => snake_collision_n_216,
      \snake_2_size_reg[5]_11\ => snake_collision_n_218,
      \snake_2_size_reg[5]_12\ => snake_collision_n_232,
      \snake_2_size_reg[5]_13\ => snake_collision_n_234,
      \snake_2_size_reg[5]_14\ => snake_collision_n_286,
      \snake_2_size_reg[5]_15\ => snake_collision_n_288,
      \snake_2_size_reg[5]_16\ => snake_collision_n_297,
      \snake_2_size_reg[5]_17\ => snake_collision_n_301,
      \snake_2_size_reg[5]_18\ => snake_collision_n_304,
      \snake_2_size_reg[5]_19\ => snake_collision_n_306,
      \snake_2_size_reg[5]_2\ => snake_collision_n_16,
      \snake_2_size_reg[5]_20\ => snake_collision_n_308,
      \snake_2_size_reg[5]_21\ => snake_collision_n_310,
      \snake_2_size_reg[5]_22\ => snake_collision_n_311,
      \snake_2_size_reg[5]_23\ => snake_collision_n_324,
      \snake_2_size_reg[5]_24\ => snake_collision_n_326,
      \snake_2_size_reg[5]_25\ => snake_collision_n_327,
      \snake_2_size_reg[5]_26\ => snake_body_module_n_198,
      \snake_2_size_reg[5]_27\(0) => snake_body_module_n_56,
      \snake_2_size_reg[5]_3\ => snake_collision_n_55,
      \snake_2_size_reg[5]_4\ => snake_collision_n_58,
      \snake_2_size_reg[5]_5\ => snake_collision_n_200,
      \snake_2_size_reg[5]_6\ => snake_collision_n_202,
      \snake_2_size_reg[5]_7\ => snake_collision_n_206,
      \snake_2_size_reg[5]_8\ => snake_collision_n_210,
      \snake_2_size_reg[5]_9\ => snake_collision_n_213,
      snake_2_x_out(3) => \^snake_2_x_out\(434),
      snake_2_x_out(2) => \^snake_2_x_out\(368),
      snake_2_x_out(1) => \^snake_2_x_out\(311),
      snake_2_x_out(0) => \^snake_2_x_out\(181),
      snake_2_y_out(2) => \^snake_2_y_out\(341),
      snake_2_y_out(1) => \^snake_2_y_out\(84),
      snake_2_y_out(0) => \^snake_2_y_out\(28),
      \snake_2_y_reg[0][0]_rep\ => snake_collision_n_86,
      \snake_2_y_reg[0][2]_rep\ => snake_collision_n_72,
      \snake_2_y_reg[0][2]_rep_0\ => snake_collision_n_103,
      \snake_2_y_reg[0][6]_rep\ => snake_collision_n_126,
      \snake_2_y_reg[51][5]\ => snake_collision_n_321,
      \temp_food_x_reg[0][1]_0\ => snake_body_module_n_123,
      \temp_food_x_reg[0][1]_1\ => snake_body_module_n_138,
      \temp_food_x_reg[0][1]_2\ => snake_body_module_n_53,
      \temp_food_x_reg[0][1]_3\ => snake_body_module_n_137,
      \temp_food_x_reg[0][7]_0\(5 downto 1) => \temp_food_x_reg[0]__0\(7 downto 3),
      \temp_food_x_reg[0][7]_0\(0) => \temp_food_x_reg[0]__0\(1),
      \temp_food_x_reg[10][0]_0\ => snake_body_module_n_87,
      \temp_food_x_reg[11][0]_0\ => snake_body_module_n_103,
      \temp_food_x_reg[11][7]_0\(2 downto 1) => \temp_food_x_reg[11]__0\(7 downto 6),
      \temp_food_x_reg[11][7]_0\(0) => \temp_food_x_reg[11]__0\(1),
      \temp_food_x_reg[12][0]_0\ => snake_body_module_n_206,
      \temp_food_x_reg[12][0]_1\ => snake_body_module_n_121,
      \temp_food_x_reg[12][0]_2\ => snake_body_module_n_134,
      \temp_food_x_reg[12][7]_0\(2 downto 1) => \temp_food_x_reg[12]__0\(7 downto 6),
      \temp_food_x_reg[12][7]_0\(0) => \temp_food_x_reg[12]__0\(1),
      \temp_food_x_reg[13][0]_0\ => snake_body_module_n_94,
      \temp_food_x_reg[13][7]_0\(2 downto 1) => \temp_food_x_reg[13]__0\(7 downto 6),
      \temp_food_x_reg[13][7]_0\(0) => \temp_food_x_reg[13]__0\(1),
      \temp_food_x_reg[16][4]_0\ => snake_body_module_n_130,
      \temp_food_x_reg[16][7]_0\(2 downto 1) => \temp_food_x_reg[16]__0\(7 downto 6),
      \temp_food_x_reg[16][7]_0\(0) => \temp_food_x_reg[16]__0\(1),
      \temp_food_x_reg[17][4]_0\ => snake_body_module_n_133,
      \temp_food_x_reg[17][7]_0\(2 downto 1) => \temp_food_x_reg[17]__0\(7 downto 6),
      \temp_food_x_reg[17][7]_0\(0) => \temp_food_x_reg[17]__0\(1),
      \temp_food_x_reg[19][0]_0\ => snake_body_module_n_91,
      \temp_food_x_reg[19][0]_1\ => snake_body_module_n_124,
      \temp_food_x_reg[19][7]_0\(2 downto 1) => \temp_food_x_reg[19]__0\(7 downto 6),
      \temp_food_x_reg[19][7]_0\(0) => \temp_food_x_reg[19]__0\(1),
      \temp_food_x_reg[1][5]_0\(2 downto 0) => \temp_food_x_reg[1]__0\(5 downto 3),
      \temp_food_x_reg[20][1]_0\ => snake_body_module_n_126,
      \temp_food_x_reg[20][7]_0\(2 downto 1) => \temp_food_x_reg[20]__0\(7 downto 6),
      \temp_food_x_reg[20][7]_0\(0) => \temp_food_x_reg[20]__0\(1),
      \temp_food_x_reg[22][1]_0\ => snake_body_module_n_71,
      \temp_food_x_reg[22][2]_0\ => snake_body_module_n_72,
      \temp_food_x_reg[22][4]_0\ => snake_body_module_n_73,
      \temp_food_x_reg[22][5]_0\ => snake_collision_n_79,
      \temp_food_x_reg[22][6]_0\(3) => snake_body_module_n_65,
      \temp_food_x_reg[22][6]_0\(2) => snake_body_module_n_66,
      \temp_food_x_reg[22][6]_0\(1) => snake_body_module_n_67,
      \temp_food_x_reg[22][6]_0\(0) => snake_body_module_n_68,
      \temp_food_x_reg[22][7]_0\(4 downto 3) => \temp_food_x_reg[22]__0\(7 downto 6),
      \temp_food_x_reg[22][7]_0\(2) => \temp_food_x_reg[22]__0\(4),
      \temp_food_x_reg[22][7]_0\(1 downto 0) => \temp_food_x_reg[22]__0\(1 downto 0),
      \temp_food_x_reg[22][7]_1\ => snake_body_module_n_74,
      \temp_food_x_reg[23][1]_0\ => snake_body_module_n_93,
      \temp_food_x_reg[23][7]_0\(2 downto 1) => \temp_food_x_reg[23]__0\(7 downto 6),
      \temp_food_x_reg[23][7]_0\(0) => \temp_food_x_reg[23]__0\(1),
      \temp_food_x_reg[24][1]_0\ => snake_body_module_n_116,
      \temp_food_x_reg[24][2]_0\ => snake_body_module_n_131,
      \temp_food_x_reg[24][4]_0\ => snake_body_module_n_117,
      \temp_food_x_reg[24][5]_0\ => snake_collision_n_172,
      \temp_food_x_reg[24][6]_0\(4) => snake_body_module_n_105,
      \temp_food_x_reg[24][6]_0\(3) => snake_body_module_n_106,
      \temp_food_x_reg[24][6]_0\(2) => snake_body_module_n_107,
      \temp_food_x_reg[24][6]_0\(1) => snake_body_module_n_108,
      \temp_food_x_reg[24][6]_0\(0) => snake_body_module_n_109,
      \temp_food_x_reg[24][7]_0\(4 downto 3) => \temp_food_x_reg[24]__0\(7 downto 6),
      \temp_food_x_reg[24][7]_0\(2) => \temp_food_x_reg[24]__0\(4),
      \temp_food_x_reg[24][7]_0\(1 downto 0) => \temp_food_x_reg[24]__0\(1 downto 0),
      \temp_food_x_reg[24][7]_1\ => snake_body_module_n_118,
      \temp_food_x_reg[25][0]_0\ => snake_body_module_n_125,
      \temp_food_x_reg[25][5]_0\(2) => \temp_food_x_reg[25]__0\(5),
      \temp_food_x_reg[25][5]_0\(1 downto 0) => \temp_food_x_reg[25]__0\(3 downto 2),
      \temp_food_x_reg[26][2]_0\ => snake_body_module_n_122,
      \temp_food_x_reg[26][7]_0\(2 downto 1) => \temp_food_x_reg[26]__0\(7 downto 6),
      \temp_food_x_reg[26][7]_0\(0) => \temp_food_x_reg[26]__0\(1),
      \temp_food_x_reg[27][0]_0\ => snake_body_module_n_128,
      \temp_food_x_reg[27][5]_0\(2) => \temp_food_x_reg[27]__0\(5),
      \temp_food_x_reg[27][5]_0\(1 downto 0) => \temp_food_x_reg[27]__0\(3 downto 2),
      \temp_food_x_reg[28][2]_0\ => snake_body_module_n_127,
      \temp_food_x_reg[28][7]_0\(2 downto 1) => \temp_food_x_reg[28]__0\(7 downto 6),
      \temp_food_x_reg[28][7]_0\(0) => \temp_food_x_reg[28]__0\(1),
      \temp_food_x_reg[29][2]_0\ => snake_body_module_n_45,
      \temp_food_x_reg[29][2]_1\ => snake_body_module_n_96,
      \temp_food_x_reg[29][5]_0\(2) => \temp_food_x_reg[29]__0\(5),
      \temp_food_x_reg[29][5]_0\(1 downto 0) => \temp_food_x_reg[29]__0\(3 downto 2),
      \temp_food_x_reg[30][0]_0\ => snake_body_module_n_59,
      \temp_food_x_reg[31][0]_0\ => snake_body_module_n_61,
      \temp_food_x_reg[31][0]_1\ => snake_body_module_n_63,
      \temp_food_x_reg[31][7]_0\(2 downto 1) => \temp_food_x_reg[31]__0\(7 downto 6),
      \temp_food_x_reg[31][7]_0\(0) => \temp_food_x_reg[31]__0\(1),
      \temp_food_x_reg[3][1]_0\ => snake_body_module_n_102,
      \temp_food_x_reg[3][7]_0\(5 downto 3) => \temp_food_x_reg[3]__0\(7 downto 5),
      \temp_food_x_reg[3][7]_0\(2 downto 0) => \temp_food_x_reg[3]__0\(3 downto 1),
      \temp_food_x_reg[4][1]_0\ => snake_body_module_n_89,
      \temp_food_x_reg[4][1]_1\ => snake_body_module_n_104,
      \temp_food_x_reg[4][7]_0\(2 downto 1) => \temp_food_x_reg[4]__0\(7 downto 6),
      \temp_food_x_reg[4][7]_0\(0) => \temp_food_x_reg[4]__0\(1),
      \temp_food_x_reg[5][1]_0\ => snake_collision_n_127,
      \temp_food_x_reg[5][6]_0\ => snake_body_module_n_85,
      \temp_food_x_reg[5][6]_1\ => snake_body_module_n_88,
      \temp_food_x_reg[5]__0\(7 downto 0) => \temp_food_x_reg[5]__0\(7 downto 0),
      \temp_food_x_reg[6][3]_0\ => snake_body_module_n_70,
      \temp_food_x_reg[6][4]_0\ => snake_body_module_n_90,
      \temp_food_x_reg[6][5]_0\ => snake_collision_n_88,
      \temp_food_x_reg[6][7]_0\(4 downto 3) => \temp_food_x_reg[6]__0\(7 downto 6),
      \temp_food_x_reg[6][7]_0\(2) => \temp_food_x_reg[6]__0\(4),
      \temp_food_x_reg[6][7]_0\(1 downto 0) => \temp_food_x_reg[6]__0\(1 downto 0),
      \temp_food_x_reg[8][2]_0\ => snake_body_module_n_92,
      \temp_food_x_reg[8][2]_1\ => snake_body_module_n_39,
      \temp_food_x_reg[8][7]_0\(2 downto 1) => \temp_food_x_reg[8]__0\(7 downto 6),
      \temp_food_x_reg[8][7]_0\(0) => \temp_food_x_reg[8]__0\(1),
      \temp_food_x_reg[9][3]_0\ => snake_body_module_n_84,
      \temp_food_x_reg[9][4]_0\ => snake_body_module_n_132,
      \temp_food_x_reg[9][5]_0\ => snake_collision_n_146,
      \temp_food_x_reg[9]__0\(7 downto 0) => \temp_food_x_reg[9]__0\(7 downto 0),
      \temp_food_y[0][5]_i_3_0\ => snake_body_module_n_42,
      \temp_food_y[0][5]_i_4_0\ => snake_body_module_n_16,
      \temp_food_y[10][6]_i_11_0\ => snake_body_module_n_52,
      \temp_food_y[10][6]_i_11_1\ => snake_body_module_n_269,
      \temp_food_y[10][6]_i_11_2\ => snake_body_module_n_32,
      \temp_food_y[14][6]_i_12_0\ => snake_body_module_n_43,
      \temp_food_y[14][6]_i_3_0\ => snake_body_module_n_97,
      \temp_food_y[18][6]_i_6_0\ => snake_body_module_n_37,
      \temp_food_y[1][4]_i_3_0\ => snake_body_module_n_60,
      \temp_food_y[23][6]_i_3_0\ => snake_body_module_n_135,
      \temp_food_y[25][6]_i_3_0\ => snake_body_module_n_136,
      \temp_food_y[25][6]_i_3_1\ => snake_body_module_n_38,
      \temp_food_y[29][6]_i_11_0\ => snake_body_module_n_62,
      \temp_food_y[30][6]_i_11_0\(6) => \^q\(7),
      \temp_food_y[30][6]_i_11_0\(5 downto 0) => \^q\(5 downto 0),
      \temp_food_y[30][6]_i_11_1\ => snake_body_module_n_64,
      \temp_food_y[30][6]_i_3_0\(4) => \^snake_2_x_reg[0][7]\(7),
      \temp_food_y[30][6]_i_3_0\(3) => \^snake_2_x_reg[0][7]\(5),
      \temp_food_y[30][6]_i_3_0\(2 downto 0) => \^snake_2_x_reg[0][7]\(3 downto 1),
      \temp_food_y[30][6]_i_3_1\(2) => \^snake_2_y_reg[0][6]\(4),
      \temp_food_y[30][6]_i_3_1\(1) => \^snake_2_y_reg[0][6]\(2),
      \temp_food_y[30][6]_i_3_1\(0) => \^snake_2_y_reg[0][6]\(0),
      \temp_food_y[6][6]_i_12_0\ => snake_body_module_n_44,
      \temp_food_y[6][6]_i_12_1\ => snake_body_module_n_50,
      \temp_food_y[7][6]_i_4_0\ => snake_body_module_n_46,
      \temp_food_y[7][6]_i_4_1\ => snake_body_module_n_47,
      \temp_food_y[8][6]_i_3_0\ => snake_body_module_n_83,
      \temp_food_y[8][6]_i_4_0\ => snake_collision_n_113,
      \temp_food_y[9][6]_i_3_0\ => snake_body_module_n_40,
      \temp_food_y_reg[0][6]_0\(3) => \temp_food_y_reg[0]__0\(6),
      \temp_food_y_reg[0][6]_0\(2 downto 0) => \temp_food_y_reg[0]__0\(2 downto 0),
      \temp_food_y_reg[12][5]_0\(2 downto 0) => \temp_food_y_reg[12]__0\(5 downto 3),
      \temp_food_y_reg[1][3]_0\ => snake_collision_n_62,
      \temp_food_y_reg[1][6]_0\(3) => \temp_food_y_reg[1]__0\(6),
      \temp_food_y_reg[1][6]_0\(2 downto 0) => \temp_food_y_reg[1]__0\(2 downto 0),
      \temp_food_y_reg[1][6]_1\ => snake_body_module_n_99,
      \temp_food_y_reg[1][6]_2\ => snake_body_module_n_51,
      \temp_food_y_reg[1][6]_3\ => snake_body_module_n_98,
      \temp_food_y_reg[22][0]_0\ => snake_body_module_n_75,
      \temp_food_y_reg[22][1]_0\ => snake_body_module_n_76,
      \temp_food_y_reg[22][2]_0\(0) => \temp_food_y_reg[22]__0\(2),
      \temp_food_y_reg[22][2]_1\ => snake_body_module_n_82,
      \temp_food_y_reg[22][5]_0\ => snake_collision_n_64,
      \temp_food_y_reg[24][0]_0\ => snake_body_module_n_120,
      \temp_food_y_reg[24][1]_0\ => snake_body_module_n_119,
      \temp_food_y_reg[24][2]_0\(0) => \temp_food_y_reg[24]__0\(2),
      \temp_food_y_reg[24][5]_0\ => snake_collision_n_85,
      \temp_food_y_reg[24][6]_0\(5) => snake_body_module_n_110,
      \temp_food_y_reg[24][6]_0\(4) => snake_body_module_n_111,
      \temp_food_y_reg[24][6]_0\(3) => snake_body_module_n_112,
      \temp_food_y_reg[24][6]_0\(2) => snake_body_module_n_113,
      \temp_food_y_reg[24][6]_0\(1) => snake_body_module_n_114,
      \temp_food_y_reg[24][6]_0\(0) => snake_body_module_n_115,
      \temp_food_y_reg[30][2]_0\(2 downto 0) => \temp_food_y_reg[30]__0\(2 downto 0),
      \temp_food_y_reg[5][2]_0\(0) => \temp_food_y_reg[5]__0\(2),
      \temp_food_y_reg[5][5]_0\ => snake_collision_n_5,
      \temp_food_y_reg[6][2]_0\(0) => \temp_food_y_reg[6]__0\(2),
      \temp_food_y_reg[7][3]_0\ => snake_collision_n_71,
      \temp_food_y_reg[9][0]_0\ => snake_collision_n_141,
      \temp_food_y_reg[9][6]_0\(3 downto 0) => \temp_food_y_reg[9]__0\(6 downto 3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    go_signal : in STD_LOGIC;
    input_dir_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_dir_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    new_food_x1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    new_food_y1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_food_x2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    new_food_y2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    food_received_1 : in STD_LOGIC;
    food_received_2 : in STD_LOGIC;
    food_valid_1_out : out STD_LOGIC;
    food_valid_2_out : out STD_LOGIC;
    snake_1_x_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    snake_1_y_out : out STD_LOGIC_VECTOR ( 447 downto 0 );
    snake_2_x_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    snake_2_y_out : out STD_LOGIC_VECTOR ( 447 downto 0 );
    snake_1_size_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    snake_2_size_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    snake_1_dead_out : out STD_LOGIC;
    snake_2_dead_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "snake_game_top_0,snake_game_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "snake_game_top,Vivado 2018.3.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal n_0_3604 : STD_LOGIC;
  signal n_0_3605 : STD_LOGIC;
  signal n_0_3606 : STD_LOGIC;
  signal n_0_3607 : STD_LOGIC;
  signal n_0_3608 : STD_LOGIC;
  signal n_0_3609 : STD_LOGIC;
  signal n_0_3610 : STD_LOGIC;
  signal n_0_3611 : STD_LOGIC;
  signal n_0_3612 : STD_LOGIC;
  signal n_0_3613 : STD_LOGIC;
  signal n_0_3619 : STD_LOGIC;
  signal n_0_3620 : STD_LOGIC;
  signal n_0_3621 : STD_LOGIC;
  signal n_0_3622 : STD_LOGIC;
  signal n_0_3623 : STD_LOGIC;
  signal n_0_3624 : STD_LOGIC;
  signal n_0_3625 : STD_LOGIC;
  signal n_0_3635 : STD_LOGIC;
  signal n_0_3636 : STD_LOGIC;
  signal n_0_3637 : STD_LOGIC;
  signal \snake_body_module/respawned_12\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of i_10 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of i_3604 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of i_3605 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of i_3606 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of i_3607 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of i_3608 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of i_3609 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of i_3610 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of i_3611 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of i_3612 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of i_3613 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of i_3619 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of i_3620 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of i_3621 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of i_3622 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of i_3623 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of i_3624 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of i_3625 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of i_3635 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of i_3636 : label is "soft_lutpair126";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 resetn RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => \snake_body_module/respawned_12\
    );
i_3604: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3604
    );
i_3605: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3605
    );
i_3606: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3606
    );
i_3607: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3607
    );
i_3608: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3608
    );
i_3609: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3609
    );
i_3610: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3610
    );
i_3611: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3611
    );
i_3612: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3612
    );
i_3613: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3613
    );
i_3619: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3619
    );
i_3620: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3620
    );
i_3621: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3621
    );
i_3622: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3622
    );
i_3623: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3623
    );
i_3624: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3624
    );
i_3625: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3625
    );
i_3635: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3635
    );
i_3636: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3636
    );
i_3637: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => n_0_3637
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top
     port map (
      Q(7 downto 0) => snake_1_x_out(7 downto 0),
      clk => clk,
      food_received_1 => food_received_1,
      food_received_2 => food_received_2,
      food_valid_1_out => food_valid_1_out,
      food_valid_2_out => food_valid_2_out,
      go_signal => go_signal,
      input_dir_1(1 downto 0) => input_dir_1(1 downto 0),
      input_dir_2(1 downto 0) => input_dir_2(1 downto 0),
      new_food_x1(7 downto 0) => new_food_x1(7 downto 0),
      new_food_x2(7 downto 0) => new_food_x2(7 downto 0),
      new_food_y1(6 downto 0) => new_food_y1(6 downto 0),
      new_food_y2(6 downto 0) => new_food_y2(6 downto 0),
      resetn => resetn,
      snake_1_dead_out => snake_1_dead_out,
      snake_1_size(5 downto 0) => snake_1_size_out(5 downto 0),
      snake_1_x_out(495 downto 0) => snake_1_x_out(511 downto 16),
      \snake_1_x_reg[1][7]\(7 downto 0) => snake_1_x_out(15 downto 8),
      snake_1_y_out(426 downto 0) => snake_1_y_out(447 downto 21),
      \snake_1_y_reg[0][6]\(6 downto 0) => snake_1_y_out(6 downto 0),
      \snake_1_y_reg[1][6]\(6 downto 0) => snake_1_y_out(13 downto 7),
      \snake_1_y_reg[2][6]\(6 downto 0) => snake_1_y_out(20 downto 14),
      snake_2_dead_out => snake_2_dead_out,
      snake_2_size(5 downto 0) => snake_2_size_out(5 downto 0),
      snake_2_x_out(503 downto 0) => snake_2_x_out(511 downto 8),
      \snake_2_x_reg[0][7]\(7 downto 0) => snake_2_x_out(7 downto 0),
      snake_2_y_out(426 downto 0) => snake_2_y_out(447 downto 21),
      \snake_2_y_reg[0][6]\(6 downto 0) => snake_2_y_out(6 downto 0),
      \snake_2_y_reg[1][6]\(6 downto 0) => snake_2_y_out(13 downto 7),
      \snake_2_y_reg[2][6]\(6 downto 0) => snake_2_y_out(20 downto 14)
    );
end STRUCTURE;
