{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598616062665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598616062671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 28 07:01:02 2020 " "Processing started: Fri Aug 28 07:01:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598616062671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616062671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fumpy_top -c fumpy_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fumpy_top -c fumpy_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616062671 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1598616064058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fumpy_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fumpy_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fumpy_top " "Found entity 1: fumpy_top" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/dff/dff_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/dff/dff_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_1b " "Found entity 1: dff_1b" {  } { { "../rtl/DFF/dff_1b.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/DFF/dff_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/posedgedect_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/posedgedect_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedgeDect_single " "Found entity 1: posedgeDect_single" {  } { { "../rtl/UART/posedgeDect_single.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/posedgeDect_single.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_ram_interface_ctrl.sv(71) " "Verilog HDL information at FSM_ram_interface_ctrl.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598616071629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fsm_top/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fsm_top/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../rtl/FSM_top/FSM.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_TX " "Found entity 1: uart_TX" {  } { { "../rtl/UART/uart_TX.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_RX " "Found entity 1: uart_RX" {  } { { "../rtl/UART/uart_RX.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/UART/uart.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/posedgedect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/posedgedect.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedgeDect " "Found entity 1: posedgeDect" {  } { { "../rtl/UART/posedgeDect.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/posedgeDect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/negedgedect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/negedgedect.v" { { "Info" "ISGN_ENTITY_NAME" "1 negedgeDect " "Found entity 1: negedgeDect" {  } { { "../rtl/UART/negedgeDect.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/negedgeDect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/seg/seg_led_static.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/seg/seg_led_static.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static " "Found entity 1: seg_led_static" {  } { { "../rtl/Seg/seg_led_static.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/Seg/seg_led_static.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/systolic_arr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/systolic_arr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_arr_ctrl " "Found entity 1: systolic_arr_ctrl" {  } { { "../rtl/PE/systolic_arr_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/systolic_arr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/systolic_arr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_arr " "Found entity 1: systolic_arr" {  } { { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/MAC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/fpmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/fpmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPmult " "Found entity 1: FPmult" {  } { { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/FPmult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/fpadd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/fpadd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPadd " "Found entity 1: FPadd" {  } { { "../rtl/PE/FPadd.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/FPadd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/accum.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/accum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "../rtl/PE/accum.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/accum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/dff/dff_32b.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/dff/dff_32b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_32b " "Found entity 1: dff_32b" {  } { { "../rtl/DFF/dff_32b.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/DFF/dff_32b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP32_mult_altfp_mult_nvo " "Found entity 1: FP32_mult_altfp_mult_nvo" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071950 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP32_mult " "Found entity 2: FP32_mult" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/ram/ram_32b_256.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/ram/ram_32b_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_32b_256 " "Found entity 1: RAM_32b_256" {  } { { "../rtl/RAM/RAM_32b_256.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../rtl/PLL/pll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PLL/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616071987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616071987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/ram/ram_32b_result.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/ram/ram_32b_result.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_32b_result " "Found entity 1: RAM_32b_result" {  } { { "../rtl/RAM/RAM_32b_result.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_result.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616072003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP32_accum " "Found entity 1: FP32_accum" {  } { { "../rtl/FP/FP32_accum.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616072015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp32_accum) " "Found design unit 1: dspba_library_package (fp32_accum)" {  } { { "../rtl/FP/FP32_accum/dspba_library_package.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616072517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072530 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072530 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072530 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616072530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/fp32_accum_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/fp32_accum_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FP32_accum_0002-normal " "Found design unit 1: FP32_accum_0002-normal" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072544 ""} { "Info" "ISGN_ENTITY_NAME" "1 FP32_accum_0002 " "Found entity 1: FP32_accum_0002" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616072544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616072544 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FSM_uart_data_load.sv(79) " "Verilog HDL or VHDL warning at FSM_uart_data_load.sv(79): conditional expression evaluates to a constant" {  } { { "../rtl/FSM_top/FSM_uart_data_load.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_uart_data_load.sv" 79 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598616072554 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FSM_uart_data_load.sv(81) " "Verilog HDL or VHDL warning at FSM_uart_data_load.sv(81): conditional expression evaluates to a constant" {  } { { "../rtl/FSM_top/FSM_uart_data_load.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_uart_data_load.sv" 81 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598616072555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fumpy_top " "Elaborating entity \"fumpy_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598616072773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fumpy_top.sv(72) " "Verilog HDL assignment warning at fumpy_top.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616072774 "|fumpy_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fumpy_top.sv(76) " "Verilog HDL assignment warning at fumpy_top.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616072774 "|fumpy_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fumpy_top.sv(80) " "Verilog HDL assignment warning at fumpy_top.sv(80): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616072774 "|fumpy_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fumpy_top.sv(84) " "Verilog HDL assignment warning at fumpy_top.sv(84): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616072775 "|fumpy_top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_c_data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_c_data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598616072782 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_c_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_c_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598616072782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:myPLL " "Elaborating entity \"pll\" for hierarchy \"pll:myPLL\"" {  } { { "../rtl/fumpy_top.sv" "myPLL" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616072851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:myPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:myPLL\|altpll:altpll_component\"" {  } { { "../rtl/PLL/pll.v" "altpll_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PLL/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:myPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:myPLL\|altpll:altpll_component\"" {  } { { "../rtl/PLL/pll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PLL/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:myPLL\|altpll:altpll_component " "Instantiated megafunction \"pll:myPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073066 ""}  } { { "../rtl/PLL/pll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PLL/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616073066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616073172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616073172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led_static seg_led_static:seg_display " "Elaborating entity \"seg_led_static\" for hierarchy \"seg_led_static:seg_display\"" {  } { { "../rtl/fumpy_top.sv" "seg_display" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:myUART " "Elaborating entity \"uart\" for hierarchy \"uart:myUART\"" {  } { { "../rtl/fumpy_top.sv" "myUART" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RX uart:myUART\|uart_RX:myRX " "Elaborating entity \"uart_RX\" for hierarchy \"uart:myUART\|uart_RX:myRX\"" {  } { { "../rtl/UART/uart.sv" "myRX" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_TX uart:myUART\|uart_TX:myTX " "Elaborating entity \"uart_TX\" for hierarchy \"uart:myUART\|uart_TX:myTX\"" {  } { { "../rtl/UART/uart.sv" "myTX" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedgeDect posedgeDect:uart_rx_posedgeDect " "Elaborating entity \"posedgeDect\" for hierarchy \"posedgeDect:uart_rx_posedgeDect\"" {  } { { "../rtl/fumpy_top.sv" "uart_rx_posedgeDect" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_32b_256 RAM_32b_256:ram_a0 " "Elaborating entity \"RAM_32b_256\" for hierarchy \"RAM_32b_256:ram_a0\"" {  } { { "../rtl/fumpy_top.sv" "ram_a0" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_32b_256:ram_a0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM/RAM_32b_256.v" "altsyncram_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_256.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_32b_256:ram_a0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM/RAM_32b_256.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_256.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_32b_256:ram_a0\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MAT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MAT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR1 " "Parameter \"outdata_aclr_a\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616073669 ""}  } { { "../rtl/RAM/RAM_32b_256.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_256.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616073669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59i1 " "Found entity 1: altsyncram_59i1" {  } { { "db/altsyncram_59i1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_59i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616073780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616073780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59i1 RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated " "Elaborating entity \"altsyncram_59i1\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dm92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dm92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dm92 " "Found entity 1: altsyncram_dm92" {  } { { "db/altsyncram_dm92.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_dm92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616073897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616073897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dm92 RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|altsyncram_dm92:altsyncram1 " "Elaborating entity \"altsyncram_dm92\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|altsyncram_dm92:altsyncram1\"" {  } { { "db/altsyncram_59i1.tdf" "altsyncram1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_59i1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616073909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_59i1.tdf" "mgl_prim2" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_59i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616074109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_59i1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_59i1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616074135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616074135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616074135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616074135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1296126976 " "Parameter \"NODE_NAME\" = \"1296126976\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616074135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616074135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616074135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616074135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616074135 ""}  } { { "db/altsyncram_59i1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_59i1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616074135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616074303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616074509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616074699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm_core " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm_core\"" {  } { { "../rtl/fumpy_top.sv" "fsm_core" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "matrix_3_snd_start FSM_wire_define.sv(200) " "Verilog HDL or VHDL warning at FSM_wire_define.sv(200): object \"matrix_3_snd_start\" assigned a value but never read" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_wire_define.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598616075377 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(30) " "Verilog HDL assignment warning at FSM_counter_update.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_counter_update.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075380 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(46) " "Verilog HDL assignment warning at FSM_counter_update.sv(46): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_counter_update.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075381 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(58) " "Verilog HDL assignment warning at FSM_counter_update.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_counter_update.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075381 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(72) " "Verilog HDL assignment warning at FSM_counter_update.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_counter_update.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075381 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(42) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(42): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075382 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(43) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(43): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075382 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(54) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075382 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(58) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075382 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(77) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(77): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075383 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(78) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(78): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075383 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(82) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(82): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075383 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(83) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(83): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075383 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM_ram_interface_ctrl.sv(101) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616075384 "|fumpy_top|FSM:fsm_core"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_c_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_c_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598616075412 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_c_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_c_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598616075412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_1b FSM:fsm_core\|dff_1b:uart_data_sed_reg1 " "Elaborating entity \"dff_1b\" for hierarchy \"FSM:fsm_core\|dff_1b:uart_data_sed_reg1\"" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "uart_data_sed_reg1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_wire_define.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_arr systolic_arr:sys_arr " "Elaborating entity \"systolic_arr\" for hierarchy \"systolic_arr:sys_arr\"" {  } { { "../rtl/fumpy_top.sv" "sys_arr" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075500 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598616075506 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598616075506 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598616075507 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598616075507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_32b systolic_arr:sys_arr\|dff_32b:a1DelayReg_1 " "Elaborating entity \"dff_32b\" for hierarchy \"systolic_arr:sys_arr\|dff_32b:a1DelayReg_1\"" {  } { { "../rtl/PE/systolic_arr.sv" "a1DelayReg_1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC systolic_arr:sys_arr\|MAC:MAC_00 " "Elaborating entity \"MAC\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\"" {  } { { "../rtl/PE/systolic_arr.sv" "MAC_00" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst " "Elaborating entity \"mult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\"" {  } { { "../rtl/PE/MAC.sv" "mult_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/MAC.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPmult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst " "Elaborating entity \"FPmult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\"" {  } { { "../rtl/PE/mult.sv" "FPmult_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/mult.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_mult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst " "Elaborating entity \"FP32_mult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\"" {  } { { "../rtl/PE/FPmult.sv" "FP32_mult_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/FPmult.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_mult_altfp_mult_nvo systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component " "Elaborating entity \"FP32_mult_altfp_mult_nvo\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\"" {  } { { "../rtl/FP/FP32_mult.v" "FP32_mult_altfp_mult_nvo_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "exp_add_adder" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 616 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616075965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616075965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616075965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616075965 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 616 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616075965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1od.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1od.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1od " "Found entity 1: add_sub_1od" {  } { { "db/add_sub_1od.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/add_sub_1od.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616076075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616076075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1od systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated " "Elaborating entity \"add_sub_1od\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616076084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "exp_adj_adder" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616076163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 640 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616076183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076183 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 640 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616076183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d8c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d8c " "Found entity 1: add_sub_d8c" {  } { { "db/add_sub_d8c.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/add_sub_d8c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616076294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616076294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d8c systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated " "Elaborating entity \"add_sub_d8c\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616076303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../rtl/FP/FP32_mult.v" "exp_bias_subtr" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616076403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 664 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616076422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076422 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 664 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616076422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616076528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616076528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616076537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "man_round_adder" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616076608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616076627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616076627 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616076627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/add_sub_ptb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616076734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616076734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Elaborating entity \"add_sub_ptb\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616076743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult\"" {  } { { "../rtl/FP/FP32_mult.v" "man_product2_mult" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 712 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616077070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616077070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616077070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616077070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616077070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616077070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616077070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616077070 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 712 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616077070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_njt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_njt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_njt " "Found entity 1: mult_njt" {  } { { "db/mult_njt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/mult_njt.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616077178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616077178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_njt systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult\|mult_njt:auto_generated " "Elaborating entity \"mult_njt\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult\|mult_njt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst " "Elaborating entity \"accum\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\"" {  } { { "../rtl/PE/MAC.sv" "accum_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/MAC.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_accum systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base " "Elaborating entity \"FP32_accum\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\"" {  } { { "../rtl/PE/accum.sv" "accum_base" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/accum.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_accum_0002 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst " "Elaborating entity \"FP32_accum_0002\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\"" {  } { { "../rtl/FP/FP32_accum.v" "fp32_accum_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist16_signX_uid8_fpAccTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist16_signX_uid8_fpAccTest_b_2\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist16_signX_uid8_fpAccTest_b_2" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist14_shiftedFracUpper_uid20_fpAccTest_b_1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist18_xIn_n_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist18_xIn_n_3\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist18_xIn_n_3" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist13_accumulatorSign_uid29_fpAccTest_b_4" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist12_accValuePositive_uid35_fpAccTest_q_4" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616077960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_arr_ctrl systolic_arr_ctrl:sys_arr_ctrl " "Elaborating entity \"systolic_arr_ctrl\" for hierarchy \"systolic_arr_ctrl:sys_arr_ctrl\"" {  } { { "../rtl/fumpy_top.sv" "sys_arr_ctrl" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616080456 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "a_seg_counter_rst systolic_arr_ctrl_wire_define.sv(40) " "Verilog HDL warning at systolic_arr_ctrl_wire_define.sv(40): object a_seg_counter_rst used but never assigned" {  } { { "../rtl/PE/systolic_arr_ctrl_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_wire_define.sv" 40 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1598616080457 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_seg_counter_rst systolic_arr_ctrl_wire_define.sv(41) " "Verilog HDL warning at systolic_arr_ctrl_wire_define.sv(41): object w_seg_counter_rst used but never assigned" {  } { { "../rtl/PE/systolic_arr_ctrl_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_wire_define.sv" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1598616080458 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 systolic_arr_ctrl_counter_update.sv(11) " "Verilog HDL assignment warning at systolic_arr_ctrl_counter_update.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/PE/systolic_arr_ctrl_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_counter_update.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616080459 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 systolic_arr_ctrl_counter_update.sv(25) " "Verilog HDL assignment warning at systolic_arr_ctrl_counter_update.sv(25): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/PE/systolic_arr_ctrl_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_counter_update.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616080460 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 systolic_arr_ctrl_counter_update.sv(39) " "Verilog HDL assignment warning at systolic_arr_ctrl_counter_update.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/PE/systolic_arr_ctrl_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_counter_update.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616080460 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 systolic_arr_ctrl_counter_update.sv(53) " "Verilog HDL assignment warning at systolic_arr_ctrl_counter_update.sv(53): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/PE/systolic_arr_ctrl_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_counter_update.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616080460 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 systolic_arr_ctrl_ram_ctrl.sv(26) " "Verilog HDL assignment warning at systolic_arr_ctrl_ram_ctrl.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598616080461 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_seg_counter_rst 0 systolic_arr_ctrl_wire_define.sv(40) " "Net \"a_seg_counter_rst\" at systolic_arr_ctrl_wire_define.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/PE/systolic_arr_ctrl_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_wire_define.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598616080463 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_seg_counter_rst 0 systolic_arr_ctrl_wire_define.sv(41) " "Net \"w_seg_counter_rst\" at systolic_arr_ctrl_wire_define.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/PE/systolic_arr_ctrl_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_wire_define.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598616080463 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_32b_result RAM_32b_result:c00 " "Elaborating entity \"RAM_32b_result\" for hierarchy \"RAM_32b_result:c00\"" {  } { { "../rtl/fumpy_top.sv" "c00" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616080518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_32b_result:c00\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_32b_result:c00\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM/RAM_32b_result.v" "altsyncram_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_result.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616080591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_32b_result:c00\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_32b_result:c00\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM/RAM_32b_result.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_result.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616080608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_32b_result:c00\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_32b_result:c00\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RST " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080608 ""}  } { { "../rtl/RAM/RAM_32b_result.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_result.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616080608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1h1 " "Found entity 1: altsyncram_v1h1" {  } { { "db/altsyncram_v1h1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_v1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616080723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616080723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v1h1 RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated " "Elaborating entity \"altsyncram_v1h1\" for hierarchy \"RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616080735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3h82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3h82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3h82 " "Found entity 1: altsyncram_3h82" {  } { { "db/altsyncram_3h82.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_3h82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616080844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616080844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3h82 RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|altsyncram_3h82:altsyncram1 " "Elaborating entity \"altsyncram_3h82\" for hierarchy \"RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|altsyncram_3h82:altsyncram1\"" {  } { { "db/altsyncram_v1h1.tdf" "altsyncram1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_v1h1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616080858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_v1h1.tdf" "mgl_prim2" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_v1h1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616080907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_v1h1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_v1h1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616080932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1381192704 " "Parameter \"NODE_NAME\" = \"1381192704\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616080932 ""}  } { { "db/altsyncram_v1h1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_v1h1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616080932 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598616082119 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.28.07:01:25 Progress: Loading sld98b3a976/alt_sld_fab_wrapper_hw.tcl " "2020.08.28.07:01:25 Progress: Loading sld98b3a976/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616085034 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616087296 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616087480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616090337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616090408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616090507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616090642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616090647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616090648 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598616091323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld98b3a976/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld98b3a976/alt_sld_fab.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616091551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616091551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616091698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616091698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616091723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616091723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616091785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616091785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 382 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616091891 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616091891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616091891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616091975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616091975 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "632 " "Ignored 632 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "632 " "Ignored 632 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1598616093941 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1598616093941 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598616096357 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598616096357 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1598616096357 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FSM:fsm_core\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FSM:fsm_core\|Mult1\"" {  } { { "../rtl/FSM_top/FSM_body.sv" "Mult1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_body.sv" 334 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598616096359 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FSM:fsm_core\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FSM:fsm_core\|Mult0\"" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "Mult0" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_wire_define.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598616096359 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_arr_ctrl:sys_arr_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_arr_ctrl:sys_arr_ctrl\|Mult0\"" {  } { { "../rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" "Mult0" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598616096359 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_arr_ctrl:sys_arr_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_arr_ctrl:sys_arr_ctrl\|Mult1\"" {  } { { "../rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" "Mult1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" 5 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598616096359 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1598616096359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|altshift_taps:delay_man_product_msb_p0_rtl_0 " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|altshift_taps:delay_man_product_msb_p0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616096687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|altshift_taps:delay_man_product_msb_p0_rtl_0 " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|altshift_taps:delay_man_product_msb_p0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616096687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616096687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 36 " "Parameter \"WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616096687 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616096687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t5n " "Found entity 1: shift_taps_t5n" {  } { { "db/shift_taps_t5n.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/shift_taps_t5n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616096799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616096799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5961 " "Found entity 1: altsyncram_5961" {  } { { "db/altsyncram_5961.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_5961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616096916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616096916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616097046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616097046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616097162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616097162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616097282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616097282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616097407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616097407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:fsm_core\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FSM:fsm_core\|lpm_mult:Mult1\"" {  } { { "../rtl/FSM_top/FSM_body.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_body.sv" 334 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616098235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:fsm_core\|lpm_mult:Mult1 " "Instantiated megafunction \"FSM:fsm_core\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098235 ""}  } { { "../rtl/FSM_top/FSM_body.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_body.sv" 334 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616098235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616098348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616098348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:fsm_core\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FSM:fsm_core\|lpm_mult:Mult0\"" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_wire_define.sv" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616098435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:fsm_core\|lpm_mult:Mult0 " "Instantiated megafunction \"FSM:fsm_core\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098435 ""}  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_wire_define.sv" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616098435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kbt " "Found entity 1: mult_kbt" {  } { { "db/mult_kbt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/mult_kbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598616098546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616098546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr_ctrl:sys_arr_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systolic_arr_ctrl:sys_arr_ctrl\|lpm_mult:Mult0\"" {  } { { "../rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616098617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr_ctrl:sys_arr_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"systolic_arr_ctrl:sys_arr_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598616098617 ""}  } { { "../rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598616098617 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598616099706 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "36 " "Ignored 36 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1598616099901 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1598616099901 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/UART/uart_TX.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart_TX.v" 7 -1 0 } } { "../rtl/Seg/seg_led_static.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/Seg/seg_led_static.sv" 22 -1 0 } } { "db/shift_taps_t5n.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/shift_taps_t5n.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1598616099934 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1598616099934 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616102194 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598616105719 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1598616105955 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1598616105955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616106237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/output_files/fumpy_top.map.smsg " "Generated suppressed messages file C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/output_files/fumpy_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616107108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598616109382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598616109382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7171 " "Implemented 7171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598616110135 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598616110135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6710 " "Implemented 6710 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598616110135 ""} { "Info" "ICUT_CUT_TM_RAMS" "400 " "Implemented 400 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1598616110135 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1598616110135 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "35 " "Implemented 35 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1598616110135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598616110135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598616110205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 28 07:01:50 2020 " "Processing ended: Fri Aug 28 07:01:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598616110205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598616110205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598616110205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598616110205 ""}
