// Seed: 1262448656
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7 (1),
        .id_8 (1),
        .id_9 (-1),
        .id_10(1)
    )
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output uwire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_11;
  wire  [  -1  :  1  ]  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  assign id_20 = {id_9, id_21, id_19, 1, id_25};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_3,
      id_6,
      id_4
  );
  output wire id_1;
  assign id_1 = id_5;
  tri0  id_8 = -1;
  wire  id_9 = id_3;
  logic id_10;
  ;
  wire id_11;
  wire id_12 [1 : 1];
  ;
endmodule
