
*** Running vivado
    with args -log wallace_mul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wallace_mul.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source wallace_mul.tcl -notrace
create_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 485.672 ; gain = 179.879
Command: read_checkpoint -auto_incremental -incremental E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/prj/Wallace_Tree/Wallace_Tree.srcs/utils_1/imports/synth_1/wallace_mul.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/prj/Wallace_Tree/Wallace_Tree.srcs/utils_1/imports/synth_1/wallace_mul.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top wallace_mul -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12052
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 936.664 ; gain = 439.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wallace_mul' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/wallace_mul.v:1]
INFO: [Synth 8-6157] synthesizing module 'par_product_calc' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'modefied_booth_enc' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/encoder/modefied_booth_enc.v:1]
INFO: [Synth 8-226] default block is never used [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/encoder/modefied_booth_enc.v:10]
INFO: [Synth 8-226] default block is never used [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/encoder/modefied_booth_enc.v:10]
WARNING: [Synth 8-567] referenced signal 'rst_n' should be on the sensitivity list [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/encoder/modefied_booth_enc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'modefied_booth_enc' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/encoder/modefied_booth_enc.v:1]
INFO: [Synth 8-6157] synthesizing module 'par_product_gen' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'par_product_gen' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'par_product_add' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
	Parameter product_length1 bound to: 28 - type: integer 
	Parameter product_length2 bound to: 26 - type: integer 
	Parameter product_length3 bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'full_adder' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/adder/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/adder/full_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/adder/half_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/adder/half_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'par_product_add' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
INFO: [Synth 8-6157] synthesizing module 'par_product_add__parameterized0' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
	Parameter product_length1 bound to: 22 - type: integer 
	Parameter product_length2 bound to: 20 - type: integer 
	Parameter product_length3 bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'par_product_add__parameterized0' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
INFO: [Synth 8-6157] synthesizing module 'par_product_add__parameterized1' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
	Parameter product_length1 bound to: 32 - type: integer 
	Parameter product_length2 bound to: 30 - type: integer 
	Parameter product_length3 bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'par_product_add__parameterized1' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
WARNING: [Synth 8-689] width (30) of port connection 'product_out2' does not match port width (29) of module 'par_product_add__parameterized1' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_calc.v:126]
INFO: [Synth 8-6157] synthesizing module 'par_product_add__parameterized2' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
	Parameter product_length1 bound to: 25 - type: integer 
	Parameter product_length2 bound to: 22 - type: integer 
	Parameter product_length3 bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'par_product_add__parameterized2' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
INFO: [Synth 8-6157] synthesizing module 'par_product_add__parameterized3' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
	Parameter product_length1 bound to: 29 - type: integer 
	Parameter product_length2 bound to: 25 - type: integer 
	Parameter product_length3 bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'par_product_add__parameterized3' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
WARNING: [Synth 8-689] width (30) of port connection 'product1' does not match port width (29) of module 'par_product_add__parameterized3' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_calc.v:146]
WARNING: [Synth 8-689] width (30) of port connection 'product_out1' does not match port width (29) of module 'par_product_add__parameterized3' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_calc.v:149]
INFO: [Synth 8-6157] synthesizing module 'par_product_add__parameterized4' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
	Parameter product_length1 bound to: 32 - type: integer 
	Parameter product_length2 bound to: 29 - type: integer 
	Parameter product_length3 bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'par_product_add__parameterized4' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_add.v:1]
WARNING: [Synth 8-689] width (30) of port connection 'product2' does not match port width (29) of module 'par_product_add__parameterized4' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_calc.v:159]
INFO: [Synth 8-6155] done synthesizing module 'par_product_calc' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wallace_mul' (0#1) [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/wallace_mul.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1045.473 ; gain = 548.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1045.473 ; gain = 548.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1045.473 ; gain = 548.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
WARNING: [Synth 8-327] inferring latch for variable 'par_product_reg' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_gen.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'par_product_tmp_reg' [E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/rtl/par_product/par_product_gen.v:10]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1045.473 ; gain = 548.758
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 9     
+---XORs : 
	   3 Input      1 Bit         XORs := 134   
	   2 Input      1 Bit         XORs := 18    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[17]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen1/par_product_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen1/par_product_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[17]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen2/par_product_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen2/par_product_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen2/par_product_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen2/par_product_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[17]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_reg[27]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_reg[26]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_tmp_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_tmp_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_tmp_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_tmp_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_tmp_reg[27]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_tmp_reg[26]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen3/par_product_tmp_reg[17]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_reg[27]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_reg[26]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_reg[25]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_reg[24]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[27]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[26]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[25]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[24]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[17]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_reg[27]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_reg[26]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_reg[25]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_reg[24]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_reg[23]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_reg[22]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[27]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[26]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[25]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[24]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[23]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[22]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[17]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[27]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[26]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[25]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[24]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[23]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[22]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[21]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_reg[20]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[27]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[26]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[25]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[24]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[23]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[22]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[21]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[20]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[17]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen7/par_product_reg[31]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen7/par_product_reg[30]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen7/par_product_reg[29]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen7/par_product_reg[28]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen7/par_product_reg[27]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen7/par_product_reg[26]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen7/par_product_reg[25]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen7/par_product_reg[24]) is unused and will be removed from module wallace_mul.
WARNING: [Synth 8-3332] Sequential element (u_par_product_calc/u_par_product_gen7/par_product_reg[23]) is unused and will be removed from module wallace_mul.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1292.645 ; gain = 795.930
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1292.645 ; gain = 795.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1292.645 ; gain = 795.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.645 ; gain = 795.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.645 ; gain = 795.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.645 ; gain = 795.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.645 ; gain = 795.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.645 ; gain = 795.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.645 ; gain = 795.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    59|
|2     |LUT1   |     9|
|3     |LUT2   |    21|
|4     |LUT3   |    96|
|5     |LUT4   |   115|
|6     |LUT5   |   270|
|7     |LUT6   |    90|
|8     |LDC    |   336|
|9     |IBUF   |    33|
|10    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |  1061|
|2     |  u_par_product_calc     |par_product_calc   |   996|
|3     |    u_modefied_booth_enc |modefied_booth_enc |    91|
|4     |    u_par_product_gen0   |par_product_gen    |    98|
|5     |    u_par_product_gen1   |par_product_gen_0  |   115|
|6     |    u_par_product_gen2   |par_product_gen_1  |   127|
|7     |    u_par_product_gen3   |par_product_gen_2  |   105|
|8     |    u_par_product_gen4   |par_product_gen_3  |   104|
|9     |    u_par_product_gen5   |par_product_gen_4  |    99|
|10    |    u_par_product_gen6   |par_product_gen_5  |   163|
|11    |    u_par_product_gen7   |par_product_gen_6  |    94|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.645 ; gain = 795.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.645 ; gain = 795.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.645 ; gain = 795.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1372.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 336 instances were transformed.
  LDC => LDCE: 336 instances

系统找不到指定的路径。
Synth Design complete | Checksum: b8609b18
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1372.000 ; gain = 883.391
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1372.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/FPGA_Prjs/Lessons/Wallace_Tree/prj/Wallace_Tree/Wallace_Tree.runs/synth_1/wallace_mul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wallace_mul_utilization_synth.rpt -pb wallace_mul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 20:44:57 2024...
