// Seed: 3754746090
module module_0 (
    output logic id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8
);
  integer id_10;
  logic   id_11;
  ;
  assign module_1.id_8 = 0;
  initial begin : LABEL_0
    id_0 = -1;
  end
endmodule
module module_0 (
    input supply1 id_0
    , id_23,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    output logic id_6,
    output tri id_7,
    input wand module_1,
    output supply0 id_9,
    input wor id_10,
    output tri id_11,
    input wire id_12,
    output wire id_13,
    output logic id_14,
    output supply0 id_15,
    input wor id_16,
    input tri id_17,
    output supply1 id_18,
    input tri id_19,
    input tri1 id_20,
    output tri0 id_21
);
  wire id_24;
  ;
  int id_25 = id_4, id_26;
  wire [1 : 1] id_27;
  always @(negedge -1'h0) begin : LABEL_0
    id_14 <= 1;
    id_6 = -1'h0;
  end
  wire id_28;
  assign id_25 = $realtime;
  module_0 modCall_1 (
      id_14,
      id_16,
      id_9,
      id_10,
      id_12,
      id_15,
      id_16,
      id_19,
      id_10
  );
  logic id_29;
  always_latch @(1 or 1'h0)
    if (1) begin : LABEL_1
      disable id_30;
      $clog2(86);
      ;
    end
endmodule
