Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jun  7 18:05:04 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     8 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             237 |           87 |
| Yes          | No                    | No                     |             211 |           51 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             700 |          193 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |               Enable Signal              |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/u_id_fifo/count[0]_i_1_n_0  | u_rst/rst_o                                     |                1 |              1 |         1.00 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_axi/u_response/count[0]_i_1_n_0  | u_rst/rst_o                                     |                1 |              1 |         1.00 |
|  u_pll/clkout0_o_BUFG | u_uart/U_TX/tx_o_i_1_n_0                 | u_rst/rst_o                                     |                1 |              1 |         1.00 |
|  u_pll/clkout0_o_BUFG | u_rst/sel                                |                                                 |                1 |              3 |         3.00 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_axi/read_pending_q[3]_i_1_n_0    | u_rst/rst_o                                     |                2 |              4 |         2.00 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_axi/write_pending_q[3]_i_1_n_0   | u_rst/rst_o                                     |                2 |              4 |         2.00 |
|  u_pll/clkout0_o_BUFG |                                          | u_ddr/u_core/u_seq/dfi_wrdata_mask_q[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  u_pll/clkout0_o_BUFG | u_uart/tx_cnt[3]_i_2_n_0                 | u_uart/tx_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  u_pll/clkout0_o_BUFG | u_uart/tx_data[6]_i_1_n_0                |                                                 |                3 |              7 |         2.33 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_axi/axi_rvalid_o                 | u_ddr/u_axi/resp_cnt_q[7]_i_1_n_0               |                2 |              8 |         4.00 |
|  u_pll/clkout0_o_BUFG | u_uart/U_RX/data_o[7]_i_1_n_0            |                                                 |                2 |              8 |         4.00 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_axi/rd_remain_q                  | u_rst/rst_o                                     |                4 |              8 |         2.00 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/u_id_fifo/p_0_in            |                                                 |                1 |              8 |         8.00 |
|  u_pll/clkout0_o_BUFG | u_uart/U_TX/shift[8]_i_1_n_0             |                                                 |                4 |              9 |         2.25 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/active_row_q[0][14]_i_1_n_0 | u_rst/rst_o                                     |                5 |             15 |         3.00 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/active_row_q[1][14]_i_1_n_0 | u_rst/rst_o                                     |                6 |             15 |         2.50 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/active_row_q[2][14]_i_1_n_0 | u_rst/rst_o                                     |                3 |             15 |         5.00 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/active_row_q[3][14]_i_1_n_0 | u_rst/rst_o                                     |                3 |             15 |         5.00 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/active_row_q[4][14]_i_1_n_0 | u_rst/rst_o                                     |                3 |             15 |         5.00 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/active_row_q[5][14]_i_1_n_0 | u_rst/rst_o                                     |                6 |             15 |         2.50 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/active_row_q[6][14]_i_1_n_0 | u_rst/rst_o                                     |                6 |             15 |         2.50 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/active_row_q[7][14]_i_1_n_0 | u_rst/rst_o                                     |                7 |             15 |         2.14 |
|  u_pll/clkout0_o_BUFG | u_uart/U_TX/busy_o                       | u_uart/U_TX/clk_cnt[15]_i_1_n_0                 |                4 |             16 |         4.00 |
|  u_pll/clkout0_o_BUFG | u_uart/U_RX/clk_cnt                      | u_rst/rst_o                                     |                8 |             16 |         2.00 |
|  u_pll/clkout0_o_BUFG | led[0]_i_1_n_0                           | rx_activity[0]_i_1_n_0                          |                6 |             23 |         3.83 |
|  u_pll/clkout0_o_BUFG | led0                                     | u_ddr/u_axi/axi_rvalid_o                        |                6 |             23 |         3.83 |
|  u_pll/clkout0_o_BUFG | u_uart/sel                               | u_rst/rst_o                                     |                7 |             27 |         3.86 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/init_done_q                 | u_rst/rst_o                                     |                8 |             27 |         3.38 |
|  u_pll/clkout0_o_BUFG | u_uart/timing_valid_o                    | u_rst/rst_o                                     |                8 |             27 |         3.38 |
|  u_pll/clkout0_o_BUFG | u_uart/araddr_o[31]_i_1_n_0              |                                                 |                7 |             30 |         4.29 |
|  u_pll/clkout0_o_BUFG | u_uart/rd_addr[31]_i_1_n_0               |                                                 |                4 |             30 |         7.50 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_axi/addr_q                       | u_rst/rst_o                                     |                9 |             30 |         3.33 |
|  u_pll/clkout0_o_BUFG | u_uart/wr_addr[31]_i_1_n_0               |                                                 |                6 |             30 |         5.00 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_axi/prio_rd_q1                   | u_rst/rst_o                                     |                8 |             30 |         3.75 |
|  u_pll/clkout0_o_BUFG | u_uart/timing_valid_o0_out               | u_rst/rst_o                                     |                8 |             32 |         4.00 |
|  u_pll/clkout0_o_BUFG |                                          | u_ddr/u_core/u_seq/dfi_wrdata_q[31]_i_1_n_0     |                9 |             32 |         3.56 |
|  u_pll/clkout0_o_BUFG | u_uart/wr_data[31]_i_1_n_0               |                                                 |                6 |             32 |         5.33 |
|  u_pll/clkout0_o_BUFG | u_uart/nib_cnt[3]_i_1_n_0                | u_rst/rst_o                                     |                6 |             36 |         6.00 |
|  u_pll/clkout0_o_BUFG |                                          |                                                 |               21 |             49 |         2.33 |
|  u_pll/clkout0_o_BUFG | u_uart/awaddr_o[31]_i_1_n_0              |                                                 |               18 |             62 |         3.44 |
|  u_pll/clkout0_o_BUFG | u_phy/dfi_rddata_valid_o                 | u_rst/rst_o                                     |               37 |            130 |         3.51 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_axi/write_data_q                 | u_rst/rst_o                                     |               25 |            132 |         5.28 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_axi/u_response/p_0_in            |                                                 |               23 |            180 |         7.83 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_core/u_seq/u_write_fifo/p_0_in   |                                                 |               24 |            192 |         8.00 |
|  u_pll/clkout0_o_BUFG |                                          | u_rst/rst_o                                     |               77 |            201 |         2.61 |
|  u_pll/clkout0_o_BUFG | u_ddr/u_axi/u_request/p_0_in             |                                                 |               30 |            240 |         8.00 |
+-----------------------+------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


