(pcb /home/charlie/work/BGP/BGP_F0/BUF_V1_0/BUF.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.4-1.fc24-product")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  173000 -103000  146000 -103000  146000 -78000  173000 -78000
            173000 -103000  173000 -103000)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 250.1)
      (clearance 250.1 (type default_smd))
      (clearance 62.5 (type smd_smd))
    )
  )
  (placement
    (component "Terminal_Blocks:TerminalBlock_Pheonix_MPT-2.54mm_3pol"
      (place P3 169900 -95600 front 90 (PN CONN_01X03))
    )
    (component "Terminal_Blocks:TerminalBlock_Pheonix_MPT-2.54mm_2pol"
      (place P4 169900 -101400 front 90 (PN CONN_01X02))
      (place P1 149100 -98860 front 270 (PN CONN_01X02))
      (place P2 149100 -93060 front 270 (PN CONN_01X02))
    )
    (component Capacitors_SMD:C_0603_HandSoldering
      (place C2 160100 -99600 front 0 (PN 27p))
    )
    (component Diodes_SMD:SMA_Standard
      (place D1 164500 -93800 back 90 (PN CS1D))
    )
    (component "Connectors_JST:JST_PH_B2B-PH-K_02x2.00mm_Straight"
      (place P5 170900 -86700 back 270 (PN CONN_01X02))
    )
    (component LIBS:Potentiometer_Alpha_Tripple_Vertical_Dual_Shaft
      (place P6 155750 -80000 back 270 (PN CONN_01X09))
    )
    (component "Connectors_JST:JST_PH_B5B-PH-K_05x2.00mm_Straight"
      (place P7 148200 -80400 back 90 (PN CONN_01X05))
    )
    (component Resistors_SMD:R_0603
      (place R1 155000 -97000 front 0 (PN 1.5MEG))
      (place R4 164500 -99600 front 0 (PN 4.99k))
      (place R5 160000 -96400 back 180 (PN 100k))
      (place R6 160000 -98500 back 0 (PN 100k))
      (place R7 170000 -82400 front 180 (PN 100))
      (place R2 155000 -99600 front 0 (PN 499k))
    )
    (component "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm"
      (place U1 161800 -94400 front 0 (PN MC33178))
    )
    (component "Capacitors_Tantalum_SMD:TantalC_SizeR_EIA-2012"
      (place C1 155000 -93700 front 0 (PN 0.1u))
      (place C3 160000 -101000 back 180 (PN 10u))
      (place C4 170000 -79700 front 0 (PN 10u))
    )
  )
  (library
    (image "Terminal_Blocks:TerminalBlock_Pheonix_MPT-2.54mm_3pol"
      (outline (path signal 50  -1778 -3302  6858 -3302))
      (outline (path signal 50  -1778 3302  -1778 -3302))
      (outline (path signal 50  6858 3302  -1778 3302))
      (outline (path signal 50  6858 -3302  6858 3302))
      (outline (path signal 150  6639.56 3098.8  -1559.56 3098.8))
      (outline (path signal 150  6639.56 2700.02  -1559.56 2700.02))
      (outline (path signal 150  6639.56 -2600.96  -1559.56 -2600.96))
      (outline (path signal 150  -1559.56 -3098.8  6639.56 -3098.8))
      (outline (path signal 150  3840.48 -2600.96  3840.48 -3098.8))
      (outline (path signal 150  -1358.9 -3098.8  -1358.9 -2600.96))
      (outline (path signal 150  6441.44 -2600.96  6441.44 -3098.8))
      (outline (path signal 150  1242.06 -3098.8  1242.06 -2600.96))
      (outline (path signal 150  6639.56 -3098.8  6639.56 3098.8))
      (outline (path signal 150  -1557.02 3098.8  -1557.02 -3098.8))
      (pin Oval[A]Pad_1998.98x1998.98_um 3 5080 0)
      (pin Rect[A]Pad_1998.98x1998.98_um 1 0 0)
      (pin Oval[A]Pad_1998.98x1998.98_um 2 2540 0)
    )
    (image "Terminal_Blocks:TerminalBlock_Pheonix_MPT-2.54mm_2pol"
      (outline (path signal 50  -1700 3300  4300 3300))
      (outline (path signal 50  -1700 -3300  -1700 3300))
      (outline (path signal 50  4300 -3300  -1700 -3300))
      (outline (path signal 50  4300 3300  4300 -3300))
      (outline (path signal 150  4069.08 -2600.96  -1529.08 -2600.96))
      (outline (path signal 150  -1330.96 -3098.8  -1330.96 -2600.96))
      (outline (path signal 150  3870.96 -2600.96  3870.96 -3098.8))
      (outline (path signal 150  1270 -3098.8  1270 -2600.96))
      (outline (path signal 150  -1529.08 2700.02  4069.08 2700.02))
      (outline (path signal 150  -1529.08 -3098.8  4069.08 -3098.8))
      (outline (path signal 150  4069.08 -3098.8  4069.08 3098.8))
      (outline (path signal 150  4069.08 3098.8  -1529.08 3098.8))
      (outline (path signal 150  -1529.08 3098.8  -1529.08 -3098.8))
      (pin Oval[A]Pad_1998.98x1998.98_um 2 2540 0)
      (pin Rect[A]Pad_1998.98x1998.98_um 1 0 0)
    )
    (image Capacitors_SMD:C_0603_HandSoldering
      (outline (path signal 50  -1850 750  1850 750))
      (outline (path signal 50  -1850 -750  1850 -750))
      (outline (path signal 50  -1850 750  -1850 -750))
      (outline (path signal 50  1850 750  1850 -750))
      (outline (path signal 150  -350 600  350 600))
      (outline (path signal 150  350 -600  -350 -600))
      (pin Rect[T]Pad_1200x750_um 1 -950 0)
      (pin Rect[T]Pad_1200x750_um 2 950 0)
    )
    (image Diodes_SMD:SMA_Standard
      (outline (path signal 50  -3500 2000  3500 2000))
      (outline (path signal 50  3500 2000  3500 -2000))
      (outline (path signal 50  3500 -2000  -3500 -2000))
      (outline (path signal 50  -3500 -2000  -3500 2000))
      (outline (path signal 381  206.991 0  196.86 -63.964  167.459 -121.666  121.666 -167.459
            63.964 -196.86  0 -206.991  -63.964 -196.86  -121.666 -167.459
            -167.459 -121.666  -196.86 -63.964  -206.991 0  -196.86 63.964
            -167.459 121.666  -121.666 167.459  -63.964 196.86  0 206.991
            63.964 196.86  121.666 167.459  167.459 121.666  196.86 63.964))
      (outline (path signal 150  -1799.14 -1750.06  -1799.14 -1399.54))
      (outline (path signal 150  -1799.14 1750.06  -1799.14 1399.54))
      (outline (path signal 150  2250.44 -1750.06  2250.44 -1399.54))
      (outline (path signal 150  -2250.44 -1750.06  -2250.44 -1399.54))
      (outline (path signal 150  -2250.44 1750.06  -2250.44 1399.54))
      (outline (path signal 150  2250.44 1750.06  2250.44 1399.54))
      (outline (path signal 150  -2250.44 -1750.06  2250.44 -1750.06))
      (outline (path signal 150  -2250.44 1750.06  2250.44 1750.06))
      (pin Rect[T]Pad_2499.36x1800.86_um 1 -1998.98 0)
      (pin Rect[T]Pad_2499.36x1800.86_um 2 1998.98 0)
    )
    (image "Connectors_JST:JST_PH_B2B-PH-K_02x2.00mm_Straight"
      (outline (path signal 120  -2050 1800  -2050 -2900))
      (outline (path signal 120  -2050 -2900  4050 -2900))
      (outline (path signal 120  4050 -2900  4050 1800))
      (outline (path signal 120  4050 1800  -2050 1800))
      (outline (path signal 120  500 1800  500 1200))
      (outline (path signal 120  500 1200  -1450 1200))
      (outline (path signal 120  -1450 1200  -1450 -2300))
      (outline (path signal 120  -1450 -2300  3450 -2300))
      (outline (path signal 120  3450 -2300  3450 1200))
      (outline (path signal 120  3450 1200  1500 1200))
      (outline (path signal 120  1500 1200  1500 1800))
      (outline (path signal 120  -2050 500  -1450 500))
      (outline (path signal 120  -2050 -800  -1450 -800))
      (outline (path signal 120  4050 500  3450 500))
      (outline (path signal 120  4050 -800  3450 -800))
      (outline (path signal 120  -300 1800  -300 2000))
      (outline (path signal 120  -300 2000  -600 2000))
      (outline (path signal 120  -600 2000  -600 1800))
      (outline (path signal 120  -300 1900  -600 1900))
      (outline (path signal 120  900 -2300  900 -1800))
      (outline (path signal 120  900 -1800  1100 -1800))
      (outline (path signal 120  1100 -1800  1100 -2300))
      (outline (path signal 120  1000 -2300  1000 -1800))
      (outline (path signal 120  -1100 2100  -2350 2100))
      (outline (path signal 120  -2350 2100  -2350 850))
      (outline (path signal 100  -1100 2100  -2350 2100))
      (outline (path signal 100  -2350 2100  -2350 850))
      (outline (path signal 100  -1950 1700  -1950 -2800))
      (outline (path signal 100  -1950 -2800  3950 -2800))
      (outline (path signal 100  3950 -2800  3950 1700))
      (outline (path signal 100  3950 1700  -1950 1700))
      (outline (path signal 50  -2450 2200  -2450 -3300))
      (outline (path signal 50  -2450 -3300  4450 -3300))
      (outline (path signal 50  4450 -3300  4450 2200))
      (outline (path signal 50  4450 2200  -2450 2200))
      (pin Rect[A]Pad_1200x1700_um 1 0 0)
      (pin Oval[A]Pad_1200x1700_um 2 2000 0)
    )
    (image LIBS:Potentiometer_Alpha_Tripple_Vertical_Dual_Shaft
      (outline (path signal 100  -14700 10450  -14700 -2750))
      (outline (path signal 100  -14700 -2750  1800 -2750))
      (outline (path signal 100  1800 -2750  1800 10450))
      (outline (path signal 100  1800 10450  -14700 10450))
      (outline (path signal 120  -14760 10500  1860 10500))
      (outline (path signal 120  -14760 -2810  1860 -2810))
      (outline (path signal 120  -14760 10500  -14760 -2810))
      (outline (path signal 120  1860 10500  1860 -2810))
      (outline (path signal 50  -15150 10700  -15150 -3000))
      (outline (path signal 50  -15150 -3000  2050 -3000))
      (outline (path signal 50  2050 -3000  2050 10700))
      (outline (path signal 50  2050 10700  -15150 10700))
      (pin Round[A]Pad_1800_um 3 0 7500)
      (pin Round[A]Pad_1800_um 2 0 3750)
      (pin Round[A]Pad_1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 6 -5000 7500)
      (pin Round[A]Pad_1800_um 5 -5000 3750)
      (pin Round[A]Pad_1800_um 4 -5000 0)
      (pin Round[A]Pad_1800_um 7 -10000 0)
      (pin Round[A]Pad_1800_um 8 -10000 3750)
      (pin Round[A]Pad_1800_um 9 -10000 7500)
    )
    (image "Connectors_JST:JST_PH_B5B-PH-K_05x2.00mm_Straight"
      (outline (path signal 120  -2050 1800  -2050 -2900))
      (outline (path signal 120  -2050 -2900  10050 -2900))
      (outline (path signal 120  10050 -2900  10050 1800))
      (outline (path signal 120  10050 1800  -2050 1800))
      (outline (path signal 120  500 1800  500 1200))
      (outline (path signal 120  500 1200  -1450 1200))
      (outline (path signal 120  -1450 1200  -1450 -2300))
      (outline (path signal 120  -1450 -2300  9450 -2300))
      (outline (path signal 120  9450 -2300  9450 1200))
      (outline (path signal 120  9450 1200  7500 1200))
      (outline (path signal 120  7500 1200  7500 1800))
      (outline (path signal 120  -2050 500  -1450 500))
      (outline (path signal 120  -2050 -800  -1450 -800))
      (outline (path signal 120  10050 500  9450 500))
      (outline (path signal 120  10050 -800  9450 -800))
      (outline (path signal 120  -300 1800  -300 2000))
      (outline (path signal 120  -300 2000  -600 2000))
      (outline (path signal 120  -600 2000  -600 1800))
      (outline (path signal 120  -300 1900  -600 1900))
      (outline (path signal 120  900 -2300  900 -1800))
      (outline (path signal 120  900 -1800  1100 -1800))
      (outline (path signal 120  1100 -1800  1100 -2300))
      (outline (path signal 120  1000 -2300  1000 -1800))
      (outline (path signal 120  2900 -2300  2900 -1800))
      (outline (path signal 120  2900 -1800  3100 -1800))
      (outline (path signal 120  3100 -1800  3100 -2300))
      (outline (path signal 120  3000 -2300  3000 -1800))
      (outline (path signal 120  4900 -2300  4900 -1800))
      (outline (path signal 120  4900 -1800  5100 -1800))
      (outline (path signal 120  5100 -1800  5100 -2300))
      (outline (path signal 120  5000 -2300  5000 -1800))
      (outline (path signal 120  6900 -2300  6900 -1800))
      (outline (path signal 120  6900 -1800  7100 -1800))
      (outline (path signal 120  7100 -1800  7100 -2300))
      (outline (path signal 120  7000 -2300  7000 -1800))
      (outline (path signal 120  -1100 2100  -2350 2100))
      (outline (path signal 120  -2350 2100  -2350 850))
      (outline (path signal 100  -1100 2100  -2350 2100))
      (outline (path signal 100  -2350 2100  -2350 850))
      (outline (path signal 100  -1950 1700  -1950 -2800))
      (outline (path signal 100  -1950 -2800  9950 -2800))
      (outline (path signal 100  9950 -2800  9950 1700))
      (outline (path signal 100  9950 1700  -1950 1700))
      (outline (path signal 50  -2450 2200  -2450 -3300))
      (outline (path signal 50  -2450 -3300  10450 -3300))
      (outline (path signal 50  10450 -3300  10450 2200))
      (outline (path signal 50  10450 2200  -2450 2200))
      (pin Rect[A]Pad_1200x1700_um 1 0 0)
      (pin Oval[A]Pad_1200x1700_um 2 2000 0)
      (pin Oval[A]Pad_1200x1700_um 3 4000 0)
      (pin Oval[A]Pad_1200x1700_um 4 6000 0)
      (pin Oval[A]Pad_1200x1700_um 5 8000 0)
    )
    (image Resistors_SMD:R_0603
      (outline (path signal 50  -1300 800  1300 800))
      (outline (path signal 50  -1300 -800  1300 -800))
      (outline (path signal 50  -1300 800  -1300 -800))
      (outline (path signal 50  1300 800  1300 -800))
      (outline (path signal 150  500 -675  -500 -675))
      (outline (path signal 150  -500 675  500 675))
      (pin Rect[T]Pad_500x900_um 1 -750 0)
      (pin Rect[T]Pad_500x900_um 2 750 0)
    )
    (image "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm"
      (outline (path signal 50  -3750 2750  -3750 -2750))
      (outline (path signal 50  3750 2750  3750 -2750))
      (outline (path signal 50  -3750 2750  3750 2750))
      (outline (path signal 50  -3750 -2750  3750 -2750))
      (outline (path signal 150  -2075 2575  -2075 2430))
      (outline (path signal 150  2075 2575  2075 2430))
      (outline (path signal 150  2075 -2575  2075 -2430))
      (outline (path signal 150  -2075 -2575  -2075 -2430))
      (outline (path signal 150  -2075 2575  2075 2575))
      (outline (path signal 150  -2075 -2575  2075 -2575))
      (outline (path signal 150  -2075 2430  -3475 2430))
      (pin Rect[T]Pad_1550x600_um 1 -2700 1905)
      (pin Rect[T]Pad_1550x600_um 2 -2700 635)
      (pin Rect[T]Pad_1550x600_um 3 -2700 -635)
      (pin Rect[T]Pad_1550x600_um 4 -2700 -1905)
      (pin Rect[T]Pad_1550x600_um 5 2700 -1905)
      (pin Rect[T]Pad_1550x600_um 6 2700 -635)
      (pin Rect[T]Pad_1550x600_um 7 2700 635)
      (pin Rect[T]Pad_1550x600_um 8 2700 1905)
    )
    (image "Capacitors_Tantalum_SMD:TantalC_SizeR_EIA-2012"
      (outline (path signal 150  635 635  635 -635))
      (outline (path signal 150  -1016 635  -1016 -635))
      (outline (path signal 150  -1016 -635  1016 -635))
      (outline (path signal 150  1016 -635  1016 635))
      (outline (path signal 150  1016 635  -1016 635))
      (pin Rect[T]Pad_1549.4x1800.86_um 1 1176.02 0)
      (pin Rect[T]Pad_1549.4x1800.86_um 2 -1176.02 0)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1200x1700_um
      (shape (path F.Cu 1200  0 -250  0 250))
      (shape (path B.Cu 1200  0 -250  0 250))
      (attach off)
    )
    (padstack Oval[A]Pad_1998.98x1998.98_um
      (shape (path F.Cu 1998.98  0 0  0 0))
      (shape (path B.Cu 1998.98  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2499.36x1800.86_um
      (shape (rect F.Cu -1249.68 -900.43 1249.68 900.43))
      (attach off)
    )
    (padstack Rect[T]Pad_500x900_um
      (shape (rect F.Cu -250 -450 250 450))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x750_um
      (shape (rect F.Cu -600 -375 600 375))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1700_um
      (shape (rect F.Cu -600 -850 600 850))
      (shape (rect B.Cu -600 -850 600 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1549.4x1800.86_um
      (shape (rect F.Cu -774.7 -900.43 774.7 900.43))
      (attach off)
    )
    (padstack Rect[T]Pad_1550x600_um
      (shape (rect F.Cu -775 -300 775 300))
      (attach off)
    )
    (padstack Rect[A]Pad_1998.98x1998.98_um
      (shape (rect F.Cu -999.49 -999.49 999.49 999.49))
      (shape (rect B.Cu -999.49 -999.49 999.49 999.49))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C2-1 U1-3 C1-1 R2-1)
    )
    (net "Net-(C3-Pad1)"
      (pins R5-2 R6-1 U1-5 C3-1)
    )
    (net /PB1_1
      (pins P1-2 P6-1)
    )
    (net "Net-(C4-Pad1)"
      (pins R7-1 C4-1)
    )
    (net /PB2_3
      (pins P2-2 P6-6)
    )
    (net Earth
      (pins P3-3 C2-2 D1-2 P1-1 P2-1 P6-3 P6-4 P6-7 P7-5 R1-2 R6-2 U1-4 C3-2)
    )
    (net /PV_3
      (pins P6-9 C4-2)
    )
    (net "Net-(P3-Pad1)"
      (pins P3-1 P4-2)
    )
    (net /PV_2
      (pins P3-2 P6-8)
    )
    (net /IN_EQ
      (pins P5-1 P7-2 U1-1 U1-2)
    )
    (net /VRef
      (pins P7-4 R4-2 U1-6 U1-7 R2-2)
    )
    (net /PB1_2
      (pins P6-2 P6-5 R1-1 C1-2)
    )
    (net /V+
      (pins P4-1 D1-1 P7-3 R5-1 U1-8)
    )
    (net /OUT_EQ
      (pins P5-2 P7-1 R7-2)
    )
    (net "Net-(R4-Pad1)"
      (pins R4-1)
    )
    (class kicad_default "" /IN_EQ /OUT_EQ /PB1_1 /PB1_2 /PB2_2 /PB2_3 /PV_2
      /PV_3 "Net-(C1-Pad1)" "Net-(C2-Pad1)" "Net-(C3-Pad1)" "Net-(C4-Pad1)"
      "Net-(C5-Pad1)" "Net-(C6-Pad2)" "Net-(C7-Pad1)" "Net-(P3-Pad1)" "Net-(Q4-Pad1)"
      "Net-(R3-Pad1)" "Net-(R4-Pad1)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 250.1)
      )
    )
    (class PWR /IN_B /IN_N /V+ /VRef Earth
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 250.1)
      )
    )
  )
  (wiring
  )
)
