$date
	Fri Apr  7 10:33:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module dut1 $end
$var wire 1 ! a $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#10
1"
1!
#20
0"
0!
#30
1"
1!
#50
0"
0!
#60
