### FPGA Flow
+ [logik](https://github.com/siliconcompiler/logik) (ZeroASIC), under [Apache License 2.0](https://github.com/siliconcompiler/logik/blob/main/LICENSE)
  - Logik is an open source FPGA tool chain with support for high level language parsing, synthesis, placement, routing, bit-stream generation, and analysis. Users enter design sources, constraints, and compile options through a simple SiliconCompiler Python API.
+ F4PGA [SymbiFlow](https://symbiflow.github.io/)
  - A Verilog-to-Bitstream (end-to-end) FPGA synthesis flow.
  - Target Xilinx 7-Series, Lattice iCE40 and Lattice ECP5 FPGAs.
+ [VTR](https://github.com/verilog-to-routing/vtr-verilog-to-routing) (U Toronto), under [VTR License](https://github.com/verilog-to-routing/vtr-verilog-to-routing/blob/master/LICENSE.md)
   - A world-wide collaborative effort to provide a open-source framework for conducting FPGA architecture and CAD research and development.
+ [RAD Flow](https://github.com/andrewboutros/rad-flow) (U Toronto, Intel)
  - The RAD flow is an open source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration devices (RADs).
+ [OSS CAD Suite](https://github.com/YosysHQ/oss-cad-suite-build), under [ISC License](https://github.com/YosysHQ/oss-cad-suite-build/blob/master/COPYING)
  - OSS CAD Suite is a binary software distribution for a number of open source software used in digital logic design.
+ [IceStorm](http://www.clifford.at/icestorm/) (Clifford Wolf)
  - Aims at reverse engineering and documenting the bitstream format of Lattice iCE40 FPGAs and providing simple tools for analyzing and creating bitstream files.
  - A working fully open source flow with Yosys and Arachne-pnr.
+ [FPGA CAD Framework](https://github.com/EliasVansteenkiste/FPGA-CAD-Framework) ([HES Group](https://github.com/UGent-HES) at Ghent Univ.)
  - A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
+ [hCODE](https://github.com/hCODE-FPGA/hCODE/tree/master/lib) (Kumamoto Univ.)
  - A tool to simplify the creation, sharing, and software integration of FPGA hardware accelerators.
+ [Automata to Routing](https://github.com/jackwadden/Automata-to-Routing) (U.Va.)
  - An open-source toolchain to design and evaluate island style spatial automata processing architectures.
+ [Quicklogic FPGA Toolchain](https://github.com/QuickLogic-Corp/quicklogic-fpga-toolchain) (QuickLogic), under [Apache License v2.0](https://github.com/QuickLogic-Corp/quicklogic-fpga-toolchain/blob/master/LICENSE)
  - SymbiFlow toolchain release packages for Quicklogic FPGAs.

### FPGA Flow Composer
+ [Edalize](https://github.com/olofk/edalize) (Olof Kindgren), under [BSD 2-Clause License](https://github.com/olofk/edalize/blob/master/LICENSE)
  - Edalize is a Python Library for interacting with EDA tools.
+ [hdlmake](https://hdlmake.readthedocs.io/en/master/) (CERN), under [ GNU General Public License v3.0](https://ohwr.org/project/hdl-make/blob/master/COPYING)
  - A tool designed to help FPGA designers to manage and share their HDL code by automatically finding file dependencies, writing synthesis & simulation Makefiles, and fetching IP-Core libraries from remote repositories.
+ [BFASST](https://github.com/byuccl/bfasst) (BYU)
  - Tools for FPGA Assurance Flows.
+ [PyFPGA](https://github.com/PyFPGA/pyfpga), under [GNU General Public License v3.0](https://github.com/PyFPGA/pyfpga/blob/main/LICENSE)
  - PyFPGA is a Python Class for vendor-independent FPGA development.
+ [DATuner](https://github.com/cornell-zhang/datuner) (Cornell, PKU)
  - A parallel bandit-based approach for autotuning FPGA compilation.

### FPGA Utilities
+ [RapidWright](https://github.com/Xilinx/RapidWright.git) (Xilinx)
  - Provide Vivado Interface for users to build customized FPGA implementations.
  - Similar projects: [Torc](https://github.com/torc-isi/torc), [RapidSmith](http://rapidsmith.sourceforge.net/), and [RapidSmith2](https://github.com/byuccl/RapidSmith2)
+ [openFPGALoader](https://github.com/trabucayre/openFPGALoader), under [GNU Affero General Public License v3.0](https://github.com/trabucayre/openFPGALoader/blob/master/LICENSE)
  - Universal utility for programming FPGA.
+ [reloc](https://github.com/bgottschall/reloc) (TU Dresden), under [MIT License](https://github.com/bgottschall/reloc/blob/master/LICENSE)
  - An Open-Sourced Vivado Workflow for Generating Relocatable, Out-Of-Context End-User Configuration Tiles.
+ [SpyDrNet](https://github.com/byuccl/spydrnet) (BYU), under [BSD 3-Clause License](https://github.com/byuccl/spydrnet/blob/master/LICENSE)
  - A flexible framework for analyzing and transforming netlists. Built to fill an important gap in FPGA research and reliability.
+ [chisel-vitis-template](https://github.com/Wolf-Tungsten/chisel-vitis-template) (CAS ICT)
  - 在Vitis平台上运行Chisel设计.
+ [Sdaccel-chisel-integration](https://github.com/necst/sdaccel_chisel_integration)
  - A wrapper in Chisel for using RTL kernels into SDAccel 2017.1.
+ [Rebit](https://code.google.com/archive/p/rebit/)
  - A low level configuration analysis and for the debugging and validation of the bitstream files of architectures that exploit dynamic partial reconfiguration on Xilinx FPGAs.
