# vverilog
a Verilog parser written in Nim.

## Origin
a optional uni homework needed for a verilog parser.
