## Education
### Nanyang Technological University
**M.SC IN ELECTRONICS**

Thesis: Engineered substrate for electronics and photonics applications.

### KLUniversity
**B.TECH IN ELECTRONICS AND COMMUNICATIONS ENGINEERING**

Thesis: Multimode, Multiband software defined radio using NI-USRP.

## Skills
**Programming**  Python, C/C++, Verilog, System Verilog, ROS

**Tools** Cadence AMS Designer, Virtuoso, Encounter, RTL compiler, Questasim

## Experience
### Energy Research Instuite (Prof. Anupam), Nanyang Technological University
**RESEARCH ASSOCIATE**
- To build simulation platform for autonomous vehicles for perception, decision making and actuation.
- To use ROS, gazebo, RViz for vehicle movement, planning and localisation.
- To create model of autonomous vehicle to support the above simulation platform.
- To study and implement autonomous vehicle vulerenabilites due to communication channels.
- To build prevention for known security attacks on autonomous vehicles.

### Instuite of Microelectronics(Dr. Do Anh Tuan), A*STAR
**VISITNG RESEARCHER**
- Designed and implemented 3 stage pipelined memory controller to support in-memory computing in ReRAM crossbar.
- Optimize the fitting parameters of ReRAM model to behave close to physical device.
- Responsible for implementaion of schematic and layout of peripheral circuts.
- Modeled pulse generator in veriloga to provide stimuli to ReRAM for switching.

### DAUIN(Prof. Andrea Calimera, Prof. Marco Vacca), Politechinico di Torino
**RESEARCHER**
-Implemented content addressable memory (CAM) with associated match line sense amplifiers for detecting a match (row based) and sense amplifiers to read out data (column based) at STM28n technology.
- Added an accelerator to RISCV core to perform in-memory computing inside CAM cell for min/max search.
- Implemeted wrapper for min/max accelerator to integrate with pulpissimo SoC.

### Hardware and Embedded Systems Lab (Prof. Anupam), Nanyang Technological University
**RESEARCH ASSISTANT**
- Performed co-simulation and validated analog and post-synthesis digital blocks using AMS Designer.
- Designed write circuit for ReRAM crossbar memory structure with TSMC65nm.
- Implemented reversible quantum circuit for square root and inverse square root algorithms which have lower gate count compared with synthesis flows.
- Proposed and Implemented technology(ReRAM) mapping for matrix-matrix multiplication(processing-in-memory) using ReVAMP architecture.(unpublished)
- Proposed and Implemented minimum area technology mapping for verilog modules to process on ReRAM technology using ReVAMP architecture.(unpublished)

### BMW Advanced Mobility Lab(Dr. Akshay Rao), Singapore
**INTERN**
- Analyze and extract features from huge data sets using python.
- Assist decision making process through machine learning to identify charging stations for electric cars.

### Wipro Technologies, Pune, India
**DESIGN VERIFICATION ENGINEER**
- Programmed 150 C++ test-cases into System Verilog which was essential in the work environment change.
- Developed perl scripts which corrected the design violations 3000 and saved 180 man hours.
- Debugged the design errors, and Coded cover-points which validated the coverage with golden module using VCS.


