

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Mon Sep 14 13:07:32 2020

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18LF43K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 05/05/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18LF43K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _ANSELAbits	set	3896
    48  0000                     _PORTAbits	set	3968
    49  0000                     _OSCCONbits	set	4051
    50  0000                     _TRISAbits	set	3986
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  001FD6                     __pcinit:
    56                           	callstack 0
    57  001FD6                     start_initialization:
    58                           	callstack 0
    59  001FD6                     __initialization:
    60                           	callstack 0
    61  001FD6                     end_of_initialization:
    62                           	callstack 0
    63  001FD6                     __end_of__initialization:
    64                           	callstack 0
    65  001FD6  0100               	movlb	0
    66  001FD8  EFEE  F00F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000000                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000000                     
    72                           ; 1 bytes @ 0x0
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 73 in file "newmain.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  1    wreg      void 
    85 ;; Registers used:
    86 ;;		wreg, status,2
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK0   BANK1
    92 ;;      Params:         0       0       0
    93 ;;      Locals:         0       0       0
    94 ;;      Temps:          0       0       0
    95 ;;      Totals:         0       0       0
    96 ;;Total ram usage:        0 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105  001FDC                     __ptext0:
   106                           	callstack 0
   107  001FDC                     _main:
   108                           	callstack 31
   109  001FDC                     
   110                           ;newmain.c: 75:     TRISAbits.RA4 = 1;
   111  001FDC  8892               	bsf	146,4,c	;volatile
   112                           
   113                           ;newmain.c: 76:     TRISAbits.RA7 = 0;
   114  001FDE  9E92               	bcf	146,7,c	;volatile
   115                           
   116                           ;newmain.c: 77:     TRISAbits.RA6 = 0;
   117  001FE0  9C92               	bcf	146,6,c	;volatile
   118                           
   119                           ;newmain.c: 78:     TRISAbits.RA5 = 0;
   120  001FE2  9A92               	bcf	146,5,c	;volatile
   121                           
   122                           ;newmain.c: 79:     ANSELAbits.ANSA5 = 0;
   123  001FE4  010F               	movlb	15	; () banked
   124  001FE6  9B38               	bcf	56,5,b	;volatile
   125  001FE8                     
   126                           ; BSR set to: 15
   127                           ;newmain.c: 81:     OSCCONbits.IRCF = 0b110;
   128  001FE8  50D3               	movf	211,w,c	;volatile
   129  001FEA  0B8F               	andlw	-113
   130  001FEC  0960               	iorlw	96
   131  001FEE  6ED3               	movwf	211,c	;volatile
   132  001FF0                     l698:
   133                           
   134                           ;newmain.c: 84:         PORTAbits.RA5 = 1;
   135  001FF0  8A80               	bsf	128,5,c	;volatile
   136  001FF2                     
   137                           ;newmain.c: 85:         __nop();
   138  001FF2  F000               	nop	
   139  001FF4                     
   140                           ;newmain.c: 86:         PORTAbits.RA5 = 0;
   141  001FF4  9A80               	bcf	128,5,c	;volatile
   142  001FF6                     
   143                           ;newmain.c: 87:         __nop();
   144  001FF6  F000               	nop	
   145  001FF8  EFF8  F00F         	goto	l698
   146  001FFC  EF00  F000         	goto	start
   147  002000                     __end_of_main:
   148                           	callstack 0
   149  0000                     
   150                           	psect	rparam
   151  0000                     
   152                           	psect	idloc
   153                           
   154                           ;Config register IDLOC0 @ 0x200000
   155                           ;	unspecified, using default values
   156  200000                     	org	2097152
   157  200000  FF                 	db	255
   158                           
   159                           ;Config register IDLOC1 @ 0x200001
   160                           ;	unspecified, using default values
   161  200001                     	org	2097153
   162  200001  FF                 	db	255
   163                           
   164                           ;Config register IDLOC2 @ 0x200002
   165                           ;	unspecified, using default values
   166  200002                     	org	2097154
   167  200002  FF                 	db	255
   168                           
   169                           ;Config register IDLOC3 @ 0x200003
   170                           ;	unspecified, using default values
   171  200003                     	org	2097155
   172  200003  FF                 	db	255
   173                           
   174                           ;Config register IDLOC4 @ 0x200004
   175                           ;	unspecified, using default values
   176  200004                     	org	2097156
   177  200004  FF                 	db	255
   178                           
   179                           ;Config register IDLOC5 @ 0x200005
   180                           ;	unspecified, using default values
   181  200005                     	org	2097157
   182  200005  FF                 	db	255
   183                           
   184                           ;Config register IDLOC6 @ 0x200006
   185                           ;	unspecified, using default values
   186  200006                     	org	2097158
   187  200006  FF                 	db	255
   188                           
   189                           ;Config register IDLOC7 @ 0x200007
   190                           ;	unspecified, using default values
   191  200007                     	org	2097159
   192  200007  FF                 	db	255
   193                           
   194                           	psect	config
   195                           
   196                           ; Padding undefined space
   197  300000                     	org	3145728
   198  300000  FF                 	db	255
   199                           
   200                           ;Config register CONFIG1H @ 0x300001
   201                           ;	Oscillator Selection bits
   202                           ;	FOSC = INTIO7, Internal oscillator block, CLKOUT function on OSC2
   203                           ;	4X PLL Enable
   204                           ;	PLLCFG = OFF, Oscillator used directly
   205                           ;	Primary clock enable bit
   206                           ;	PRICLKEN = ON, Primary clock is always enabled
   207                           ;	Fail-Safe Clock Monitor Enable bit
   208                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   209                           ;	Internal/External Oscillator Switchover bit
   210                           ;	IESO = OFF, Oscillator Switchover mode disabled
   211  300001                     	org	3145729
   212  300001  29                 	db	41
   213                           
   214                           ;Config register CONFIG2L @ 0x300002
   215                           ;	Power-up Timer Enable bit
   216                           ;	PWRTEN = OFF, Power up timer disabled
   217                           ;	Brown-out Reset Enable bits
   218                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   219                           ;	Brown Out Reset Voltage bits
   220                           ;	BORV = 190, VBOR set to 1.90 V nominal
   221  300002                     	org	3145730
   222  300002  1F                 	db	31
   223                           
   224                           ;Config register CONFIG2H @ 0x300003
   225                           ;	Watchdog Timer Enable bits
   226                           ;	WDTEN = ON, WDT is always enabled. SWDTEN bit has no effect
   227                           ;	Watchdog Timer Postscale Select bits
   228                           ;	WDTPS = 32768, 1:32768
   229  300003                     	org	3145731
   230  300003  3F                 	db	63
   231                           
   232                           ; Padding undefined space
   233  300004                     	org	3145732
   234  300004  FF                 	db	255
   235                           
   236                           ;Config register CONFIG3H @ 0x300005
   237                           ;	CCP2 MUX bit
   238                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   239                           ;	PORTB A/D Enable bit
   240                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   241                           ;	P3A/CCP3 Mux bit
   242                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   243                           ;	HFINTOSC Fast Start-up
   244                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   245                           ;	Timer3 Clock input mux bit
   246                           ;	T3CMX = PORTC0, T3CKI is on RC0
   247                           ;	ECCP2 B output mux bit
   248                           ;	P2BMX = PORTD2, P2B is on RD2
   249                           ;	MCLR Pin Enable bit
   250                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   251  300005                     	org	3145733
   252  300005  BF                 	db	191
   253                           
   254                           ;Config register CONFIG4L @ 0x300006
   255                           ;	Stack Full/Underflow Reset Enable bit
   256                           ;	STVREN = ON, Stack full/underflow will cause Reset
   257                           ;	Single-Supply ICSP Enable bit
   258                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   259                           ;	Extended Instruction Set Enable bit
   260                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   261                           ;	Background Debug
   262                           ;	DEBUG = 0x1, unprogrammed default
   263  300006                     	org	3145734
   264  300006  85                 	db	133
   265                           
   266                           ; Padding undefined space
   267  300007                     	org	3145735
   268  300007  FF                 	db	255
   269                           
   270                           ;Config register CONFIG5L @ 0x300008
   271                           ;	Code Protection Block 0
   272                           ;	CP0 = OFF, Block 0 (000200-000FFFh) not code-protected
   273                           ;	Code Protection Block 1
   274                           ;	CP1 = OFF, Block 1 (001000-001FFFh) not code-protected
   275  300008                     	org	3145736
   276  300008  03                 	db	3
   277                           
   278                           ;Config register CONFIG5H @ 0x300009
   279                           ;	Boot Block Code Protection bit
   280                           ;	CPB = OFF, Boot block (000000-0001FFh) not code-protected
   281                           ;	Data EEPROM Code Protection bit
   282                           ;	CPD = OFF, Data EEPROM not code-protected
   283  300009                     	org	3145737
   284  300009  C0                 	db	192
   285                           
   286                           ;Config register CONFIG6L @ 0x30000A
   287                           ;	Write Protection Block 0
   288                           ;	WRT0 = OFF, Block 0 (000200-000FFFh) not write-protected
   289                           ;	Write Protection Block 1
   290                           ;	WRT1 = OFF, Block 1 (001000-001FFFh) not write-protected
   291  30000A                     	org	3145738
   292  30000A  03                 	db	3
   293                           
   294                           ;Config register CONFIG6H @ 0x30000B
   295                           ;	Configuration Register Write Protection bit
   296                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   297                           ;	Boot Block Write Protection bit
   298                           ;	WRTB = OFF, Boot Block (000000-0001FFh) not write-protected
   299                           ;	Data EEPROM Write Protection bit
   300                           ;	WRTD = OFF, Data EEPROM not write-protected
   301  30000B                     	org	3145739
   302  30000B  E0                 	db	224
   303                           
   304                           ;Config register CONFIG7L @ 0x30000C
   305                           ;	Table Read Protection Block 0
   306                           ;	EBTR0 = OFF, Block 0 (000200-000FFFh) not protected from table reads executed in other
      +                           blocks
   307                           ;	Table Read Protection Block 1
   308                           ;	EBTR1 = OFF, Block 1 (001000-001FFFh) not protected from table reads executed in other
      +                           blocks
   309  30000C                     	org	3145740
   310  30000C  03                 	db	3
   311                           
   312                           ;Config register CONFIG7H @ 0x30000D
   313                           ;	Boot Block Table Read Protection bit
   314                           ;	EBTRB = OFF, Boot Block (000000-0001FFh) not protected from table reads executed in ot
      +                          her blocks
   315  30000D                     	org	3145741
   316  30000D  40                 	db	64
   317                           tosu	equ	0xFFF
   318                           tosh	equ	0xFFE
   319                           tosl	equ	0xFFD
   320                           stkptr	equ	0xFFC
   321                           pclatu	equ	0xFFB
   322                           pclath	equ	0xFFA
   323                           pcl	equ	0xFF9
   324                           tblptru	equ	0xFF8
   325                           tblptrh	equ	0xFF7
   326                           tblptrl	equ	0xFF6
   327                           tablat	equ	0xFF5
   328                           prodh	equ	0xFF4
   329                           prodl	equ	0xFF3
   330                           indf0	equ	0xFEF
   331                           postinc0	equ	0xFEE
   332                           postdec0	equ	0xFED
   333                           preinc0	equ	0xFEC
   334                           plusw0	equ	0xFEB
   335                           fsr0h	equ	0xFEA
   336                           fsr0l	equ	0xFE9
   337                           wreg	equ	0xFE8
   338                           indf1	equ	0xFE7
   339                           postinc1	equ	0xFE6
   340                           postdec1	equ	0xFE5
   341                           preinc1	equ	0xFE4
   342                           plusw1	equ	0xFE3
   343                           fsr1h	equ	0xFE2
   344                           fsr1l	equ	0xFE1
   345                           bsr	equ	0xFE0
   346                           indf2	equ	0xFDF
   347                           postinc2	equ	0xFDE
   348                           postdec2	equ	0xFDD
   349                           preinc2	equ	0xFDC
   350                           plusw2	equ	0xFDB
   351                           fsr2h	equ	0xFDA
   352                           fsr2l	equ	0xFD9
   353                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BANK1              100      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BIGRAM             1FF      0       0       8        0.0%
DATA                 0      0       0       9        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Mon Sep 14 13:07:32 2020

                    l700 1FF2                      l702 1FF4                      l704 1FF6  
                    l694 1FDC                      l696 1FE8                      l698 1FF0  
                   _main 1FDC                     start 0000             ___param_bank 000000  
                  ?_main 0000          __initialization 1FD6             __end_of_main 2000  
                 ??_main 0000            __activetblptr 000000               __accesstop 0060  
__end_of__initialization 1FD6            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 1FD6  
                __ramtop 0200                  __ptext0 1FDC     end_of_initialization 1FD6  
              _PORTAbits 000F80                _TRISAbits 000F92      start_initialization 1FD6  
               __Hrparam 0000                 __Lrparam 0000               _ANSELAbits 000F38  
          __size_of_main 0024               _OSCCONbits 000FD3  
