Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: VGA_ctrler.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_ctrler.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_ctrler"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : VGA_ctrler
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "contador_mod_n.v" in library work
Compiling verilog file "VGA_ctrler.v" in library work
Module <contador_mod_n> compiled
Module <VGA_ctrler> compiled
No errors in compilation
Analysis of file <"VGA_ctrler.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <VGA_ctrler> in library <work>.

Analyzing hierarchy for module <contador_mod_n> in library <work> with parameters.
	DW = "00000000000000000000000000000110"
	N = "00000000000000000000000000100000"

Analyzing hierarchy for module <contador_mod_n> in library <work> with parameters.
	DW = "00000000000000000000000000000100"
	N = "00000000000000000000000000010100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <VGA_ctrler>.
Module <VGA_ctrler> is correct for synthesis.
 
Analyzing module <contador_mod_n.1> in library <work>.
	DW = 32'sb00000000000000000000000000000110
	N = 32'sb00000000000000000000000000100000
Module <contador_mod_n.1> is correct for synthesis.
 
Analyzing module <contador_mod_n.2> in library <work>.
	DW = 32'sb00000000000000000000000000000100
	N = 32'sb00000000000000000000000000010100
Module <contador_mod_n.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <contador_mod_n_1>.
    Related source file is "contador_mod_n.v".
    Found 6-bit register for signal <conteo_salida_o>.
    Found 6-bit adder for signal <entrada_reg_PIPO$addsub0000> created at line 39.
    Found 6-bit comparator greatequal for signal <salida_comparador>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <contador_mod_n_1> synthesized.


Synthesizing Unit <contador_mod_n_2>.
    Related source file is "contador_mod_n.v".
    Found 4-bit up counter for signal <conteo_salida_o>.
    Summary:
	inferred   1 Counter(s).
Unit <contador_mod_n_2> synthesized.


Synthesizing Unit <VGA_ctrler>.
    Related source file is "VGA_ctrler.v".
WARNING:Xst:1780 - Signal <pixel_row> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pixel_column> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <red_out> equivalent to <green_out> has been removed
    Found 2-bit register for signal <blue_out>.
    Found 3-bit register for signal <green_out>.
    Found 1-bit register for signal <horiz_sync_out>.
    Found 1-bit register for signal <vert_sync_out>.
    Found 1-bit register for signal <clk_25>.
    Found 1-bit register for signal <en_counter>.
    Found 10-bit up counter for signal <h_count>.
    Found 1-bit register for signal <horiz_sync>.
    Found 10-bit comparator greater for signal <horiz_sync$cmp_gt0000> created at line 91.
    Found 10-bit comparator less for signal <horiz_sync$cmp_lt0000> created at line 91.
    Found 21-bit up counter for signal <Scrn_cntr>.
    Found 10-bit up counter for signal <v_count>.
    Found 10-bit comparator greater for signal <v_count$cmp_gt0000> created at line 108.
    Found 10-bit comparator greater for signal <v_count$cmp_gt0001> created at line 108.
    Found 1-bit register for signal <vert_sync>.
    Found 10-bit comparator greater for signal <vert_sync$cmp_gt0000> created at line 120.
    Found 10-bit comparator less for signal <vert_sync$cmp_lt0000> created at line 120.
    Found 1-bit register for signal <video_on_h>.
    Found 10-bit comparator lessequal for signal <video_on_h$cmp_le0000> created at line 96.
    Found 1-bit register for signal <video_on_v>.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0000> created at line 722.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0001> created at line 724.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0002> created at line 726.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0003> created at line 728.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0004> created at line 730.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0005> created at line 732.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0006> created at line 734.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0007> created at line 736.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0008> created at line 738.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0009> created at line 740.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0010> created at line 742.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0011> created at line 744.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0012> created at line 746.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0013> created at line 748.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0014> created at line 750.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0015> created at line 752.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0016> created at line 754.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0017> created at line 756.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0018> created at line 758.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0019> created at line 760.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0020> created at line 680.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0021> created at line 638.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0022> created at line 596.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0023> created at line 554.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0024> created at line 512.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0025> created at line 470.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0026> created at line 428.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0027> created at line 386.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0028> created at line 344.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0029> created at line 302.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0030> created at line 260.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0031> created at line 218.
    Found 10-bit comparator greatequal for signal <video_on_v$cmp_ge0032> created at line 176.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0000> created at line 722.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0001> created at line 722.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0002> created at line 724.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0003> created at line 726.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0004> created at line 728.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0005> created at line 730.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0006> created at line 732.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0007> created at line 734.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0008> created at line 736.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0009> created at line 738.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0010> created at line 740.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0011> created at line 742.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0012> created at line 744.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0013> created at line 746.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0014> created at line 748.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0015> created at line 750.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0016> created at line 752.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0017> created at line 754.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0018> created at line 756.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0019> created at line 758.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0020> created at line 760.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0021> created at line 680.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0022> created at line 638.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0023> created at line 596.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0024> created at line 554.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0025> created at line 512.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0026> created at line 470.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0027> created at line 428.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0028> created at line 386.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0029> created at line 344.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0030> created at line 302.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0031> created at line 260.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0032> created at line 218.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0033> created at line 176.
    Found 10-bit comparator less for signal <video_on_v$cmp_lt0034> created at line 134.
    Found 1-bit 16-to-1 multiplexer for signal <video_on_v$mux0000> created at line 133.
    Summary:
	inferred   3 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred  75 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGA_ctrler> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 11
 1-bit register                                        : 8
 2-bit register                                        : 1
 3-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 76
 10-bit comparator greatequal                          : 33
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 37
 10-bit comparator lessequal                           : 1
 6-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 1-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 76
 10-bit comparator greatequal                          : 33
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 37
 10-bit comparator lessequal                           : 1
 6-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 1-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <green_out_0> in Unit <VGA_ctrler> is equivalent to the following 4 FFs/Latches, which will be removed : <green_out_1> <green_out_2> <blue_out_0> <blue_out_1> 

Optimizing unit <VGA_ctrler> ...

Optimizing unit <contador_mod_n_1> ...
WARNING:Xst:1710 - FF/Latch <conteo_salida_o_5> (without init value) has a constant value of 0 in block <contador_mod_n_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_salida_o_5> (without init value) has a constant value of 0 in block <contador_mod_n_1>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_ctrler, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGA_ctrler.ngr
Top Level Output File Name         : VGA_ctrler
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 141
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 18
#      LUT2                        : 6
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 8
#      LUT3_D                      : 3
#      LUT3_L                      : 1
#      LUT4                        : 43
#      LUT4_D                      : 1
#      LUT4_L                      : 4
#      MUXCY                       : 18
#      MUXF5                       : 7
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 38
#      FD                          : 2
#      FDE                         : 9
#      FDR                         : 16
#      FDRE                        : 11
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 20
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       47  out of    960     4%  
 Number of Slice Flip Flops:             38  out of   1920     1%  
 Number of 4 input LUTs:                 91  out of   1920     4%  
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of     83    42%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_251                            | BUFG                   | 37    |
clk_50                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.762ns (Maximum Frequency: 114.129MHz)
   Minimum input arrival time before clock: 8.932ns
   Maximum output required time after clock: 4.620ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_251'
  Clock period: 8.762ns (frequency: 114.129MHz)
  Total number of paths / destination ports: 962 / 77
-------------------------------------------------------------------------
Delay:               8.762ns (Levels of Logic = 7)
  Source:            h_count_7 (FF)
  Destination:       video_on_v (FF)
  Source Clock:      clk_251 rising
  Destination Clock: clk_251 rising

  Data Path: h_count_7 to video_on_v
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.591   1.052  h_count_7 (h_count_7)
     LUT4:I2->O            1   0.704   0.424  video_on_v_mux0001517 (video_on_v_mux0001517)
     LUT4:I3->O            8   0.704   0.761  video_on_v_mux0001565 (video_on_v_mux0001565)
     LUT4:I3->O            1   0.704   0.424  video_on_v_mux00015487_SW0 (N48)
     LUT4:I3->O            1   0.704   0.000  Mmux_video_on_v_mux0000_8 (Mmux_video_on_v_mux0000_8)
     MUXF5:I0->O           1   0.321   0.000  Mmux_video_on_v_mux0000_6_f5 (Mmux_video_on_v_mux0000_6_f5)
     MUXF6:I0->O           1   0.521   0.000  Mmux_video_on_v_mux0000_4_f6 (Mmux_video_on_v_mux0000_4_f6)
     MUXF7:I0->O           1   0.521   0.420  Mmux_video_on_v_mux0000_2_f7 (video_on_v_mux00001)
     FDR:R                     0.911          video_on_v
    ----------------------------------------
    Total                      8.762ns (5.681ns logic, 3.081ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            clk_25 (FF)
  Destination:       clk_25 (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 rising

  Data Path: clk_25 to clk_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  clk_25 (clk_251)
     FDR:R                     0.911          clk_25
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_251'
  Total number of paths / destination ports: 160 / 1
-------------------------------------------------------------------------
Offset:              8.932ns (Levels of Logic = 8)
  Source:            valores<2> (PAD)
  Destination:       video_on_v (FF)
  Destination Clock: clk_251 rising

  Data Path: valores<2> to video_on_v
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  valores_2_IBUF (valores_2_IBUF)
     LUT4:I0->O            1   0.704   0.424  video_on_v_mux0001517 (video_on_v_mux0001517)
     LUT4:I3->O            8   0.704   0.761  video_on_v_mux0001565 (video_on_v_mux0001565)
     LUT4:I3->O            1   0.704   0.424  video_on_v_mux00015487_SW0 (N48)
     LUT4:I3->O            1   0.704   0.000  Mmux_video_on_v_mux0000_8 (Mmux_video_on_v_mux0000_8)
     MUXF5:I0->O           1   0.321   0.000  Mmux_video_on_v_mux0000_6_f5 (Mmux_video_on_v_mux0000_6_f5)
     MUXF6:I0->O           1   0.521   0.000  Mmux_video_on_v_mux0000_4_f6 (Mmux_video_on_v_mux0000_4_f6)
     MUXF7:I0->O           1   0.521   0.420  Mmux_video_on_v_mux0000_2_f7 (video_on_v_mux00001)
     FDR:R                     0.911          video_on_v
    ----------------------------------------
    Total                      8.932ns (6.308ns logic, 2.624ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_251'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            green_out_0 (FF)
  Destination:       blue_out<1> (PAD)
  Source Clock:      clk_251 rising

  Data Path: green_out_0 to blue_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.757  green_out_0 (green_out_0)
     OBUF:I->O                 3.272          blue_out_1_OBUF (blue_out<1>)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.22 secs
 
--> 

Total memory usage is 326844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

