Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne28.ecn.purdue.edu, pid 6654
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/kite_medium_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/kite_medium_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_medium_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a21b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a2226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a22a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a2356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a23d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1c76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1cf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1d96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1e26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1ea6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1f46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1fc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a18e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1986a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1a06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1ab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1b36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1bc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1456a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a14d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1576a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1606a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a16b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1736a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a17c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1056a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a10e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1186a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1216a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a12a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a1326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a13c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0c46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0cd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0d66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0e96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0fb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0856a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a08e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0966a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a09f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0a86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0b16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0ba6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0c36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a04c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a05f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0696a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a07b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a00d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0166a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a01f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0286a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a03a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa93a0426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa939fcc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa939fd46a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939fdf390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939fdfdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939fe8860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939ff02e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939ff0d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939ff87b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa93a002240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa93a002c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f8b710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f94198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f94be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f9b668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939fa60f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939fa6b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939fae5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939fb8048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939fb8a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939fc1518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939fc1f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f4b9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f52470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f52eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f5b940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f653c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f65e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f6d898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f77320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f77d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f807f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f09278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f09cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f11748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f1b1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f1bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f246a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f2d128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f2db70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f365f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f3e080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939f3eac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939ec8550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939ec8f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939ed3a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939edb4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939edbef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939ee4978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939eec400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939eece48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939ef68d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939efe358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939efeda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939e86828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939e8f2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939e8fcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939e99780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939ea2208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939ea2c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939eab6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa93af62080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa93af62b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939eba5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939e44048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939e44a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa939e4d518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e4de48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e540b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e542e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e54518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e54748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e54978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e54ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e54dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e61048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e61278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e614a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e616d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e61908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e61b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e61d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa939e61f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fa939e13eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fa939e1c518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_medium_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_medium_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51475863901500 because a thread reached the max instruction count
