$date
	Thu Jul  3 00:10:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_ctrl_tb $end
$var wire 2 ! addr [1:0] $end
$var wire 1 " clk $end
$var wire 8 # data_in [7:0] $end
$var wire 1 $ ena $end
$var wire 1 % load_pulse $end
$var wire 1 & rst $end
$var wire 8 ' real3_out [7:0] $end
$var wire 8 ( real2_out [7:0] $end
$var wire 8 ) real1_out [7:0] $end
$var wire 8 * real0_out [7:0] $end
$var wire 8 + imag3_out [7:0] $end
$var wire 8 , imag2_out [7:0] $end
$var wire 8 - imag1_out [7:0] $end
$var wire 8 . imag0_out [7:0] $end
$scope module dut $end
$var wire 2 / addr [1:0] $end
$var wire 1 " clk $end
$var wire 8 0 data_in [7:0] $end
$var wire 1 $ ena $end
$var wire 8 1 imag0_out [7:0] $end
$var wire 8 2 imag1_out [7:0] $end
$var wire 8 3 imag2_out [7:0] $end
$var wire 8 4 imag3_out [7:0] $end
$var wire 1 % load_pulse $end
$var wire 8 5 real0_out [7:0] $end
$var wire 8 6 real1_out [7:0] $end
$var wire 8 7 real2_out [7:0] $end
$var wire 8 8 real3_out [7:0] $end
$var wire 1 & rst $end
$var integer 32 9 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b10010 0
b1 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
1&
0%
1$
b10010 #
1"
b1 !
$end
#5000
0&
0"
#10000
1"
#10001
1%
#15001
0"
#20001
b100 9
1&
0%
b0 -
b0 2
b0 )
b0 6
1"
#25001
0&
0"
#30001
b10010110 #
b10010110 0
b10 !
b10 /
1%
1"
#35001
0"
#40001
0%
b1100000 ,
b1100000 3
b10010000 (
b10010000 7
1"
#41002
b10010 #
b10010 0
b1 !
b1 /
1%
#46002
0"
#51002
b0 ,
b0 3
b0 (
b0 7
b100 9
1&
0%
b0 -
b0 2
b0 )
b0 6
1"
#56002
0&
0"
#61002
b11111111 #
b11111111 0
b11 !
b11 /
1%
0$
1"
#66002
0"
#71002
0%
1"
#72002
1$
#76002
0"
#81002
1"
#82003
b10010 #
b10010 0
b1 !
b1 /
1%
#87003
0"
#92003
b100 9
1&
0%
b0 -
b0 2
b0 )
b0 6
1"
#97003
0&
0"
#102003
1%
b1110111 #
b1110111 0
b0 !
b0 /
1"
#107003
0"
#112003
0%
b1110000 .
b1110000 1
b1110000 *
b1110000 5
1"
#113004
