#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 15 21:53:44 2019
# Process ID: 9292
# Current directory: C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.runs/synth_1
# Command line: vivado.exe -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.runs/synth_1/toplevel.vds
# Journal file: C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 363.730 ; gain = 101.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/top_level.vhd:13]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at 'C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/transmit.vhd:18' bound to instance 'L_Transmit' of component 'UART_TX' [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/top_level.vhd:44]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/transmit.vhd:29]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/transmit.vhd:49]
WARNING: [Synth 8-614] signal 'Sn' is read in the process but is not in the sensitivity list [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/transmit.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element r_TX_Done_reg was removed.  [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/transmit.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (1#1) [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/transmit.vhd:29]
INFO: [Synth 8-3491] module 'ram_encodage' declared at 'C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/ram_encodage.vhd:6' bound to instance 'L_RAM_encod' of component 'ram_encodage' [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/top_level.vhd:45]
INFO: [Synth 8-638] synthesizing module 'ram_encodage' [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/ram_encodage.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ram_encodage' (2#1) [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/ram_encodage.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (3#1) [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/top_level.vhd:13]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[31]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[30]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[29]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[28]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[27]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[26]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[25]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[24]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[23]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[22]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[21]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[20]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[19]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[18]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[17]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[16]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[15]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[14]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[13]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[12]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[11]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[10]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_Fb[9]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[31]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[30]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[29]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[28]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[27]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[26]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[25]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[24]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[23]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[22]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[21]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[20]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[19]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[18]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[17]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[16]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[15]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[14]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[13]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[12]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[11]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[10]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port write_add_H[9]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[31]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[30]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[29]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[28]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[27]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[26]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[25]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[24]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[23]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[22]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[21]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[20]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[19]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[18]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[17]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[16]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[15]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[14]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[13]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[12]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[11]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[10]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_transmit[9]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[31]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[30]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[29]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[28]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[27]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[26]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[25]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[24]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[23]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[22]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[21]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[20]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[19]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[18]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[17]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[16]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[15]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[14]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[13]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[12]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[11]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[10]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_Fb[9]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_H1[31]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_H1[30]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_H1[29]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_H1[28]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_H1[27]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_H1[26]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_H1[25]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port read_add_H1[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 419.941 ; gain = 157.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 419.941 ; gain = 157.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 419.941 ; gain = 157.527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/constrs_1/imports/Transmissiondynamique/constraints.xdc]
Finished Parsing XDC File [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/constrs_1/imports/Transmissiondynamique/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/constrs_1/imports/Transmissiondynamique/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 757.770 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 757.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 757.770 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 757.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 757.770 ; gain = 495.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 757.770 ; gain = 495.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 757.770 ; gain = 495.355
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.srcs/sources_1/imports/Transmissiondynamique/transmit.vhd:55]
INFO: [Synth 8-5544] ROM "r_Clk_Count0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stransmite_enable0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vcompteur0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 757.770 ; gain = 495.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
Module ram_encodage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 13    
+---Registers : 
	              257 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[0]' (FDPE) to 'L_RAM_encod/maRam_reg[15]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[1]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[2]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[3]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[4]' (FDPE) to 'L_RAM_encod/maRam_reg[15]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[5]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[6]' (FDPE) to 'L_RAM_encod/maRam_reg[15]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[7]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[8]' (FDPE) to 'L_RAM_encod/maRam_reg[15]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[9]' (FDPE) to 'L_RAM_encod/maRam_reg[15]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[10]' (FDPE) to 'L_RAM_encod/maRam_reg[15]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[11]' (FDPE) to 'L_RAM_encod/maRam_reg[15]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[12]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[13]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[14]' (FDPE) to 'L_RAM_encod/maRam_reg[15]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[16]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[17]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[18]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[19]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[20]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[21]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[22]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[23]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[24]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[25]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[26]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[27]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[28]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[29]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[30]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[31]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[32]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[33]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[34]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[35]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[36]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[37]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[38]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[39]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[40]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[41]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[42]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[43]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[44]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[45]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[46]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[47]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[48]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[49]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[50]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[51]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[52]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[53]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[54]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[55]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[56]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[57]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[58]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[59]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[60]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[61]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[62]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[63]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[64]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[65]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[66]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[67]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[68]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[69]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[70]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[71]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[72]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[73]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[74]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[75]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[76]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[77]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[78]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[79]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[80]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[81]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[82]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[83]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[84]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[85]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[86]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[87]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[88]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[89]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[90]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[91]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[92]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[93]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[94]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[95]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[96]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[97]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[98]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[99]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Synth 8-3886] merging instance 'L_RAM_encod/maRam_reg[100]' (FDPE) to 'L_RAM_encod/maRam_reg[256]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (L_RAM_encod/\maRam_reg[256] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 757.770 ; gain = 495.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 757.770 ; gain = 495.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 765.859 ; gain = 503.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 766.723 ; gain = 504.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 766.723 ; gain = 504.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 766.723 ; gain = 504.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 766.723 ; gain = 504.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 766.723 ; gain = 504.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 766.723 ; gain = 504.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 766.723 ; gain = 504.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     9|
|4     |LUT2   |    38|
|5     |LUT3   |     9|
|6     |LUT4   |     6|
|7     |LUT5   |    10|
|8     |LUT6   |     9|
|9     |FDRE   |    78|
|10    |IBUF   |     2|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |   183|
|2     |  L_RAM_encod |ram_encodage |     8|
|3     |  L_Transmit  |UART_TX      |   171|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 766.723 ; gain = 504.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 138 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 766.723 ; gain = 166.480
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 766.723 ; gain = 504.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 766.723 ; gain = 517.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.723 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/VIVADO_TESTS/Transmission_Dynamique/Transmission_Dynamique.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 21:55:31 2019...
