Return-Path: <devicetree+bounces-250549-lists+devicetree=lfdr.de@vger.kernel.org>
X-Original-To: lists+devicetree@lfdr.de
Delivered-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id D109DCE9E7E
	for <lists+devicetree@lfdr.de>; Tue, 30 Dec 2025 15:18:26 +0100 (CET)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id B1438301F26A
	for <lists+devicetree@lfdr.de>; Tue, 30 Dec 2025 14:17:54 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 3E84B1DE3B7;
	Tue, 30 Dec 2025 14:17:54 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=mailbox.org header.i=@mailbox.org header.b="RK1sHCtX"
X-Original-To: devicetree@vger.kernel.org
Received: from mout-p-202.mailbox.org (mout-p-202.mailbox.org [80.241.56.172])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 860E338F9C
	for <devicetree@vger.kernel.org>; Tue, 30 Dec 2025 14:17:52 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=80.241.56.172
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1767104274; cv=none; b=qbq0lhzFJS74DrpuqZr2BvICPwE2ZthbE07XUZKL2i2jH7jkvYNPMGWcfwO8ZYO6uBZWxaCuAZ75UMQ/FYTRDJpuig331eVSd9FqXeSjt8GOUn3Ec1yBmigXRe40A0yhmfULWSg2Q01k5S/Wftf7aBcXk8xx2RZGBxSklSM7dGk=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1767104274; c=relaxed/simple;
	bh=/39bb+KiH+c15Ip+8eoEcdt+8mnt/RoXH810nksYhiw=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=qbkon6DbNhBywy0uGjkQZ6NZulCEdJW7NmbyII5nPKoq7SlxBN0Ua4/75fr9hAyrs4PqAZwPlzBj9RHzXhvxxfnwesle3/pKPIDFH4q7Wyzq+wAMjQQRP9y8s3IkQddw/h+G/i0Eo5fkz2MgM5+2n8USji28xDnMZdvXgiFcRws=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=mailbox.org; spf=pass smtp.mailfrom=mailbox.org; dkim=pass (2048-bit key) header.d=mailbox.org header.i=@mailbox.org header.b=RK1sHCtX; arc=none smtp.client-ip=80.241.56.172
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=mailbox.org
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mailbox.org
Received: from smtp202.mailbox.org (smtp202.mailbox.org [IPv6:2001:67c:2050:b231:465::202])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256)
	(No client certificate requested)
	by mout-p-202.mailbox.org (Postfix) with ESMTPS id 4dgZtM6lvVz9t18;
	Tue, 30 Dec 2025 15:17:47 +0100 (CET)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mailbox.org; s=mail20150812;
	t=1767104268;
	h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
	 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
	 content-transfer-encoding:content-transfer-encoding:
	 in-reply-to:in-reply-to:references:references;
	bh=vxKIdIuImYJyruxAJajYUHr/pCHXGqxg7yZ2rj75Zl8=;
	b=RK1sHCtXeTJMg0Fc6+vn5MLRV/qqkMW2e3gKfcYYqgZTEy9X+YQIpCozTyMHokhUeGNfxl
	Vft2jvyU8jVcxqtPUxffHupgGFpMLlJTOGGEK4GDzuHVp+ELs9eRQ7dUfmZa26pM+P2jCm
	qoDLzFZ/JIk3p8DD+XcLZIzwHfZph+wOo6taTUWfys6ckQTlcmBrMUGe0+hu50/fsd6ZkB
	+q2bXt5NmnAg65MEy7X3nGZrbd3DeBIBGMrBkVoRxsjnGRnnLiwEuKPs9CXyjcUCjeRjTQ
	FdV2JkuEI3xXULwkX8OuLR/h+IWnzyUZF6/54HWvkY0EDoA2cz3937MP7LBN6Q==
Message-ID: <6055d6f3-2b31-4225-a42e-0f5ad79f7256@mailbox.org>
Date: Tue, 30 Dec 2025 15:17:44 +0100
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Subject: Re: [PATCH] arm64: dts: imx95: Use GPU_CGC as core clock for GPU
To: Rain Yang <jiyu.yang@oss.nxp.com>
Cc: Frank.li@nxp.com, conor+dt@kernel.org, devicetree@vger.kernel.org,
 festevam@gmail.com, imx@lists.linux.dev, kernel@pengutronix.de,
 krzk+dt@kernel.org, linux-arm-kernel@lists.infradead.org, peng.fan@nxp.com,
 robh@kernel.org, s.hauer@pengutronix.de, shawnguo@kernel.org
References: <aS-lEibp3zTsaR6T@oss.nxp.com>
 <c6e0e55a-06da-4665-972e-e9b5b8c08bf7@mailbox.org>
 <aTACuRjC_Zpf8IOU@oss.nxp.com>
 <de36091e-c890-4897-b3e3-2a7575029a5d@mailbox.org>
 <aTD5np-HGaJqhzkD@oss.nxp.com>
 <5944d872-01a3-47e9-977b-029f3be4fd83@mailbox.org>
 <aTKVMAMQ6v_BwD6R@oss.nxp.com>
 <9b593731-898f-46a7-8ee5-68f8c170351c@mailbox.org>
 <aTYxm_dfMwF4H0_b@oss.nxp.com>
 <53ea529f-3538-4ab5-aa99-0caa6729b4cd@mailbox.org>
 <aVM-mSkSubMPd7Du@oss.nxp.com>
Content-Language: en-US
From: Marek Vasut <marek.vasut@mailbox.org>
In-Reply-To: <aVM-mSkSubMPd7Du@oss.nxp.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-MBO-RS-META: 4mz587hke6yw9u8coj5yj7tpaucfotsn
X-MBO-RS-ID: 813c5cfb66f07759a26

On 12/30/25 3:53 AM, Rain Yang wrote:
> On Tue, Dec 30, 2025 at 02:53:38AM +0100, Marek Vasut wrote:
>> On 12/8/25 3:02 AM, Rain Yang wrote:
>>
>>>>> Okay, I’ll submit a patch later.
>>>>> The commit message should reflect that only CLK_GPU_CGC is enabled.
>>>>
>>>> The commit message , and this change , is unrelated to GPUAPB clock.
>>> The commit message is ambiguous. Could you clarify which parent clock
>>> you are referring to, and whether it can be enabled by CLK_GPU_CGC?
>>> If it was CLK_GPU, CLK_GPU_CGC can't be able to control it.
>>
>> The commit message clearly states "These new GPU_CGC clock
>> gate the existing GPU clock." and "GPU_CGC as well as its parent GPU clock."
>> , I don't perceive any ambiguity, sorry.
>>
>> Frankly, the whole GPUAPB discussion is entirely unrelated and it only stalls
>> application of this bugfix and keeps upstream broken. This is not helping.
>>
>> So unless there is anything in particular that is on-topic and prevents this
>> patch from being applied, it would be good to apply it, otherwise the GPU on
>> MX95 in mainline Linux is not working.
> Hi Marek,
> 
> I’m not opposed to this patch being merged into mainline, but the commit
> message needs to be accurate. the parent CLK_GPU cannot be enabled or
> disabled externally. The last sentence should clearly state:

Look here, this is what you can do with the MX95 SM:

"
 >$ clock.r
...
083: gpuapb               =  on,  133333333Hz
084: gpu                  =  on,  800000000Hz
...
174: gpu_cgc              =  on,  800000000Hz

 >$ clock.w gpu_cgc off
 >$ clock.w gpu off
 >$ clock.w gpuapb off

 >$ clock.r
...
083: gpuapb               = off,  133333333Hz
084: gpu                  = off,  800000000Hz
...
174: gpu_cgc              = off,  800000000Hz
"

Notice how all clock are disabled, including GPU clock.

That does not agree with your statement.

> When the panthor driver enables the GPU core clock, it enables the GPU_CGC.

It also enables all disabled parent clock in the process, which includes 
the GPU clock.

> This ensures the description reflects the actual hardware behavior and
> avoids confusion for future maintainers.
> Thanks for addressing this issue — once the commit message is corrected,
> I’m fine with this going in.

See above.

