#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007F9BE8 .scope module, "dff2" "dff2" 2 23;
 .timescale 0 0;
v007FCBE0_0 .net "clear", 0 0, C4<z>; 0 drivers
v007FCD00_0 .net "clk", 0 0, C4<z>; 0 drivers
v009CA900_0 .net "d", 0 0, C4<z>; 0 drivers
v009CBCC0_0 .net "preset", 0 0, C4<z>; 0 drivers
v007FBA88_0 .var "q", 0 0;
v007FDFF8_0 .var "qnot", 0 0;
E_009CAF40 .event posedge, v009CBCC0_0, v007FCBE0_0, v007FCD00_0;
S_007F9B60 .scope module, "teste" "teste" 3 29;
 .timescale 0 0;
v009EF630_0 .var "a", 0 0;
v009EF688_0 .net "clock", 0 0, v009EF5D8_0; 1 drivers
RS_009CC1B4/0/0 .resolv tri, L_009EF790, L_009EF7E8, L_009EF898, L_009EF948;
RS_009CC1B4/0/4 .resolv tri, L_009EF9F8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_009CC1B4 .resolv tri, RS_009CC1B4/0/0, RS_009CC1B4/0/4, C4<zzzzz>, C4<zzzzz>;
v009EF6E0_0 .net8 "saida", 4 0, RS_009CC1B4; 5 drivers
S_007F9FA0 .scope module, "clk" "clock" 3 33, 4 10, S_007F9B60;
 .timescale 0 0;
v009EF5D8_0 .var "clk", 0 0;
S_007F9AD8 .scope module, "TR1" "twistedRing" 3 35, 3 12, S_007F9B60;
 .timescale 0 0;
L_007FC430 .functor OR 1, v009EF630_0, L_009EF738, C4<0>, C4<0>;
v009EF3C8_0 .net *"_s1", 0 0, L_009EF738; 1 drivers
v009EF420_0 .net "a", 0 0, v009EF630_0; 1 drivers
v009EF478_0 .net "a0", 0 0, L_007FC430; 1 drivers
v009EF4D0_0 .alias "clk", 0 0, v009EF688_0;
RS_009CC0AC/0/0 .resolv tri, v007FFA38_0, v007F4758_0, v009EF0B0_0, v009EF210_0;
RS_009CC0AC/0/4 .resolv tri, v009EF370_0, C4<z>, C4<z>, C4<z>;
RS_009CC0AC .resolv tri, RS_009CC0AC/0/0, RS_009CC0AC/0/4, C4<z>, C4<z>;
v009EF528_0 .net8 "nots", 0 0, RS_009CC0AC; 5 drivers
v009EF580_0 .alias "s", 4 0, v009EF6E0_0;
L_009EF738 .part RS_009CC1B4, 4, 1;
L_009EF790 .part/pv v009EF318_0, 0, 1, 5;
L_009EF7E8 .part/pv v009EF1B8_0, 1, 1, 5;
L_009EF840 .part RS_009CC1B4, 0, 1;
L_009EF898 .part/pv v009EF058_0, 2, 1, 5;
L_009EF8F0 .part RS_009CC1B4, 1, 1;
L_009EF948 .part/pv v007F4700_0, 3, 1, 5;
L_009EF9A0 .part RS_009CC1B4, 2, 1;
L_009EF9F8 .part/pv v007FF9E0_0, 4, 1, 5;
L_009EFA50 .part RS_009CC1B4, 3, 1;
S_007F9CF8 .scope module, "FF0" "dff" 3 18, 2 10, S_007F9AD8;
 .timescale 0 0;
v009EF268_0 .alias "clk", 0 0, v009EF688_0;
v009EF2C0_0 .alias "d", 0 0, v009EF478_0;
v009EF318_0 .var "q", 0 0;
v009EF370_0 .var "qnot", 0 0;
S_007F9D80 .scope module, "FF1" "dff" 3 19, 2 10, S_007F9AD8;
 .timescale 0 0;
v009EF108_0 .alias "clk", 0 0, v009EF688_0;
v009EF160_0 .net "d", 0 0, L_009EF840; 1 drivers
v009EF1B8_0 .var "q", 0 0;
v009EF210_0 .var "qnot", 0 0;
S_007F9E08 .scope module, "FF2" "dff" 3 20, 2 10, S_007F9AD8;
 .timescale 0 0;
v007F36B0_0 .alias "clk", 0 0, v009EF688_0;
v009EF000_0 .net "d", 0 0, L_009EF8F0; 1 drivers
v009EF058_0 .var "q", 0 0;
v009EF0B0_0 .var "qnot", 0 0;
S_007F9E90 .scope module, "FF3" "dff" 3 21, 2 10, S_007F9AD8;
 .timescale 0 0;
v007FFA90_0 .alias "clk", 0 0, v009EF688_0;
v007F46A8_0 .net "d", 0 0, L_009EF9A0; 1 drivers
v007F4700_0 .var "q", 0 0;
v007F4758_0 .var "qnot", 0 0;
S_007F9F18 .scope module, "FF4" "dff" 3 22, 2 10, S_007F9AD8;
 .timescale 0 0;
v007FE050_0 .alias "clk", 0 0, v009EF688_0;
v007FE0A8_0 .net "d", 0 0, L_009EFA50; 1 drivers
v007FF9E0_0 .var "q", 0 0;
v007FFA38_0 .var "qnot", 0 0;
E_009CB080 .event posedge, v007FE050_0;
    .scope S_007F9BE8;
T_0 ;
    %wait E_009CAF40;
    %load/v 8, v007FCBE0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v007FBA88_0, 0, 1;
    %set/v v007FDFF8_0, 1, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v009CBCC0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %set/v v007FBA88_0, 1, 1;
    %set/v v007FDFF8_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v009CA900_0, 1;
    %jmp/0xz  T_0.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007FBA88_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FDFF8_0, 0, 0;
    %jmp T_0.5;
T_0.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007FBA88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007FDFF8_0, 0, 1;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_007F9FA0;
T_1 ;
    %set/v v009EF5D8_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_007F9FA0;
T_2 ;
    %delay 12, 0;
    %load/v 8, v009EF5D8_0, 1;
    %inv 8, 1;
    %set/v v009EF5D8_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_007F9CF8;
T_3 ;
    %set/v v009EF318_0, 0, 1;
    %set/v v009EF370_0, 1, 1;
    %end;
    .thread T_3;
    .scope S_007F9CF8;
T_4 ;
    %wait E_009CB080;
    %load/v 8, v009EF2C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EF318_0, 0, 8;
    %load/v 8, v009EF2C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EF370_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_007F9D80;
T_5 ;
    %set/v v009EF1B8_0, 0, 1;
    %set/v v009EF210_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_007F9D80;
T_6 ;
    %wait E_009CB080;
    %load/v 8, v009EF160_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EF1B8_0, 0, 8;
    %load/v 8, v009EF160_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EF210_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_007F9E08;
T_7 ;
    %set/v v009EF058_0, 0, 1;
    %set/v v009EF0B0_0, 1, 1;
    %end;
    .thread T_7;
    .scope S_007F9E08;
T_8 ;
    %wait E_009CB080;
    %load/v 8, v009EF000_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EF058_0, 0, 8;
    %load/v 8, v009EF000_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EF0B0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_007F9E90;
T_9 ;
    %set/v v007F4700_0, 0, 1;
    %set/v v007F4758_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_007F9E90;
T_10 ;
    %wait E_009CB080;
    %load/v 8, v007F46A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007F4700_0, 0, 8;
    %load/v 8, v007F46A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007F4758_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_007F9F18;
T_11 ;
    %set/v v007FF9E0_0, 0, 1;
    %set/v v007FFA38_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_007F9F18;
T_12 ;
    %wait E_009CB080;
    %load/v 8, v007FE0A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FF9E0_0, 0, 8;
    %load/v 8, v007FE0A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FFA38_0, 0, 8;
    %jmp T_12;
    .thread T_12;
    .scope S_007F9B60;
T_13 ;
    %vpi_call 3 38 "$display", "D  CLOCK  SAIDA";
    %set/v v009EF630_0, 1, 1;
    %vpi_call 3 40 "$monitor", "%1b    %1b    %4b", v009EF630_0, v009EF688_0, v009EF6E0_0;
    %delay 25, 0;
    %set/v v009EF630_0, 0, 1;
    %delay 200, 0;
    %vpi_call 3 42 "$finish";
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./dff.v";
    "F:\PUC Minas\2012\2Semestre\ARQUITETURA I\Guia 08\Exercicio04.v";
    "./clock.v";
