
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073f4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800768c  0800768c  0000868c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800769c  0800769c  0000869c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080076a0  080076a0  000086a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  080076a4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d0  24000010  080076b4  00009010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  240000e0  080076b4  000090e0  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
  9 .debug_info   000121af  00000000  00000000  0000903e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000021a6  00000000  00000000  0001b1ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000010c0  00000000  00000000  0001d398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000cef  00000000  00000000  0001e458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00037f21  00000000  00000000  0001f147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001395a  00000000  00000000  00057068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001705f6  00000000  00000000  0006a9c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001dafb8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004828  00000000  00000000  001daffc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000077  00000000  00000000  001df824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007674 	.word	0x08007674

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08007674 	.word	0x08007674

080002d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002de:	2003      	movs	r0, #3
 80002e0:	f001 fd9a 	bl	8001e18 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80002e4:	f002 fe3c 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 80002e8:	4602      	mov	r2, r0
 80002ea:	4b15      	ldr	r3, [pc, #84]	@ (8000340 <HAL_Init+0x68>)
 80002ec:	699b      	ldr	r3, [r3, #24]
 80002ee:	0a1b      	lsrs	r3, r3, #8
 80002f0:	f003 030f 	and.w	r3, r3, #15
 80002f4:	4913      	ldr	r1, [pc, #76]	@ (8000344 <HAL_Init+0x6c>)
 80002f6:	5ccb      	ldrb	r3, [r1, r3]
 80002f8:	f003 031f 	and.w	r3, r3, #31
 80002fc:	fa22 f303 	lsr.w	r3, r2, r3
 8000300:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000302:	4b0f      	ldr	r3, [pc, #60]	@ (8000340 <HAL_Init+0x68>)
 8000304:	699b      	ldr	r3, [r3, #24]
 8000306:	f003 030f 	and.w	r3, r3, #15
 800030a:	4a0e      	ldr	r2, [pc, #56]	@ (8000344 <HAL_Init+0x6c>)
 800030c:	5cd3      	ldrb	r3, [r2, r3]
 800030e:	f003 031f 	and.w	r3, r3, #31
 8000312:	687a      	ldr	r2, [r7, #4]
 8000314:	fa22 f303 	lsr.w	r3, r2, r3
 8000318:	4a0b      	ldr	r2, [pc, #44]	@ (8000348 <HAL_Init+0x70>)
 800031a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800031c:	4a0b      	ldr	r2, [pc, #44]	@ (800034c <HAL_Init+0x74>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000322:	200f      	movs	r0, #15
 8000324:	f000 f814 	bl	8000350 <HAL_InitTick>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800032e:	2301      	movs	r3, #1
 8000330:	e002      	b.n	8000338 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000332:	f006 ff7b 	bl	800722c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000336:	2300      	movs	r3, #0
}
 8000338:	4618      	mov	r0, r3
 800033a:	3708      	adds	r7, #8
 800033c:	46bd      	mov	sp, r7
 800033e:	bd80      	pop	{r7, pc}
 8000340:	58024400 	.word	0x58024400
 8000344:	0800768c 	.word	0x0800768c
 8000348:	2400000c 	.word	0x2400000c
 800034c:	24000008 	.word	0x24000008

08000350 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000358:	4b15      	ldr	r3, [pc, #84]	@ (80003b0 <HAL_InitTick+0x60>)
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	2b00      	cmp	r3, #0
 800035e:	d101      	bne.n	8000364 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000360:	2301      	movs	r3, #1
 8000362:	e021      	b.n	80003a8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000364:	4b13      	ldr	r3, [pc, #76]	@ (80003b4 <HAL_InitTick+0x64>)
 8000366:	681a      	ldr	r2, [r3, #0]
 8000368:	4b11      	ldr	r3, [pc, #68]	@ (80003b0 <HAL_InitTick+0x60>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	4619      	mov	r1, r3
 800036e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000372:	fbb3 f3f1 	udiv	r3, r3, r1
 8000376:	fbb2 f3f3 	udiv	r3, r2, r3
 800037a:	4618      	mov	r0, r3
 800037c:	f001 fd71 	bl	8001e62 <HAL_SYSTICK_Config>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000386:	2301      	movs	r3, #1
 8000388:	e00e      	b.n	80003a8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	2b0f      	cmp	r3, #15
 800038e:	d80a      	bhi.n	80003a6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000390:	2200      	movs	r2, #0
 8000392:	6879      	ldr	r1, [r7, #4]
 8000394:	f04f 30ff 	mov.w	r0, #4294967295
 8000398:	f001 fd49 	bl	8001e2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800039c:	4a06      	ldr	r2, [pc, #24]	@ (80003b8 <HAL_InitTick+0x68>)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80003a2:	2300      	movs	r3, #0
 80003a4:	e000      	b.n	80003a8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80003a6:	2301      	movs	r3, #1
}
 80003a8:	4618      	mov	r0, r3
 80003aa:	3708      	adds	r7, #8
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	24000004 	.word	0x24000004
 80003b4:	24000008 	.word	0x24000008
 80003b8:	24000000 	.word	0x24000000

080003bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80003c0:	4b06      	ldr	r3, [pc, #24]	@ (80003dc <HAL_IncTick+0x20>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	461a      	mov	r2, r3
 80003c6:	4b06      	ldr	r3, [pc, #24]	@ (80003e0 <HAL_IncTick+0x24>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	4413      	add	r3, r2
 80003cc:	4a04      	ldr	r2, [pc, #16]	@ (80003e0 <HAL_IncTick+0x24>)
 80003ce:	6013      	str	r3, [r2, #0]
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	24000004 	.word	0x24000004
 80003e0:	2400002c 	.word	0x2400002c

080003e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  return uwTick;
 80003e8:	4b03      	ldr	r3, [pc, #12]	@ (80003f8 <HAL_GetTick+0x14>)
 80003ea:	681b      	ldr	r3, [r3, #0]
}
 80003ec:	4618      	mov	r0, r3
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr
 80003f6:	bf00      	nop
 80003f8:	2400002c 	.word	0x2400002c

080003fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b084      	sub	sp, #16
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000404:	f7ff ffee 	bl	80003e4 <HAL_GetTick>
 8000408:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000414:	d005      	beq.n	8000422 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000416:	4b0a      	ldr	r3, [pc, #40]	@ (8000440 <HAL_Delay+0x44>)
 8000418:	781b      	ldrb	r3, [r3, #0]
 800041a:	461a      	mov	r2, r3
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	4413      	add	r3, r2
 8000420:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000422:	bf00      	nop
 8000424:	f7ff ffde 	bl	80003e4 <HAL_GetTick>
 8000428:	4602      	mov	r2, r0
 800042a:	68bb      	ldr	r3, [r7, #8]
 800042c:	1ad3      	subs	r3, r2, r3
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	429a      	cmp	r2, r3
 8000432:	d8f7      	bhi.n	8000424 <HAL_Delay+0x28>
  {
  }
}
 8000434:	bf00      	nop
 8000436:	bf00      	nop
 8000438:	3710      	adds	r7, #16
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	24000004 	.word	0x24000004

08000444 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000448:	4b03      	ldr	r3, [pc, #12]	@ (8000458 <HAL_GetREVID+0x14>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	0c1b      	lsrs	r3, r3, #16
}
 800044e:	4618      	mov	r0, r3
 8000450:	46bd      	mov	sp, r7
 8000452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000456:	4770      	bx	lr
 8000458:	5c001000 	.word	0x5c001000

0800045c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
 8000464:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	689b      	ldr	r3, [r3, #8]
 800046a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800046e:	683b      	ldr	r3, [r7, #0]
 8000470:	431a      	orrs	r2, r3
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	609a      	str	r2, [r3, #8]
}
 8000476:	bf00      	nop
 8000478:	370c      	adds	r7, #12
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr

08000482 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000482:	b480      	push	{r7}
 8000484:	b083      	sub	sp, #12
 8000486:	af00      	add	r7, sp, #0
 8000488:	6078      	str	r0, [r7, #4]
 800048a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	689b      	ldr	r3, [r3, #8]
 8000490:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	431a      	orrs	r2, r3
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	609a      	str	r2, [r3, #8]
}
 800049c:	bf00      	nop
 800049e:	370c      	adds	r7, #12
 80004a0:	46bd      	mov	sp, r7
 80004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a6:	4770      	bx	lr

080004a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b083      	sub	sp, #12
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	689b      	ldr	r3, [r3, #8]
 80004b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80004b8:	4618      	mov	r0, r3
 80004ba:	370c      	adds	r7, #12
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr

080004c4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b087      	sub	sp, #28
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80004ce:	683b      	ldr	r3, [r7, #0]
 80004d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d107      	bne.n	80004e8 <LL_ADC_SetChannelPreselection+0x24>
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	0e9b      	lsrs	r3, r3, #26
 80004dc:	f003 031f 	and.w	r3, r3, #31
 80004e0:	2201      	movs	r2, #1
 80004e2:	fa02 f303 	lsl.w	r3, r2, r3
 80004e6:	e015      	b.n	8000514 <LL_ADC_SetChannelPreselection+0x50>
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004ec:	693b      	ldr	r3, [r7, #16]
 80004ee:	fa93 f3a3 	rbit	r3, r3
 80004f2:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d101      	bne.n	8000502 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80004fe:	2320      	movs	r3, #32
 8000500:	e003      	b.n	800050a <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8000502:	697b      	ldr	r3, [r7, #20]
 8000504:	fab3 f383 	clz	r3, r3
 8000508:	b2db      	uxtb	r3, r3
 800050a:	f003 031f 	and.w	r3, r3, #31
 800050e:	2201      	movs	r2, #1
 8000510:	fa02 f303 	lsl.w	r3, r2, r3
 8000514:	687a      	ldr	r2, [r7, #4]
 8000516:	69d2      	ldr	r2, [r2, #28]
 8000518:	431a      	orrs	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800051e:	bf00      	nop
 8000520:	371c      	adds	r7, #28
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr

0800052a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800052a:	b480      	push	{r7}
 800052c:	b087      	sub	sp, #28
 800052e:	af00      	add	r7, sp, #0
 8000530:	60f8      	str	r0, [r7, #12]
 8000532:	60b9      	str	r1, [r7, #8]
 8000534:	607a      	str	r2, [r7, #4]
 8000536:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	3360      	adds	r3, #96	@ 0x60
 800053c:	461a      	mov	r2, r3
 800053e:	68bb      	ldr	r3, [r7, #8]
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	4413      	add	r3, r2
 8000544:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	430b      	orrs	r3, r1
 8000558:	431a      	orrs	r2, r3
 800055a:	697b      	ldr	r3, [r7, #20]
 800055c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800055e:	bf00      	nop
 8000560:	371c      	adds	r7, #28
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr

0800056a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800056a:	b480      	push	{r7}
 800056c:	b085      	sub	sp, #20
 800056e:	af00      	add	r7, sp, #0
 8000570:	60f8      	str	r0, [r7, #12]
 8000572:	60b9      	str	r1, [r7, #8]
 8000574:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	691b      	ldr	r3, [r3, #16]
 800057a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800057e:	68bb      	ldr	r3, [r7, #8]
 8000580:	f003 031f 	and.w	r3, r3, #31
 8000584:	6879      	ldr	r1, [r7, #4]
 8000586:	fa01 f303 	lsl.w	r3, r1, r3
 800058a:	431a      	orrs	r2, r3
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	611a      	str	r2, [r3, #16]
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800059c:	b480      	push	{r7}
 800059e:	b087      	sub	sp, #28
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	3360      	adds	r3, #96	@ 0x60
 80005ac:	461a      	mov	r2, r3
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	009b      	lsls	r3, r3, #2
 80005b2:	4413      	add	r3, r2
 80005b4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	431a      	orrs	r2, r3
 80005c2:	697b      	ldr	r3, [r7, #20]
 80005c4:	601a      	str	r2, [r3, #0]
  }
}
 80005c6:	bf00      	nop
 80005c8:	371c      	adds	r7, #28
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr

080005d2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80005d2:	b480      	push	{r7}
 80005d4:	b083      	sub	sp, #12
 80005d6:	af00      	add	r7, sp, #0
 80005d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	68db      	ldr	r3, [r3, #12]
 80005de:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d101      	bne.n	80005ea <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80005e6:	2301      	movs	r3, #1
 80005e8:	e000      	b.n	80005ec <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80005ea:	2300      	movs	r3, #0
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	370c      	adds	r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr

080005f8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b087      	sub	sp, #28
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	60f8      	str	r0, [r7, #12]
 8000600:	60b9      	str	r1, [r7, #8]
 8000602:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	3330      	adds	r3, #48	@ 0x30
 8000608:	461a      	mov	r2, r3
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	0a1b      	lsrs	r3, r3, #8
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	f003 030c 	and.w	r3, r3, #12
 8000614:	4413      	add	r3, r2
 8000616:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000618:	697b      	ldr	r3, [r7, #20]
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	f003 031f 	and.w	r3, r3, #31
 8000622:	211f      	movs	r1, #31
 8000624:	fa01 f303 	lsl.w	r3, r1, r3
 8000628:	43db      	mvns	r3, r3
 800062a:	401a      	ands	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	0e9b      	lsrs	r3, r3, #26
 8000630:	f003 011f 	and.w	r1, r3, #31
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	f003 031f 	and.w	r3, r3, #31
 800063a:	fa01 f303 	lsl.w	r3, r1, r3
 800063e:	431a      	orrs	r2, r3
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000644:	bf00      	nop
 8000646:	371c      	adds	r7, #28
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr

08000650 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000650:	b480      	push	{r7}
 8000652:	b087      	sub	sp, #28
 8000654:	af00      	add	r7, sp, #0
 8000656:	60f8      	str	r0, [r7, #12]
 8000658:	60b9      	str	r1, [r7, #8]
 800065a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	3314      	adds	r3, #20
 8000660:	461a      	mov	r2, r3
 8000662:	68bb      	ldr	r3, [r7, #8]
 8000664:	0e5b      	lsrs	r3, r3, #25
 8000666:	009b      	lsls	r3, r3, #2
 8000668:	f003 0304 	and.w	r3, r3, #4
 800066c:	4413      	add	r3, r2
 800066e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	0d1b      	lsrs	r3, r3, #20
 8000678:	f003 031f 	and.w	r3, r3, #31
 800067c:	2107      	movs	r1, #7
 800067e:	fa01 f303 	lsl.w	r3, r1, r3
 8000682:	43db      	mvns	r3, r3
 8000684:	401a      	ands	r2, r3
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	0d1b      	lsrs	r3, r3, #20
 800068a:	f003 031f 	and.w	r3, r3, #31
 800068e:	6879      	ldr	r1, [r7, #4]
 8000690:	fa01 f303 	lsl.w	r3, r1, r3
 8000694:	431a      	orrs	r2, r3
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800069a:	bf00      	nop
 800069c:	371c      	adds	r7, #28
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
	...

080006a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80006c0:	43db      	mvns	r3, r3
 80006c2:	401a      	ands	r2, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f003 0318 	and.w	r3, r3, #24
 80006ca:	4908      	ldr	r1, [pc, #32]	@ (80006ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80006cc:	40d9      	lsrs	r1, r3
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	400b      	ands	r3, r1
 80006d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80006d6:	431a      	orrs	r2, r3
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80006de:	bf00      	nop
 80006e0:	3714      	adds	r7, #20
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	000fffff 	.word	0x000fffff

080006f0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	689b      	ldr	r3, [r3, #8]
 80006fc:	f003 031f 	and.w	r3, r3, #31
}
 8000700:	4618      	mov	r0, r3
 8000702:	370c      	adds	r7, #12
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	689b      	ldr	r3, [r3, #8]
 8000718:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800071c:	4618      	mov	r0, r3
 800071e:	370c      	adds	r7, #12
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr

08000728 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	689a      	ldr	r2, [r3, #8]
 8000734:	4b04      	ldr	r3, [pc, #16]	@ (8000748 <LL_ADC_DisableDeepPowerDown+0x20>)
 8000736:	4013      	ands	r3, r2
 8000738:	687a      	ldr	r2, [r7, #4]
 800073a:	6093      	str	r3, [r2, #8]
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	5fffffc0 	.word	0x5fffffc0

0800074c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800075c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000760:	d101      	bne.n	8000766 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	689a      	ldr	r2, [r3, #8]
 8000780:	4b05      	ldr	r3, [pc, #20]	@ (8000798 <LL_ADC_EnableInternalRegulator+0x24>)
 8000782:	4013      	ands	r3, r2
 8000784:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	6fffffc0 	.word	0x6fffffc0

0800079c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	689b      	ldr	r3, [r3, #8]
 80007a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80007b0:	d101      	bne.n	80007b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80007b2:	2301      	movs	r3, #1
 80007b4:	e000      	b.n	80007b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80007b6:	2300      	movs	r3, #0
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr

080007c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	689a      	ldr	r2, [r3, #8]
 80007d0:	4b05      	ldr	r3, [pc, #20]	@ (80007e8 <LL_ADC_Enable+0x24>)
 80007d2:	4013      	ands	r3, r2
 80007d4:	f043 0201 	orr.w	r2, r3, #1
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80007dc:	bf00      	nop
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	7fffffc0 	.word	0x7fffffc0

080007ec <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	689a      	ldr	r2, [r3, #8]
 80007f8:	4b05      	ldr	r3, [pc, #20]	@ (8000810 <LL_ADC_Disable+0x24>)
 80007fa:	4013      	ands	r3, r2
 80007fc:	f043 0202 	orr.w	r2, r3, #2
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr
 8000810:	7fffffc0 	.word	0x7fffffc0

08000814 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	689b      	ldr	r3, [r3, #8]
 8000820:	f003 0301 	and.w	r3, r3, #1
 8000824:	2b01      	cmp	r3, #1
 8000826:	d101      	bne.n	800082c <LL_ADC_IsEnabled+0x18>
 8000828:	2301      	movs	r3, #1
 800082a:	e000      	b.n	800082e <LL_ADC_IsEnabled+0x1a>
 800082c:	2300      	movs	r3, #0
}
 800082e:	4618      	mov	r0, r3
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr

0800083a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800083a:	b480      	push	{r7}
 800083c:	b083      	sub	sp, #12
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	689b      	ldr	r3, [r3, #8]
 8000846:	f003 0302 	and.w	r3, r3, #2
 800084a:	2b02      	cmp	r3, #2
 800084c:	d101      	bne.n	8000852 <LL_ADC_IsDisableOngoing+0x18>
 800084e:	2301      	movs	r3, #1
 8000850:	e000      	b.n	8000854 <LL_ADC_IsDisableOngoing+0x1a>
 8000852:	2300      	movs	r3, #0
}
 8000854:	4618      	mov	r0, r3
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	689a      	ldr	r2, [r3, #8]
 800086c:	4b05      	ldr	r3, [pc, #20]	@ (8000884 <LL_ADC_REG_StartConversion+0x24>)
 800086e:	4013      	ands	r3, r2
 8000870:	f043 0204 	orr.w	r2, r3, #4
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	7fffffc0 	.word	0x7fffffc0

08000888 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	689b      	ldr	r3, [r3, #8]
 8000894:	f003 0304 	and.w	r3, r3, #4
 8000898:	2b04      	cmp	r3, #4
 800089a:	d101      	bne.n	80008a0 <LL_ADC_REG_IsConversionOngoing+0x18>
 800089c:	2301      	movs	r3, #1
 800089e:	e000      	b.n	80008a2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80008a0:	2300      	movs	r3, #0
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	370c      	adds	r7, #12
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr

080008ae <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80008ae:	b480      	push	{r7}
 80008b0:	b083      	sub	sp, #12
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	689b      	ldr	r3, [r3, #8]
 80008ba:	f003 0308 	and.w	r3, r3, #8
 80008be:	2b08      	cmp	r3, #8
 80008c0:	d101      	bne.n	80008c6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80008c2:	2301      	movs	r3, #1
 80008c4:	e000      	b.n	80008c8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80008c6:	2300      	movs	r3, #0
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80008d4:	b590      	push	{r4, r7, lr}
 80008d6:	b089      	sub	sp, #36	@ 0x24
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008dc:	2300      	movs	r3, #0
 80008de:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d101      	bne.n	80008ee <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80008ea:	2301      	movs	r3, #1
 80008ec:	e18f      	b.n	8000c0e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	68db      	ldr	r3, [r3, #12]
 80008f2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d109      	bne.n	8000910 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80008fc:	6878      	ldr	r0, [r7, #4]
 80008fe:	f006 fcaf 	bl	8007260 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	2200      	movs	r2, #0
 8000906:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2200      	movs	r2, #0
 800090c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4618      	mov	r0, r3
 8000916:	f7ff ff19 	bl	800074c <LL_ADC_IsDeepPowerDownEnabled>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d004      	beq.n	800092a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff feff 	bl	8000728 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4618      	mov	r0, r3
 8000930:	f7ff ff34 	bl	800079c <LL_ADC_IsInternalRegulatorEnabled>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d114      	bne.n	8000964 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff ff18 	bl	8000774 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000944:	4b87      	ldr	r3, [pc, #540]	@ (8000b64 <HAL_ADC_Init+0x290>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	099b      	lsrs	r3, r3, #6
 800094a:	4a87      	ldr	r2, [pc, #540]	@ (8000b68 <HAL_ADC_Init+0x294>)
 800094c:	fba2 2303 	umull	r2, r3, r2, r3
 8000950:	099b      	lsrs	r3, r3, #6
 8000952:	3301      	adds	r3, #1
 8000954:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8000956:	e002      	b.n	800095e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	3b01      	subs	r3, #1
 800095c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d1f9      	bne.n	8000958 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff ff17 	bl	800079c <LL_ADC_IsInternalRegulatorEnabled>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d10d      	bne.n	8000990 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000978:	f043 0210 	orr.w	r2, r3, #16
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000984:	f043 0201 	orr.w	r2, r3, #1
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800098c:	2301      	movs	r3, #1
 800098e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff ff77 	bl	8000888 <LL_ADC_REG_IsConversionOngoing>
 800099a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80009a0:	f003 0310 	and.w	r3, r3, #16
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	f040 8129 	bne.w	8000bfc <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	f040 8125 	bne.w	8000bfc <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80009b6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80009ba:	f043 0202 	orr.w	r2, r3, #2
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f7ff ff24 	bl	8000814 <LL_ADC_IsEnabled>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d136      	bne.n	8000a40 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a65      	ldr	r2, [pc, #404]	@ (8000b6c <HAL_ADC_Init+0x298>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d004      	beq.n	80009e6 <HAL_ADC_Init+0x112>
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a63      	ldr	r2, [pc, #396]	@ (8000b70 <HAL_ADC_Init+0x29c>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d10e      	bne.n	8000a04 <HAL_ADC_Init+0x130>
 80009e6:	4861      	ldr	r0, [pc, #388]	@ (8000b6c <HAL_ADC_Init+0x298>)
 80009e8:	f7ff ff14 	bl	8000814 <LL_ADC_IsEnabled>
 80009ec:	4604      	mov	r4, r0
 80009ee:	4860      	ldr	r0, [pc, #384]	@ (8000b70 <HAL_ADC_Init+0x29c>)
 80009f0:	f7ff ff10 	bl	8000814 <LL_ADC_IsEnabled>
 80009f4:	4603      	mov	r3, r0
 80009f6:	4323      	orrs	r3, r4
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	bf0c      	ite	eq
 80009fc:	2301      	moveq	r3, #1
 80009fe:	2300      	movne	r3, #0
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	e008      	b.n	8000a16 <HAL_ADC_Init+0x142>
 8000a04:	485b      	ldr	r0, [pc, #364]	@ (8000b74 <HAL_ADC_Init+0x2a0>)
 8000a06:	f7ff ff05 	bl	8000814 <LL_ADC_IsEnabled>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	bf0c      	ite	eq
 8000a10:	2301      	moveq	r3, #1
 8000a12:	2300      	movne	r3, #0
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d012      	beq.n	8000a40 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a53      	ldr	r2, [pc, #332]	@ (8000b6c <HAL_ADC_Init+0x298>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d004      	beq.n	8000a2e <HAL_ADC_Init+0x15a>
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a51      	ldr	r2, [pc, #324]	@ (8000b70 <HAL_ADC_Init+0x29c>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d101      	bne.n	8000a32 <HAL_ADC_Init+0x15e>
 8000a2e:	4a52      	ldr	r2, [pc, #328]	@ (8000b78 <HAL_ADC_Init+0x2a4>)
 8000a30:	e000      	b.n	8000a34 <HAL_ADC_Init+0x160>
 8000a32:	4a52      	ldr	r2, [pc, #328]	@ (8000b7c <HAL_ADC_Init+0x2a8>)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	f7ff fd0e 	bl	800045c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8000a40:	f7ff fd00 	bl	8000444 <HAL_GetREVID>
 8000a44:	4603      	mov	r3, r0
 8000a46:	f241 0203 	movw	r2, #4099	@ 0x1003
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d914      	bls.n	8000a78 <HAL_ADC_Init+0x1a4>
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	689b      	ldr	r3, [r3, #8]
 8000a52:	2b10      	cmp	r3, #16
 8000a54:	d110      	bne.n	8000a78 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	7d5b      	ldrb	r3, [r3, #21]
 8000a5a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000a60:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8000a66:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	7f1b      	ldrb	r3, [r3, #28]
 8000a6c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8000a6e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000a70:	f043 030c 	orr.w	r3, r3, #12
 8000a74:	61bb      	str	r3, [r7, #24]
 8000a76:	e00d      	b.n	8000a94 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	7d5b      	ldrb	r3, [r3, #21]
 8000a7c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000a82:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8000a88:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	7f1b      	ldrb	r3, [r3, #28]
 8000a8e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000a90:	4313      	orrs	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	7f1b      	ldrb	r3, [r3, #28]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d106      	bne.n	8000aaa <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	6a1b      	ldr	r3, [r3, #32]
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	045b      	lsls	r3, r3, #17
 8000aa4:	69ba      	ldr	r2, [r7, #24]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d009      	beq.n	8000ac6 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ab6:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000abe:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	68da      	ldr	r2, [r3, #12]
 8000acc:	4b2c      	ldr	r3, [pc, #176]	@ (8000b80 <HAL_ADC_Init+0x2ac>)
 8000ace:	4013      	ands	r3, r2
 8000ad0:	687a      	ldr	r2, [r7, #4]
 8000ad2:	6812      	ldr	r2, [r2, #0]
 8000ad4:	69b9      	ldr	r1, [r7, #24]
 8000ad6:	430b      	orrs	r3, r1
 8000ad8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff fed2 	bl	8000888 <LL_ADC_REG_IsConversionOngoing>
 8000ae4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff fedf 	bl	80008ae <LL_ADC_INJ_IsConversionOngoing>
 8000af0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d15f      	bne.n	8000bb8 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d15c      	bne.n	8000bb8 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	7d1b      	ldrb	r3, [r3, #20]
 8000b02:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	68da      	ldr	r2, [r3, #12]
 8000b12:	4b1c      	ldr	r3, [pc, #112]	@ (8000b84 <HAL_ADC_Init+0x2b0>)
 8000b14:	4013      	ands	r3, r2
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	6812      	ldr	r2, [r2, #0]
 8000b1a:	69b9      	ldr	r1, [r7, #24]
 8000b1c:	430b      	orrs	r3, r1
 8000b1e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000b26:	2b01      	cmp	r3, #1
 8000b28:	d130      	bne.n	8000b8c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b2e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	691a      	ldr	r2, [r3, #16]
 8000b36:	4b14      	ldr	r3, [pc, #80]	@ (8000b88 <HAL_ADC_Init+0x2b4>)
 8000b38:	4013      	ands	r3, r2
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000b3e:	3a01      	subs	r2, #1
 8000b40:	0411      	lsls	r1, r2, #16
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000b46:	4311      	orrs	r1, r2
 8000b48:	687a      	ldr	r2, [r7, #4]
 8000b4a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000b4c:	4311      	orrs	r1, r2
 8000b4e:	687a      	ldr	r2, [r7, #4]
 8000b50:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8000b52:	430a      	orrs	r2, r1
 8000b54:	431a      	orrs	r2, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f042 0201 	orr.w	r2, r2, #1
 8000b5e:	611a      	str	r2, [r3, #16]
 8000b60:	e01c      	b.n	8000b9c <HAL_ADC_Init+0x2c8>
 8000b62:	bf00      	nop
 8000b64:	24000008 	.word	0x24000008
 8000b68:	053e2d63 	.word	0x053e2d63
 8000b6c:	40022000 	.word	0x40022000
 8000b70:	40022100 	.word	0x40022100
 8000b74:	58026000 	.word	0x58026000
 8000b78:	40022300 	.word	0x40022300
 8000b7c:	58026300 	.word	0x58026300
 8000b80:	fff0c003 	.word	0xfff0c003
 8000b84:	ffffbffc 	.word	0xffffbffc
 8000b88:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	691a      	ldr	r2, [r3, #16]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f022 0201 	bic.w	r2, r2, #1
 8000b9a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	691b      	ldr	r3, [r3, #16]
 8000ba2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f000 fdd6 	bl	8001764 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d10c      	bne.n	8000bda <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	f023 010f 	bic.w	r1, r3, #15
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	699b      	ldr	r3, [r3, #24]
 8000bce:	1e5a      	subs	r2, r3, #1
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	430a      	orrs	r2, r1
 8000bd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8000bd8:	e007      	b.n	8000bea <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f022 020f 	bic.w	r2, r2, #15
 8000be8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000bee:	f023 0303 	bic.w	r3, r3, #3
 8000bf2:	f043 0201 	orr.w	r2, r3, #1
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	655a      	str	r2, [r3, #84]	@ 0x54
 8000bfa:	e007      	b.n	8000c0c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000c00:	f043 0210 	orr.w	r2, r3, #16
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000c0c:	7ffb      	ldrb	r3, [r7, #31]
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3724      	adds	r7, #36	@ 0x24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd90      	pop	{r4, r7, pc}
 8000c16:	bf00      	nop

08000c18 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a5c      	ldr	r2, [pc, #368]	@ (8000d98 <HAL_ADC_Start+0x180>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d004      	beq.n	8000c34 <HAL_ADC_Start+0x1c>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a5b      	ldr	r2, [pc, #364]	@ (8000d9c <HAL_ADC_Start+0x184>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d101      	bne.n	8000c38 <HAL_ADC_Start+0x20>
 8000c34:	4b5a      	ldr	r3, [pc, #360]	@ (8000da0 <HAL_ADC_Start+0x188>)
 8000c36:	e000      	b.n	8000c3a <HAL_ADC_Start+0x22>
 8000c38:	4b5a      	ldr	r3, [pc, #360]	@ (8000da4 <HAL_ADC_Start+0x18c>)
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fd58 	bl	80006f0 <LL_ADC_GetMultimode>
 8000c40:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff fe1e 	bl	8000888 <LL_ADC_REG_IsConversionOngoing>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	f040 809a 	bne.w	8000d88 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d101      	bne.n	8000c62 <HAL_ADC_Start+0x4a>
 8000c5e:	2302      	movs	r3, #2
 8000c60:	e095      	b.n	8000d8e <HAL_ADC_Start+0x176>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2201      	movs	r2, #1
 8000c66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f000 fc90 	bl	8001590 <ADC_Enable>
 8000c70:	4603      	mov	r3, r0
 8000c72:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000c74:	7dfb      	ldrb	r3, [r7, #23]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	f040 8081 	bne.w	8000d7e <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000c80:	4b49      	ldr	r3, [pc, #292]	@ (8000da8 <HAL_ADC_Start+0x190>)
 8000c82:	4013      	ands	r3, r2
 8000c84:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a42      	ldr	r2, [pc, #264]	@ (8000d9c <HAL_ADC_Start+0x184>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d002      	beq.n	8000c9c <HAL_ADC_Start+0x84>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	e000      	b.n	8000c9e <HAL_ADC_Start+0x86>
 8000c9c:	4b3e      	ldr	r3, [pc, #248]	@ (8000d98 <HAL_ADC_Start+0x180>)
 8000c9e:	687a      	ldr	r2, [r7, #4]
 8000ca0:	6812      	ldr	r2, [r2, #0]
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d002      	beq.n	8000cac <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d105      	bne.n	8000cb8 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000cb0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000cbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000cc4:	d106      	bne.n	8000cd4 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cca:	f023 0206 	bic.w	r2, r3, #6
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	659a      	str	r2, [r3, #88]	@ 0x58
 8000cd2:	e002      	b.n	8000cda <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	221c      	movs	r2, #28
 8000ce0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a2b      	ldr	r2, [pc, #172]	@ (8000d9c <HAL_ADC_Start+0x184>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d002      	beq.n	8000cfa <HAL_ADC_Start+0xe2>
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	e000      	b.n	8000cfc <HAL_ADC_Start+0xe4>
 8000cfa:	4b27      	ldr	r3, [pc, #156]	@ (8000d98 <HAL_ADC_Start+0x180>)
 8000cfc:	687a      	ldr	r2, [r7, #4]
 8000cfe:	6812      	ldr	r2, [r2, #0]
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d008      	beq.n	8000d16 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d005      	beq.n	8000d16 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	2b05      	cmp	r3, #5
 8000d0e:	d002      	beq.n	8000d16 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	2b09      	cmp	r3, #9
 8000d14:	d114      	bne.n	8000d40 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	68db      	ldr	r3, [r3, #12]
 8000d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d007      	beq.n	8000d34 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d28:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000d2c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fd91 	bl	8000860 <LL_ADC_REG_StartConversion>
 8000d3e:	e025      	b.n	8000d8c <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d44:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a12      	ldr	r2, [pc, #72]	@ (8000d9c <HAL_ADC_Start+0x184>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d002      	beq.n	8000d5c <HAL_ADC_Start+0x144>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	e000      	b.n	8000d5e <HAL_ADC_Start+0x146>
 8000d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d98 <HAL_ADC_Start+0x180>)
 8000d5e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d00f      	beq.n	8000d8c <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d70:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000d74:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	655a      	str	r2, [r3, #84]	@ 0x54
 8000d7c:	e006      	b.n	8000d8c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2200      	movs	r2, #0
 8000d82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8000d86:	e001      	b.n	8000d8c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8000d8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3718      	adds	r7, #24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40022000 	.word	0x40022000
 8000d9c:	40022100 	.word	0x40022100
 8000da0:	40022300 	.word	0x40022300
 8000da4:	58026300 	.word	0x58026300
 8000da8:	fffff0fe 	.word	0xfffff0fe

08000dac <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b088      	sub	sp, #32
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a72      	ldr	r2, [pc, #456]	@ (8000f84 <HAL_ADC_PollForConversion+0x1d8>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d004      	beq.n	8000dca <HAL_ADC_PollForConversion+0x1e>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a70      	ldr	r2, [pc, #448]	@ (8000f88 <HAL_ADC_PollForConversion+0x1dc>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d101      	bne.n	8000dce <HAL_ADC_PollForConversion+0x22>
 8000dca:	4b70      	ldr	r3, [pc, #448]	@ (8000f8c <HAL_ADC_PollForConversion+0x1e0>)
 8000dcc:	e000      	b.n	8000dd0 <HAL_ADC_PollForConversion+0x24>
 8000dce:	4b70      	ldr	r3, [pc, #448]	@ (8000f90 <HAL_ADC_PollForConversion+0x1e4>)
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f7ff fc8d 	bl	80006f0 <LL_ADC_GetMultimode>
 8000dd6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	691b      	ldr	r3, [r3, #16]
 8000ddc:	2b08      	cmp	r3, #8
 8000dde:	d102      	bne.n	8000de6 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8000de0:	2308      	movs	r3, #8
 8000de2:	61fb      	str	r3, [r7, #28]
 8000de4:	e037      	b.n	8000e56 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d005      	beq.n	8000df8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	2b05      	cmp	r3, #5
 8000df0:	d002      	beq.n	8000df8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	2b09      	cmp	r3, #9
 8000df6:	d111      	bne.n	8000e1c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	68db      	ldr	r3, [r3, #12]
 8000dfe:	f003 0301 	and.w	r3, r3, #1
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d007      	beq.n	8000e16 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e0a:	f043 0220 	orr.w	r2, r3, #32
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e0b1      	b.n	8000f7a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8000e16:	2304      	movs	r3, #4
 8000e18:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8000e1a:	e01c      	b.n	8000e56 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a58      	ldr	r2, [pc, #352]	@ (8000f84 <HAL_ADC_PollForConversion+0x1d8>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d004      	beq.n	8000e30 <HAL_ADC_PollForConversion+0x84>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a57      	ldr	r2, [pc, #348]	@ (8000f88 <HAL_ADC_PollForConversion+0x1dc>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d101      	bne.n	8000e34 <HAL_ADC_PollForConversion+0x88>
 8000e30:	4b56      	ldr	r3, [pc, #344]	@ (8000f8c <HAL_ADC_PollForConversion+0x1e0>)
 8000e32:	e000      	b.n	8000e36 <HAL_ADC_PollForConversion+0x8a>
 8000e34:	4b56      	ldr	r3, [pc, #344]	@ (8000f90 <HAL_ADC_PollForConversion+0x1e4>)
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff fc68 	bl	800070c <LL_ADC_GetMultiDMATransfer>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d007      	beq.n	8000e52 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e46:	f043 0220 	orr.w	r2, r3, #32
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e093      	b.n	8000f7a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8000e52:	2304      	movs	r3, #4
 8000e54:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000e56:	f7ff fac5 	bl	80003e4 <HAL_GetTick>
 8000e5a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000e5c:	e021      	b.n	8000ea2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e64:	d01d      	beq.n	8000ea2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000e66:	f7ff fabd 	bl	80003e4 <HAL_GetTick>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	683a      	ldr	r2, [r7, #0]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d302      	bcc.n	8000e7c <HAL_ADC_PollForConversion+0xd0>
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d112      	bne.n	8000ea2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	4013      	ands	r3, r2
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d10b      	bne.n	8000ea2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e8e:	f043 0204 	orr.w	r2, r3, #4
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	e06b      	b.n	8000f7a <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	4013      	ands	r3, r2
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d0d6      	beq.n	8000e5e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000eb4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff fb86 	bl	80005d2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d01c      	beq.n	8000f06 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	7d5b      	ldrb	r3, [r3, #21]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d118      	bne.n	8000f06 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f003 0308 	and.w	r3, r3, #8
 8000ede:	2b08      	cmp	r3, #8
 8000ee0:	d111      	bne.n	8000f06 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000ee6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000ef2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d105      	bne.n	8000f06 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000efe:	f043 0201 	orr.w	r2, r3, #1
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a1f      	ldr	r2, [pc, #124]	@ (8000f88 <HAL_ADC_PollForConversion+0x1dc>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d002      	beq.n	8000f16 <HAL_ADC_PollForConversion+0x16a>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	e000      	b.n	8000f18 <HAL_ADC_PollForConversion+0x16c>
 8000f16:	4b1b      	ldr	r3, [pc, #108]	@ (8000f84 <HAL_ADC_PollForConversion+0x1d8>)
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	6812      	ldr	r2, [r2, #0]
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d008      	beq.n	8000f32 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d005      	beq.n	8000f32 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	2b05      	cmp	r3, #5
 8000f2a:	d002      	beq.n	8000f32 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	2b09      	cmp	r3, #9
 8000f30:	d104      	bne.n	8000f3c <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	61bb      	str	r3, [r7, #24]
 8000f3a:	e00c      	b.n	8000f56 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a11      	ldr	r2, [pc, #68]	@ (8000f88 <HAL_ADC_PollForConversion+0x1dc>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d002      	beq.n	8000f4c <HAL_ADC_PollForConversion+0x1a0>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	e000      	b.n	8000f4e <HAL_ADC_PollForConversion+0x1a2>
 8000f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f84 <HAL_ADC_PollForConversion+0x1d8>)
 8000f4e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	2b08      	cmp	r3, #8
 8000f5a:	d104      	bne.n	8000f66 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2208      	movs	r2, #8
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	e008      	b.n	8000f78 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d103      	bne.n	8000f78 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	220c      	movs	r2, #12
 8000f76:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3720      	adds	r7, #32
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40022000 	.word	0x40022000
 8000f88:	40022100 	.word	0x40022100
 8000f8c:	40022300 	.word	0x40022300
 8000f90:	58026300 	.word	0x58026300

08000f94 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
	...

08000fb0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8000fb0:	b590      	push	{r4, r7, lr}
 8000fb2:	b08d      	sub	sp, #52	@ 0x34
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	4a65      	ldr	r2, [pc, #404]	@ (8001160 <HAL_ADC_ConfigChannel+0x1b0>)
 8000fca:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d101      	bne.n	8000fda <HAL_ADC_ConfigChannel+0x2a>
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	e2c7      	b.n	800156a <HAL_ADC_ConfigChannel+0x5ba>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2201      	movs	r2, #1
 8000fde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fc4e 	bl	8000888 <LL_ADC_REG_IsConversionOngoing>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	f040 82ac 	bne.w	800154c <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	db2c      	blt.n	8001056 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001004:	2b00      	cmp	r3, #0
 8001006:	d108      	bne.n	800101a <HAL_ADC_ConfigChannel+0x6a>
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	0e9b      	lsrs	r3, r3, #26
 800100e:	f003 031f 	and.w	r3, r3, #31
 8001012:	2201      	movs	r2, #1
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	e016      	b.n	8001048 <HAL_ADC_ConfigChannel+0x98>
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	fa93 f3a3 	rbit	r3, r3
 8001026:	613b      	str	r3, [r7, #16]
  return result;
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d101      	bne.n	8001036 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001032:	2320      	movs	r3, #32
 8001034:	e003      	b.n	800103e <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	fab3 f383 	clz	r3, r3
 800103c:	b2db      	uxtb	r3, r3
 800103e:	f003 031f 	and.w	r3, r3, #31
 8001042:	2201      	movs	r2, #1
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	687a      	ldr	r2, [r7, #4]
 800104a:	6812      	ldr	r2, [r2, #0]
 800104c:	69d1      	ldr	r1, [r2, #28]
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	6812      	ldr	r2, [r2, #0]
 8001052:	430b      	orrs	r3, r1
 8001054:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6818      	ldr	r0, [r3, #0]
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	6859      	ldr	r1, [r3, #4]
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	461a      	mov	r2, r3
 8001064:	f7ff fac8 	bl	80005f8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff fc0b 	bl	8000888 <LL_ADC_REG_IsConversionOngoing>
 8001072:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fc18 	bl	80008ae <LL_ADC_INJ_IsConversionOngoing>
 800107e:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001082:	2b00      	cmp	r3, #0
 8001084:	f040 80b8 	bne.w	80011f8 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108a:	2b00      	cmp	r3, #0
 800108c:	f040 80b4 	bne.w	80011f8 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6818      	ldr	r0, [r3, #0]
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	6819      	ldr	r1, [r3, #0]
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	461a      	mov	r2, r3
 800109e:	f7ff fad7 	bl	8000650 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80010a2:	4b30      	ldr	r3, [pc, #192]	@ (8001164 <HAL_ADC_ConfigChannel+0x1b4>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80010aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80010ae:	d10b      	bne.n	80010c8 <HAL_ADC_ConfigChannel+0x118>
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	695a      	ldr	r2, [r3, #20]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	68db      	ldr	r3, [r3, #12]
 80010ba:	089b      	lsrs	r3, r3, #2
 80010bc:	f003 0307 	and.w	r3, r3, #7
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	e01d      	b.n	8001104 <HAL_ADC_ConfigChannel+0x154>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	f003 0310 	and.w	r3, r3, #16
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d10b      	bne.n	80010ee <HAL_ADC_ConfigChannel+0x13e>
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	695a      	ldr	r2, [r3, #20]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	089b      	lsrs	r3, r3, #2
 80010e2:	f003 0307 	and.w	r3, r3, #7
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	e00a      	b.n	8001104 <HAL_ADC_ConfigChannel+0x154>
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	695a      	ldr	r2, [r3, #20]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	089b      	lsrs	r3, r3, #2
 80010fa:	f003 0304 	and.w	r3, r3, #4
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	691b      	ldr	r3, [r3, #16]
 800110a:	2b04      	cmp	r3, #4
 800110c:	d02c      	beq.n	8001168 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6818      	ldr	r0, [r3, #0]
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	6919      	ldr	r1, [r3, #16]
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	6a3b      	ldr	r3, [r7, #32]
 800111c:	f7ff fa05 	bl	800052a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6818      	ldr	r0, [r3, #0]
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	6919      	ldr	r1, [r3, #16]
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	7e5b      	ldrb	r3, [r3, #25]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d102      	bne.n	8001136 <HAL_ADC_ConfigChannel+0x186>
 8001130:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001134:	e000      	b.n	8001138 <HAL_ADC_ConfigChannel+0x188>
 8001136:	2300      	movs	r3, #0
 8001138:	461a      	mov	r2, r3
 800113a:	f7ff fa2f 	bl	800059c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6818      	ldr	r0, [r3, #0]
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	6919      	ldr	r1, [r3, #16]
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	7e1b      	ldrb	r3, [r3, #24]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d102      	bne.n	8001154 <HAL_ADC_ConfigChannel+0x1a4>
 800114e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001152:	e000      	b.n	8001156 <HAL_ADC_ConfigChannel+0x1a6>
 8001154:	2300      	movs	r3, #0
 8001156:	461a      	mov	r2, r3
 8001158:	f7ff fa07 	bl	800056a <LL_ADC_SetDataRightShift>
 800115c:	e04c      	b.n	80011f8 <HAL_ADC_ConfigChannel+0x248>
 800115e:	bf00      	nop
 8001160:	47ff0000 	.word	0x47ff0000
 8001164:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800116e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	069b      	lsls	r3, r3, #26
 8001178:	429a      	cmp	r2, r3
 800117a:	d107      	bne.n	800118c <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800118a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001192:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	069b      	lsls	r3, r3, #26
 800119c:	429a      	cmp	r2, r3
 800119e:	d107      	bne.n	80011b0 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80011ae:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80011b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	069b      	lsls	r3, r3, #26
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d107      	bne.n	80011d4 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80011d2:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80011da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	069b      	lsls	r3, r3, #26
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d107      	bne.n	80011f8 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80011f6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff fb09 	bl	8000814 <LL_ADC_IsEnabled>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	f040 81aa 	bne.w	800155e <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6818      	ldr	r0, [r3, #0]
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	6819      	ldr	r1, [r3, #0]
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	461a      	mov	r2, r3
 8001218:	f7ff fa46 	bl	80006a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	4a87      	ldr	r2, [pc, #540]	@ (8001440 <HAL_ADC_ConfigChannel+0x490>)
 8001222:	4293      	cmp	r3, r2
 8001224:	f040 809a 	bne.w	800135c <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4984      	ldr	r1, [pc, #528]	@ (8001444 <HAL_ADC_ConfigChannel+0x494>)
 8001232:	428b      	cmp	r3, r1
 8001234:	d147      	bne.n	80012c6 <HAL_ADC_ConfigChannel+0x316>
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4983      	ldr	r1, [pc, #524]	@ (8001448 <HAL_ADC_ConfigChannel+0x498>)
 800123c:	428b      	cmp	r3, r1
 800123e:	d040      	beq.n	80012c2 <HAL_ADC_ConfigChannel+0x312>
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4981      	ldr	r1, [pc, #516]	@ (800144c <HAL_ADC_ConfigChannel+0x49c>)
 8001246:	428b      	cmp	r3, r1
 8001248:	d039      	beq.n	80012be <HAL_ADC_ConfigChannel+0x30e>
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4980      	ldr	r1, [pc, #512]	@ (8001450 <HAL_ADC_ConfigChannel+0x4a0>)
 8001250:	428b      	cmp	r3, r1
 8001252:	d032      	beq.n	80012ba <HAL_ADC_ConfigChannel+0x30a>
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	497e      	ldr	r1, [pc, #504]	@ (8001454 <HAL_ADC_ConfigChannel+0x4a4>)
 800125a:	428b      	cmp	r3, r1
 800125c:	d02b      	beq.n	80012b6 <HAL_ADC_ConfigChannel+0x306>
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	497d      	ldr	r1, [pc, #500]	@ (8001458 <HAL_ADC_ConfigChannel+0x4a8>)
 8001264:	428b      	cmp	r3, r1
 8001266:	d024      	beq.n	80012b2 <HAL_ADC_ConfigChannel+0x302>
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	497b      	ldr	r1, [pc, #492]	@ (800145c <HAL_ADC_ConfigChannel+0x4ac>)
 800126e:	428b      	cmp	r3, r1
 8001270:	d01d      	beq.n	80012ae <HAL_ADC_ConfigChannel+0x2fe>
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	497a      	ldr	r1, [pc, #488]	@ (8001460 <HAL_ADC_ConfigChannel+0x4b0>)
 8001278:	428b      	cmp	r3, r1
 800127a:	d016      	beq.n	80012aa <HAL_ADC_ConfigChannel+0x2fa>
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4978      	ldr	r1, [pc, #480]	@ (8001464 <HAL_ADC_ConfigChannel+0x4b4>)
 8001282:	428b      	cmp	r3, r1
 8001284:	d00f      	beq.n	80012a6 <HAL_ADC_ConfigChannel+0x2f6>
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4977      	ldr	r1, [pc, #476]	@ (8001468 <HAL_ADC_ConfigChannel+0x4b8>)
 800128c:	428b      	cmp	r3, r1
 800128e:	d008      	beq.n	80012a2 <HAL_ADC_ConfigChannel+0x2f2>
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4975      	ldr	r1, [pc, #468]	@ (800146c <HAL_ADC_ConfigChannel+0x4bc>)
 8001296:	428b      	cmp	r3, r1
 8001298:	d101      	bne.n	800129e <HAL_ADC_ConfigChannel+0x2ee>
 800129a:	4b75      	ldr	r3, [pc, #468]	@ (8001470 <HAL_ADC_ConfigChannel+0x4c0>)
 800129c:	e05a      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 800129e:	2300      	movs	r3, #0
 80012a0:	e058      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 80012a2:	4b74      	ldr	r3, [pc, #464]	@ (8001474 <HAL_ADC_ConfigChannel+0x4c4>)
 80012a4:	e056      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 80012a6:	4b74      	ldr	r3, [pc, #464]	@ (8001478 <HAL_ADC_ConfigChannel+0x4c8>)
 80012a8:	e054      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 80012aa:	4b6e      	ldr	r3, [pc, #440]	@ (8001464 <HAL_ADC_ConfigChannel+0x4b4>)
 80012ac:	e052      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 80012ae:	4b6c      	ldr	r3, [pc, #432]	@ (8001460 <HAL_ADC_ConfigChannel+0x4b0>)
 80012b0:	e050      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 80012b2:	4b72      	ldr	r3, [pc, #456]	@ (800147c <HAL_ADC_ConfigChannel+0x4cc>)
 80012b4:	e04e      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 80012b6:	4b72      	ldr	r3, [pc, #456]	@ (8001480 <HAL_ADC_ConfigChannel+0x4d0>)
 80012b8:	e04c      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 80012ba:	4b72      	ldr	r3, [pc, #456]	@ (8001484 <HAL_ADC_ConfigChannel+0x4d4>)
 80012bc:	e04a      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 80012be:	4b72      	ldr	r3, [pc, #456]	@ (8001488 <HAL_ADC_ConfigChannel+0x4d8>)
 80012c0:	e048      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 80012c2:	2301      	movs	r3, #1
 80012c4:	e046      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4970      	ldr	r1, [pc, #448]	@ (800148c <HAL_ADC_ConfigChannel+0x4dc>)
 80012cc:	428b      	cmp	r3, r1
 80012ce:	d140      	bne.n	8001352 <HAL_ADC_ConfigChannel+0x3a2>
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	495c      	ldr	r1, [pc, #368]	@ (8001448 <HAL_ADC_ConfigChannel+0x498>)
 80012d6:	428b      	cmp	r3, r1
 80012d8:	d039      	beq.n	800134e <HAL_ADC_ConfigChannel+0x39e>
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	495b      	ldr	r1, [pc, #364]	@ (800144c <HAL_ADC_ConfigChannel+0x49c>)
 80012e0:	428b      	cmp	r3, r1
 80012e2:	d032      	beq.n	800134a <HAL_ADC_ConfigChannel+0x39a>
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4959      	ldr	r1, [pc, #356]	@ (8001450 <HAL_ADC_ConfigChannel+0x4a0>)
 80012ea:	428b      	cmp	r3, r1
 80012ec:	d02b      	beq.n	8001346 <HAL_ADC_ConfigChannel+0x396>
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4958      	ldr	r1, [pc, #352]	@ (8001454 <HAL_ADC_ConfigChannel+0x4a4>)
 80012f4:	428b      	cmp	r3, r1
 80012f6:	d024      	beq.n	8001342 <HAL_ADC_ConfigChannel+0x392>
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4956      	ldr	r1, [pc, #344]	@ (8001458 <HAL_ADC_ConfigChannel+0x4a8>)
 80012fe:	428b      	cmp	r3, r1
 8001300:	d01d      	beq.n	800133e <HAL_ADC_ConfigChannel+0x38e>
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4955      	ldr	r1, [pc, #340]	@ (800145c <HAL_ADC_ConfigChannel+0x4ac>)
 8001308:	428b      	cmp	r3, r1
 800130a:	d016      	beq.n	800133a <HAL_ADC_ConfigChannel+0x38a>
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4953      	ldr	r1, [pc, #332]	@ (8001460 <HAL_ADC_ConfigChannel+0x4b0>)
 8001312:	428b      	cmp	r3, r1
 8001314:	d00f      	beq.n	8001336 <HAL_ADC_ConfigChannel+0x386>
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4952      	ldr	r1, [pc, #328]	@ (8001464 <HAL_ADC_ConfigChannel+0x4b4>)
 800131c:	428b      	cmp	r3, r1
 800131e:	d008      	beq.n	8001332 <HAL_ADC_ConfigChannel+0x382>
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4951      	ldr	r1, [pc, #324]	@ (800146c <HAL_ADC_ConfigChannel+0x4bc>)
 8001326:	428b      	cmp	r3, r1
 8001328:	d101      	bne.n	800132e <HAL_ADC_ConfigChannel+0x37e>
 800132a:	4b51      	ldr	r3, [pc, #324]	@ (8001470 <HAL_ADC_ConfigChannel+0x4c0>)
 800132c:	e012      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 800132e:	2300      	movs	r3, #0
 8001330:	e010      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 8001332:	4b51      	ldr	r3, [pc, #324]	@ (8001478 <HAL_ADC_ConfigChannel+0x4c8>)
 8001334:	e00e      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 8001336:	4b4b      	ldr	r3, [pc, #300]	@ (8001464 <HAL_ADC_ConfigChannel+0x4b4>)
 8001338:	e00c      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 800133a:	4b49      	ldr	r3, [pc, #292]	@ (8001460 <HAL_ADC_ConfigChannel+0x4b0>)
 800133c:	e00a      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 800133e:	4b4f      	ldr	r3, [pc, #316]	@ (800147c <HAL_ADC_ConfigChannel+0x4cc>)
 8001340:	e008      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 8001342:	4b4f      	ldr	r3, [pc, #316]	@ (8001480 <HAL_ADC_ConfigChannel+0x4d0>)
 8001344:	e006      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 8001346:	4b4f      	ldr	r3, [pc, #316]	@ (8001484 <HAL_ADC_ConfigChannel+0x4d4>)
 8001348:	e004      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 800134a:	4b4f      	ldr	r3, [pc, #316]	@ (8001488 <HAL_ADC_ConfigChannel+0x4d8>)
 800134c:	e002      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 800134e:	2301      	movs	r3, #1
 8001350:	e000      	b.n	8001354 <HAL_ADC_ConfigChannel+0x3a4>
 8001352:	2300      	movs	r3, #0
 8001354:	4619      	mov	r1, r3
 8001356:	4610      	mov	r0, r2
 8001358:	f7ff f8b4 	bl	80004c4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	f280 80fc 	bge.w	800155e <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a36      	ldr	r2, [pc, #216]	@ (8001444 <HAL_ADC_ConfigChannel+0x494>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d004      	beq.n	800137a <HAL_ADC_ConfigChannel+0x3ca>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a45      	ldr	r2, [pc, #276]	@ (800148c <HAL_ADC_ConfigChannel+0x4dc>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d101      	bne.n	800137e <HAL_ADC_ConfigChannel+0x3ce>
 800137a:	4b45      	ldr	r3, [pc, #276]	@ (8001490 <HAL_ADC_ConfigChannel+0x4e0>)
 800137c:	e000      	b.n	8001380 <HAL_ADC_ConfigChannel+0x3d0>
 800137e:	4b45      	ldr	r3, [pc, #276]	@ (8001494 <HAL_ADC_ConfigChannel+0x4e4>)
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f891 	bl	80004a8 <LL_ADC_GetCommonPathInternalCh>
 8001386:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a2d      	ldr	r2, [pc, #180]	@ (8001444 <HAL_ADC_ConfigChannel+0x494>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d004      	beq.n	800139c <HAL_ADC_ConfigChannel+0x3ec>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a3d      	ldr	r2, [pc, #244]	@ (800148c <HAL_ADC_ConfigChannel+0x4dc>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d10e      	bne.n	80013ba <HAL_ADC_ConfigChannel+0x40a>
 800139c:	4829      	ldr	r0, [pc, #164]	@ (8001444 <HAL_ADC_ConfigChannel+0x494>)
 800139e:	f7ff fa39 	bl	8000814 <LL_ADC_IsEnabled>
 80013a2:	4604      	mov	r4, r0
 80013a4:	4839      	ldr	r0, [pc, #228]	@ (800148c <HAL_ADC_ConfigChannel+0x4dc>)
 80013a6:	f7ff fa35 	bl	8000814 <LL_ADC_IsEnabled>
 80013aa:	4603      	mov	r3, r0
 80013ac:	4323      	orrs	r3, r4
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	bf0c      	ite	eq
 80013b2:	2301      	moveq	r3, #1
 80013b4:	2300      	movne	r3, #0
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	e008      	b.n	80013cc <HAL_ADC_ConfigChannel+0x41c>
 80013ba:	4837      	ldr	r0, [pc, #220]	@ (8001498 <HAL_ADC_ConfigChannel+0x4e8>)
 80013bc:	f7ff fa2a 	bl	8000814 <LL_ADC_IsEnabled>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	bf0c      	ite	eq
 80013c6:	2301      	moveq	r3, #1
 80013c8:	2300      	movne	r3, #0
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f000 80b3 	beq.w	8001538 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a31      	ldr	r2, [pc, #196]	@ (800149c <HAL_ADC_ConfigChannel+0x4ec>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d165      	bne.n	80014a8 <HAL_ADC_ConfigChannel+0x4f8>
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d160      	bne.n	80014a8 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a2b      	ldr	r2, [pc, #172]	@ (8001498 <HAL_ADC_ConfigChannel+0x4e8>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	f040 80b6 	bne.w	800155e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a13      	ldr	r2, [pc, #76]	@ (8001444 <HAL_ADC_ConfigChannel+0x494>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d004      	beq.n	8001406 <HAL_ADC_ConfigChannel+0x456>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a22      	ldr	r2, [pc, #136]	@ (800148c <HAL_ADC_ConfigChannel+0x4dc>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d101      	bne.n	800140a <HAL_ADC_ConfigChannel+0x45a>
 8001406:	4a22      	ldr	r2, [pc, #136]	@ (8001490 <HAL_ADC_ConfigChannel+0x4e0>)
 8001408:	e000      	b.n	800140c <HAL_ADC_ConfigChannel+0x45c>
 800140a:	4a22      	ldr	r2, [pc, #136]	@ (8001494 <HAL_ADC_ConfigChannel+0x4e4>)
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001412:	4619      	mov	r1, r3
 8001414:	4610      	mov	r0, r2
 8001416:	f7ff f834 	bl	8000482 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800141a:	4b21      	ldr	r3, [pc, #132]	@ (80014a0 <HAL_ADC_ConfigChannel+0x4f0>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	099b      	lsrs	r3, r3, #6
 8001420:	4a20      	ldr	r2, [pc, #128]	@ (80014a4 <HAL_ADC_ConfigChannel+0x4f4>)
 8001422:	fba2 2303 	umull	r2, r3, r2, r3
 8001426:	099b      	lsrs	r3, r3, #6
 8001428:	3301      	adds	r3, #1
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800142e:	e002      	b.n	8001436 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	3b01      	subs	r3, #1
 8001434:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d1f9      	bne.n	8001430 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800143c:	e08f      	b.n	800155e <HAL_ADC_ConfigChannel+0x5ae>
 800143e:	bf00      	nop
 8001440:	47ff0000 	.word	0x47ff0000
 8001444:	40022000 	.word	0x40022000
 8001448:	04300002 	.word	0x04300002
 800144c:	08600004 	.word	0x08600004
 8001450:	0c900008 	.word	0x0c900008
 8001454:	10c00010 	.word	0x10c00010
 8001458:	14f00020 	.word	0x14f00020
 800145c:	2a000400 	.word	0x2a000400
 8001460:	2e300800 	.word	0x2e300800
 8001464:	32601000 	.word	0x32601000
 8001468:	43210000 	.word	0x43210000
 800146c:	4b840000 	.word	0x4b840000
 8001470:	4fb80000 	.word	0x4fb80000
 8001474:	47520000 	.word	0x47520000
 8001478:	36902000 	.word	0x36902000
 800147c:	25b00200 	.word	0x25b00200
 8001480:	21800100 	.word	0x21800100
 8001484:	1d500080 	.word	0x1d500080
 8001488:	19200040 	.word	0x19200040
 800148c:	40022100 	.word	0x40022100
 8001490:	40022300 	.word	0x40022300
 8001494:	58026300 	.word	0x58026300
 8001498:	58026000 	.word	0x58026000
 800149c:	cb840000 	.word	0xcb840000
 80014a0:	24000008 	.word	0x24000008
 80014a4:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a31      	ldr	r2, [pc, #196]	@ (8001574 <HAL_ADC_ConfigChannel+0x5c4>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d11e      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x540>
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d119      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a2d      	ldr	r2, [pc, #180]	@ (8001578 <HAL_ADC_ConfigChannel+0x5c8>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d14b      	bne.n	800155e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a2c      	ldr	r2, [pc, #176]	@ (800157c <HAL_ADC_ConfigChannel+0x5cc>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d004      	beq.n	80014da <HAL_ADC_ConfigChannel+0x52a>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a2a      	ldr	r2, [pc, #168]	@ (8001580 <HAL_ADC_ConfigChannel+0x5d0>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d101      	bne.n	80014de <HAL_ADC_ConfigChannel+0x52e>
 80014da:	4a2a      	ldr	r2, [pc, #168]	@ (8001584 <HAL_ADC_ConfigChannel+0x5d4>)
 80014dc:	e000      	b.n	80014e0 <HAL_ADC_ConfigChannel+0x530>
 80014de:	4a2a      	ldr	r2, [pc, #168]	@ (8001588 <HAL_ADC_ConfigChannel+0x5d8>)
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014e6:	4619      	mov	r1, r3
 80014e8:	4610      	mov	r0, r2
 80014ea:	f7fe ffca 	bl	8000482 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80014ee:	e036      	b.n	800155e <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a25      	ldr	r2, [pc, #148]	@ (800158c <HAL_ADC_ConfigChannel+0x5dc>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d131      	bne.n	800155e <HAL_ADC_ConfigChannel+0x5ae>
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d12c      	bne.n	800155e <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a1b      	ldr	r2, [pc, #108]	@ (8001578 <HAL_ADC_ConfigChannel+0x5c8>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d127      	bne.n	800155e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a1a      	ldr	r2, [pc, #104]	@ (800157c <HAL_ADC_ConfigChannel+0x5cc>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d004      	beq.n	8001522 <HAL_ADC_ConfigChannel+0x572>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a18      	ldr	r2, [pc, #96]	@ (8001580 <HAL_ADC_ConfigChannel+0x5d0>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d101      	bne.n	8001526 <HAL_ADC_ConfigChannel+0x576>
 8001522:	4a18      	ldr	r2, [pc, #96]	@ (8001584 <HAL_ADC_ConfigChannel+0x5d4>)
 8001524:	e000      	b.n	8001528 <HAL_ADC_ConfigChannel+0x578>
 8001526:	4a18      	ldr	r2, [pc, #96]	@ (8001588 <HAL_ADC_ConfigChannel+0x5d8>)
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800152e:	4619      	mov	r1, r3
 8001530:	4610      	mov	r0, r2
 8001532:	f7fe ffa6 	bl	8000482 <LL_ADC_SetCommonPathInternalCh>
 8001536:	e012      	b.n	800155e <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800153c:	f043 0220 	orr.w	r2, r3, #32
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800154a:	e008      	b.n	800155e <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001550:	f043 0220 	orr.w	r2, r3, #32
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001566:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800156a:	4618      	mov	r0, r3
 800156c:	3734      	adds	r7, #52	@ 0x34
 800156e:	46bd      	mov	sp, r7
 8001570:	bd90      	pop	{r4, r7, pc}
 8001572:	bf00      	nop
 8001574:	c7520000 	.word	0xc7520000
 8001578:	58026000 	.word	0x58026000
 800157c:	40022000 	.word	0x40022000
 8001580:	40022100 	.word	0x40022100
 8001584:	40022300 	.word	0x40022300
 8001588:	58026300 	.word	0x58026300
 800158c:	cfb80000 	.word	0xcfb80000

08001590 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff f939 	bl	8000814 <LL_ADC_IsEnabled>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d16e      	bne.n	8001686 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	689a      	ldr	r2, [r3, #8]
 80015ae:	4b38      	ldr	r3, [pc, #224]	@ (8001690 <ADC_Enable+0x100>)
 80015b0:	4013      	ands	r3, r2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d00d      	beq.n	80015d2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015ba:	f043 0210 	orr.w	r2, r3, #16
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015c6:	f043 0201 	orr.w	r2, r3, #1
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e05a      	b.n	8001688 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff f8f4 	bl	80007c4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80015dc:	f7fe ff02 	bl	80003e4 <HAL_GetTick>
 80015e0:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a2b      	ldr	r2, [pc, #172]	@ (8001694 <ADC_Enable+0x104>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d004      	beq.n	80015f6 <ADC_Enable+0x66>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a29      	ldr	r2, [pc, #164]	@ (8001698 <ADC_Enable+0x108>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d101      	bne.n	80015fa <ADC_Enable+0x6a>
 80015f6:	4b29      	ldr	r3, [pc, #164]	@ (800169c <ADC_Enable+0x10c>)
 80015f8:	e000      	b.n	80015fc <ADC_Enable+0x6c>
 80015fa:	4b29      	ldr	r3, [pc, #164]	@ (80016a0 <ADC_Enable+0x110>)
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff f877 	bl	80006f0 <LL_ADC_GetMultimode>
 8001602:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a23      	ldr	r2, [pc, #140]	@ (8001698 <ADC_Enable+0x108>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d002      	beq.n	8001614 <ADC_Enable+0x84>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	e000      	b.n	8001616 <ADC_Enable+0x86>
 8001614:	4b1f      	ldr	r3, [pc, #124]	@ (8001694 <ADC_Enable+0x104>)
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	6812      	ldr	r2, [r2, #0]
 800161a:	4293      	cmp	r3, r2
 800161c:	d02c      	beq.n	8001678 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d130      	bne.n	8001686 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001624:	e028      	b.n	8001678 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff f8f2 	bl	8000814 <LL_ADC_IsEnabled>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d104      	bne.n	8001640 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff f8c2 	bl	80007c4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001640:	f7fe fed0 	bl	80003e4 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b02      	cmp	r3, #2
 800164c:	d914      	bls.n	8001678 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0301 	and.w	r3, r3, #1
 8001658:	2b01      	cmp	r3, #1
 800165a:	d00d      	beq.n	8001678 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001660:	f043 0210 	orr.w	r2, r3, #16
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800166c:	f043 0201 	orr.w	r2, r3, #1
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e007      	b.n	8001688 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	2b01      	cmp	r3, #1
 8001684:	d1cf      	bne.n	8001626 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	8000003f 	.word	0x8000003f
 8001694:	40022000 	.word	0x40022000
 8001698:	40022100 	.word	0x40022100
 800169c:	40022300 	.word	0x40022300
 80016a0:	58026300 	.word	0x58026300

080016a4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff f8c2 	bl	800083a <LL_ADC_IsDisableOngoing>
 80016b6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff f8a9 	bl	8000814 <LL_ADC_IsEnabled>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d047      	beq.n	8001758 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d144      	bne.n	8001758 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f003 030d 	and.w	r3, r3, #13
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d10c      	bne.n	80016f6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff f883 	bl	80007ec <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2203      	movs	r2, #3
 80016ec:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80016ee:	f7fe fe79 	bl	80003e4 <HAL_GetTick>
 80016f2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80016f4:	e029      	b.n	800174a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016fa:	f043 0210 	orr.w	r2, r3, #16
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001706:	f043 0201 	orr.w	r2, r3, #1
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e023      	b.n	800175a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001712:	f7fe fe67 	bl	80003e4 <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d914      	bls.n	800174a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	2b00      	cmp	r3, #0
 800172c:	d00d      	beq.n	800174a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001732:	f043 0210 	orr.w	r2, r3, #16
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173e:	f043 0201 	orr.w	r2, r3, #1
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e007      	b.n	800175a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f003 0301 	and.w	r3, r3, #1
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1dc      	bne.n	8001712 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
	...

08001764 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a7a      	ldr	r2, [pc, #488]	@ (800195c <ADC_ConfigureBoostMode+0x1f8>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d004      	beq.n	8001780 <ADC_ConfigureBoostMode+0x1c>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a79      	ldr	r2, [pc, #484]	@ (8001960 <ADC_ConfigureBoostMode+0x1fc>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d109      	bne.n	8001794 <ADC_ConfigureBoostMode+0x30>
 8001780:	4b78      	ldr	r3, [pc, #480]	@ (8001964 <ADC_ConfigureBoostMode+0x200>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001788:	2b00      	cmp	r3, #0
 800178a:	bf14      	ite	ne
 800178c:	2301      	movne	r3, #1
 800178e:	2300      	moveq	r3, #0
 8001790:	b2db      	uxtb	r3, r3
 8001792:	e008      	b.n	80017a6 <ADC_ConfigureBoostMode+0x42>
 8001794:	4b74      	ldr	r3, [pc, #464]	@ (8001968 <ADC_ConfigureBoostMode+0x204>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800179c:	2b00      	cmp	r3, #0
 800179e:	bf14      	ite	ne
 80017a0:	2301      	movne	r3, #1
 80017a2:	2300      	moveq	r3, #0
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d01c      	beq.n	80017e4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80017aa:	f001 fd53 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 80017ae:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80017b8:	d010      	beq.n	80017dc <ADC_ConfigureBoostMode+0x78>
 80017ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80017be:	d873      	bhi.n	80018a8 <ADC_ConfigureBoostMode+0x144>
 80017c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017c4:	d002      	beq.n	80017cc <ADC_ConfigureBoostMode+0x68>
 80017c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80017ca:	d16d      	bne.n	80018a8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	0c1b      	lsrs	r3, r3, #16
 80017d2:	68fa      	ldr	r2, [r7, #12]
 80017d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d8:	60fb      	str	r3, [r7, #12]
        break;
 80017da:	e068      	b.n	80018ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	089b      	lsrs	r3, r3, #2
 80017e0:	60fb      	str	r3, [r7, #12]
        break;
 80017e2:	e064      	b.n	80018ae <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80017e4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80017e8:	f04f 0100 	mov.w	r1, #0
 80017ec:	f002 ff82 	bl	80046f4 <HAL_RCCEx_GetPeriphCLKFreq>
 80017f0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80017fa:	d051      	beq.n	80018a0 <ADC_ConfigureBoostMode+0x13c>
 80017fc:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8001800:	d854      	bhi.n	80018ac <ADC_ConfigureBoostMode+0x148>
 8001802:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8001806:	d047      	beq.n	8001898 <ADC_ConfigureBoostMode+0x134>
 8001808:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800180c:	d84e      	bhi.n	80018ac <ADC_ConfigureBoostMode+0x148>
 800180e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8001812:	d03d      	beq.n	8001890 <ADC_ConfigureBoostMode+0x12c>
 8001814:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8001818:	d848      	bhi.n	80018ac <ADC_ConfigureBoostMode+0x148>
 800181a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800181e:	d033      	beq.n	8001888 <ADC_ConfigureBoostMode+0x124>
 8001820:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001824:	d842      	bhi.n	80018ac <ADC_ConfigureBoostMode+0x148>
 8001826:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800182a:	d029      	beq.n	8001880 <ADC_ConfigureBoostMode+0x11c>
 800182c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8001830:	d83c      	bhi.n	80018ac <ADC_ConfigureBoostMode+0x148>
 8001832:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8001836:	d01a      	beq.n	800186e <ADC_ConfigureBoostMode+0x10a>
 8001838:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800183c:	d836      	bhi.n	80018ac <ADC_ConfigureBoostMode+0x148>
 800183e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8001842:	d014      	beq.n	800186e <ADC_ConfigureBoostMode+0x10a>
 8001844:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8001848:	d830      	bhi.n	80018ac <ADC_ConfigureBoostMode+0x148>
 800184a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800184e:	d00e      	beq.n	800186e <ADC_ConfigureBoostMode+0x10a>
 8001850:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001854:	d82a      	bhi.n	80018ac <ADC_ConfigureBoostMode+0x148>
 8001856:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800185a:	d008      	beq.n	800186e <ADC_ConfigureBoostMode+0x10a>
 800185c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001860:	d824      	bhi.n	80018ac <ADC_ConfigureBoostMode+0x148>
 8001862:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001866:	d002      	beq.n	800186e <ADC_ConfigureBoostMode+0x10a>
 8001868:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800186c:	d11e      	bne.n	80018ac <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	0c9b      	lsrs	r3, r3, #18
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	68fa      	ldr	r2, [r7, #12]
 8001878:	fbb2 f3f3 	udiv	r3, r2, r3
 800187c:	60fb      	str	r3, [r7, #12]
        break;
 800187e:	e016      	b.n	80018ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	091b      	lsrs	r3, r3, #4
 8001884:	60fb      	str	r3, [r7, #12]
        break;
 8001886:	e012      	b.n	80018ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	095b      	lsrs	r3, r3, #5
 800188c:	60fb      	str	r3, [r7, #12]
        break;
 800188e:	e00e      	b.n	80018ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	099b      	lsrs	r3, r3, #6
 8001894:	60fb      	str	r3, [r7, #12]
        break;
 8001896:	e00a      	b.n	80018ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	09db      	lsrs	r3, r3, #7
 800189c:	60fb      	str	r3, [r7, #12]
        break;
 800189e:	e006      	b.n	80018ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	0a1b      	lsrs	r3, r3, #8
 80018a4:	60fb      	str	r3, [r7, #12]
        break;
 80018a6:	e002      	b.n	80018ae <ADC_ConfigureBoostMode+0x14a>
        break;
 80018a8:	bf00      	nop
 80018aa:	e000      	b.n	80018ae <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80018ac:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80018ae:	f7fe fdc9 	bl	8000444 <HAL_GetREVID>
 80018b2:	4603      	mov	r3, r0
 80018b4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d815      	bhi.n	80018e8 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4a2b      	ldr	r2, [pc, #172]	@ (800196c <ADC_ConfigureBoostMode+0x208>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d908      	bls.n	80018d6 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	689a      	ldr	r2, [r3, #8]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018d2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80018d4:	e03e      	b.n	8001954 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018e4:	609a      	str	r2, [r3, #8]
}
 80018e6:	e035      	b.n	8001954 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	085b      	lsrs	r3, r3, #1
 80018ec:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	4a1f      	ldr	r2, [pc, #124]	@ (8001970 <ADC_ConfigureBoostMode+0x20c>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d808      	bhi.n	8001908 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001904:	609a      	str	r2, [r3, #8]
}
 8001906:	e025      	b.n	8001954 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4a1a      	ldr	r2, [pc, #104]	@ (8001974 <ADC_ConfigureBoostMode+0x210>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d80a      	bhi.n	8001926 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001922:	609a      	str	r2, [r3, #8]
}
 8001924:	e016      	b.n	8001954 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	4a13      	ldr	r2, [pc, #76]	@ (8001978 <ADC_ConfigureBoostMode+0x214>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d80a      	bhi.n	8001944 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001940:	609a      	str	r2, [r3, #8]
}
 8001942:	e007      	b.n	8001954 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	689a      	ldr	r2, [r3, #8]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8001952:	609a      	str	r2, [r3, #8]
}
 8001954:	bf00      	nop
 8001956:	3710      	adds	r7, #16
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40022000 	.word	0x40022000
 8001960:	40022100 	.word	0x40022100
 8001964:	40022300 	.word	0x40022300
 8001968:	58026300 	.word	0x58026300
 800196c:	01312d00 	.word	0x01312d00
 8001970:	005f5e10 	.word	0x005f5e10
 8001974:	00bebc20 	.word	0x00bebc20
 8001978:	017d7840 	.word	0x017d7840

0800197c <LL_ADC_IsEnabled>:
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 0301 	and.w	r3, r3, #1
 800198c:	2b01      	cmp	r3, #1
 800198e:	d101      	bne.n	8001994 <LL_ADC_IsEnabled+0x18>
 8001990:	2301      	movs	r3, #1
 8001992:	e000      	b.n	8001996 <LL_ADC_IsEnabled+0x1a>
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
	...

080019a4 <LL_ADC_StartCalibration>:
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	60b9      	str	r1, [r7, #8]
 80019ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	689a      	ldr	r2, [r3, #8]
 80019b4:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <LL_ADC_StartCalibration+0x38>)
 80019b6:	4013      	ands	r3, r2
 80019b8:	68ba      	ldr	r2, [r7, #8]
 80019ba:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80019c4:	430a      	orrs	r2, r1
 80019c6:	4313      	orrs	r3, r2
 80019c8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	609a      	str	r2, [r3, #8]
}
 80019d0:	bf00      	nop
 80019d2:	3714      	adds	r7, #20
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	3ffeffc0 	.word	0x3ffeffc0

080019e0 <LL_ADC_IsCalibrationOnGoing>:
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80019f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80019f4:	d101      	bne.n	80019fa <LL_ADC_IsCalibrationOnGoing+0x1a>
 80019f6:	2301      	movs	r3, #1
 80019f8:	e000      	b.n	80019fc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <LL_ADC_REG_IsConversionOngoing>:
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	2b04      	cmp	r3, #4
 8001a1a:	d101      	bne.n	8001a20 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e000      	b.n	8001a22 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
	...

08001a30 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d101      	bne.n	8001a4e <HAL_ADCEx_Calibration_Start+0x1e>
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	e04c      	b.n	8001ae8 <HAL_ADCEx_Calibration_Start+0xb8>
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2201      	movs	r2, #1
 8001a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001a56:	68f8      	ldr	r0, [r7, #12]
 8001a58:	f7ff fe24 	bl	80016a4 <ADC_Disable>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001a60:	7dfb      	ldrb	r3, [r7, #23]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d135      	bne.n	8001ad2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001a6a:	4b21      	ldr	r3, [pc, #132]	@ (8001af0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	f043 0202 	orr.w	r2, r3, #2
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	68b9      	ldr	r1, [r7, #8]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff ff90 	bl	80019a4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001a84:	e014      	b.n	8001ab0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	4a19      	ldr	r2, [pc, #100]	@ (8001af4 <HAL_ADCEx_Calibration_Start+0xc4>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d30d      	bcc.n	8001ab0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a98:	f023 0312 	bic.w	r3, r3, #18
 8001a9c:	f043 0210 	orr.w	r2, r3, #16
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e01b      	b.n	8001ae8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff ff93 	bl	80019e0 <LL_ADC_IsCalibrationOnGoing>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1e2      	bne.n	8001a86 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ac4:	f023 0303 	bic.w	r3, r3, #3
 8001ac8:	f043 0201 	orr.w	r2, r3, #1
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ad0:	e005      	b.n	8001ade <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ad6:	f043 0210 	orr.w	r2, r3, #16
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3718      	adds	r7, #24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	ffffeefd 	.word	0xffffeefd
 8001af4:	25c3f800 	.word	0x25c3f800

08001af8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8001af8:	b590      	push	{r4, r7, lr}
 8001afa:	b09f      	sub	sp, #124	@ 0x7c
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b02:	2300      	movs	r3, #0
 8001b04:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d101      	bne.n	8001b16 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001b12:	2302      	movs	r3, #2
 8001b14:	e0be      	b.n	8001c94 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8001b22:	2300      	movs	r3, #0
 8001b24:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a5c      	ldr	r2, [pc, #368]	@ (8001c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d102      	bne.n	8001b36 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001b30:	4b5b      	ldr	r3, [pc, #364]	@ (8001ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001b32:	60bb      	str	r3, [r7, #8]
 8001b34:	e001      	b.n	8001b3a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001b36:	2300      	movs	r3, #0
 8001b38:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d10b      	bne.n	8001b58 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b44:	f043 0220 	orr.w	r2, r3, #32
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e09d      	b.n	8001c94 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff ff54 	bl	8001a08 <LL_ADC_REG_IsConversionOngoing>
 8001b60:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff ff4e 	bl	8001a08 <LL_ADC_REG_IsConversionOngoing>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d17f      	bne.n	8001c72 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8001b72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d17c      	bne.n	8001c72 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a47      	ldr	r2, [pc, #284]	@ (8001c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d004      	beq.n	8001b8c <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a46      	ldr	r2, [pc, #280]	@ (8001ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d101      	bne.n	8001b90 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8001b8c:	4b45      	ldr	r3, [pc, #276]	@ (8001ca4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8001b8e:	e000      	b.n	8001b92 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8001b90:	4b45      	ldr	r3, [pc, #276]	@ (8001ca8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8001b92:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d039      	beq.n	8001c10 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8001b9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	431a      	orrs	r2, r3
 8001baa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bac:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a3a      	ldr	r2, [pc, #232]	@ (8001c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d004      	beq.n	8001bc2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a38      	ldr	r2, [pc, #224]	@ (8001ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d10e      	bne.n	8001be0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8001bc2:	4836      	ldr	r0, [pc, #216]	@ (8001c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001bc4:	f7ff feda 	bl	800197c <LL_ADC_IsEnabled>
 8001bc8:	4604      	mov	r4, r0
 8001bca:	4835      	ldr	r0, [pc, #212]	@ (8001ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001bcc:	f7ff fed6 	bl	800197c <LL_ADC_IsEnabled>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	4323      	orrs	r3, r4
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	bf0c      	ite	eq
 8001bd8:	2301      	moveq	r3, #1
 8001bda:	2300      	movne	r3, #0
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	e008      	b.n	8001bf2 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8001be0:	4832      	ldr	r0, [pc, #200]	@ (8001cac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8001be2:	f7ff fecb 	bl	800197c <LL_ADC_IsEnabled>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	bf0c      	ite	eq
 8001bec:	2301      	moveq	r3, #1
 8001bee:	2300      	movne	r3, #0
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d047      	beq.n	8001c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8001bf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bf8:	689a      	ldr	r2, [r3, #8]
 8001bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	6811      	ldr	r1, [r2, #0]
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	6892      	ldr	r2, [r2, #8]
 8001c06:	430a      	orrs	r2, r1
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c0c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001c0e:	e03a      	b.n	8001c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8001c10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001c18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c1a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a1e      	ldr	r2, [pc, #120]	@ (8001c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d004      	beq.n	8001c30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d10e      	bne.n	8001c4e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8001c30:	481a      	ldr	r0, [pc, #104]	@ (8001c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001c32:	f7ff fea3 	bl	800197c <LL_ADC_IsEnabled>
 8001c36:	4604      	mov	r4, r0
 8001c38:	4819      	ldr	r0, [pc, #100]	@ (8001ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001c3a:	f7ff fe9f 	bl	800197c <LL_ADC_IsEnabled>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	4323      	orrs	r3, r4
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	bf0c      	ite	eq
 8001c46:	2301      	moveq	r3, #1
 8001c48:	2300      	movne	r3, #0
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	e008      	b.n	8001c60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001c4e:	4817      	ldr	r0, [pc, #92]	@ (8001cac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8001c50:	f7ff fe94 	bl	800197c <LL_ADC_IsEnabled>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	bf0c      	ite	eq
 8001c5a:	2301      	moveq	r3, #1
 8001c5c:	2300      	movne	r3, #0
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d010      	beq.n	8001c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001c64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001c6e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001c70:	e009      	b.n	8001c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c76:	f043 0220 	orr.w	r2, r3, #32
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001c84:	e000      	b.n	8001c88 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001c86:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001c90:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	377c      	adds	r7, #124	@ 0x7c
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd90      	pop	{r4, r7, pc}
 8001c9c:	40022000 	.word	0x40022000
 8001ca0:	40022100 	.word	0x40022100
 8001ca4:	40022300 	.word	0x40022300
 8001ca8:	58026300 	.word	0x58026300
 8001cac:	58026000 	.word	0x58026000
 8001cb0:	fffff0e0 	.word	0xfffff0e0

08001cb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <__NVIC_SetPriorityGrouping+0x40>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cca:	68ba      	ldr	r2, [r7, #8]
 8001ccc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001cdc:	4b06      	ldr	r3, [pc, #24]	@ (8001cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ce2:	4a04      	ldr	r2, [pc, #16]	@ (8001cf4 <__NVIC_SetPriorityGrouping+0x40>)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	60d3      	str	r3, [r2, #12]
}
 8001ce8:	bf00      	nop
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	e000ed00 	.word	0xe000ed00
 8001cf8:	05fa0000 	.word	0x05fa0000

08001cfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d00:	4b04      	ldr	r3, [pc, #16]	@ (8001d14 <__NVIC_GetPriorityGrouping+0x18>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	0a1b      	lsrs	r3, r3, #8
 8001d06:	f003 0307 	and.w	r3, r3, #7
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	6039      	str	r1, [r7, #0]
 8001d22:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	db0a      	blt.n	8001d42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	490c      	ldr	r1, [pc, #48]	@ (8001d64 <__NVIC_SetPriority+0x4c>)
 8001d32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d36:	0112      	lsls	r2, r2, #4
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d40:	e00a      	b.n	8001d58 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	b2da      	uxtb	r2, r3
 8001d46:	4908      	ldr	r1, [pc, #32]	@ (8001d68 <__NVIC_SetPriority+0x50>)
 8001d48:	88fb      	ldrh	r3, [r7, #6]
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	3b04      	subs	r3, #4
 8001d50:	0112      	lsls	r2, r2, #4
 8001d52:	b2d2      	uxtb	r2, r2
 8001d54:	440b      	add	r3, r1
 8001d56:	761a      	strb	r2, [r3, #24]
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	e000e100 	.word	0xe000e100
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b089      	sub	sp, #36	@ 0x24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	f1c3 0307 	rsb	r3, r3, #7
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	bf28      	it	cs
 8001d8a:	2304      	movcs	r3, #4
 8001d8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	3304      	adds	r3, #4
 8001d92:	2b06      	cmp	r3, #6
 8001d94:	d902      	bls.n	8001d9c <NVIC_EncodePriority+0x30>
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	3b03      	subs	r3, #3
 8001d9a:	e000      	b.n	8001d9e <NVIC_EncodePriority+0x32>
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da0:	f04f 32ff 	mov.w	r2, #4294967295
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	43da      	mvns	r2, r3
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	401a      	ands	r2, r3
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001db4:	f04f 31ff 	mov.w	r1, #4294967295
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	fa01 f303 	lsl.w	r3, r1, r3
 8001dbe:	43d9      	mvns	r1, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc4:	4313      	orrs	r3, r2
         );
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3724      	adds	r7, #36	@ 0x24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
	...

08001dd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3b01      	subs	r3, #1
 8001de0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001de4:	d301      	bcc.n	8001dea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001de6:	2301      	movs	r3, #1
 8001de8:	e00f      	b.n	8001e0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dea:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <SysTick_Config+0x40>)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3b01      	subs	r3, #1
 8001df0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001df2:	210f      	movs	r1, #15
 8001df4:	f04f 30ff 	mov.w	r0, #4294967295
 8001df8:	f7ff ff8e 	bl	8001d18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dfc:	4b05      	ldr	r3, [pc, #20]	@ (8001e14 <SysTick_Config+0x40>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e02:	4b04      	ldr	r3, [pc, #16]	@ (8001e14 <SysTick_Config+0x40>)
 8001e04:	2207      	movs	r2, #7
 8001e06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	e000e010 	.word	0xe000e010

08001e18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f7ff ff47 	bl	8001cb4 <__NVIC_SetPriorityGrouping>
}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b086      	sub	sp, #24
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	4603      	mov	r3, r0
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	607a      	str	r2, [r7, #4]
 8001e3a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e3c:	f7ff ff5e 	bl	8001cfc <__NVIC_GetPriorityGrouping>
 8001e40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	68b9      	ldr	r1, [r7, #8]
 8001e46:	6978      	ldr	r0, [r7, #20]
 8001e48:	f7ff ff90 	bl	8001d6c <NVIC_EncodePriority>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e52:	4611      	mov	r1, r2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff ff5f 	bl	8001d18 <__NVIC_SetPriority>
}
 8001e5a:	bf00      	nop
 8001e5c:	3718      	adds	r7, #24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff ffb2 	bl	8001dd4 <SysTick_Config>
 8001e70:	4603      	mov	r3, r0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
	...

08001e7c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8001e80:	f3bf 8f5f 	dmb	sy
}
 8001e84:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <HAL_MPU_Disable+0x28>)
 8001e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8a:	4a06      	ldr	r2, [pc, #24]	@ (8001ea4 <HAL_MPU_Disable+0x28>)
 8001e8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e90:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001e92:	4b05      	ldr	r3, [pc, #20]	@ (8001ea8 <HAL_MPU_Disable+0x2c>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	605a      	str	r2, [r3, #4]
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	e000ed00 	.word	0xe000ed00
 8001ea8:	e000ed90 	.word	0xe000ed90

08001eac <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001eb4:	4a0b      	ldr	r2, [pc, #44]	@ (8001ee4 <HAL_MPU_Enable+0x38>)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <HAL_MPU_Enable+0x3c>)
 8001ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec2:	4a09      	ldr	r2, [pc, #36]	@ (8001ee8 <HAL_MPU_Enable+0x3c>)
 8001ec4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ec8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001eca:	f3bf 8f4f 	dsb	sy
}
 8001ece:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ed0:	f3bf 8f6f 	isb	sy
}
 8001ed4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	e000ed90 	.word	0xe000ed90
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	785a      	ldrb	r2, [r3, #1]
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f68 <HAL_MPU_ConfigRegion+0x7c>)
 8001efa:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001efc:	4b1a      	ldr	r3, [pc, #104]	@ (8001f68 <HAL_MPU_ConfigRegion+0x7c>)
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	4a19      	ldr	r2, [pc, #100]	@ (8001f68 <HAL_MPU_ConfigRegion+0x7c>)
 8001f02:	f023 0301 	bic.w	r3, r3, #1
 8001f06:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001f08:	4a17      	ldr	r2, [pc, #92]	@ (8001f68 <HAL_MPU_ConfigRegion+0x7c>)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	7b1b      	ldrb	r3, [r3, #12]
 8001f14:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	7adb      	ldrb	r3, [r3, #11]
 8001f1a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f1c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	7a9b      	ldrb	r3, [r3, #10]
 8001f22:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001f24:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	7b5b      	ldrb	r3, [r3, #13]
 8001f2a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001f2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	7b9b      	ldrb	r3, [r3, #14]
 8001f32:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001f34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	7bdb      	ldrb	r3, [r3, #15]
 8001f3a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001f3c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	7a5b      	ldrb	r3, [r3, #9]
 8001f42:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001f44:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	7a1b      	ldrb	r3, [r3, #8]
 8001f4a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001f4c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	7812      	ldrb	r2, [r2, #0]
 8001f52:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f54:	4a04      	ldr	r2, [pc, #16]	@ (8001f68 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001f56:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f58:	6113      	str	r3, [r2, #16]
}
 8001f5a:	bf00      	nop
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	e000ed90 	.word	0xe000ed90

08001f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b089      	sub	sp, #36	@ 0x24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f76:	2300      	movs	r3, #0
 8001f78:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001f7a:	4b89      	ldr	r3, [pc, #548]	@ (80021a0 <HAL_GPIO_Init+0x234>)
 8001f7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f7e:	e194      	b.n	80022aa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	2101      	movs	r1, #1
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	f000 8186 	beq.w	80022a4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 0303 	and.w	r3, r3, #3
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d005      	beq.n	8001fb0 <HAL_GPIO_Init+0x44>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d130      	bne.n	8002012 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	2203      	movs	r2, #3
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	68da      	ldr	r2, [r3, #12]
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	43db      	mvns	r3, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	091b      	lsrs	r3, r3, #4
 8001ffc:	f003 0201 	and.w	r2, r3, #1
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	4313      	orrs	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f003 0303 	and.w	r3, r3, #3
 800201a:	2b03      	cmp	r3, #3
 800201c:	d017      	beq.n	800204e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	2203      	movs	r2, #3
 800202a:	fa02 f303 	lsl.w	r3, r2, r3
 800202e:	43db      	mvns	r3, r3
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	4013      	ands	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	689a      	ldr	r2, [r3, #8]
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	4313      	orrs	r3, r2
 8002046:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 0303 	and.w	r3, r3, #3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d123      	bne.n	80020a2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	08da      	lsrs	r2, r3, #3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3208      	adds	r2, #8
 8002062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002066:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	220f      	movs	r2, #15
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43db      	mvns	r3, r3
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	4013      	ands	r3, r2
 800207c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	691a      	ldr	r2, [r3, #16]
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	f003 0307 	and.w	r3, r3, #7
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	69ba      	ldr	r2, [r7, #24]
 8002090:	4313      	orrs	r3, r2
 8002092:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	08da      	lsrs	r2, r3, #3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3208      	adds	r2, #8
 800209c:	69b9      	ldr	r1, [r7, #24]
 800209e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	2203      	movs	r2, #3
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	43db      	mvns	r3, r3
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	4013      	ands	r3, r2
 80020b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f003 0203 	and.w	r2, r3, #3
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f000 80e0 	beq.w	80022a4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020e4:	4b2f      	ldr	r3, [pc, #188]	@ (80021a4 <HAL_GPIO_Init+0x238>)
 80020e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80020ea:	4a2e      	ldr	r2, [pc, #184]	@ (80021a4 <HAL_GPIO_Init+0x238>)
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80020f4:	4b2b      	ldr	r3, [pc, #172]	@ (80021a4 <HAL_GPIO_Init+0x238>)
 80020f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002102:	4a29      	ldr	r2, [pc, #164]	@ (80021a8 <HAL_GPIO_Init+0x23c>)
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	089b      	lsrs	r3, r3, #2
 8002108:	3302      	adds	r3, #2
 800210a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800210e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	f003 0303 	and.w	r3, r3, #3
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	220f      	movs	r2, #15
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	43db      	mvns	r3, r3
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	4013      	ands	r3, r2
 8002124:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a20      	ldr	r2, [pc, #128]	@ (80021ac <HAL_GPIO_Init+0x240>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d052      	beq.n	80021d4 <HAL_GPIO_Init+0x268>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a1f      	ldr	r2, [pc, #124]	@ (80021b0 <HAL_GPIO_Init+0x244>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d031      	beq.n	800219a <HAL_GPIO_Init+0x22e>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a1e      	ldr	r2, [pc, #120]	@ (80021b4 <HAL_GPIO_Init+0x248>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d02b      	beq.n	8002196 <HAL_GPIO_Init+0x22a>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a1d      	ldr	r2, [pc, #116]	@ (80021b8 <HAL_GPIO_Init+0x24c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d025      	beq.n	8002192 <HAL_GPIO_Init+0x226>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a1c      	ldr	r2, [pc, #112]	@ (80021bc <HAL_GPIO_Init+0x250>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d01f      	beq.n	800218e <HAL_GPIO_Init+0x222>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a1b      	ldr	r2, [pc, #108]	@ (80021c0 <HAL_GPIO_Init+0x254>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d019      	beq.n	800218a <HAL_GPIO_Init+0x21e>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a1a      	ldr	r2, [pc, #104]	@ (80021c4 <HAL_GPIO_Init+0x258>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <HAL_GPIO_Init+0x21a>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a19      	ldr	r2, [pc, #100]	@ (80021c8 <HAL_GPIO_Init+0x25c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d00d      	beq.n	8002182 <HAL_GPIO_Init+0x216>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a18      	ldr	r2, [pc, #96]	@ (80021cc <HAL_GPIO_Init+0x260>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d007      	beq.n	800217e <HAL_GPIO_Init+0x212>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a17      	ldr	r2, [pc, #92]	@ (80021d0 <HAL_GPIO_Init+0x264>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d101      	bne.n	800217a <HAL_GPIO_Init+0x20e>
 8002176:	2309      	movs	r3, #9
 8002178:	e02d      	b.n	80021d6 <HAL_GPIO_Init+0x26a>
 800217a:	230a      	movs	r3, #10
 800217c:	e02b      	b.n	80021d6 <HAL_GPIO_Init+0x26a>
 800217e:	2308      	movs	r3, #8
 8002180:	e029      	b.n	80021d6 <HAL_GPIO_Init+0x26a>
 8002182:	2307      	movs	r3, #7
 8002184:	e027      	b.n	80021d6 <HAL_GPIO_Init+0x26a>
 8002186:	2306      	movs	r3, #6
 8002188:	e025      	b.n	80021d6 <HAL_GPIO_Init+0x26a>
 800218a:	2305      	movs	r3, #5
 800218c:	e023      	b.n	80021d6 <HAL_GPIO_Init+0x26a>
 800218e:	2304      	movs	r3, #4
 8002190:	e021      	b.n	80021d6 <HAL_GPIO_Init+0x26a>
 8002192:	2303      	movs	r3, #3
 8002194:	e01f      	b.n	80021d6 <HAL_GPIO_Init+0x26a>
 8002196:	2302      	movs	r3, #2
 8002198:	e01d      	b.n	80021d6 <HAL_GPIO_Init+0x26a>
 800219a:	2301      	movs	r3, #1
 800219c:	e01b      	b.n	80021d6 <HAL_GPIO_Init+0x26a>
 800219e:	bf00      	nop
 80021a0:	58000080 	.word	0x58000080
 80021a4:	58024400 	.word	0x58024400
 80021a8:	58000400 	.word	0x58000400
 80021ac:	58020000 	.word	0x58020000
 80021b0:	58020400 	.word	0x58020400
 80021b4:	58020800 	.word	0x58020800
 80021b8:	58020c00 	.word	0x58020c00
 80021bc:	58021000 	.word	0x58021000
 80021c0:	58021400 	.word	0x58021400
 80021c4:	58021800 	.word	0x58021800
 80021c8:	58021c00 	.word	0x58021c00
 80021cc:	58022000 	.word	0x58022000
 80021d0:	58022400 	.word	0x58022400
 80021d4:	2300      	movs	r3, #0
 80021d6:	69fa      	ldr	r2, [r7, #28]
 80021d8:	f002 0203 	and.w	r2, r2, #3
 80021dc:	0092      	lsls	r2, r2, #2
 80021de:	4093      	lsls	r3, r2
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021e6:	4938      	ldr	r1, [pc, #224]	@ (80022c8 <HAL_GPIO_Init+0x35c>)
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	089b      	lsrs	r3, r3, #2
 80021ec:	3302      	adds	r3, #2
 80021ee:	69ba      	ldr	r2, [r7, #24]
 80021f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	43db      	mvns	r3, r3
 8002200:	69ba      	ldr	r2, [r7, #24]
 8002202:	4013      	ands	r3, r2
 8002204:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d003      	beq.n	800221a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	4313      	orrs	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800221a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002222:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	43db      	mvns	r3, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d003      	beq.n	8002248 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	4313      	orrs	r3, r2
 8002246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002248:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	43db      	mvns	r3, r3
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	4013      	ands	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	4313      	orrs	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	43db      	mvns	r3, r3
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	4013      	ands	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d003      	beq.n	800229e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	4313      	orrs	r3, r2
 800229c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	3301      	adds	r3, #1
 80022a8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	fa22 f303 	lsr.w	r3, r2, r3
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f47f ae63 	bne.w	8001f80 <HAL_GPIO_Init+0x14>
  }
}
 80022ba:	bf00      	nop
 80022bc:	bf00      	nop
 80022be:	3724      	adds	r7, #36	@ 0x24
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	58000400 	.word	0x58000400

080022cc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80022d4:	4b19      	ldr	r3, [pc, #100]	@ (800233c <HAL_PWREx_ConfigSupply+0x70>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d00a      	beq.n	80022f6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80022e0:	4b16      	ldr	r3, [pc, #88]	@ (800233c <HAL_PWREx_ConfigSupply+0x70>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	f003 0307 	and.w	r3, r3, #7
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d001      	beq.n	80022f2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e01f      	b.n	8002332 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80022f2:	2300      	movs	r3, #0
 80022f4:	e01d      	b.n	8002332 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80022f6:	4b11      	ldr	r3, [pc, #68]	@ (800233c <HAL_PWREx_ConfigSupply+0x70>)
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	f023 0207 	bic.w	r2, r3, #7
 80022fe:	490f      	ldr	r1, [pc, #60]	@ (800233c <HAL_PWREx_ConfigSupply+0x70>)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4313      	orrs	r3, r2
 8002304:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002306:	f7fe f86d 	bl	80003e4 <HAL_GetTick>
 800230a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800230c:	e009      	b.n	8002322 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800230e:	f7fe f869 	bl	80003e4 <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800231c:	d901      	bls.n	8002322 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e007      	b.n	8002332 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002322:	4b06      	ldr	r3, [pc, #24]	@ (800233c <HAL_PWREx_ConfigSupply+0x70>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800232a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800232e:	d1ee      	bne.n	800230e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	58024800 	.word	0x58024800

08002340 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08c      	sub	sp, #48	@ 0x30
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d102      	bne.n	8002354 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	f000 bc48 	b.w	8002be4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b00      	cmp	r3, #0
 800235e:	f000 8088 	beq.w	8002472 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002362:	4b99      	ldr	r3, [pc, #612]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800236a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800236c:	4b96      	ldr	r3, [pc, #600]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800236e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002370:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002374:	2b10      	cmp	r3, #16
 8002376:	d007      	beq.n	8002388 <HAL_RCC_OscConfig+0x48>
 8002378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800237a:	2b18      	cmp	r3, #24
 800237c:	d111      	bne.n	80023a2 <HAL_RCC_OscConfig+0x62>
 800237e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d10c      	bne.n	80023a2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002388:	4b8f      	ldr	r3, [pc, #572]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d06d      	beq.n	8002470 <HAL_RCC_OscConfig+0x130>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d169      	bne.n	8002470 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	f000 bc21 	b.w	8002be4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023aa:	d106      	bne.n	80023ba <HAL_RCC_OscConfig+0x7a>
 80023ac:	4b86      	ldr	r3, [pc, #536]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a85      	ldr	r2, [pc, #532]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023b6:	6013      	str	r3, [r2, #0]
 80023b8:	e02e      	b.n	8002418 <HAL_RCC_OscConfig+0xd8>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d10c      	bne.n	80023dc <HAL_RCC_OscConfig+0x9c>
 80023c2:	4b81      	ldr	r3, [pc, #516]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a80      	ldr	r2, [pc, #512]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	4b7e      	ldr	r3, [pc, #504]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a7d      	ldr	r2, [pc, #500]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023d8:	6013      	str	r3, [r2, #0]
 80023da:	e01d      	b.n	8002418 <HAL_RCC_OscConfig+0xd8>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023e4:	d10c      	bne.n	8002400 <HAL_RCC_OscConfig+0xc0>
 80023e6:	4b78      	ldr	r3, [pc, #480]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a77      	ldr	r2, [pc, #476]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	4b75      	ldr	r3, [pc, #468]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a74      	ldr	r2, [pc, #464]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023fc:	6013      	str	r3, [r2, #0]
 80023fe:	e00b      	b.n	8002418 <HAL_RCC_OscConfig+0xd8>
 8002400:	4b71      	ldr	r3, [pc, #452]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a70      	ldr	r2, [pc, #448]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800240a:	6013      	str	r3, [r2, #0]
 800240c:	4b6e      	ldr	r3, [pc, #440]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a6d      	ldr	r2, [pc, #436]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002412:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002416:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d013      	beq.n	8002448 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002420:	f7fd ffe0 	bl	80003e4 <HAL_GetTick>
 8002424:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002428:	f7fd ffdc 	bl	80003e4 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b64      	cmp	r3, #100	@ 0x64
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e3d4      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800243a:	4b63      	ldr	r3, [pc, #396]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0f0      	beq.n	8002428 <HAL_RCC_OscConfig+0xe8>
 8002446:	e014      	b.n	8002472 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002448:	f7fd ffcc 	bl	80003e4 <HAL_GetTick>
 800244c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002450:	f7fd ffc8 	bl	80003e4 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b64      	cmp	r3, #100	@ 0x64
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e3c0      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002462:	4b59      	ldr	r3, [pc, #356]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f0      	bne.n	8002450 <HAL_RCC_OscConfig+0x110>
 800246e:	e000      	b.n	8002472 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	f000 80ca 	beq.w	8002614 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002480:	4b51      	ldr	r3, [pc, #324]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002488:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800248a:	4b4f      	ldr	r3, [pc, #316]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800248c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d007      	beq.n	80024a6 <HAL_RCC_OscConfig+0x166>
 8002496:	6a3b      	ldr	r3, [r7, #32]
 8002498:	2b18      	cmp	r3, #24
 800249a:	d156      	bne.n	800254a <HAL_RCC_OscConfig+0x20a>
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	f003 0303 	and.w	r3, r3, #3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d151      	bne.n	800254a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024a6:	4b48      	ldr	r3, [pc, #288]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0304 	and.w	r3, r3, #4
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d005      	beq.n	80024be <HAL_RCC_OscConfig+0x17e>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e392      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80024be:	4b42      	ldr	r3, [pc, #264]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f023 0219 	bic.w	r2, r3, #25
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	493f      	ldr	r1, [pc, #252]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d0:	f7fd ff88 	bl	80003e4 <HAL_GetTick>
 80024d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024d8:	f7fd ff84 	bl	80003e4 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e37c      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024ea:	4b37      	ldr	r3, [pc, #220]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d0f0      	beq.n	80024d8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f6:	f7fd ffa5 	bl	8000444 <HAL_GetREVID>
 80024fa:	4603      	mov	r3, r0
 80024fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002500:	4293      	cmp	r3, r2
 8002502:	d817      	bhi.n	8002534 <HAL_RCC_OscConfig+0x1f4>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	2b40      	cmp	r3, #64	@ 0x40
 800250a:	d108      	bne.n	800251e <HAL_RCC_OscConfig+0x1de>
 800250c:	4b2e      	ldr	r3, [pc, #184]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002514:	4a2c      	ldr	r2, [pc, #176]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002516:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800251a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800251c:	e07a      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800251e:	4b2a      	ldr	r3, [pc, #168]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	031b      	lsls	r3, r3, #12
 800252c:	4926      	ldr	r1, [pc, #152]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800252e:	4313      	orrs	r3, r2
 8002530:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002532:	e06f      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002534:	4b24      	ldr	r3, [pc, #144]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	061b      	lsls	r3, r3, #24
 8002542:	4921      	ldr	r1, [pc, #132]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002544:	4313      	orrs	r3, r2
 8002546:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002548:	e064      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d047      	beq.n	80025e2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002552:	4b1d      	ldr	r3, [pc, #116]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f023 0219 	bic.w	r2, r3, #25
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	491a      	ldr	r1, [pc, #104]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002560:	4313      	orrs	r3, r2
 8002562:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002564:	f7fd ff3e 	bl	80003e4 <HAL_GetTick>
 8002568:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800256a:	e008      	b.n	800257e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800256c:	f7fd ff3a 	bl	80003e4 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d901      	bls.n	800257e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e332      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800257e:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0304 	and.w	r3, r3, #4
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0f0      	beq.n	800256c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800258a:	f7fd ff5b 	bl	8000444 <HAL_GetREVID>
 800258e:	4603      	mov	r3, r0
 8002590:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002594:	4293      	cmp	r3, r2
 8002596:	d819      	bhi.n	80025cc <HAL_RCC_OscConfig+0x28c>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	2b40      	cmp	r3, #64	@ 0x40
 800259e:	d108      	bne.n	80025b2 <HAL_RCC_OscConfig+0x272>
 80025a0:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80025a8:	4a07      	ldr	r2, [pc, #28]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80025aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025ae:	6053      	str	r3, [r2, #4]
 80025b0:	e030      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
 80025b2:	4b05      	ldr	r3, [pc, #20]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	031b      	lsls	r3, r3, #12
 80025c0:	4901      	ldr	r1, [pc, #4]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	604b      	str	r3, [r1, #4]
 80025c6:	e025      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
 80025c8:	58024400 	.word	0x58024400
 80025cc:	4b9a      	ldr	r3, [pc, #616]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	691b      	ldr	r3, [r3, #16]
 80025d8:	061b      	lsls	r3, r3, #24
 80025da:	4997      	ldr	r1, [pc, #604]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]
 80025e0:	e018      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025e2:	4b95      	ldr	r3, [pc, #596]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a94      	ldr	r2, [pc, #592]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80025e8:	f023 0301 	bic.w	r3, r3, #1
 80025ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ee:	f7fd fef9 	bl	80003e4 <HAL_GetTick>
 80025f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f6:	f7fd fef5 	bl	80003e4 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e2ed      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002608:	4b8b      	ldr	r3, [pc, #556]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1f0      	bne.n	80025f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0310 	and.w	r3, r3, #16
 800261c:	2b00      	cmp	r3, #0
 800261e:	f000 80a9 	beq.w	8002774 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002622:	4b85      	ldr	r3, [pc, #532]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800262a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800262c:	4b82      	ldr	r3, [pc, #520]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800262e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002630:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	2b08      	cmp	r3, #8
 8002636:	d007      	beq.n	8002648 <HAL_RCC_OscConfig+0x308>
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	2b18      	cmp	r3, #24
 800263c:	d13a      	bne.n	80026b4 <HAL_RCC_OscConfig+0x374>
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	f003 0303 	and.w	r3, r3, #3
 8002644:	2b01      	cmp	r3, #1
 8002646:	d135      	bne.n	80026b4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002648:	4b7b      	ldr	r3, [pc, #492]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002650:	2b00      	cmp	r3, #0
 8002652:	d005      	beq.n	8002660 <HAL_RCC_OscConfig+0x320>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	69db      	ldr	r3, [r3, #28]
 8002658:	2b80      	cmp	r3, #128	@ 0x80
 800265a:	d001      	beq.n	8002660 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e2c1      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002660:	f7fd fef0 	bl	8000444 <HAL_GetREVID>
 8002664:	4603      	mov	r3, r0
 8002666:	f241 0203 	movw	r2, #4099	@ 0x1003
 800266a:	4293      	cmp	r3, r2
 800266c:	d817      	bhi.n	800269e <HAL_RCC_OscConfig+0x35e>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	2b20      	cmp	r3, #32
 8002674:	d108      	bne.n	8002688 <HAL_RCC_OscConfig+0x348>
 8002676:	4b70      	ldr	r3, [pc, #448]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800267e:	4a6e      	ldr	r2, [pc, #440]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002680:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002684:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002686:	e075      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002688:	4b6b      	ldr	r3, [pc, #428]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	069b      	lsls	r3, r3, #26
 8002696:	4968      	ldr	r1, [pc, #416]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002698:	4313      	orrs	r3, r2
 800269a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800269c:	e06a      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800269e:	4b66      	ldr	r3, [pc, #408]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	061b      	lsls	r3, r3, #24
 80026ac:	4962      	ldr	r1, [pc, #392]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026b2:	e05f      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	69db      	ldr	r3, [r3, #28]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d042      	beq.n	8002742 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80026bc:	4b5e      	ldr	r3, [pc, #376]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a5d      	ldr	r2, [pc, #372]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80026c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c8:	f7fd fe8c 	bl	80003e4 <HAL_GetTick>
 80026cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80026d0:	f7fd fe88 	bl	80003e4 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e280      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80026e2:	4b55      	ldr	r3, [pc, #340]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026ee:	f7fd fea9 	bl	8000444 <HAL_GetREVID>
 80026f2:	4603      	mov	r3, r0
 80026f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d817      	bhi.n	800272c <HAL_RCC_OscConfig+0x3ec>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a1b      	ldr	r3, [r3, #32]
 8002700:	2b20      	cmp	r3, #32
 8002702:	d108      	bne.n	8002716 <HAL_RCC_OscConfig+0x3d6>
 8002704:	4b4c      	ldr	r3, [pc, #304]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800270c:	4a4a      	ldr	r2, [pc, #296]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800270e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002712:	6053      	str	r3, [r2, #4]
 8002714:	e02e      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
 8002716:	4b48      	ldr	r3, [pc, #288]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a1b      	ldr	r3, [r3, #32]
 8002722:	069b      	lsls	r3, r3, #26
 8002724:	4944      	ldr	r1, [pc, #272]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002726:	4313      	orrs	r3, r2
 8002728:	604b      	str	r3, [r1, #4]
 800272a:	e023      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
 800272c:	4b42      	ldr	r3, [pc, #264]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	061b      	lsls	r3, r3, #24
 800273a:	493f      	ldr	r1, [pc, #252]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800273c:	4313      	orrs	r3, r2
 800273e:	60cb      	str	r3, [r1, #12]
 8002740:	e018      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002742:	4b3d      	ldr	r3, [pc, #244]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a3c      	ldr	r2, [pc, #240]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002748:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800274c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274e:	f7fd fe49 	bl	80003e4 <HAL_GetTick>
 8002752:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002754:	e008      	b.n	8002768 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002756:	f7fd fe45 	bl	80003e4 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e23d      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002768:	4b33      	ldr	r3, [pc, #204]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1f0      	bne.n	8002756 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0308 	and.w	r3, r3, #8
 800277c:	2b00      	cmp	r3, #0
 800277e:	d036      	beq.n	80027ee <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	695b      	ldr	r3, [r3, #20]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d019      	beq.n	80027bc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002788:	4b2b      	ldr	r3, [pc, #172]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800278a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800278c:	4a2a      	ldr	r2, [pc, #168]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800278e:	f043 0301 	orr.w	r3, r3, #1
 8002792:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002794:	f7fd fe26 	bl	80003e4 <HAL_GetTick>
 8002798:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800279c:	f7fd fe22 	bl	80003e4 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e21a      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80027ae:	4b22      	ldr	r3, [pc, #136]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80027b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d0f0      	beq.n	800279c <HAL_RCC_OscConfig+0x45c>
 80027ba:	e018      	b.n	80027ee <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80027be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80027c2:	f023 0301 	bic.w	r3, r3, #1
 80027c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c8:	f7fd fe0c 	bl	80003e4 <HAL_GetTick>
 80027cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d0:	f7fd fe08 	bl	80003e4 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e200      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027e2:	4b15      	ldr	r3, [pc, #84]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80027e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f0      	bne.n	80027d0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d039      	beq.n	800286e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d01c      	beq.n	800283c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002802:	4b0d      	ldr	r3, [pc, #52]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a0c      	ldr	r2, [pc, #48]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002808:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800280c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800280e:	f7fd fde9 	bl	80003e4 <HAL_GetTick>
 8002812:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002814:	e008      	b.n	8002828 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002816:	f7fd fde5 	bl	80003e4 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d901      	bls.n	8002828 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e1dd      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002828:	4b03      	ldr	r3, [pc, #12]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d0f0      	beq.n	8002816 <HAL_RCC_OscConfig+0x4d6>
 8002834:	e01b      	b.n	800286e <HAL_RCC_OscConfig+0x52e>
 8002836:	bf00      	nop
 8002838:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800283c:	4b9b      	ldr	r3, [pc, #620]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a9a      	ldr	r2, [pc, #616]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002842:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002846:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002848:	f7fd fdcc 	bl	80003e4 <HAL_GetTick>
 800284c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800284e:	e008      	b.n	8002862 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002850:	f7fd fdc8 	bl	80003e4 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e1c0      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002862:	4b92      	ldr	r3, [pc, #584]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1f0      	bne.n	8002850 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	2b00      	cmp	r3, #0
 8002878:	f000 8081 	beq.w	800297e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800287c:	4b8c      	ldr	r3, [pc, #560]	@ (8002ab0 <HAL_RCC_OscConfig+0x770>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a8b      	ldr	r2, [pc, #556]	@ (8002ab0 <HAL_RCC_OscConfig+0x770>)
 8002882:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002886:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002888:	f7fd fdac 	bl	80003e4 <HAL_GetTick>
 800288c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002890:	f7fd fda8 	bl	80003e4 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b64      	cmp	r3, #100	@ 0x64
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e1a0      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028a2:	4b83      	ldr	r3, [pc, #524]	@ (8002ab0 <HAL_RCC_OscConfig+0x770>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d106      	bne.n	80028c4 <HAL_RCC_OscConfig+0x584>
 80028b6:	4b7d      	ldr	r3, [pc, #500]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ba:	4a7c      	ldr	r2, [pc, #496]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028c2:	e02d      	b.n	8002920 <HAL_RCC_OscConfig+0x5e0>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10c      	bne.n	80028e6 <HAL_RCC_OscConfig+0x5a6>
 80028cc:	4b77      	ldr	r3, [pc, #476]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d0:	4a76      	ldr	r2, [pc, #472]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028d2:	f023 0301 	bic.w	r3, r3, #1
 80028d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d8:	4b74      	ldr	r3, [pc, #464]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028dc:	4a73      	ldr	r2, [pc, #460]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028de:	f023 0304 	bic.w	r3, r3, #4
 80028e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80028e4:	e01c      	b.n	8002920 <HAL_RCC_OscConfig+0x5e0>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	2b05      	cmp	r3, #5
 80028ec:	d10c      	bne.n	8002908 <HAL_RCC_OscConfig+0x5c8>
 80028ee:	4b6f      	ldr	r3, [pc, #444]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f2:	4a6e      	ldr	r2, [pc, #440]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028f4:	f043 0304 	orr.w	r3, r3, #4
 80028f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80028fa:	4b6c      	ldr	r3, [pc, #432]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028fe:	4a6b      	ldr	r2, [pc, #428]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	6713      	str	r3, [r2, #112]	@ 0x70
 8002906:	e00b      	b.n	8002920 <HAL_RCC_OscConfig+0x5e0>
 8002908:	4b68      	ldr	r3, [pc, #416]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 800290a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800290c:	4a67      	ldr	r2, [pc, #412]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 800290e:	f023 0301 	bic.w	r3, r3, #1
 8002912:	6713      	str	r3, [r2, #112]	@ 0x70
 8002914:	4b65      	ldr	r3, [pc, #404]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002918:	4a64      	ldr	r2, [pc, #400]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 800291a:	f023 0304 	bic.w	r3, r3, #4
 800291e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d015      	beq.n	8002954 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002928:	f7fd fd5c 	bl	80003e4 <HAL_GetTick>
 800292c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800292e:	e00a      	b.n	8002946 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002930:	f7fd fd58 	bl	80003e4 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800293e:	4293      	cmp	r3, r2
 8002940:	d901      	bls.n	8002946 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e14e      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002946:	4b59      	ldr	r3, [pc, #356]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d0ee      	beq.n	8002930 <HAL_RCC_OscConfig+0x5f0>
 8002952:	e014      	b.n	800297e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002954:	f7fd fd46 	bl	80003e4 <HAL_GetTick>
 8002958:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800295a:	e00a      	b.n	8002972 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800295c:	f7fd fd42 	bl	80003e4 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800296a:	4293      	cmp	r3, r2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e138      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002972:	4b4e      	ldr	r3, [pc, #312]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1ee      	bne.n	800295c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 812d 	beq.w	8002be2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002988:	4b48      	ldr	r3, [pc, #288]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002990:	2b18      	cmp	r3, #24
 8002992:	f000 80bd 	beq.w	8002b10 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	2b02      	cmp	r3, #2
 800299c:	f040 809e 	bne.w	8002adc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029a0:	4b42      	ldr	r3, [pc, #264]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a41      	ldr	r2, [pc, #260]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80029a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ac:	f7fd fd1a 	bl	80003e4 <HAL_GetTick>
 80029b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b4:	f7fd fd16 	bl	80003e4 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e10e      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029c6:	4b39      	ldr	r3, [pc, #228]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d2:	4b36      	ldr	r3, [pc, #216]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80029d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029d6:	4b37      	ldr	r3, [pc, #220]	@ (8002ab4 <HAL_RCC_OscConfig+0x774>)
 80029d8:	4013      	ands	r3, r2
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80029e2:	0112      	lsls	r2, r2, #4
 80029e4:	430a      	orrs	r2, r1
 80029e6:	4931      	ldr	r1, [pc, #196]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f0:	3b01      	subs	r3, #1
 80029f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029fa:	3b01      	subs	r3, #1
 80029fc:	025b      	lsls	r3, r3, #9
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	431a      	orrs	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a06:	3b01      	subs	r3, #1
 8002a08:	041b      	lsls	r3, r3, #16
 8002a0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a14:	3b01      	subs	r3, #1
 8002a16:	061b      	lsls	r3, r3, #24
 8002a18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002a1c:	4923      	ldr	r1, [pc, #140]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002a22:	4b22      	ldr	r3, [pc, #136]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a26:	4a21      	ldr	r2, [pc, #132]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a28:	f023 0301 	bic.w	r3, r3, #1
 8002a2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a32:	4b21      	ldr	r3, [pc, #132]	@ (8002ab8 <HAL_RCC_OscConfig+0x778>)
 8002a34:	4013      	ands	r3, r2
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a3a:	00d2      	lsls	r2, r2, #3
 8002a3c:	491b      	ldr	r1, [pc, #108]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002a42:	4b1a      	ldr	r3, [pc, #104]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a46:	f023 020c 	bic.w	r2, r3, #12
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4e:	4917      	ldr	r1, [pc, #92]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002a54:	4b15      	ldr	r3, [pc, #84]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a58:	f023 0202 	bic.w	r2, r3, #2
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a60:	4912      	ldr	r1, [pc, #72]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002a66:	4b11      	ldr	r3, [pc, #68]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6a:	4a10      	ldr	r2, [pc, #64]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a72:	4b0e      	ldr	r3, [pc, #56]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a76:	4a0d      	ldr	r2, [pc, #52]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a82:	4a0a      	ldr	r2, [pc, #40]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002a8a:	4b08      	ldr	r3, [pc, #32]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8e:	4a07      	ldr	r2, [pc, #28]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a90:	f043 0301 	orr.w	r3, r3, #1
 8002a94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a96:	4b05      	ldr	r3, [pc, #20]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a04      	ldr	r2, [pc, #16]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa2:	f7fd fc9f 	bl	80003e4 <HAL_GetTick>
 8002aa6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002aa8:	e011      	b.n	8002ace <HAL_RCC_OscConfig+0x78e>
 8002aaa:	bf00      	nop
 8002aac:	58024400 	.word	0x58024400
 8002ab0:	58024800 	.word	0x58024800
 8002ab4:	fffffc0c 	.word	0xfffffc0c
 8002ab8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002abc:	f7fd fc92 	bl	80003e4 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e08a      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ace:	4b47      	ldr	r3, [pc, #284]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCC_OscConfig+0x77c>
 8002ada:	e082      	b.n	8002be2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002adc:	4b43      	ldr	r3, [pc, #268]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a42      	ldr	r2, [pc, #264]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002ae2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ae6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae8:	f7fd fc7c 	bl	80003e4 <HAL_GetTick>
 8002aec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af0:	f7fd fc78 	bl	80003e4 <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e070      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b02:	4b3a      	ldr	r3, [pc, #232]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1f0      	bne.n	8002af0 <HAL_RCC_OscConfig+0x7b0>
 8002b0e:	e068      	b.n	8002be2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002b10:	4b36      	ldr	r3, [pc, #216]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b14:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002b16:	4b35      	ldr	r3, [pc, #212]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d031      	beq.n	8002b88 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	f003 0203 	and.w	r2, r3, #3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d12a      	bne.n	8002b88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	091b      	lsrs	r3, r3, #4
 8002b36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d122      	bne.n	8002b88 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d11a      	bne.n	8002b88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	0a5b      	lsrs	r3, r3, #9
 8002b56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b5e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d111      	bne.n	8002b88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	0c1b      	lsrs	r3, r3, #16
 8002b68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b70:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d108      	bne.n	8002b88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	0e1b      	lsrs	r3, r3, #24
 8002b7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b82:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d001      	beq.n	8002b8c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e02b      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002b8c:	4b17      	ldr	r3, [pc, #92]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002b8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b90:	08db      	lsrs	r3, r3, #3
 8002b92:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002b96:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d01f      	beq.n	8002be2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002ba2:	4b12      	ldr	r3, [pc, #72]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba6:	4a11      	ldr	r2, [pc, #68]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002ba8:	f023 0301 	bic.w	r3, r3, #1
 8002bac:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002bae:	f7fd fc19 	bl	80003e4 <HAL_GetTick>
 8002bb2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002bb4:	bf00      	nop
 8002bb6:	f7fd fc15 	bl	80003e4 <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d0f9      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002bc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <HAL_RCC_OscConfig+0x8b0>)
 8002bc8:	4013      	ands	r3, r2
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002bce:	00d2      	lsls	r2, r2, #3
 8002bd0:	4906      	ldr	r1, [pc, #24]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002bd6:	4b05      	ldr	r3, [pc, #20]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bda:	4a04      	ldr	r2, [pc, #16]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3730      	adds	r7, #48	@ 0x30
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	58024400 	.word	0x58024400
 8002bf0:	ffff0007 	.word	0xffff0007

08002bf4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d101      	bne.n	8002c08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e19c      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c08:	4b8a      	ldr	r3, [pc, #552]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 030f 	and.w	r3, r3, #15
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d910      	bls.n	8002c38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c16:	4b87      	ldr	r3, [pc, #540]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f023 020f 	bic.w	r2, r3, #15
 8002c1e:	4985      	ldr	r1, [pc, #532]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c26:	4b83      	ldr	r3, [pc, #524]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 030f 	and.w	r3, r3, #15
 8002c2e:	683a      	ldr	r2, [r7, #0]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d001      	beq.n	8002c38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e184      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d010      	beq.n	8002c66 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	691a      	ldr	r2, [r3, #16]
 8002c48:	4b7b      	ldr	r3, [pc, #492]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d908      	bls.n	8002c66 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002c54:	4b78      	ldr	r3, [pc, #480]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	4975      	ldr	r1, [pc, #468]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0308 	and.w	r3, r3, #8
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d010      	beq.n	8002c94 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	695a      	ldr	r2, [r3, #20]
 8002c76:	4b70      	ldr	r3, [pc, #448]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c78:	69db      	ldr	r3, [r3, #28]
 8002c7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d908      	bls.n	8002c94 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002c82:	4b6d      	ldr	r3, [pc, #436]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	496a      	ldr	r1, [pc, #424]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d010      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699a      	ldr	r2, [r3, #24]
 8002ca4:	4b64      	ldr	r3, [pc, #400]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d908      	bls.n	8002cc2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002cb0:	4b61      	ldr	r3, [pc, #388]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002cb2:	69db      	ldr	r3, [r3, #28]
 8002cb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	495e      	ldr	r1, [pc, #376]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0320 	and.w	r3, r3, #32
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d010      	beq.n	8002cf0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	69da      	ldr	r2, [r3, #28]
 8002cd2:	4b59      	ldr	r3, [pc, #356]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d908      	bls.n	8002cf0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002cde:	4b56      	ldr	r3, [pc, #344]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	4953      	ldr	r1, [pc, #332]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0302 	and.w	r3, r3, #2
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d010      	beq.n	8002d1e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	68da      	ldr	r2, [r3, #12]
 8002d00:	4b4d      	ldr	r3, [pc, #308]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	f003 030f 	and.w	r3, r3, #15
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d908      	bls.n	8002d1e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d0c:	4b4a      	ldr	r3, [pc, #296]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	f023 020f 	bic.w	r2, r3, #15
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	4947      	ldr	r1, [pc, #284]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d055      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002d2a:	4b43      	ldr	r3, [pc, #268]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	4940      	ldr	r1, [pc, #256]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d107      	bne.n	8002d54 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002d44:	4b3c      	ldr	r3, [pc, #240]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d121      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e0f6      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	2b03      	cmp	r3, #3
 8002d5a:	d107      	bne.n	8002d6c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d5c:	4b36      	ldr	r3, [pc, #216]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d115      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e0ea      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d107      	bne.n	8002d84 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d74:	4b30      	ldr	r3, [pc, #192]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d109      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e0de      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d84:	4b2c      	ldr	r3, [pc, #176]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e0d6      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d94:	4b28      	ldr	r3, [pc, #160]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	f023 0207 	bic.w	r2, r3, #7
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	4925      	ldr	r1, [pc, #148]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002da6:	f7fd fb1d 	bl	80003e4 <HAL_GetTick>
 8002daa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dac:	e00a      	b.n	8002dc4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dae:	f7fd fb19 	bl	80003e4 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e0be      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc4:	4b1c      	ldr	r3, [pc, #112]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	00db      	lsls	r3, r3, #3
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d1eb      	bne.n	8002dae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d010      	beq.n	8002e04 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68da      	ldr	r2, [r3, #12]
 8002de6:	4b14      	ldr	r3, [pc, #80]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	f003 030f 	and.w	r3, r3, #15
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d208      	bcs.n	8002e04 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002df2:	4b11      	ldr	r3, [pc, #68]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	f023 020f 	bic.w	r2, r3, #15
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	490e      	ldr	r1, [pc, #56]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e04:	4b0b      	ldr	r3, [pc, #44]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 030f 	and.w	r3, r3, #15
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d214      	bcs.n	8002e3c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e12:	4b08      	ldr	r3, [pc, #32]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f023 020f 	bic.w	r2, r3, #15
 8002e1a:	4906      	ldr	r1, [pc, #24]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	4b04      	ldr	r3, [pc, #16]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d005      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e086      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
 8002e34:	52002000 	.word	0x52002000
 8002e38:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d010      	beq.n	8002e6a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691a      	ldr	r2, [r3, #16]
 8002e4c:	4b3f      	ldr	r3, [pc, #252]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d208      	bcs.n	8002e6a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e58:	4b3c      	ldr	r3, [pc, #240]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	4939      	ldr	r1, [pc, #228]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0308 	and.w	r3, r3, #8
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d010      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	695a      	ldr	r2, [r3, #20]
 8002e7a:	4b34      	ldr	r3, [pc, #208]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e7c:	69db      	ldr	r3, [r3, #28]
 8002e7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d208      	bcs.n	8002e98 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e86:	4b31      	ldr	r3, [pc, #196]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	492e      	ldr	r1, [pc, #184]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0310 	and.w	r3, r3, #16
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d010      	beq.n	8002ec6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	699a      	ldr	r2, [r3, #24]
 8002ea8:	4b28      	ldr	r3, [pc, #160]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002eaa:	69db      	ldr	r3, [r3, #28]
 8002eac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d208      	bcs.n	8002ec6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002eb4:	4b25      	ldr	r3, [pc, #148]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	4922      	ldr	r1, [pc, #136]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0320 	and.w	r3, r3, #32
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d010      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69da      	ldr	r2, [r3, #28]
 8002ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d208      	bcs.n	8002ef4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	4917      	ldr	r1, [pc, #92]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ef4:	f000 f834 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	4b14      	ldr	r3, [pc, #80]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	0a1b      	lsrs	r3, r3, #8
 8002f00:	f003 030f 	and.w	r3, r3, #15
 8002f04:	4912      	ldr	r1, [pc, #72]	@ (8002f50 <HAL_RCC_ClockConfig+0x35c>)
 8002f06:	5ccb      	ldrb	r3, [r1, r3]
 8002f08:	f003 031f 	and.w	r3, r3, #31
 8002f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f10:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f12:	4b0e      	ldr	r3, [pc, #56]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	f003 030f 	and.w	r3, r3, #15
 8002f1a:	4a0d      	ldr	r2, [pc, #52]	@ (8002f50 <HAL_RCC_ClockConfig+0x35c>)
 8002f1c:	5cd3      	ldrb	r3, [r2, r3]
 8002f1e:	f003 031f 	and.w	r3, r3, #31
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	fa22 f303 	lsr.w	r3, r2, r3
 8002f28:	4a0a      	ldr	r2, [pc, #40]	@ (8002f54 <HAL_RCC_ClockConfig+0x360>)
 8002f2a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f2c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f58 <HAL_RCC_ClockConfig+0x364>)
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002f32:	4b0a      	ldr	r3, [pc, #40]	@ (8002f5c <HAL_RCC_ClockConfig+0x368>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fd fa0a 	bl	8000350 <HAL_InitTick>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3718      	adds	r7, #24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	58024400 	.word	0x58024400
 8002f50:	0800768c 	.word	0x0800768c
 8002f54:	2400000c 	.word	0x2400000c
 8002f58:	24000008 	.word	0x24000008
 8002f5c:	24000000 	.word	0x24000000

08002f60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b089      	sub	sp, #36	@ 0x24
 8002f64:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f66:	4bb3      	ldr	r3, [pc, #716]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f6e:	2b18      	cmp	r3, #24
 8002f70:	f200 8155 	bhi.w	800321e <HAL_RCC_GetSysClockFreq+0x2be>
 8002f74:	a201      	add	r2, pc, #4	@ (adr r2, 8002f7c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7a:	bf00      	nop
 8002f7c:	08002fe1 	.word	0x08002fe1
 8002f80:	0800321f 	.word	0x0800321f
 8002f84:	0800321f 	.word	0x0800321f
 8002f88:	0800321f 	.word	0x0800321f
 8002f8c:	0800321f 	.word	0x0800321f
 8002f90:	0800321f 	.word	0x0800321f
 8002f94:	0800321f 	.word	0x0800321f
 8002f98:	0800321f 	.word	0x0800321f
 8002f9c:	08003007 	.word	0x08003007
 8002fa0:	0800321f 	.word	0x0800321f
 8002fa4:	0800321f 	.word	0x0800321f
 8002fa8:	0800321f 	.word	0x0800321f
 8002fac:	0800321f 	.word	0x0800321f
 8002fb0:	0800321f 	.word	0x0800321f
 8002fb4:	0800321f 	.word	0x0800321f
 8002fb8:	0800321f 	.word	0x0800321f
 8002fbc:	0800300d 	.word	0x0800300d
 8002fc0:	0800321f 	.word	0x0800321f
 8002fc4:	0800321f 	.word	0x0800321f
 8002fc8:	0800321f 	.word	0x0800321f
 8002fcc:	0800321f 	.word	0x0800321f
 8002fd0:	0800321f 	.word	0x0800321f
 8002fd4:	0800321f 	.word	0x0800321f
 8002fd8:	0800321f 	.word	0x0800321f
 8002fdc:	08003013 	.word	0x08003013
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002fe0:	4b94      	ldr	r3, [pc, #592]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0320 	and.w	r3, r3, #32
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d009      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002fec:	4b91      	ldr	r3, [pc, #580]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	08db      	lsrs	r3, r3, #3
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	4a90      	ldr	r2, [pc, #576]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8002ffc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002ffe:	e111      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003000:	4b8d      	ldr	r3, [pc, #564]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003002:	61bb      	str	r3, [r7, #24]
      break;
 8003004:	e10e      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003006:	4b8d      	ldr	r3, [pc, #564]	@ (800323c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003008:	61bb      	str	r3, [r7, #24]
      break;
 800300a:	e10b      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800300c:	4b8c      	ldr	r3, [pc, #560]	@ (8003240 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800300e:	61bb      	str	r3, [r7, #24]
      break;
 8003010:	e108      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003012:	4b88      	ldr	r3, [pc, #544]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800301c:	4b85      	ldr	r3, [pc, #532]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800301e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003020:	091b      	lsrs	r3, r3, #4
 8003022:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003026:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003028:	4b82      	ldr	r3, [pc, #520]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800302a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003032:	4b80      	ldr	r3, [pc, #512]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003036:	08db      	lsrs	r3, r3, #3
 8003038:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800303c:	68fa      	ldr	r2, [r7, #12]
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	ee07 3a90 	vmov	s15, r3
 8003046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800304a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	f000 80e1 	beq.w	8003218 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2b02      	cmp	r3, #2
 800305a:	f000 8083 	beq.w	8003164 <HAL_RCC_GetSysClockFreq+0x204>
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	2b02      	cmp	r3, #2
 8003062:	f200 80a1 	bhi.w	80031a8 <HAL_RCC_GetSysClockFreq+0x248>
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d003      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0x114>
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d056      	beq.n	8003120 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003072:	e099      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003074:	4b6f      	ldr	r3, [pc, #444]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0320 	and.w	r3, r3, #32
 800307c:	2b00      	cmp	r3, #0
 800307e:	d02d      	beq.n	80030dc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003080:	4b6c      	ldr	r3, [pc, #432]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	08db      	lsrs	r3, r3, #3
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	4a6b      	ldr	r2, [pc, #428]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800308c:	fa22 f303 	lsr.w	r3, r2, r3
 8003090:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	ee07 3a90 	vmov	s15, r3
 8003098:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	ee07 3a90 	vmov	s15, r3
 80030a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030aa:	4b62      	ldr	r3, [pc, #392]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b2:	ee07 3a90 	vmov	s15, r3
 80030b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80030be:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003244 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030d6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80030da:	e087      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	ee07 3a90 	vmov	s15, r3
 80030e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030e6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003248 <HAL_RCC_GetSysClockFreq+0x2e8>
 80030ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030ee:	4b51      	ldr	r3, [pc, #324]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030f6:	ee07 3a90 	vmov	s15, r3
 80030fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003102:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003244 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800310a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800310e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800311a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800311e:	e065      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	ee07 3a90 	vmov	s15, r3
 8003126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800312a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800324c <HAL_RCC_GetSysClockFreq+0x2ec>
 800312e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003132:	4b40      	ldr	r3, [pc, #256]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800313a:	ee07 3a90 	vmov	s15, r3
 800313e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003142:	ed97 6a02 	vldr	s12, [r7, #8]
 8003146:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003244 <HAL_RCC_GetSysClockFreq+0x2e4>
 800314a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800314e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003152:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800315a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800315e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003162:	e043      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	ee07 3a90 	vmov	s15, r3
 800316a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800316e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003250 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003172:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003176:	4b2f      	ldr	r3, [pc, #188]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800317a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800317e:	ee07 3a90 	vmov	s15, r3
 8003182:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003186:	ed97 6a02 	vldr	s12, [r7, #8]
 800318a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003244 <HAL_RCC_GetSysClockFreq+0x2e4>
 800318e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003192:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003196:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800319a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800319e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80031a6:	e021      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	ee07 3a90 	vmov	s15, r3
 80031ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031b2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800324c <HAL_RCC_GetSysClockFreq+0x2ec>
 80031b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031c2:	ee07 3a90 	vmov	s15, r3
 80031c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80031ce:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003244 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80031ea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80031ec:	4b11      	ldr	r3, [pc, #68]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f0:	0a5b      	lsrs	r3, r3, #9
 80031f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031f6:	3301      	adds	r3, #1
 80031f8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	ee07 3a90 	vmov	s15, r3
 8003200:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003204:	edd7 6a07 	vldr	s13, [r7, #28]
 8003208:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800320c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003210:	ee17 3a90 	vmov	r3, s15
 8003214:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003216:	e005      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003218:	2300      	movs	r3, #0
 800321a:	61bb      	str	r3, [r7, #24]
      break;
 800321c:	e002      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800321e:	4b07      	ldr	r3, [pc, #28]	@ (800323c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003220:	61bb      	str	r3, [r7, #24]
      break;
 8003222:	bf00      	nop
  }

  return sysclockfreq;
 8003224:	69bb      	ldr	r3, [r7, #24]
}
 8003226:	4618      	mov	r0, r3
 8003228:	3724      	adds	r7, #36	@ 0x24
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	58024400 	.word	0x58024400
 8003238:	03d09000 	.word	0x03d09000
 800323c:	003d0900 	.word	0x003d0900
 8003240:	017d7840 	.word	0x017d7840
 8003244:	46000000 	.word	0x46000000
 8003248:	4c742400 	.word	0x4c742400
 800324c:	4a742400 	.word	0x4a742400
 8003250:	4bbebc20 	.word	0x4bbebc20

08003254 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800325a:	f7ff fe81 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 800325e:	4602      	mov	r2, r0
 8003260:	4b10      	ldr	r3, [pc, #64]	@ (80032a4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	0a1b      	lsrs	r3, r3, #8
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	490f      	ldr	r1, [pc, #60]	@ (80032a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800326c:	5ccb      	ldrb	r3, [r1, r3]
 800326e:	f003 031f 	and.w	r3, r3, #31
 8003272:	fa22 f303 	lsr.w	r3, r2, r3
 8003276:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003278:	4b0a      	ldr	r3, [pc, #40]	@ (80032a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	f003 030f 	and.w	r3, r3, #15
 8003280:	4a09      	ldr	r2, [pc, #36]	@ (80032a8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003282:	5cd3      	ldrb	r3, [r2, r3]
 8003284:	f003 031f 	and.w	r3, r3, #31
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	fa22 f303 	lsr.w	r3, r2, r3
 800328e:	4a07      	ldr	r2, [pc, #28]	@ (80032ac <HAL_RCC_GetHCLKFreq+0x58>)
 8003290:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003292:	4a07      	ldr	r2, [pc, #28]	@ (80032b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003298:	4b04      	ldr	r3, [pc, #16]	@ (80032ac <HAL_RCC_GetHCLKFreq+0x58>)
 800329a:	681b      	ldr	r3, [r3, #0]
}
 800329c:	4618      	mov	r0, r3
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	58024400 	.word	0x58024400
 80032a8:	0800768c 	.word	0x0800768c
 80032ac:	2400000c 	.word	0x2400000c
 80032b0:	24000008 	.word	0x24000008

080032b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80032b8:	f7ff ffcc 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 80032bc:	4602      	mov	r2, r0
 80032be:	4b06      	ldr	r3, [pc, #24]	@ (80032d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	091b      	lsrs	r3, r3, #4
 80032c4:	f003 0307 	and.w	r3, r3, #7
 80032c8:	4904      	ldr	r1, [pc, #16]	@ (80032dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80032ca:	5ccb      	ldrb	r3, [r1, r3]
 80032cc:	f003 031f 	and.w	r3, r3, #31
 80032d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	58024400 	.word	0x58024400
 80032dc:	0800768c 	.word	0x0800768c

080032e0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032e4:	b0ca      	sub	sp, #296	@ 0x128
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80032ec:	2300      	movs	r3, #0
 80032ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032f2:	2300      	movs	r3, #0
 80032f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80032f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003300:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003304:	2500      	movs	r5, #0
 8003306:	ea54 0305 	orrs.w	r3, r4, r5
 800330a:	d049      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800330c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003310:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003312:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003316:	d02f      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003318:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800331c:	d828      	bhi.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800331e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003322:	d01a      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003324:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003328:	d822      	bhi.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800332a:	2b00      	cmp	r3, #0
 800332c:	d003      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800332e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003332:	d007      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003334:	e01c      	b.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003336:	4bb8      	ldr	r3, [pc, #736]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333a:	4ab7      	ldr	r2, [pc, #732]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800333c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003340:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003342:	e01a      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003348:	3308      	adds	r3, #8
 800334a:	2102      	movs	r1, #2
 800334c:	4618      	mov	r0, r3
 800334e:	f002 fb61 	bl	8005a14 <RCCEx_PLL2_Config>
 8003352:	4603      	mov	r3, r0
 8003354:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003358:	e00f      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800335a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800335e:	3328      	adds	r3, #40	@ 0x28
 8003360:	2102      	movs	r1, #2
 8003362:	4618      	mov	r0, r3
 8003364:	f002 fc08 	bl	8005b78 <RCCEx_PLL3_Config>
 8003368:	4603      	mov	r3, r0
 800336a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800336e:	e004      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003376:	e000      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003378:	bf00      	nop
    }

    if (ret == HAL_OK)
 800337a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800337e:	2b00      	cmp	r3, #0
 8003380:	d10a      	bne.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003382:	4ba5      	ldr	r3, [pc, #660]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003384:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003386:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800338a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800338e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003390:	4aa1      	ldr	r2, [pc, #644]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003392:	430b      	orrs	r3, r1
 8003394:	6513      	str	r3, [r2, #80]	@ 0x50
 8003396:	e003      	b.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003398:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800339c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80033a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80033ac:	f04f 0900 	mov.w	r9, #0
 80033b0:	ea58 0309 	orrs.w	r3, r8, r9
 80033b4:	d047      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80033b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033bc:	2b04      	cmp	r3, #4
 80033be:	d82a      	bhi.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80033c0:	a201      	add	r2, pc, #4	@ (adr r2, 80033c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80033c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c6:	bf00      	nop
 80033c8:	080033dd 	.word	0x080033dd
 80033cc:	080033eb 	.word	0x080033eb
 80033d0:	08003401 	.word	0x08003401
 80033d4:	0800341f 	.word	0x0800341f
 80033d8:	0800341f 	.word	0x0800341f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033dc:	4b8e      	ldr	r3, [pc, #568]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e0:	4a8d      	ldr	r2, [pc, #564]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80033e8:	e01a      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ee:	3308      	adds	r3, #8
 80033f0:	2100      	movs	r1, #0
 80033f2:	4618      	mov	r0, r3
 80033f4:	f002 fb0e 	bl	8005a14 <RCCEx_PLL2_Config>
 80033f8:	4603      	mov	r3, r0
 80033fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80033fe:	e00f      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003404:	3328      	adds	r3, #40	@ 0x28
 8003406:	2100      	movs	r1, #0
 8003408:	4618      	mov	r0, r3
 800340a:	f002 fbb5 	bl	8005b78 <RCCEx_PLL3_Config>
 800340e:	4603      	mov	r3, r0
 8003410:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003414:	e004      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800341c:	e000      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800341e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003420:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10a      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003428:	4b7b      	ldr	r3, [pc, #492]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800342a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800342c:	f023 0107 	bic.w	r1, r3, #7
 8003430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003436:	4a78      	ldr	r2, [pc, #480]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003438:	430b      	orrs	r3, r1
 800343a:	6513      	str	r3, [r2, #80]	@ 0x50
 800343c:	e003      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800343e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003442:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800344a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800344e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003452:	f04f 0b00 	mov.w	fp, #0
 8003456:	ea5a 030b 	orrs.w	r3, sl, fp
 800345a:	d04c      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800345c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003460:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003466:	d030      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003468:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800346c:	d829      	bhi.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800346e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003470:	d02d      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003472:	2bc0      	cmp	r3, #192	@ 0xc0
 8003474:	d825      	bhi.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003476:	2b80      	cmp	r3, #128	@ 0x80
 8003478:	d018      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800347a:	2b80      	cmp	r3, #128	@ 0x80
 800347c:	d821      	bhi.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800347e:	2b00      	cmp	r3, #0
 8003480:	d002      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003482:	2b40      	cmp	r3, #64	@ 0x40
 8003484:	d007      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003486:	e01c      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003488:	4b63      	ldr	r3, [pc, #396]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800348a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800348c:	4a62      	ldr	r2, [pc, #392]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800348e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003492:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003494:	e01c      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800349a:	3308      	adds	r3, #8
 800349c:	2100      	movs	r1, #0
 800349e:	4618      	mov	r0, r3
 80034a0:	f002 fab8 	bl	8005a14 <RCCEx_PLL2_Config>
 80034a4:	4603      	mov	r3, r0
 80034a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80034aa:	e011      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b0:	3328      	adds	r3, #40	@ 0x28
 80034b2:	2100      	movs	r1, #0
 80034b4:	4618      	mov	r0, r3
 80034b6:	f002 fb5f 	bl	8005b78 <RCCEx_PLL3_Config>
 80034ba:	4603      	mov	r3, r0
 80034bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80034c0:	e006      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034c8:	e002      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80034ca:	bf00      	nop
 80034cc:	e000      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80034ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10a      	bne.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80034d8:	4b4f      	ldr	r3, [pc, #316]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034dc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80034e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e6:	4a4c      	ldr	r2, [pc, #304]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034e8:	430b      	orrs	r3, r1
 80034ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80034ec:	e003      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80034f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003502:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003506:	2300      	movs	r3, #0
 8003508:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800350c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003510:	460b      	mov	r3, r1
 8003512:	4313      	orrs	r3, r2
 8003514:	d053      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800351a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800351e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003522:	d035      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003524:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003528:	d82e      	bhi.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800352a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800352e:	d031      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003530:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003534:	d828      	bhi.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003536:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800353a:	d01a      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800353c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003540:	d822      	bhi.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003546:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800354a:	d007      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800354c:	e01c      	b.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800354e:	4b32      	ldr	r3, [pc, #200]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003552:	4a31      	ldr	r2, [pc, #196]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003554:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003558:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800355a:	e01c      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800355c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003560:	3308      	adds	r3, #8
 8003562:	2100      	movs	r1, #0
 8003564:	4618      	mov	r0, r3
 8003566:	f002 fa55 	bl	8005a14 <RCCEx_PLL2_Config>
 800356a:	4603      	mov	r3, r0
 800356c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003570:	e011      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003576:	3328      	adds	r3, #40	@ 0x28
 8003578:	2100      	movs	r1, #0
 800357a:	4618      	mov	r0, r3
 800357c:	f002 fafc 	bl	8005b78 <RCCEx_PLL3_Config>
 8003580:	4603      	mov	r3, r0
 8003582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003586:	e006      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800358e:	e002      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003590:	bf00      	nop
 8003592:	e000      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003594:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800359a:	2b00      	cmp	r3, #0
 800359c:	d10b      	bne.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800359e:	4b1e      	ldr	r3, [pc, #120]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80035a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035aa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80035ae:	4a1a      	ldr	r2, [pc, #104]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035b0:	430b      	orrs	r3, r1
 80035b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80035b4:	e003      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80035be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80035ca:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80035ce:	2300      	movs	r3, #0
 80035d0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80035d4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80035d8:	460b      	mov	r3, r1
 80035da:	4313      	orrs	r3, r2
 80035dc:	d056      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80035de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035e2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80035e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035ea:	d038      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80035ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035f0:	d831      	bhi.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80035f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80035f6:	d034      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80035f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80035fc:	d82b      	bhi.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80035fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003602:	d01d      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003604:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003608:	d825      	bhi.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800360a:	2b00      	cmp	r3, #0
 800360c:	d006      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800360e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003612:	d00a      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003614:	e01f      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003616:	bf00      	nop
 8003618:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800361c:	4ba2      	ldr	r3, [pc, #648]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800361e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003620:	4aa1      	ldr	r2, [pc, #644]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003622:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003626:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003628:	e01c      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800362a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362e:	3308      	adds	r3, #8
 8003630:	2100      	movs	r1, #0
 8003632:	4618      	mov	r0, r3
 8003634:	f002 f9ee 	bl	8005a14 <RCCEx_PLL2_Config>
 8003638:	4603      	mov	r3, r0
 800363a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800363e:	e011      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003644:	3328      	adds	r3, #40	@ 0x28
 8003646:	2100      	movs	r1, #0
 8003648:	4618      	mov	r0, r3
 800364a:	f002 fa95 	bl	8005b78 <RCCEx_PLL3_Config>
 800364e:	4603      	mov	r3, r0
 8003650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003654:	e006      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800365c:	e002      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800365e:	bf00      	nop
 8003660:	e000      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003662:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003664:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003668:	2b00      	cmp	r3, #0
 800366a:	d10b      	bne.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800366c:	4b8e      	ldr	r3, [pc, #568]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800366e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003670:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003678:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800367c:	4a8a      	ldr	r2, [pc, #552]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800367e:	430b      	orrs	r3, r1
 8003680:	6593      	str	r3, [r2, #88]	@ 0x58
 8003682:	e003      	b.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003684:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003688:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800368c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003694:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003698:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800369c:	2300      	movs	r3, #0
 800369e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80036a2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80036a6:	460b      	mov	r3, r1
 80036a8:	4313      	orrs	r3, r2
 80036aa:	d03a      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80036ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b2:	2b30      	cmp	r3, #48	@ 0x30
 80036b4:	d01f      	beq.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80036b6:	2b30      	cmp	r3, #48	@ 0x30
 80036b8:	d819      	bhi.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80036ba:	2b20      	cmp	r3, #32
 80036bc:	d00c      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80036be:	2b20      	cmp	r3, #32
 80036c0:	d815      	bhi.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d019      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80036c6:	2b10      	cmp	r3, #16
 80036c8:	d111      	bne.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036ca:	4b77      	ldr	r3, [pc, #476]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ce:	4a76      	ldr	r2, [pc, #472]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80036d6:	e011      	b.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80036d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036dc:	3308      	adds	r3, #8
 80036de:	2102      	movs	r1, #2
 80036e0:	4618      	mov	r0, r3
 80036e2:	f002 f997 	bl	8005a14 <RCCEx_PLL2_Config>
 80036e6:	4603      	mov	r3, r0
 80036e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80036ec:	e006      	b.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036f4:	e002      	b.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80036f6:	bf00      	nop
 80036f8:	e000      	b.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80036fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10a      	bne.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003704:	4b68      	ldr	r3, [pc, #416]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003708:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800370c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003712:	4a65      	ldr	r2, [pc, #404]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003714:	430b      	orrs	r3, r1
 8003716:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003718:	e003      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800371a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800371e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800372a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800372e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003732:	2300      	movs	r3, #0
 8003734:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003738:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800373c:	460b      	mov	r3, r1
 800373e:	4313      	orrs	r3, r2
 8003740:	d051      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003746:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003748:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800374c:	d035      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800374e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003752:	d82e      	bhi.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003754:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003758:	d031      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800375a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800375e:	d828      	bhi.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003760:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003764:	d01a      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003766:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800376a:	d822      	bhi.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800376c:	2b00      	cmp	r3, #0
 800376e:	d003      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003770:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003774:	d007      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003776:	e01c      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003778:	4b4b      	ldr	r3, [pc, #300]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800377a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377c:	4a4a      	ldr	r2, [pc, #296]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800377e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003782:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003784:	e01c      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800378a:	3308      	adds	r3, #8
 800378c:	2100      	movs	r1, #0
 800378e:	4618      	mov	r0, r3
 8003790:	f002 f940 	bl	8005a14 <RCCEx_PLL2_Config>
 8003794:	4603      	mov	r3, r0
 8003796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800379a:	e011      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800379c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a0:	3328      	adds	r3, #40	@ 0x28
 80037a2:	2100      	movs	r1, #0
 80037a4:	4618      	mov	r0, r3
 80037a6:	f002 f9e7 	bl	8005b78 <RCCEx_PLL3_Config>
 80037aa:	4603      	mov	r3, r0
 80037ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037b0:	e006      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037b8:	e002      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80037ba:	bf00      	nop
 80037bc:	e000      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80037be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d10a      	bne.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80037c8:	4b37      	ldr	r3, [pc, #220]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037cc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80037d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037d6:	4a34      	ldr	r2, [pc, #208]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037d8:	430b      	orrs	r3, r1
 80037da:	6513      	str	r3, [r2, #80]	@ 0x50
 80037dc:	e003      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80037e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ee:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80037f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80037f6:	2300      	movs	r3, #0
 80037f8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80037fc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003800:	460b      	mov	r3, r1
 8003802:	4313      	orrs	r3, r2
 8003804:	d056      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800380a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800380c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003810:	d033      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003812:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003816:	d82c      	bhi.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003818:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800381c:	d02f      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800381e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003822:	d826      	bhi.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003824:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003828:	d02b      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800382a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800382e:	d820      	bhi.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003830:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003834:	d012      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003836:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800383a:	d81a      	bhi.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800383c:	2b00      	cmp	r3, #0
 800383e:	d022      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003844:	d115      	bne.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384a:	3308      	adds	r3, #8
 800384c:	2101      	movs	r1, #1
 800384e:	4618      	mov	r0, r3
 8003850:	f002 f8e0 	bl	8005a14 <RCCEx_PLL2_Config>
 8003854:	4603      	mov	r3, r0
 8003856:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800385a:	e015      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800385c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003860:	3328      	adds	r3, #40	@ 0x28
 8003862:	2101      	movs	r1, #1
 8003864:	4618      	mov	r0, r3
 8003866:	f002 f987 	bl	8005b78 <RCCEx_PLL3_Config>
 800386a:	4603      	mov	r3, r0
 800386c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003870:	e00a      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003878:	e006      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800387a:	bf00      	nop
 800387c:	e004      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800387e:	bf00      	nop
 8003880:	e002      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003882:	bf00      	nop
 8003884:	e000      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003886:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003888:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800388c:	2b00      	cmp	r3, #0
 800388e:	d10d      	bne.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003890:	4b05      	ldr	r3, [pc, #20]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003894:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800389e:	4a02      	ldr	r2, [pc, #8]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038a0:	430b      	orrs	r3, r1
 80038a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80038a4:	e006      	b.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80038a6:	bf00      	nop
 80038a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80038b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038bc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80038c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80038c4:	2300      	movs	r3, #0
 80038c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80038ca:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4313      	orrs	r3, r2
 80038d2:	d055      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80038d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80038dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038e0:	d033      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80038e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038e6:	d82c      	bhi.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80038e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038ec:	d02f      	beq.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80038ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038f2:	d826      	bhi.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80038f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80038f8:	d02b      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80038fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80038fe:	d820      	bhi.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003900:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003904:	d012      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003906:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800390a:	d81a      	bhi.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800390c:	2b00      	cmp	r3, #0
 800390e:	d022      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003910:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003914:	d115      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391a:	3308      	adds	r3, #8
 800391c:	2101      	movs	r1, #1
 800391e:	4618      	mov	r0, r3
 8003920:	f002 f878 	bl	8005a14 <RCCEx_PLL2_Config>
 8003924:	4603      	mov	r3, r0
 8003926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800392a:	e015      	b.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800392c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003930:	3328      	adds	r3, #40	@ 0x28
 8003932:	2101      	movs	r1, #1
 8003934:	4618      	mov	r0, r3
 8003936:	f002 f91f 	bl	8005b78 <RCCEx_PLL3_Config>
 800393a:	4603      	mov	r3, r0
 800393c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003940:	e00a      	b.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003948:	e006      	b.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800394a:	bf00      	nop
 800394c:	e004      	b.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800394e:	bf00      	nop
 8003950:	e002      	b.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003952:	bf00      	nop
 8003954:	e000      	b.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003956:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003958:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800395c:	2b00      	cmp	r3, #0
 800395e:	d10b      	bne.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003960:	4ba3      	ldr	r3, [pc, #652]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003964:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800396c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003970:	4a9f      	ldr	r2, [pc, #636]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003972:	430b      	orrs	r3, r1
 8003974:	6593      	str	r3, [r2, #88]	@ 0x58
 8003976:	e003      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003978:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800397c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003988:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800398c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003990:	2300      	movs	r3, #0
 8003992:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003996:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800399a:	460b      	mov	r3, r1
 800399c:	4313      	orrs	r3, r2
 800399e:	d037      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80039a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039aa:	d00e      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80039ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039b0:	d816      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d018      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80039b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039ba:	d111      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039bc:	4b8c      	ldr	r3, [pc, #560]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c0:	4a8b      	ldr	r2, [pc, #556]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80039c8:	e00f      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ce:	3308      	adds	r3, #8
 80039d0:	2101      	movs	r1, #1
 80039d2:	4618      	mov	r0, r3
 80039d4:	f002 f81e 	bl	8005a14 <RCCEx_PLL2_Config>
 80039d8:	4603      	mov	r3, r0
 80039da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80039de:	e004      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039e6:	e000      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80039e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10a      	bne.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80039f2:	4b7f      	ldr	r3, [pc, #508]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039f6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80039fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a00:	4a7b      	ldr	r2, [pc, #492]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a02:	430b      	orrs	r3, r1
 8003a04:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a06:	e003      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a18:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a20:	2300      	movs	r3, #0
 8003a22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003a26:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	d039      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a36:	2b03      	cmp	r3, #3
 8003a38:	d81c      	bhi.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a40 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a40:	08003a7d 	.word	0x08003a7d
 8003a44:	08003a51 	.word	0x08003a51
 8003a48:	08003a5f 	.word	0x08003a5f
 8003a4c:	08003a7d 	.word	0x08003a7d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a50:	4b67      	ldr	r3, [pc, #412]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a54:	4a66      	ldr	r2, [pc, #408]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003a5c:	e00f      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a62:	3308      	adds	r3, #8
 8003a64:	2102      	movs	r1, #2
 8003a66:	4618      	mov	r0, r3
 8003a68:	f001 ffd4 	bl	8005a14 <RCCEx_PLL2_Config>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003a72:	e004      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a7a:	e000      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003a7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d10a      	bne.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003a86:	4b5a      	ldr	r3, [pc, #360]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a8a:	f023 0103 	bic.w	r1, r3, #3
 8003a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a94:	4a56      	ldr	r2, [pc, #344]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a96:	430b      	orrs	r3, r1
 8003a98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a9a:	e003      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aa0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aac:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003ab0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003aba:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003abe:	460b      	mov	r3, r1
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f000 809f 	beq.w	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ac6:	4b4b      	ldr	r3, [pc, #300]	@ (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a4a      	ldr	r2, [pc, #296]	@ (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ad0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ad2:	f7fc fc87 	bl	80003e4 <HAL_GetTick>
 8003ad6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ada:	e00b      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003adc:	f7fc fc82 	bl	80003e4 <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b64      	cmp	r3, #100	@ 0x64
 8003aea:	d903      	bls.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003af2:	e005      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003af4:	4b3f      	ldr	r3, [pc, #252]	@ (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d0ed      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003b00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d179      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003b08:	4b39      	ldr	r3, [pc, #228]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b0a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b14:	4053      	eors	r3, r2
 8003b16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d015      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b1e:	4b34      	ldr	r3, [pc, #208]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b26:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b2a:	4b31      	ldr	r3, [pc, #196]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b2e:	4a30      	ldr	r2, [pc, #192]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b34:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b36:	4b2e      	ldr	r3, [pc, #184]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b3a:	4a2d      	ldr	r2, [pc, #180]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b40:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003b42:	4a2b      	ldr	r2, [pc, #172]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b44:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003b48:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b4e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b56:	d118      	bne.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b58:	f7fc fc44 	bl	80003e4 <HAL_GetTick>
 8003b5c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b60:	e00d      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b62:	f7fc fc3f 	bl	80003e4 <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003b6c:	1ad2      	subs	r2, r2, r3
 8003b6e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d903      	bls.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003b7c:	e005      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d0eb      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d129      	bne.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b96:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ba2:	d10e      	bne.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003ba4:	4b12      	ldr	r3, [pc, #72]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003bb4:	091a      	lsrs	r2, r3, #4
 8003bb6:	4b10      	ldr	r3, [pc, #64]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003bb8:	4013      	ands	r3, r2
 8003bba:	4a0d      	ldr	r2, [pc, #52]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bbc:	430b      	orrs	r3, r1
 8003bbe:	6113      	str	r3, [r2, #16]
 8003bc0:	e005      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bc8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003bcc:	6113      	str	r3, [r2, #16]
 8003bce:	4b08      	ldr	r3, [pc, #32]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bd0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003bda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bde:	4a04      	ldr	r2, [pc, #16]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003be0:	430b      	orrs	r3, r1
 8003be2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003be4:	e00e      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003be6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003bee:	e009      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003bf0:	58024400 	.word	0x58024400
 8003bf4:	58024800 	.word	0x58024800
 8003bf8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0c:	f002 0301 	and.w	r3, r2, #1
 8003c10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c14:	2300      	movs	r3, #0
 8003c16:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c1a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c1e:	460b      	mov	r3, r1
 8003c20:	4313      	orrs	r3, r2
 8003c22:	f000 8089 	beq.w	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c2c:	2b28      	cmp	r3, #40	@ 0x28
 8003c2e:	d86b      	bhi.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003c30:	a201      	add	r2, pc, #4	@ (adr r2, 8003c38 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c36:	bf00      	nop
 8003c38:	08003d11 	.word	0x08003d11
 8003c3c:	08003d09 	.word	0x08003d09
 8003c40:	08003d09 	.word	0x08003d09
 8003c44:	08003d09 	.word	0x08003d09
 8003c48:	08003d09 	.word	0x08003d09
 8003c4c:	08003d09 	.word	0x08003d09
 8003c50:	08003d09 	.word	0x08003d09
 8003c54:	08003d09 	.word	0x08003d09
 8003c58:	08003cdd 	.word	0x08003cdd
 8003c5c:	08003d09 	.word	0x08003d09
 8003c60:	08003d09 	.word	0x08003d09
 8003c64:	08003d09 	.word	0x08003d09
 8003c68:	08003d09 	.word	0x08003d09
 8003c6c:	08003d09 	.word	0x08003d09
 8003c70:	08003d09 	.word	0x08003d09
 8003c74:	08003d09 	.word	0x08003d09
 8003c78:	08003cf3 	.word	0x08003cf3
 8003c7c:	08003d09 	.word	0x08003d09
 8003c80:	08003d09 	.word	0x08003d09
 8003c84:	08003d09 	.word	0x08003d09
 8003c88:	08003d09 	.word	0x08003d09
 8003c8c:	08003d09 	.word	0x08003d09
 8003c90:	08003d09 	.word	0x08003d09
 8003c94:	08003d09 	.word	0x08003d09
 8003c98:	08003d11 	.word	0x08003d11
 8003c9c:	08003d09 	.word	0x08003d09
 8003ca0:	08003d09 	.word	0x08003d09
 8003ca4:	08003d09 	.word	0x08003d09
 8003ca8:	08003d09 	.word	0x08003d09
 8003cac:	08003d09 	.word	0x08003d09
 8003cb0:	08003d09 	.word	0x08003d09
 8003cb4:	08003d09 	.word	0x08003d09
 8003cb8:	08003d11 	.word	0x08003d11
 8003cbc:	08003d09 	.word	0x08003d09
 8003cc0:	08003d09 	.word	0x08003d09
 8003cc4:	08003d09 	.word	0x08003d09
 8003cc8:	08003d09 	.word	0x08003d09
 8003ccc:	08003d09 	.word	0x08003d09
 8003cd0:	08003d09 	.word	0x08003d09
 8003cd4:	08003d09 	.word	0x08003d09
 8003cd8:	08003d11 	.word	0x08003d11
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce0:	3308      	adds	r3, #8
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f001 fe95 	bl	8005a14 <RCCEx_PLL2_Config>
 8003cea:	4603      	mov	r3, r0
 8003cec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003cf0:	e00f      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf6:	3328      	adds	r3, #40	@ 0x28
 8003cf8:	2101      	movs	r1, #1
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f001 ff3c 	bl	8005b78 <RCCEx_PLL3_Config>
 8003d00:	4603      	mov	r3, r0
 8003d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d06:	e004      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d0e:	e000      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003d10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10a      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003d1a:	4bbf      	ldr	r3, [pc, #764]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d1e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d28:	4abb      	ldr	r2, [pc, #748]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d2a:	430b      	orrs	r3, r1
 8003d2c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d2e:	e003      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d40:	f002 0302 	and.w	r3, r2, #2
 8003d44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d48:	2300      	movs	r3, #0
 8003d4a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003d4e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003d52:	460b      	mov	r3, r1
 8003d54:	4313      	orrs	r3, r2
 8003d56:	d041      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d5e:	2b05      	cmp	r3, #5
 8003d60:	d824      	bhi.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003d62:	a201      	add	r2, pc, #4	@ (adr r2, 8003d68 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d68:	08003db5 	.word	0x08003db5
 8003d6c:	08003d81 	.word	0x08003d81
 8003d70:	08003d97 	.word	0x08003d97
 8003d74:	08003db5 	.word	0x08003db5
 8003d78:	08003db5 	.word	0x08003db5
 8003d7c:	08003db5 	.word	0x08003db5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d84:	3308      	adds	r3, #8
 8003d86:	2101      	movs	r1, #1
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f001 fe43 	bl	8005a14 <RCCEx_PLL2_Config>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003d94:	e00f      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d9a:	3328      	adds	r3, #40	@ 0x28
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f001 feea 	bl	8005b78 <RCCEx_PLL3_Config>
 8003da4:	4603      	mov	r3, r0
 8003da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003daa:	e004      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003db2:	e000      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003db4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10a      	bne.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003dbe:	4b96      	ldr	r3, [pc, #600]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc2:	f023 0107 	bic.w	r1, r3, #7
 8003dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003dcc:	4a92      	ldr	r2, [pc, #584]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dce:	430b      	orrs	r3, r1
 8003dd0:	6553      	str	r3, [r2, #84]	@ 0x54
 8003dd2:	e003      	b.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de4:	f002 0304 	and.w	r3, r2, #4
 8003de8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003dec:	2300      	movs	r3, #0
 8003dee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003df2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003df6:	460b      	mov	r3, r1
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	d044      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e04:	2b05      	cmp	r3, #5
 8003e06:	d825      	bhi.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003e08:	a201      	add	r2, pc, #4	@ (adr r2, 8003e10 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e0e:	bf00      	nop
 8003e10:	08003e5d 	.word	0x08003e5d
 8003e14:	08003e29 	.word	0x08003e29
 8003e18:	08003e3f 	.word	0x08003e3f
 8003e1c:	08003e5d 	.word	0x08003e5d
 8003e20:	08003e5d 	.word	0x08003e5d
 8003e24:	08003e5d 	.word	0x08003e5d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2c:	3308      	adds	r3, #8
 8003e2e:	2101      	movs	r1, #1
 8003e30:	4618      	mov	r0, r3
 8003e32:	f001 fdef 	bl	8005a14 <RCCEx_PLL2_Config>
 8003e36:	4603      	mov	r3, r0
 8003e38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003e3c:	e00f      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e42:	3328      	adds	r3, #40	@ 0x28
 8003e44:	2101      	movs	r1, #1
 8003e46:	4618      	mov	r0, r3
 8003e48:	f001 fe96 	bl	8005b78 <RCCEx_PLL3_Config>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003e52:	e004      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e5a:	e000      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003e5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10b      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e66:	4b6c      	ldr	r3, [pc, #432]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e6a:	f023 0107 	bic.w	r1, r3, #7
 8003e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e76:	4a68      	ldr	r2, [pc, #416]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e78:	430b      	orrs	r3, r1
 8003e7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e7c:	e003      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8e:	f002 0320 	and.w	r3, r2, #32
 8003e92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e96:	2300      	movs	r3, #0
 8003e98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	d055      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003eb2:	d033      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003eb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003eb8:	d82c      	bhi.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ebe:	d02f      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ec4:	d826      	bhi.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ec6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003eca:	d02b      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003ecc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ed0:	d820      	bhi.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ed2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ed6:	d012      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003ed8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003edc:	d81a      	bhi.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d022      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003ee2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ee6:	d115      	bne.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eec:	3308      	adds	r3, #8
 8003eee:	2100      	movs	r1, #0
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f001 fd8f 	bl	8005a14 <RCCEx_PLL2_Config>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003efc:	e015      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f02:	3328      	adds	r3, #40	@ 0x28
 8003f04:	2102      	movs	r1, #2
 8003f06:	4618      	mov	r0, r3
 8003f08:	f001 fe36 	bl	8005b78 <RCCEx_PLL3_Config>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003f12:	e00a      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f1a:	e006      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f1c:	bf00      	nop
 8003f1e:	e004      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f20:	bf00      	nop
 8003f22:	e002      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f24:	bf00      	nop
 8003f26:	e000      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10b      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f32:	4b39      	ldr	r3, [pc, #228]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f36:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f42:	4a35      	ldr	r2, [pc, #212]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f44:	430b      	orrs	r3, r1
 8003f46:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f48:	e003      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003f5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003f62:	2300      	movs	r3, #0
 8003f64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003f68:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	d058      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f7a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003f7e:	d033      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003f80:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003f84:	d82c      	bhi.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003f86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f8a:	d02f      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003f8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f90:	d826      	bhi.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003f92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f96:	d02b      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003f98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f9c:	d820      	bhi.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003f9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fa2:	d012      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003fa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fa8:	d81a      	bhi.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d022      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003fae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fb2:	d115      	bne.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb8:	3308      	adds	r3, #8
 8003fba:	2100      	movs	r1, #0
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f001 fd29 	bl	8005a14 <RCCEx_PLL2_Config>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003fc8:	e015      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fce:	3328      	adds	r3, #40	@ 0x28
 8003fd0:	2102      	movs	r1, #2
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f001 fdd0 	bl	8005b78 <RCCEx_PLL3_Config>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fe6:	e006      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003fe8:	bf00      	nop
 8003fea:	e004      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003fec:	bf00      	nop
 8003fee:	e002      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ff0:	bf00      	nop
 8003ff2:	e000      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ff4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10e      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ffe:	4b06      	ldr	r3, [pc, #24]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004002:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800400e:	4a02      	ldr	r2, [pc, #8]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004010:	430b      	orrs	r3, r1
 8004012:	6593      	str	r3, [r2, #88]	@ 0x58
 8004014:	e006      	b.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004016:	bf00      	nop
 8004018:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800401c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004020:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004030:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004034:	2300      	movs	r3, #0
 8004036:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800403a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800403e:	460b      	mov	r3, r1
 8004040:	4313      	orrs	r3, r2
 8004042:	d055      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004048:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800404c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004050:	d033      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004052:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004056:	d82c      	bhi.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004058:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800405c:	d02f      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800405e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004062:	d826      	bhi.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004064:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004068:	d02b      	beq.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800406a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800406e:	d820      	bhi.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004070:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004074:	d012      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004076:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800407a:	d81a      	bhi.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800407c:	2b00      	cmp	r3, #0
 800407e:	d022      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004080:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004084:	d115      	bne.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408a:	3308      	adds	r3, #8
 800408c:	2100      	movs	r1, #0
 800408e:	4618      	mov	r0, r3
 8004090:	f001 fcc0 	bl	8005a14 <RCCEx_PLL2_Config>
 8004094:	4603      	mov	r3, r0
 8004096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800409a:	e015      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800409c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a0:	3328      	adds	r3, #40	@ 0x28
 80040a2:	2102      	movs	r1, #2
 80040a4:	4618      	mov	r0, r3
 80040a6:	f001 fd67 	bl	8005b78 <RCCEx_PLL3_Config>
 80040aa:	4603      	mov	r3, r0
 80040ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80040b0:	e00a      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040b8:	e006      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80040ba:	bf00      	nop
 80040bc:	e004      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80040be:	bf00      	nop
 80040c0:	e002      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80040c2:	bf00      	nop
 80040c4:	e000      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80040c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d10b      	bne.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80040d0:	4ba1      	ldr	r3, [pc, #644]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80040d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80040e0:	4a9d      	ldr	r2, [pc, #628]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040e2:	430b      	orrs	r3, r1
 80040e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80040e6:	e003      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80040f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f8:	f002 0308 	and.w	r3, r2, #8
 80040fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004100:	2300      	movs	r3, #0
 8004102:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004106:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800410a:	460b      	mov	r3, r1
 800410c:	4313      	orrs	r3, r2
 800410e:	d01e      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004110:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004114:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004118:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800411c:	d10c      	bne.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800411e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004122:	3328      	adds	r3, #40	@ 0x28
 8004124:	2102      	movs	r1, #2
 8004126:	4618      	mov	r0, r3
 8004128:	f001 fd26 	bl	8005b78 <RCCEx_PLL3_Config>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d002      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004138:	4b87      	ldr	r3, [pc, #540]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800413a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800413c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004144:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004148:	4a83      	ldr	r2, [pc, #524]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800414a:	430b      	orrs	r3, r1
 800414c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800414e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004156:	f002 0310 	and.w	r3, r2, #16
 800415a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800415e:	2300      	movs	r3, #0
 8004160:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004164:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004168:	460b      	mov	r3, r1
 800416a:	4313      	orrs	r3, r2
 800416c:	d01e      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800416e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004172:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004176:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800417a:	d10c      	bne.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800417c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004180:	3328      	adds	r3, #40	@ 0x28
 8004182:	2102      	movs	r1, #2
 8004184:	4618      	mov	r0, r3
 8004186:	f001 fcf7 	bl	8005b78 <RCCEx_PLL3_Config>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d002      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004196:	4b70      	ldr	r3, [pc, #448]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800419a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800419e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041a6:	4a6c      	ldr	r2, [pc, #432]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041a8:	430b      	orrs	r3, r1
 80041aa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80041b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041bc:	2300      	movs	r3, #0
 80041be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041c2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80041c6:	460b      	mov	r3, r1
 80041c8:	4313      	orrs	r3, r2
 80041ca:	d03e      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80041cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80041d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041d8:	d022      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80041da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041de:	d81b      	bhi.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80041e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041e8:	d00b      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80041ea:	e015      	b.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f0:	3308      	adds	r3, #8
 80041f2:	2100      	movs	r1, #0
 80041f4:	4618      	mov	r0, r3
 80041f6:	f001 fc0d 	bl	8005a14 <RCCEx_PLL2_Config>
 80041fa:	4603      	mov	r3, r0
 80041fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004200:	e00f      	b.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004206:	3328      	adds	r3, #40	@ 0x28
 8004208:	2102      	movs	r1, #2
 800420a:	4618      	mov	r0, r3
 800420c:	f001 fcb4 	bl	8005b78 <RCCEx_PLL3_Config>
 8004210:	4603      	mov	r3, r0
 8004212:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004216:	e004      	b.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800421e:	e000      	b.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10b      	bne.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800422a:	4b4b      	ldr	r3, [pc, #300]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800422c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004236:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800423a:	4a47      	ldr	r2, [pc, #284]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800423c:	430b      	orrs	r3, r1
 800423e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004240:	e003      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004242:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004246:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800424a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004252:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004256:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004258:	2300      	movs	r3, #0
 800425a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800425c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004260:	460b      	mov	r3, r1
 8004262:	4313      	orrs	r3, r2
 8004264:	d03b      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004272:	d01f      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004274:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004278:	d818      	bhi.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800427a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800427e:	d003      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004280:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004284:	d007      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004286:	e011      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004288:	4b33      	ldr	r3, [pc, #204]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800428a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428c:	4a32      	ldr	r2, [pc, #200]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800428e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004292:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004294:	e00f      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429a:	3328      	adds	r3, #40	@ 0x28
 800429c:	2101      	movs	r1, #1
 800429e:	4618      	mov	r0, r3
 80042a0:	f001 fc6a 	bl	8005b78 <RCCEx_PLL3_Config>
 80042a4:	4603      	mov	r3, r0
 80042a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80042aa:	e004      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042b2:	e000      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80042b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10b      	bne.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042be:	4b26      	ldr	r3, [pc, #152]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042c2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80042c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ce:	4a22      	ldr	r2, [pc, #136]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042d0:	430b      	orrs	r3, r1
 80042d2:	6553      	str	r3, [r2, #84]	@ 0x54
 80042d4:	e003      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80042de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80042ea:	673b      	str	r3, [r7, #112]	@ 0x70
 80042ec:	2300      	movs	r3, #0
 80042ee:	677b      	str	r3, [r7, #116]	@ 0x74
 80042f0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80042f4:	460b      	mov	r3, r1
 80042f6:	4313      	orrs	r3, r2
 80042f8:	d034      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80042fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004300:	2b00      	cmp	r3, #0
 8004302:	d003      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004304:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004308:	d007      	beq.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800430a:	e011      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800430c:	4b12      	ldr	r3, [pc, #72]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800430e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004310:	4a11      	ldr	r2, [pc, #68]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004312:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004316:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004318:	e00e      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800431a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431e:	3308      	adds	r3, #8
 8004320:	2102      	movs	r1, #2
 8004322:	4618      	mov	r0, r3
 8004324:	f001 fb76 	bl	8005a14 <RCCEx_PLL2_Config>
 8004328:	4603      	mov	r3, r0
 800432a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800432e:	e003      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004336:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004338:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10d      	bne.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004340:	4b05      	ldr	r3, [pc, #20]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004344:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800434e:	4a02      	ldr	r2, [pc, #8]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004350:	430b      	orrs	r3, r1
 8004352:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004354:	e006      	b.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004356:	bf00      	nop
 8004358:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800435c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004360:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004370:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004372:	2300      	movs	r3, #0
 8004374:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004376:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800437a:	460b      	mov	r3, r1
 800437c:	4313      	orrs	r3, r2
 800437e:	d00c      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004384:	3328      	adds	r3, #40	@ 0x28
 8004386:	2102      	movs	r1, #2
 8004388:	4618      	mov	r0, r3
 800438a:	f001 fbf5 	bl	8005b78 <RCCEx_PLL3_Config>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d002      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800439a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80043a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80043a8:	2300      	movs	r3, #0
 80043aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80043ac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80043b0:	460b      	mov	r3, r1
 80043b2:	4313      	orrs	r3, r2
 80043b4:	d038      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80043b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043c2:	d018      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80043c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043c8:	d811      	bhi.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80043ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043ce:	d014      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80043d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043d4:	d80b      	bhi.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d011      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80043da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043de:	d106      	bne.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043e0:	4bc3      	ldr	r3, [pc, #780]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e4:	4ac2      	ldr	r2, [pc, #776]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80043ec:	e008      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043f4:	e004      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80043f6:	bf00      	nop
 80043f8:	e002      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80043fa:	bf00      	nop
 80043fc:	e000      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80043fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004400:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004404:	2b00      	cmp	r3, #0
 8004406:	d10b      	bne.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004408:	4bb9      	ldr	r3, [pc, #740]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800440a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800440c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004418:	4ab5      	ldr	r2, [pc, #724]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800441a:	430b      	orrs	r3, r1
 800441c:	6553      	str	r3, [r2, #84]	@ 0x54
 800441e:	e003      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004420:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004424:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004430:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004434:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004436:	2300      	movs	r3, #0
 8004438:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800443a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800443e:	460b      	mov	r3, r1
 8004440:	4313      	orrs	r3, r2
 8004442:	d009      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004444:	4baa      	ldr	r3, [pc, #680]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004446:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004448:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800444c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004452:	4aa7      	ldr	r2, [pc, #668]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004454:	430b      	orrs	r3, r1
 8004456:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004460:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004464:	653b      	str	r3, [r7, #80]	@ 0x50
 8004466:	2300      	movs	r3, #0
 8004468:	657b      	str	r3, [r7, #84]	@ 0x54
 800446a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800446e:	460b      	mov	r3, r1
 8004470:	4313      	orrs	r3, r2
 8004472:	d00a      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004474:	4b9e      	ldr	r3, [pc, #632]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800447c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004480:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004484:	4a9a      	ldr	r2, [pc, #616]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004486:	430b      	orrs	r3, r1
 8004488:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800448a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800448e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004492:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004496:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004498:	2300      	movs	r3, #0
 800449a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800449c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80044a0:	460b      	mov	r3, r1
 80044a2:	4313      	orrs	r3, r2
 80044a4:	d009      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80044a6:	4b92      	ldr	r3, [pc, #584]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044aa:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80044ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044b4:	4a8e      	ldr	r2, [pc, #568]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044b6:	430b      	orrs	r3, r1
 80044b8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80044ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80044c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80044c8:	2300      	movs	r3, #0
 80044ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80044cc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80044d0:	460b      	mov	r3, r1
 80044d2:	4313      	orrs	r3, r2
 80044d4:	d00e      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80044d6:	4b86      	ldr	r3, [pc, #536]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	4a85      	ldr	r2, [pc, #532]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044dc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80044e0:	6113      	str	r3, [r2, #16]
 80044e2:	4b83      	ldr	r3, [pc, #524]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044e4:	6919      	ldr	r1, [r3, #16]
 80044e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80044ee:	4a80      	ldr	r2, [pc, #512]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044f0:	430b      	orrs	r3, r1
 80044f2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80044f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004500:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004502:	2300      	movs	r3, #0
 8004504:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004506:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800450a:	460b      	mov	r3, r1
 800450c:	4313      	orrs	r3, r2
 800450e:	d009      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004510:	4b77      	ldr	r3, [pc, #476]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004514:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800451e:	4a74      	ldr	r2, [pc, #464]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004520:	430b      	orrs	r3, r1
 8004522:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004530:	633b      	str	r3, [r7, #48]	@ 0x30
 8004532:	2300      	movs	r3, #0
 8004534:	637b      	str	r3, [r7, #52]	@ 0x34
 8004536:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800453a:	460b      	mov	r3, r1
 800453c:	4313      	orrs	r3, r2
 800453e:	d00a      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004540:	4b6b      	ldr	r3, [pc, #428]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004544:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004550:	4a67      	ldr	r2, [pc, #412]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004552:	430b      	orrs	r3, r1
 8004554:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800455e:	2100      	movs	r1, #0
 8004560:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004568:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800456c:	460b      	mov	r3, r1
 800456e:	4313      	orrs	r3, r2
 8004570:	d011      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004576:	3308      	adds	r3, #8
 8004578:	2100      	movs	r1, #0
 800457a:	4618      	mov	r0, r3
 800457c:	f001 fa4a 	bl	8005a14 <RCCEx_PLL2_Config>
 8004580:	4603      	mov	r3, r0
 8004582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004586:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800458e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004592:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459e:	2100      	movs	r1, #0
 80045a0:	6239      	str	r1, [r7, #32]
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80045a8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80045ac:	460b      	mov	r3, r1
 80045ae:	4313      	orrs	r3, r2
 80045b0:	d011      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b6:	3308      	adds	r3, #8
 80045b8:	2101      	movs	r1, #1
 80045ba:	4618      	mov	r0, r3
 80045bc:	f001 fa2a 	bl	8005a14 <RCCEx_PLL2_Config>
 80045c0:	4603      	mov	r3, r0
 80045c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80045c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d003      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80045d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045de:	2100      	movs	r1, #0
 80045e0:	61b9      	str	r1, [r7, #24]
 80045e2:	f003 0304 	and.w	r3, r3, #4
 80045e6:	61fb      	str	r3, [r7, #28]
 80045e8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80045ec:	460b      	mov	r3, r1
 80045ee:	4313      	orrs	r3, r2
 80045f0:	d011      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f6:	3308      	adds	r3, #8
 80045f8:	2102      	movs	r1, #2
 80045fa:	4618      	mov	r0, r3
 80045fc:	f001 fa0a 	bl	8005a14 <RCCEx_PLL2_Config>
 8004600:	4603      	mov	r3, r0
 8004602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800460a:	2b00      	cmp	r3, #0
 800460c:	d003      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800460e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004612:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461e:	2100      	movs	r1, #0
 8004620:	6139      	str	r1, [r7, #16]
 8004622:	f003 0308 	and.w	r3, r3, #8
 8004626:	617b      	str	r3, [r7, #20]
 8004628:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800462c:	460b      	mov	r3, r1
 800462e:	4313      	orrs	r3, r2
 8004630:	d011      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004636:	3328      	adds	r3, #40	@ 0x28
 8004638:	2100      	movs	r1, #0
 800463a:	4618      	mov	r0, r3
 800463c:	f001 fa9c 	bl	8005b78 <RCCEx_PLL3_Config>
 8004640:	4603      	mov	r3, r0
 8004642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004646:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800464a:	2b00      	cmp	r3, #0
 800464c:	d003      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800464e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004652:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465e:	2100      	movs	r1, #0
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	f003 0310 	and.w	r3, r3, #16
 8004666:	60fb      	str	r3, [r7, #12]
 8004668:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800466c:	460b      	mov	r3, r1
 800466e:	4313      	orrs	r3, r2
 8004670:	d011      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004676:	3328      	adds	r3, #40	@ 0x28
 8004678:	2101      	movs	r1, #1
 800467a:	4618      	mov	r0, r3
 800467c:	f001 fa7c 	bl	8005b78 <RCCEx_PLL3_Config>
 8004680:	4603      	mov	r3, r0
 8004682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800468e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004692:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800469e:	2100      	movs	r1, #0
 80046a0:	6039      	str	r1, [r7, #0]
 80046a2:	f003 0320 	and.w	r3, r3, #32
 80046a6:	607b      	str	r3, [r7, #4]
 80046a8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80046ac:	460b      	mov	r3, r1
 80046ae:	4313      	orrs	r3, r2
 80046b0:	d011      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b6:	3328      	adds	r3, #40	@ 0x28
 80046b8:	2102      	movs	r1, #2
 80046ba:	4618      	mov	r0, r3
 80046bc:	f001 fa5c 	bl	8005b78 <RCCEx_PLL3_Config>
 80046c0:	4603      	mov	r3, r0
 80046c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80046d6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80046de:	2300      	movs	r3, #0
 80046e0:	e000      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80046ea:	46bd      	mov	sp, r7
 80046ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046f0:	58024400 	.word	0x58024400

080046f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b090      	sub	sp, #64	@ 0x40
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80046fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004702:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8004706:	430b      	orrs	r3, r1
 8004708:	f040 8094 	bne.w	8004834 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800470c:	4b9e      	ldr	r3, [pc, #632]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800470e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004710:	f003 0307 	and.w	r3, r3, #7
 8004714:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8004716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004718:	2b04      	cmp	r3, #4
 800471a:	f200 8087 	bhi.w	800482c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800471e:	a201      	add	r2, pc, #4	@ (adr r2, 8004724 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8004720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004724:	08004739 	.word	0x08004739
 8004728:	08004761 	.word	0x08004761
 800472c:	08004789 	.word	0x08004789
 8004730:	08004825 	.word	0x08004825
 8004734:	080047b1 	.word	0x080047b1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004738:	4b93      	ldr	r3, [pc, #588]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004740:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004744:	d108      	bne.n	8004758 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800474a:	4618      	mov	r0, r3
 800474c:	f001 f810 	bl	8005770 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004754:	f000 bd45 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004758:	2300      	movs	r3, #0
 800475a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800475c:	f000 bd41 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004760:	4b89      	ldr	r3, [pc, #548]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004768:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800476c:	d108      	bne.n	8004780 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800476e:	f107 0318 	add.w	r3, r7, #24
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fd54 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800477c:	f000 bd31 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004780:	2300      	movs	r3, #0
 8004782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004784:	f000 bd2d 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004788:	4b7f      	ldr	r3, [pc, #508]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004790:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004794:	d108      	bne.n	80047a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004796:	f107 030c 	add.w	r3, r7, #12
 800479a:	4618      	mov	r0, r3
 800479c:	f000 fe94 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80047a4:	f000 bd1d 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80047a8:	2300      	movs	r3, #0
 80047aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80047ac:	f000 bd19 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80047b0:	4b75      	ldr	r3, [pc, #468]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80047b8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80047ba:	4b73      	ldr	r3, [pc, #460]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0304 	and.w	r3, r3, #4
 80047c2:	2b04      	cmp	r3, #4
 80047c4:	d10c      	bne.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80047c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d109      	bne.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047cc:	4b6e      	ldr	r3, [pc, #440]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	08db      	lsrs	r3, r3, #3
 80047d2:	f003 0303 	and.w	r3, r3, #3
 80047d6:	4a6d      	ldr	r2, [pc, #436]	@ (800498c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80047d8:	fa22 f303 	lsr.w	r3, r2, r3
 80047dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047de:	e01f      	b.n	8004820 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80047e0:	4b69      	ldr	r3, [pc, #420]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047ec:	d106      	bne.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80047ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047f4:	d102      	bne.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80047f6:	4b66      	ldr	r3, [pc, #408]	@ (8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80047f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047fa:	e011      	b.n	8004820 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80047fc:	4b62      	ldr	r3, [pc, #392]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004804:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004808:	d106      	bne.n	8004818 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800480a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800480c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004810:	d102      	bne.n	8004818 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004812:	4b60      	ldr	r3, [pc, #384]	@ (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004814:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004816:	e003      	b.n	8004820 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004818:	2300      	movs	r3, #0
 800481a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800481c:	f000 bce1 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004820:	f000 bcdf 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004824:	4b5c      	ldr	r3, [pc, #368]	@ (8004998 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8004826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004828:	f000 bcdb 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800482c:	2300      	movs	r3, #0
 800482e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004830:	f000 bcd7 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004834:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004838:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800483c:	430b      	orrs	r3, r1
 800483e:	f040 80ad 	bne.w	800499c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8004842:	4b51      	ldr	r3, [pc, #324]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004846:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800484a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800484c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800484e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004852:	d056      	beq.n	8004902 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8004854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800485a:	f200 8090 	bhi.w	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800485e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004860:	2bc0      	cmp	r3, #192	@ 0xc0
 8004862:	f000 8088 	beq.w	8004976 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8004866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004868:	2bc0      	cmp	r3, #192	@ 0xc0
 800486a:	f200 8088 	bhi.w	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800486e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004870:	2b80      	cmp	r3, #128	@ 0x80
 8004872:	d032      	beq.n	80048da <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8004874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004876:	2b80      	cmp	r3, #128	@ 0x80
 8004878:	f200 8081 	bhi.w	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800487c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487e:	2b00      	cmp	r3, #0
 8004880:	d003      	beq.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8004882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004884:	2b40      	cmp	r3, #64	@ 0x40
 8004886:	d014      	beq.n	80048b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8004888:	e079      	b.n	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800488a:	4b3f      	ldr	r3, [pc, #252]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004892:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004896:	d108      	bne.n	80048aa <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004898:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800489c:	4618      	mov	r0, r3
 800489e:	f000 ff67 	bl	8005770 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80048a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048a6:	f000 bc9c 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80048aa:	2300      	movs	r3, #0
 80048ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048ae:	f000 bc98 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80048b2:	4b35      	ldr	r3, [pc, #212]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048be:	d108      	bne.n	80048d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048c0:	f107 0318 	add.w	r3, r7, #24
 80048c4:	4618      	mov	r0, r3
 80048c6:	f000 fcab 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048ce:	f000 bc88 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80048d2:	2300      	movs	r3, #0
 80048d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048d6:	f000 bc84 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80048da:	4b2b      	ldr	r3, [pc, #172]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048e6:	d108      	bne.n	80048fa <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80048e8:	f107 030c 	add.w	r3, r7, #12
 80048ec:	4618      	mov	r0, r3
 80048ee:	f000 fdeb 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048f6:	f000 bc74 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80048fa:	2300      	movs	r3, #0
 80048fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048fe:	f000 bc70 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004902:	4b21      	ldr	r3, [pc, #132]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004906:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800490a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800490c:	4b1e      	ldr	r3, [pc, #120]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b04      	cmp	r3, #4
 8004916:	d10c      	bne.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8004918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800491a:	2b00      	cmp	r3, #0
 800491c:	d109      	bne.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800491e:	4b1a      	ldr	r3, [pc, #104]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	08db      	lsrs	r3, r3, #3
 8004924:	f003 0303 	and.w	r3, r3, #3
 8004928:	4a18      	ldr	r2, [pc, #96]	@ (800498c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800492a:	fa22 f303 	lsr.w	r3, r2, r3
 800492e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004930:	e01f      	b.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004932:	4b15      	ldr	r3, [pc, #84]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800493a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800493e:	d106      	bne.n	800494e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8004940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004942:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004946:	d102      	bne.n	800494e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004948:	4b11      	ldr	r3, [pc, #68]	@ (8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800494a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800494c:	e011      	b.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800494e:	4b0e      	ldr	r3, [pc, #56]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004956:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800495a:	d106      	bne.n	800496a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800495c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800495e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004962:	d102      	bne.n	800496a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004964:	4b0b      	ldr	r3, [pc, #44]	@ (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004966:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004968:	e003      	b.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800496a:	2300      	movs	r3, #0
 800496c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800496e:	f000 bc38 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004972:	f000 bc36 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004976:	4b08      	ldr	r3, [pc, #32]	@ (8004998 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8004978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800497a:	f000 bc32 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800497e:	2300      	movs	r3, #0
 8004980:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004982:	f000 bc2e 	b.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004986:	bf00      	nop
 8004988:	58024400 	.word	0x58024400
 800498c:	03d09000 	.word	0x03d09000
 8004990:	003d0900 	.word	0x003d0900
 8004994:	017d7840 	.word	0x017d7840
 8004998:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800499c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049a0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80049a4:	430b      	orrs	r3, r1
 80049a6:	f040 809c 	bne.w	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80049aa:	4b9e      	ldr	r3, [pc, #632]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80049ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ae:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80049b2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80049b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80049ba:	d054      	beq.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80049bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80049c2:	f200 808b 	bhi.w	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80049c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80049cc:	f000 8083 	beq.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80049d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80049d6:	f200 8081 	bhi.w	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80049da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049e0:	d02f      	beq.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80049e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049e8:	d878      	bhi.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80049ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d004      	beq.n	80049fa <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80049f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049f6:	d012      	beq.n	8004a1e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80049f8:	e070      	b.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80049fa:	4b8a      	ldr	r3, [pc, #552]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a06:	d107      	bne.n	8004a18 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f000 feaf 	bl	8005770 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a16:	e3e4      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a1c:	e3e1      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004a1e:	4b81      	ldr	r3, [pc, #516]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a2a:	d107      	bne.n	8004a3c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a2c:	f107 0318 	add.w	r3, r7, #24
 8004a30:	4618      	mov	r0, r3
 8004a32:	f000 fbf5 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a3a:	e3d2      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a40:	e3cf      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004a42:	4b78      	ldr	r3, [pc, #480]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a4e:	d107      	bne.n	8004a60 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a50:	f107 030c 	add.w	r3, r7, #12
 8004a54:	4618      	mov	r0, r3
 8004a56:	f000 fd37 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a5e:	e3c0      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a60:	2300      	movs	r3, #0
 8004a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a64:	e3bd      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004a66:	4b6f      	ldr	r3, [pc, #444]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a6a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004a6e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004a70:	4b6c      	ldr	r3, [pc, #432]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0304 	and.w	r3, r3, #4
 8004a78:	2b04      	cmp	r3, #4
 8004a7a:	d10c      	bne.n	8004a96 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8004a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d109      	bne.n	8004a96 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a82:	4b68      	ldr	r3, [pc, #416]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	08db      	lsrs	r3, r3, #3
 8004a88:	f003 0303 	and.w	r3, r3, #3
 8004a8c:	4a66      	ldr	r2, [pc, #408]	@ (8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8004a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a94:	e01e      	b.n	8004ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004a96:	4b63      	ldr	r3, [pc, #396]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aa2:	d106      	bne.n	8004ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8004aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aa6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004aaa:	d102      	bne.n	8004ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004aac:	4b5f      	ldr	r3, [pc, #380]	@ (8004c2c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ab0:	e010      	b.n	8004ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004ab2:	4b5c      	ldr	r3, [pc, #368]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004abe:	d106      	bne.n	8004ace <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8004ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ac2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ac6:	d102      	bne.n	8004ace <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004ac8:	4b59      	ldr	r3, [pc, #356]	@ (8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004acc:	e002      	b.n	8004ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004ad2:	e386      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004ad4:	e385      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004ad6:	4b57      	ldr	r3, [pc, #348]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8004ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ada:	e382      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8004adc:	2300      	movs	r3, #0
 8004ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ae0:	e37f      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8004ae2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ae6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8004aea:	430b      	orrs	r3, r1
 8004aec:	f040 80a7 	bne.w	8004c3e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8004af0:	4b4c      	ldr	r3, [pc, #304]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004af8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8004afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b00:	d055      	beq.n	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8004b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b08:	f200 8096 	bhi.w	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b0e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004b12:	f000 8084 	beq.w	8004c1e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8004b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b18:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004b1c:	f200 808c 	bhi.w	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b26:	d030      	beq.n	8004b8a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8004b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b2e:	f200 8083 	bhi.w	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d004      	beq.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8004b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b3e:	d012      	beq.n	8004b66 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8004b40:	e07a      	b.n	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004b42:	4b38      	ldr	r3, [pc, #224]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b4e:	d107      	bne.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004b50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 fe0b 	bl	8005770 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004b5e:	e340      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004b60:	2300      	movs	r3, #0
 8004b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b64:	e33d      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004b66:	4b2f      	ldr	r3, [pc, #188]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b72:	d107      	bne.n	8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b74:	f107 0318 	add.w	r3, r7, #24
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f000 fb51 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004b82:	e32e      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004b84:	2300      	movs	r3, #0
 8004b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b88:	e32b      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004b8a:	4b26      	ldr	r3, [pc, #152]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b96:	d107      	bne.n	8004ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004b98:	f107 030c 	add.w	r3, r7, #12
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f000 fc93 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004ba6:	e31c      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bac:	e319      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004bae:	4b1d      	ldr	r3, [pc, #116]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bb2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004bb6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b04      	cmp	r3, #4
 8004bc2:	d10c      	bne.n	8004bde <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8004bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d109      	bne.n	8004bde <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bca:	4b16      	ldr	r3, [pc, #88]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	08db      	lsrs	r3, r3, #3
 8004bd0:	f003 0303 	and.w	r3, r3, #3
 8004bd4:	4a14      	ldr	r2, [pc, #80]	@ (8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8004bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8004bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bdc:	e01e      	b.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004bde:	4b11      	ldr	r3, [pc, #68]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004be6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bea:	d106      	bne.n	8004bfa <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8004bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bf2:	d102      	bne.n	8004bfa <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004bf4:	4b0d      	ldr	r3, [pc, #52]	@ (8004c2c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bf8:	e010      	b.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c06:	d106      	bne.n	8004c16 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8004c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c0e:	d102      	bne.n	8004c16 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004c10:	4b07      	ldr	r3, [pc, #28]	@ (8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c14:	e002      	b.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004c16:	2300      	movs	r3, #0
 8004c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004c1a:	e2e2      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004c1c:	e2e1      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004c1e:	4b05      	ldr	r3, [pc, #20]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8004c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c22:	e2de      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004c24:	58024400 	.word	0x58024400
 8004c28:	03d09000 	.word	0x03d09000
 8004c2c:	003d0900 	.word	0x003d0900
 8004c30:	017d7840 	.word	0x017d7840
 8004c34:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c3c:	e2d1      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8004c3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c42:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004c46:	430b      	orrs	r3, r1
 8004c48:	f040 809c 	bne.w	8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8004c4c:	4b93      	ldr	r3, [pc, #588]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004c4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c50:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004c54:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c5c:	d054      	beq.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c64:	f200 808b 	bhi.w	8004d7e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c6e:	f000 8083 	beq.w	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8004c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c74:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c78:	f200 8081 	bhi.w	8004d7e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c82:	d02f      	beq.n	8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8004c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c8a:	d878      	bhi.n	8004d7e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d004      	beq.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8004c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c98:	d012      	beq.n	8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8004c9a:	e070      	b.n	8004d7e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004c9c:	4b7f      	ldr	r3, [pc, #508]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ca4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ca8:	d107      	bne.n	8004cba <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004caa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f000 fd5e 	bl	8005770 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004cb8:	e293      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004cbe:	e290      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004cc0:	4b76      	ldr	r3, [pc, #472]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ccc:	d107      	bne.n	8004cde <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004cce:	f107 0318 	add.w	r3, r7, #24
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 faa4 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004cdc:	e281      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ce2:	e27e      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004ce4:	4b6d      	ldr	r3, [pc, #436]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cf0:	d107      	bne.n	8004d02 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004cf2:	f107 030c 	add.w	r3, r7, #12
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f000 fbe6 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004d00:	e26f      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004d02:	2300      	movs	r3, #0
 8004d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d06:	e26c      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004d08:	4b64      	ldr	r3, [pc, #400]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004d0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004d10:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004d12:	4b62      	ldr	r3, [pc, #392]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0304 	and.w	r3, r3, #4
 8004d1a:	2b04      	cmp	r3, #4
 8004d1c:	d10c      	bne.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8004d1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d109      	bne.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d24:	4b5d      	ldr	r3, [pc, #372]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	08db      	lsrs	r3, r3, #3
 8004d2a:	f003 0303 	and.w	r3, r3, #3
 8004d2e:	4a5c      	ldr	r2, [pc, #368]	@ (8004ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8004d30:	fa22 f303 	lsr.w	r3, r2, r3
 8004d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d36:	e01e      	b.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004d38:	4b58      	ldr	r3, [pc, #352]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d44:	d106      	bne.n	8004d54 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8004d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d4c:	d102      	bne.n	8004d54 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004d4e:	4b55      	ldr	r3, [pc, #340]	@ (8004ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d52:	e010      	b.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004d54:	4b51      	ldr	r3, [pc, #324]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d60:	d106      	bne.n	8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8004d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d68:	d102      	bne.n	8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004d6a:	4b4f      	ldr	r3, [pc, #316]	@ (8004ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d6e:	e002      	b.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004d70:	2300      	movs	r3, #0
 8004d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004d74:	e235      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004d76:	e234      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004d78:	4b4c      	ldr	r3, [pc, #304]	@ (8004eac <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8004d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d7c:	e231      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d82:	e22e      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8004d84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d88:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004d8c:	430b      	orrs	r3, r1
 8004d8e:	f040 808f 	bne.w	8004eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8004d92:	4b42      	ldr	r3, [pc, #264]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004d94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d96:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8004d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d9e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004da2:	d06b      	beq.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8004da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004daa:	d874      	bhi.n	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004db2:	d056      	beq.n	8004e62 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8004db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004db6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004dba:	d86c      	bhi.n	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dbe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004dc2:	d03b      	beq.n	8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8004dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004dca:	d864      	bhi.n	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dd2:	d021      	beq.n	8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dda:	d85c      	bhi.n	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d004      	beq.n	8004dec <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8004de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de8:	d004      	beq.n	8004df4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8004dea:	e054      	b.n	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8004dec:	f7fe fa62 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 8004df0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004df2:	e1f6      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004df4:	4b29      	ldr	r3, [pc, #164]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e00:	d107      	bne.n	8004e12 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e02:	f107 0318 	add.w	r3, r7, #24
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 fa0a 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004e10:	e1e7      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004e12:	2300      	movs	r3, #0
 8004e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e16:	e1e4      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004e18:	4b20      	ldr	r3, [pc, #128]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e24:	d107      	bne.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e26:	f107 030c 	add.w	r3, r7, #12
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 fb4c 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004e34:	e1d5      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004e36:	2300      	movs	r3, #0
 8004e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e3a:	e1d2      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e3c:	4b17      	ldr	r3, [pc, #92]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0304 	and.w	r3, r3, #4
 8004e44:	2b04      	cmp	r3, #4
 8004e46:	d109      	bne.n	8004e5c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e48:	4b14      	ldr	r3, [pc, #80]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	08db      	lsrs	r3, r3, #3
 8004e4e:	f003 0303 	and.w	r3, r3, #3
 8004e52:	4a13      	ldr	r2, [pc, #76]	@ (8004ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8004e54:	fa22 f303 	lsr.w	r3, r2, r3
 8004e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004e5a:	e1c2      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e60:	e1bf      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004e62:	4b0e      	ldr	r3, [pc, #56]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e6e:	d102      	bne.n	8004e76 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8004e70:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004e74:	e1b5      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004e76:	2300      	movs	r3, #0
 8004e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e7a:	e1b2      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004e7c:	4b07      	ldr	r3, [pc, #28]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e88:	d102      	bne.n	8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8004e8a:	4b07      	ldr	r3, [pc, #28]	@ (8004ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004e8e:	e1a8      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004e90:	2300      	movs	r3, #0
 8004e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e94:	e1a5      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004e96:	2300      	movs	r3, #0
 8004e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e9a:	e1a2      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004e9c:	58024400 	.word	0x58024400
 8004ea0:	03d09000 	.word	0x03d09000
 8004ea4:	003d0900 	.word	0x003d0900
 8004ea8:	017d7840 	.word	0x017d7840
 8004eac:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004eb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004eb4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8004eb8:	430b      	orrs	r3, r1
 8004eba:	d173      	bne.n	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004ebc:	4b9c      	ldr	r3, [pc, #624]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ec0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ec4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ec8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ecc:	d02f      	beq.n	8004f2e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8004ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ed4:	d863      	bhi.n	8004f9e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8004ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d004      	beq.n	8004ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8004edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ede:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ee2:	d012      	beq.n	8004f0a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8004ee4:	e05b      	b.n	8004f9e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004ee6:	4b92      	ldr	r3, [pc, #584]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004eee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ef2:	d107      	bne.n	8004f04 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ef4:	f107 0318 	add.w	r3, r7, #24
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f000 f991 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004f02:	e16e      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004f04:	2300      	movs	r3, #0
 8004f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f08:	e16b      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004f0a:	4b89      	ldr	r3, [pc, #548]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f16:	d107      	bne.n	8004f28 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f18:	f107 030c 	add.w	r3, r7, #12
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 fad3 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004f26:	e15c      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f2c:	e159      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004f2e:	4b80      	ldr	r3, [pc, #512]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004f36:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004f38:	4b7d      	ldr	r3, [pc, #500]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d10c      	bne.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8004f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d109      	bne.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f4a:	4b79      	ldr	r3, [pc, #484]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	08db      	lsrs	r3, r3, #3
 8004f50:	f003 0303 	and.w	r3, r3, #3
 8004f54:	4a77      	ldr	r2, [pc, #476]	@ (8005134 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8004f56:	fa22 f303 	lsr.w	r3, r2, r3
 8004f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f5c:	e01e      	b.n	8004f9c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004f5e:	4b74      	ldr	r3, [pc, #464]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f6a:	d106      	bne.n	8004f7a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8004f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f72:	d102      	bne.n	8004f7a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004f74:	4b70      	ldr	r3, [pc, #448]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8004f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f78:	e010      	b.n	8004f9c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004f7a:	4b6d      	ldr	r3, [pc, #436]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f86:	d106      	bne.n	8004f96 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8004f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f8e:	d102      	bne.n	8004f96 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004f90:	4b6a      	ldr	r3, [pc, #424]	@ (800513c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8004f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f94:	e002      	b.n	8004f9c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004f96:	2300      	movs	r3, #0
 8004f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004f9a:	e122      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004f9c:	e121      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fa2:	e11e      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004fa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fa8:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004fac:	430b      	orrs	r3, r1
 8004fae:	d133      	bne.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8004fb0:	4b5f      	ldr	r3, [pc, #380]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004fb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fb8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d004      	beq.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fc6:	d012      	beq.n	8004fee <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8004fc8:	e023      	b.n	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004fca:	4b59      	ldr	r3, [pc, #356]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fd2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fd6:	d107      	bne.n	8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004fd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f000 fbc7 	bl	8005770 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004fe6:	e0fc      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fec:	e0f9      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004fee:	4b50      	ldr	r3, [pc, #320]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ff6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ffa:	d107      	bne.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ffc:	f107 0318 	add.w	r3, r7, #24
 8005000:	4618      	mov	r0, r3
 8005002:	f000 f90d 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005006:	6a3b      	ldr	r3, [r7, #32]
 8005008:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800500a:	e0ea      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800500c:	2300      	movs	r3, #0
 800500e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005010:	e0e7      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005012:	2300      	movs	r3, #0
 8005014:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005016:	e0e4      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005018:	e9d7 2300 	ldrd	r2, r3, [r7]
 800501c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005020:	430b      	orrs	r3, r1
 8005022:	f040 808d 	bne.w	8005140 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005026:	4b42      	ldr	r3, [pc, #264]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800502a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800502e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005032:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005036:	d06b      	beq.n	8005110 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8005038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800503a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800503e:	d874      	bhi.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005042:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005046:	d056      	beq.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8005048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800504a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800504e:	d86c      	bhi.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005052:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005056:	d03b      	beq.n	80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8005058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800505e:	d864      	bhi.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005062:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005066:	d021      	beq.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800506a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800506e:	d85c      	bhi.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005072:	2b00      	cmp	r3, #0
 8005074:	d004      	beq.n	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8005076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005078:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800507c:	d004      	beq.n	8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800507e:	e054      	b.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8005080:	f000 f8b8 	bl	80051f4 <HAL_RCCEx_GetD3PCLK1Freq>
 8005084:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005086:	e0ac      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005088:	4b29      	ldr	r3, [pc, #164]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005090:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005094:	d107      	bne.n	80050a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005096:	f107 0318 	add.w	r3, r7, #24
 800509a:	4618      	mov	r0, r3
 800509c:	f000 f8c0 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80050a4:	e09d      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80050a6:	2300      	movs	r3, #0
 80050a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050aa:	e09a      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80050ac:	4b20      	ldr	r3, [pc, #128]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050b8:	d107      	bne.n	80050ca <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80050ba:	f107 030c 	add.w	r3, r7, #12
 80050be:	4618      	mov	r0, r3
 80050c0:	f000 fa02 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80050c8:	e08b      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80050ca:	2300      	movs	r3, #0
 80050cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050ce:	e088      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80050d0:	4b17      	ldr	r3, [pc, #92]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0304 	and.w	r3, r3, #4
 80050d8:	2b04      	cmp	r3, #4
 80050da:	d109      	bne.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80050dc:	4b14      	ldr	r3, [pc, #80]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	08db      	lsrs	r3, r3, #3
 80050e2:	f003 0303 	and.w	r3, r3, #3
 80050e6:	4a13      	ldr	r2, [pc, #76]	@ (8005134 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80050e8:	fa22 f303 	lsr.w	r3, r2, r3
 80050ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80050ee:	e078      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80050f0:	2300      	movs	r3, #0
 80050f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050f4:	e075      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80050f6:	4b0e      	ldr	r3, [pc, #56]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005102:	d102      	bne.n	800510a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8005104:	4b0c      	ldr	r3, [pc, #48]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005106:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005108:	e06b      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800510a:	2300      	movs	r3, #0
 800510c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800510e:	e068      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005110:	4b07      	ldr	r3, [pc, #28]	@ (8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005118:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800511c:	d102      	bne.n	8005124 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800511e:	4b07      	ldr	r3, [pc, #28]	@ (800513c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005120:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005122:	e05e      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005124:	2300      	movs	r3, #0
 8005126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005128:	e05b      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800512a:	2300      	movs	r3, #0
 800512c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800512e:	e058      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005130:	58024400 	.word	0x58024400
 8005134:	03d09000 	.word	0x03d09000
 8005138:	003d0900 	.word	0x003d0900
 800513c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005140:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005144:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8005148:	430b      	orrs	r3, r1
 800514a:	d148      	bne.n	80051de <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800514c:	4b27      	ldr	r3, [pc, #156]	@ (80051ec <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800514e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005150:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005154:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005158:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800515c:	d02a      	beq.n	80051b4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800515e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005160:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005164:	d838      	bhi.n	80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8005166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005168:	2b00      	cmp	r3, #0
 800516a:	d004      	beq.n	8005176 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800516c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800516e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005172:	d00d      	beq.n	8005190 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8005174:	e030      	b.n	80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005176:	4b1d      	ldr	r3, [pc, #116]	@ (80051ec <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800517e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005182:	d102      	bne.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8005184:	4b1a      	ldr	r3, [pc, #104]	@ (80051f0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8005186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005188:	e02b      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800518a:	2300      	movs	r3, #0
 800518c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800518e:	e028      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005190:	4b16      	ldr	r3, [pc, #88]	@ (80051ec <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005198:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800519c:	d107      	bne.n	80051ae <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800519e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 fae4 	bl	8005770 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80051a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80051ac:	e019      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80051ae:	2300      	movs	r3, #0
 80051b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80051b2:	e016      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80051b4:	4b0d      	ldr	r3, [pc, #52]	@ (80051ec <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051c0:	d107      	bne.n	80051d2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051c2:	f107 0318 	add.w	r3, r7, #24
 80051c6:	4618      	mov	r0, r3
 80051c8:	f000 f82a 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80051d0:	e007      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80051d2:	2300      	movs	r3, #0
 80051d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80051d6:	e004      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80051d8:	2300      	movs	r3, #0
 80051da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80051dc:	e001      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80051de:	2300      	movs	r3, #0
 80051e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80051e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3740      	adds	r7, #64	@ 0x40
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	58024400 	.word	0x58024400
 80051f0:	017d7840 	.word	0x017d7840

080051f4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80051f8:	f7fe f82c 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 80051fc:	4602      	mov	r2, r0
 80051fe:	4b06      	ldr	r3, [pc, #24]	@ (8005218 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005200:	6a1b      	ldr	r3, [r3, #32]
 8005202:	091b      	lsrs	r3, r3, #4
 8005204:	f003 0307 	and.w	r3, r3, #7
 8005208:	4904      	ldr	r1, [pc, #16]	@ (800521c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800520a:	5ccb      	ldrb	r3, [r1, r3]
 800520c:	f003 031f 	and.w	r3, r3, #31
 8005210:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005214:	4618      	mov	r0, r3
 8005216:	bd80      	pop	{r7, pc}
 8005218:	58024400 	.word	0x58024400
 800521c:	0800768c 	.word	0x0800768c

08005220 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005220:	b480      	push	{r7}
 8005222:	b089      	sub	sp, #36	@ 0x24
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005228:	4ba1      	ldr	r3, [pc, #644]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800522a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800522c:	f003 0303 	and.w	r3, r3, #3
 8005230:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005232:	4b9f      	ldr	r3, [pc, #636]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005236:	0b1b      	lsrs	r3, r3, #12
 8005238:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800523c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800523e:	4b9c      	ldr	r3, [pc, #624]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005242:	091b      	lsrs	r3, r3, #4
 8005244:	f003 0301 	and.w	r3, r3, #1
 8005248:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800524a:	4b99      	ldr	r3, [pc, #612]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800524c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800524e:	08db      	lsrs	r3, r3, #3
 8005250:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	fb02 f303 	mul.w	r3, r2, r3
 800525a:	ee07 3a90 	vmov	s15, r3
 800525e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005262:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	2b00      	cmp	r3, #0
 800526a:	f000 8111 	beq.w	8005490 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	2b02      	cmp	r3, #2
 8005272:	f000 8083 	beq.w	800537c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	2b02      	cmp	r3, #2
 800527a:	f200 80a1 	bhi.w	80053c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d003      	beq.n	800528c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d056      	beq.n	8005338 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800528a:	e099      	b.n	80053c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800528c:	4b88      	ldr	r3, [pc, #544]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0320 	and.w	r3, r3, #32
 8005294:	2b00      	cmp	r3, #0
 8005296:	d02d      	beq.n	80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005298:	4b85      	ldr	r3, [pc, #532]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	08db      	lsrs	r3, r3, #3
 800529e:	f003 0303 	and.w	r3, r3, #3
 80052a2:	4a84      	ldr	r2, [pc, #528]	@ (80054b4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80052a4:	fa22 f303 	lsr.w	r3, r2, r3
 80052a8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	ee07 3a90 	vmov	s15, r3
 80052b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	ee07 3a90 	vmov	s15, r3
 80052ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052c2:	4b7b      	ldr	r3, [pc, #492]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ca:	ee07 3a90 	vmov	s15, r3
 80052ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80052d6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80054b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80052da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80052f2:	e087      	b.n	8005404 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	ee07 3a90 	vmov	s15, r3
 80052fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052fe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80054bc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005306:	4b6a      	ldr	r3, [pc, #424]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800530a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800530e:	ee07 3a90 	vmov	s15, r3
 8005312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005316:	ed97 6a03 	vldr	s12, [r7, #12]
 800531a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80054b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800531e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005326:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800532a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800532e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005332:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005336:	e065      	b.n	8005404 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	ee07 3a90 	vmov	s15, r3
 800533e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005342:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80054c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005346:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800534a:	4b59      	ldr	r3, [pc, #356]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800534c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005352:	ee07 3a90 	vmov	s15, r3
 8005356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800535a:	ed97 6a03 	vldr	s12, [r7, #12]
 800535e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80054b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800536a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800536e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005376:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800537a:	e043      	b.n	8005404 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	ee07 3a90 	vmov	s15, r3
 8005382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005386:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80054c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800538a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800538e:	4b48      	ldr	r3, [pc, #288]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005396:	ee07 3a90 	vmov	s15, r3
 800539a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800539e:	ed97 6a03 	vldr	s12, [r7, #12]
 80053a2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80054b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053be:	e021      	b.n	8005404 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	ee07 3a90 	vmov	s15, r3
 80053c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80054c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80053ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053d2:	4b37      	ldr	r3, [pc, #220]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053da:	ee07 3a90 	vmov	s15, r3
 80053de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80053e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80054b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005402:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005404:	4b2a      	ldr	r3, [pc, #168]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005408:	0a5b      	lsrs	r3, r3, #9
 800540a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800540e:	ee07 3a90 	vmov	s15, r3
 8005412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005416:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800541a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800541e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005426:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800542a:	ee17 2a90 	vmov	r2, s15
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005432:	4b1f      	ldr	r3, [pc, #124]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005436:	0c1b      	lsrs	r3, r3, #16
 8005438:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800543c:	ee07 3a90 	vmov	s15, r3
 8005440:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005444:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005448:	ee37 7a87 	vadd.f32	s14, s15, s14
 800544c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005454:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005458:	ee17 2a90 	vmov	r2, s15
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005460:	4b13      	ldr	r3, [pc, #76]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005464:	0e1b      	lsrs	r3, r3, #24
 8005466:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800546a:	ee07 3a90 	vmov	s15, r3
 800546e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005472:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005476:	ee37 7a87 	vadd.f32	s14, s15, s14
 800547a:	edd7 6a07 	vldr	s13, [r7, #28]
 800547e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005482:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005486:	ee17 2a90 	vmov	r2, s15
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800548e:	e008      	b.n	80054a2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	609a      	str	r2, [r3, #8]
}
 80054a2:	bf00      	nop
 80054a4:	3724      	adds	r7, #36	@ 0x24
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	58024400 	.word	0x58024400
 80054b4:	03d09000 	.word	0x03d09000
 80054b8:	46000000 	.word	0x46000000
 80054bc:	4c742400 	.word	0x4c742400
 80054c0:	4a742400 	.word	0x4a742400
 80054c4:	4bbebc20 	.word	0x4bbebc20

080054c8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b089      	sub	sp, #36	@ 0x24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80054d0:	4ba1      	ldr	r3, [pc, #644]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d4:	f003 0303 	and.w	r3, r3, #3
 80054d8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80054da:	4b9f      	ldr	r3, [pc, #636]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054de:	0d1b      	lsrs	r3, r3, #20
 80054e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054e4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80054e6:	4b9c      	ldr	r3, [pc, #624]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ea:	0a1b      	lsrs	r3, r3, #8
 80054ec:	f003 0301 	and.w	r3, r3, #1
 80054f0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80054f2:	4b99      	ldr	r3, [pc, #612]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f6:	08db      	lsrs	r3, r3, #3
 80054f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	fb02 f303 	mul.w	r3, r2, r3
 8005502:	ee07 3a90 	vmov	s15, r3
 8005506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800550a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	2b00      	cmp	r3, #0
 8005512:	f000 8111 	beq.w	8005738 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	2b02      	cmp	r3, #2
 800551a:	f000 8083 	beq.w	8005624 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	2b02      	cmp	r3, #2
 8005522:	f200 80a1 	bhi.w	8005668 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d003      	beq.n	8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d056      	beq.n	80055e0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005532:	e099      	b.n	8005668 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005534:	4b88      	ldr	r3, [pc, #544]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0320 	and.w	r3, r3, #32
 800553c:	2b00      	cmp	r3, #0
 800553e:	d02d      	beq.n	800559c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005540:	4b85      	ldr	r3, [pc, #532]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	08db      	lsrs	r3, r3, #3
 8005546:	f003 0303 	and.w	r3, r3, #3
 800554a:	4a84      	ldr	r2, [pc, #528]	@ (800575c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800554c:	fa22 f303 	lsr.w	r3, r2, r3
 8005550:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	ee07 3a90 	vmov	s15, r3
 8005558:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	ee07 3a90 	vmov	s15, r3
 8005562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800556a:	4b7b      	ldr	r3, [pc, #492]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800556c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005572:	ee07 3a90 	vmov	s15, r3
 8005576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800557a:	ed97 6a03 	vldr	s12, [r7, #12]
 800557e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800558a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800558e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005596:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800559a:	e087      	b.n	80056ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	ee07 3a90 	vmov	s15, r3
 80055a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005764 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80055aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055ae:	4b6a      	ldr	r3, [pc, #424]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055b6:	ee07 3a90 	vmov	s15, r3
 80055ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055be:	ed97 6a03 	vldr	s12, [r7, #12]
 80055c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80055c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80055de:	e065      	b.n	80056ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	ee07 3a90 	vmov	s15, r3
 80055e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005768 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80055ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055f2:	4b59      	ldr	r3, [pc, #356]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055fa:	ee07 3a90 	vmov	s15, r3
 80055fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005602:	ed97 6a03 	vldr	s12, [r7, #12]
 8005606:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800560a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800560e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800561a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800561e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005622:	e043      	b.n	80056ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	ee07 3a90 	vmov	s15, r3
 800562a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800562e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800576c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005636:	4b48      	ldr	r3, [pc, #288]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800563e:	ee07 3a90 	vmov	s15, r3
 8005642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005646:	ed97 6a03 	vldr	s12, [r7, #12]
 800564a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800564e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800565a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800565e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005662:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005666:	e021      	b.n	80056ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	ee07 3a90 	vmov	s15, r3
 800566e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005672:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005768 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005676:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800567a:	4b37      	ldr	r3, [pc, #220]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800567c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005682:	ee07 3a90 	vmov	s15, r3
 8005686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800568a:	ed97 6a03 	vldr	s12, [r7, #12]
 800568e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800569a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800569e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056aa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80056ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b0:	0a5b      	lsrs	r3, r3, #9
 80056b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056b6:	ee07 3a90 	vmov	s15, r3
 80056ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80056c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80056c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80056ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056d2:	ee17 2a90 	vmov	r2, s15
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80056da:	4b1f      	ldr	r3, [pc, #124]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056de:	0c1b      	lsrs	r3, r3, #16
 80056e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056e4:	ee07 3a90 	vmov	s15, r3
 80056e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80056f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80056f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80056f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005700:	ee17 2a90 	vmov	r2, s15
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005708:	4b13      	ldr	r3, [pc, #76]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800570a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800570c:	0e1b      	lsrs	r3, r3, #24
 800570e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005712:	ee07 3a90 	vmov	s15, r3
 8005716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800571a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800571e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005722:	edd7 6a07 	vldr	s13, [r7, #28]
 8005726:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800572a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800572e:	ee17 2a90 	vmov	r2, s15
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005736:	e008      	b.n	800574a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	609a      	str	r2, [r3, #8]
}
 800574a:	bf00      	nop
 800574c:	3724      	adds	r7, #36	@ 0x24
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop
 8005758:	58024400 	.word	0x58024400
 800575c:	03d09000 	.word	0x03d09000
 8005760:	46000000 	.word	0x46000000
 8005764:	4c742400 	.word	0x4c742400
 8005768:	4a742400 	.word	0x4a742400
 800576c:	4bbebc20 	.word	0x4bbebc20

08005770 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005770:	b480      	push	{r7}
 8005772:	b089      	sub	sp, #36	@ 0x24
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005778:	4ba0      	ldr	r3, [pc, #640]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800577a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800577c:	f003 0303 	and.w	r3, r3, #3
 8005780:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8005782:	4b9e      	ldr	r3, [pc, #632]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005786:	091b      	lsrs	r3, r3, #4
 8005788:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800578c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800578e:	4b9b      	ldr	r3, [pc, #620]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005792:	f003 0301 	and.w	r3, r3, #1
 8005796:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005798:	4b98      	ldr	r3, [pc, #608]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800579a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800579c:	08db      	lsrs	r3, r3, #3
 800579e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	fb02 f303 	mul.w	r3, r2, r3
 80057a8:	ee07 3a90 	vmov	s15, r3
 80057ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057b0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f000 8111 	beq.w	80059de <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	2b02      	cmp	r3, #2
 80057c0:	f000 8083 	beq.w	80058ca <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	f200 80a1 	bhi.w	800590e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d003      	beq.n	80057da <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d056      	beq.n	8005886 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80057d8:	e099      	b.n	800590e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057da:	4b88      	ldr	r3, [pc, #544]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0320 	and.w	r3, r3, #32
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d02d      	beq.n	8005842 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057e6:	4b85      	ldr	r3, [pc, #532]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	08db      	lsrs	r3, r3, #3
 80057ec:	f003 0303 	and.w	r3, r3, #3
 80057f0:	4a83      	ldr	r2, [pc, #524]	@ (8005a00 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80057f2:	fa22 f303 	lsr.w	r3, r2, r3
 80057f6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	ee07 3a90 	vmov	s15, r3
 80057fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	ee07 3a90 	vmov	s15, r3
 8005808:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800580c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005810:	4b7a      	ldr	r3, [pc, #488]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005814:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005818:	ee07 3a90 	vmov	s15, r3
 800581c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005820:	ed97 6a03 	vldr	s12, [r7, #12]
 8005824:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8005a04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005828:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800582c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005830:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005834:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005838:	ee67 7a27 	vmul.f32	s15, s14, s15
 800583c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005840:	e087      	b.n	8005952 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	ee07 3a90 	vmov	s15, r3
 8005848:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800584c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8005a08 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8005850:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005854:	4b69      	ldr	r3, [pc, #420]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005858:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800585c:	ee07 3a90 	vmov	s15, r3
 8005860:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005864:	ed97 6a03 	vldr	s12, [r7, #12]
 8005868:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8005a04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800586c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005870:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005874:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005878:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800587c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005880:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005884:	e065      	b.n	8005952 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	ee07 3a90 	vmov	s15, r3
 800588c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005890:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8005a0c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8005894:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005898:	4b58      	ldr	r3, [pc, #352]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800589a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058a0:	ee07 3a90 	vmov	s15, r3
 80058a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058a8:	ed97 6a03 	vldr	s12, [r7, #12]
 80058ac:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8005a04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80058b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80058c8:	e043      	b.n	8005952 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	ee07 3a90 	vmov	s15, r3
 80058d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058d4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8005a10 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80058d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058dc:	4b47      	ldr	r3, [pc, #284]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80058de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058e4:	ee07 3a90 	vmov	s15, r3
 80058e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058ec:	ed97 6a03 	vldr	s12, [r7, #12]
 80058f0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8005a04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80058f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005900:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005904:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005908:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800590c:	e021      	b.n	8005952 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	ee07 3a90 	vmov	s15, r3
 8005914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005918:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8005a08 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800591c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005920:	4b36      	ldr	r3, [pc, #216]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005928:	ee07 3a90 	vmov	s15, r3
 800592c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005930:	ed97 6a03 	vldr	s12, [r7, #12]
 8005934:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8005a04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005938:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800593c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005940:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005944:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005948:	ee67 7a27 	vmul.f32	s15, s14, s15
 800594c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005950:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8005952:	4b2a      	ldr	r3, [pc, #168]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005956:	0a5b      	lsrs	r3, r3, #9
 8005958:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800595c:	ee07 3a90 	vmov	s15, r3
 8005960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005964:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005968:	ee37 7a87 	vadd.f32	s14, s15, s14
 800596c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005974:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005978:	ee17 2a90 	vmov	r2, s15
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8005980:	4b1e      	ldr	r3, [pc, #120]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005984:	0c1b      	lsrs	r3, r3, #16
 8005986:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800598a:	ee07 3a90 	vmov	s15, r3
 800598e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005992:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005996:	ee37 7a87 	vadd.f32	s14, s15, s14
 800599a:	edd7 6a07 	vldr	s13, [r7, #28]
 800599e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059a6:	ee17 2a90 	vmov	r2, s15
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80059ae:	4b13      	ldr	r3, [pc, #76]	@ (80059fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80059b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b2:	0e1b      	lsrs	r3, r3, #24
 80059b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059b8:	ee07 3a90 	vmov	s15, r3
 80059bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80059c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80059cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059d4:	ee17 2a90 	vmov	r2, s15
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80059dc:	e008      	b.n	80059f0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2200      	movs	r2, #0
 80059ee:	609a      	str	r2, [r3, #8]
}
 80059f0:	bf00      	nop
 80059f2:	3724      	adds	r7, #36	@ 0x24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr
 80059fc:	58024400 	.word	0x58024400
 8005a00:	03d09000 	.word	0x03d09000
 8005a04:	46000000 	.word	0x46000000
 8005a08:	4c742400 	.word	0x4c742400
 8005a0c:	4a742400 	.word	0x4a742400
 8005a10:	4bbebc20 	.word	0x4bbebc20

08005a14 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a22:	4b53      	ldr	r3, [pc, #332]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a26:	f003 0303 	and.w	r3, r3, #3
 8005a2a:	2b03      	cmp	r3, #3
 8005a2c:	d101      	bne.n	8005a32 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e099      	b.n	8005b66 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005a32:	4b4f      	ldr	r3, [pc, #316]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a4e      	ldr	r2, [pc, #312]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005a38:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005a3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a3e:	f7fa fcd1 	bl	80003e4 <HAL_GetTick>
 8005a42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005a44:	e008      	b.n	8005a58 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005a46:	f7fa fccd 	bl	80003e4 <HAL_GetTick>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d901      	bls.n	8005a58 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	e086      	b.n	8005b66 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005a58:	4b45      	ldr	r3, [pc, #276]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1f0      	bne.n	8005a46 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005a64:	4b42      	ldr	r3, [pc, #264]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a68:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	031b      	lsls	r3, r3, #12
 8005a72:	493f      	ldr	r1, [pc, #252]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005a74:	4313      	orrs	r3, r2
 8005a76:	628b      	str	r3, [r1, #40]	@ 0x28
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	3b01      	subs	r3, #1
 8005a7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	3b01      	subs	r3, #1
 8005a88:	025b      	lsls	r3, r3, #9
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	431a      	orrs	r2, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	3b01      	subs	r3, #1
 8005a94:	041b      	lsls	r3, r3, #16
 8005a96:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	061b      	lsls	r3, r3, #24
 8005aa4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005aa8:	4931      	ldr	r1, [pc, #196]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005aae:	4b30      	ldr	r3, [pc, #192]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	492d      	ldr	r1, [pc, #180]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005abc:	4313      	orrs	r3, r2
 8005abe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005ac0:	4b2b      	ldr	r3, [pc, #172]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac4:	f023 0220 	bic.w	r2, r3, #32
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	4928      	ldr	r1, [pc, #160]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005ad2:	4b27      	ldr	r3, [pc, #156]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad6:	4a26      	ldr	r2, [pc, #152]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005ad8:	f023 0310 	bic.w	r3, r3, #16
 8005adc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005ade:	4b24      	ldr	r3, [pc, #144]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005ae0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ae2:	4b24      	ldr	r3, [pc, #144]	@ (8005b74 <RCCEx_PLL2_Config+0x160>)
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	69d2      	ldr	r2, [r2, #28]
 8005aea:	00d2      	lsls	r2, r2, #3
 8005aec:	4920      	ldr	r1, [pc, #128]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005af2:	4b1f      	ldr	r3, [pc, #124]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af6:	4a1e      	ldr	r2, [pc, #120]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005af8:	f043 0310 	orr.w	r3, r3, #16
 8005afc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d106      	bne.n	8005b12 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005b04:	4b1a      	ldr	r3, [pc, #104]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b08:	4a19      	ldr	r2, [pc, #100]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005b0a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005b0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b10:	e00f      	b.n	8005b32 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d106      	bne.n	8005b26 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005b18:	4b15      	ldr	r3, [pc, #84]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1c:	4a14      	ldr	r2, [pc, #80]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005b1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b24:	e005      	b.n	8005b32 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005b26:	4b12      	ldr	r3, [pc, #72]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b2a:	4a11      	ldr	r2, [pc, #68]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005b2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005b30:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005b32:	4b0f      	ldr	r3, [pc, #60]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a0e      	ldr	r2, [pc, #56]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005b38:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005b3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b3e:	f7fa fc51 	bl	80003e4 <HAL_GetTick>
 8005b42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005b44:	e008      	b.n	8005b58 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005b46:	f7fa fc4d 	bl	80003e4 <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	d901      	bls.n	8005b58 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e006      	b.n	8005b66 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005b58:	4b05      	ldr	r3, [pc, #20]	@ (8005b70 <RCCEx_PLL2_Config+0x15c>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d0f0      	beq.n	8005b46 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3710      	adds	r7, #16
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	58024400 	.word	0x58024400
 8005b74:	ffff0007 	.word	0xffff0007

08005b78 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b82:	2300      	movs	r3, #0
 8005b84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b86:	4b53      	ldr	r3, [pc, #332]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b8a:	f003 0303 	and.w	r3, r3, #3
 8005b8e:	2b03      	cmp	r3, #3
 8005b90:	d101      	bne.n	8005b96 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e099      	b.n	8005cca <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005b96:	4b4f      	ldr	r3, [pc, #316]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a4e      	ldr	r2, [pc, #312]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005b9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ba0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ba2:	f7fa fc1f 	bl	80003e4 <HAL_GetTick>
 8005ba6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005ba8:	e008      	b.n	8005bbc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005baa:	f7fa fc1b 	bl	80003e4 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d901      	bls.n	8005bbc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e086      	b.n	8005cca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005bbc:	4b45      	ldr	r3, [pc, #276]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1f0      	bne.n	8005baa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005bc8:	4b42      	ldr	r3, [pc, #264]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bcc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	051b      	lsls	r3, r3, #20
 8005bd6:	493f      	ldr	r1, [pc, #252]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	628b      	str	r3, [r1, #40]	@ 0x28
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	3b01      	subs	r3, #1
 8005be2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	3b01      	subs	r3, #1
 8005bec:	025b      	lsls	r3, r3, #9
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	431a      	orrs	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	041b      	lsls	r3, r3, #16
 8005bfa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005bfe:	431a      	orrs	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	3b01      	subs	r3, #1
 8005c06:	061b      	lsls	r3, r3, #24
 8005c08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005c0c:	4931      	ldr	r1, [pc, #196]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005c12:	4b30      	ldr	r3, [pc, #192]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c16:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	492d      	ldr	r1, [pc, #180]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c20:	4313      	orrs	r3, r2
 8005c22:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005c24:	4b2b      	ldr	r3, [pc, #172]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c28:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	4928      	ldr	r1, [pc, #160]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c32:	4313      	orrs	r3, r2
 8005c34:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005c36:	4b27      	ldr	r3, [pc, #156]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c3a:	4a26      	ldr	r2, [pc, #152]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005c42:	4b24      	ldr	r3, [pc, #144]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c46:	4b24      	ldr	r3, [pc, #144]	@ (8005cd8 <RCCEx_PLL3_Config+0x160>)
 8005c48:	4013      	ands	r3, r2
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	69d2      	ldr	r2, [r2, #28]
 8005c4e:	00d2      	lsls	r2, r2, #3
 8005c50:	4920      	ldr	r1, [pc, #128]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c52:	4313      	orrs	r3, r2
 8005c54:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005c56:	4b1f      	ldr	r3, [pc, #124]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c5a:	4a1e      	ldr	r2, [pc, #120]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d106      	bne.n	8005c76 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005c68:	4b1a      	ldr	r3, [pc, #104]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6c:	4a19      	ldr	r2, [pc, #100]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005c72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c74:	e00f      	b.n	8005c96 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d106      	bne.n	8005c8a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005c7c:	4b15      	ldr	r3, [pc, #84]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c80:	4a14      	ldr	r2, [pc, #80]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005c86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c88:	e005      	b.n	8005c96 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005c8a:	4b12      	ldr	r3, [pc, #72]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c8e:	4a11      	ldr	r2, [pc, #68]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c94:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005c96:	4b0f      	ldr	r3, [pc, #60]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a0e      	ldr	r2, [pc, #56]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ca0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ca2:	f7fa fb9f 	bl	80003e4 <HAL_GetTick>
 8005ca6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005ca8:	e008      	b.n	8005cbc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005caa:	f7fa fb9b 	bl	80003e4 <HAL_GetTick>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	1ad3      	subs	r3, r2, r3
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d901      	bls.n	8005cbc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	e006      	b.n	8005cca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005cbc:	4b05      	ldr	r3, [pc, #20]	@ (8005cd4 <RCCEx_PLL3_Config+0x15c>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d0f0      	beq.n	8005caa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	58024400 	.word	0x58024400
 8005cd8:	ffff0007 	.word	0xffff0007

08005cdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e049      	b.n	8005d82 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d106      	bne.n	8005d08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f001 fb1e 	bl	8007344 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	3304      	adds	r3, #4
 8005d18:	4619      	mov	r1, r3
 8005d1a:	4610      	mov	r0, r2
 8005d1c:	f000 fbb0 	bl	8006480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3708      	adds	r7, #8
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b082      	sub	sp, #8
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d101      	bne.n	8005d9c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e049      	b.n	8005e30 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d106      	bne.n	8005db6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 f841 	bl	8005e38 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2202      	movs	r2, #2
 8005dba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	3304      	adds	r3, #4
 8005dc6:	4619      	mov	r1, r3
 8005dc8:	4610      	mov	r0, r2
 8005dca:	f000 fb59 	bl	8006480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2201      	movs	r2, #1
 8005de2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3708      	adds	r7, #8
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005e40:	bf00      	nop
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d109      	bne.n	8005e70 <HAL_TIM_PWM_Start+0x24>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	bf14      	ite	ne
 8005e68:	2301      	movne	r3, #1
 8005e6a:	2300      	moveq	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	e03c      	b.n	8005eea <HAL_TIM_PWM_Start+0x9e>
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	2b04      	cmp	r3, #4
 8005e74:	d109      	bne.n	8005e8a <HAL_TIM_PWM_Start+0x3e>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	bf14      	ite	ne
 8005e82:	2301      	movne	r3, #1
 8005e84:	2300      	moveq	r3, #0
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	e02f      	b.n	8005eea <HAL_TIM_PWM_Start+0x9e>
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	2b08      	cmp	r3, #8
 8005e8e:	d109      	bne.n	8005ea4 <HAL_TIM_PWM_Start+0x58>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	bf14      	ite	ne
 8005e9c:	2301      	movne	r3, #1
 8005e9e:	2300      	moveq	r3, #0
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	e022      	b.n	8005eea <HAL_TIM_PWM_Start+0x9e>
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	2b0c      	cmp	r3, #12
 8005ea8:	d109      	bne.n	8005ebe <HAL_TIM_PWM_Start+0x72>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	bf14      	ite	ne
 8005eb6:	2301      	movne	r3, #1
 8005eb8:	2300      	moveq	r3, #0
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	e015      	b.n	8005eea <HAL_TIM_PWM_Start+0x9e>
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	2b10      	cmp	r3, #16
 8005ec2:	d109      	bne.n	8005ed8 <HAL_TIM_PWM_Start+0x8c>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	bf14      	ite	ne
 8005ed0:	2301      	movne	r3, #1
 8005ed2:	2300      	moveq	r3, #0
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	e008      	b.n	8005eea <HAL_TIM_PWM_Start+0x9e>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	bf14      	ite	ne
 8005ee4:	2301      	movne	r3, #1
 8005ee6:	2300      	moveq	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d001      	beq.n	8005ef2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e0a1      	b.n	8006036 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d104      	bne.n	8005f02 <HAL_TIM_PWM_Start+0xb6>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f00:	e023      	b.n	8005f4a <HAL_TIM_PWM_Start+0xfe>
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	2b04      	cmp	r3, #4
 8005f06:	d104      	bne.n	8005f12 <HAL_TIM_PWM_Start+0xc6>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f10:	e01b      	b.n	8005f4a <HAL_TIM_PWM_Start+0xfe>
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	2b08      	cmp	r3, #8
 8005f16:	d104      	bne.n	8005f22 <HAL_TIM_PWM_Start+0xd6>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f20:	e013      	b.n	8005f4a <HAL_TIM_PWM_Start+0xfe>
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	2b0c      	cmp	r3, #12
 8005f26:	d104      	bne.n	8005f32 <HAL_TIM_PWM_Start+0xe6>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2202      	movs	r2, #2
 8005f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f30:	e00b      	b.n	8005f4a <HAL_TIM_PWM_Start+0xfe>
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	2b10      	cmp	r3, #16
 8005f36:	d104      	bne.n	8005f42 <HAL_TIM_PWM_Start+0xf6>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2202      	movs	r2, #2
 8005f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f40:	e003      	b.n	8005f4a <HAL_TIM_PWM_Start+0xfe>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2202      	movs	r2, #2
 8005f46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	6839      	ldr	r1, [r7, #0]
 8005f52:	4618      	mov	r0, r3
 8005f54:	f000 fea8 	bl	8006ca8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a38      	ldr	r2, [pc, #224]	@ (8006040 <HAL_TIM_PWM_Start+0x1f4>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d013      	beq.n	8005f8a <HAL_TIM_PWM_Start+0x13e>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a37      	ldr	r2, [pc, #220]	@ (8006044 <HAL_TIM_PWM_Start+0x1f8>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d00e      	beq.n	8005f8a <HAL_TIM_PWM_Start+0x13e>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a35      	ldr	r2, [pc, #212]	@ (8006048 <HAL_TIM_PWM_Start+0x1fc>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d009      	beq.n	8005f8a <HAL_TIM_PWM_Start+0x13e>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a34      	ldr	r2, [pc, #208]	@ (800604c <HAL_TIM_PWM_Start+0x200>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d004      	beq.n	8005f8a <HAL_TIM_PWM_Start+0x13e>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a32      	ldr	r2, [pc, #200]	@ (8006050 <HAL_TIM_PWM_Start+0x204>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d101      	bne.n	8005f8e <HAL_TIM_PWM_Start+0x142>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e000      	b.n	8005f90 <HAL_TIM_PWM_Start+0x144>
 8005f8e:	2300      	movs	r3, #0
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d007      	beq.n	8005fa4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005fa2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a25      	ldr	r2, [pc, #148]	@ (8006040 <HAL_TIM_PWM_Start+0x1f4>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d022      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x1a8>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fb6:	d01d      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x1a8>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a25      	ldr	r2, [pc, #148]	@ (8006054 <HAL_TIM_PWM_Start+0x208>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d018      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x1a8>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a24      	ldr	r2, [pc, #144]	@ (8006058 <HAL_TIM_PWM_Start+0x20c>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d013      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x1a8>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a22      	ldr	r2, [pc, #136]	@ (800605c <HAL_TIM_PWM_Start+0x210>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d00e      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x1a8>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a1a      	ldr	r2, [pc, #104]	@ (8006044 <HAL_TIM_PWM_Start+0x1f8>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d009      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x1a8>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8006060 <HAL_TIM_PWM_Start+0x214>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d004      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x1a8>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a16      	ldr	r2, [pc, #88]	@ (8006048 <HAL_TIM_PWM_Start+0x1fc>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d115      	bne.n	8006020 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	689a      	ldr	r2, [r3, #8]
 8005ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8006064 <HAL_TIM_PWM_Start+0x218>)
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2b06      	cmp	r3, #6
 8006004:	d015      	beq.n	8006032 <HAL_TIM_PWM_Start+0x1e6>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800600c:	d011      	beq.n	8006032 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f042 0201 	orr.w	r2, r2, #1
 800601c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800601e:	e008      	b.n	8006032 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f042 0201 	orr.w	r2, r2, #1
 800602e:	601a      	str	r2, [r3, #0]
 8006030:	e000      	b.n	8006034 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006032:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	40010000 	.word	0x40010000
 8006044:	40010400 	.word	0x40010400
 8006048:	40014000 	.word	0x40014000
 800604c:	40014400 	.word	0x40014400
 8006050:	40014800 	.word	0x40014800
 8006054:	40000400 	.word	0x40000400
 8006058:	40000800 	.word	0x40000800
 800605c:	40000c00 	.word	0x40000c00
 8006060:	40001800 	.word	0x40001800
 8006064:	00010007 	.word	0x00010007

08006068 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b086      	sub	sp, #24
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006074:	2300      	movs	r3, #0
 8006076:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800607e:	2b01      	cmp	r3, #1
 8006080:	d101      	bne.n	8006086 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006082:	2302      	movs	r3, #2
 8006084:	e0ff      	b.n	8006286 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2b14      	cmp	r3, #20
 8006092:	f200 80f0 	bhi.w	8006276 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006096:	a201      	add	r2, pc, #4	@ (adr r2, 800609c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800609c:	080060f1 	.word	0x080060f1
 80060a0:	08006277 	.word	0x08006277
 80060a4:	08006277 	.word	0x08006277
 80060a8:	08006277 	.word	0x08006277
 80060ac:	08006131 	.word	0x08006131
 80060b0:	08006277 	.word	0x08006277
 80060b4:	08006277 	.word	0x08006277
 80060b8:	08006277 	.word	0x08006277
 80060bc:	08006173 	.word	0x08006173
 80060c0:	08006277 	.word	0x08006277
 80060c4:	08006277 	.word	0x08006277
 80060c8:	08006277 	.word	0x08006277
 80060cc:	080061b3 	.word	0x080061b3
 80060d0:	08006277 	.word	0x08006277
 80060d4:	08006277 	.word	0x08006277
 80060d8:	08006277 	.word	0x08006277
 80060dc:	080061f5 	.word	0x080061f5
 80060e0:	08006277 	.word	0x08006277
 80060e4:	08006277 	.word	0x08006277
 80060e8:	08006277 	.word	0x08006277
 80060ec:	08006235 	.word	0x08006235
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68b9      	ldr	r1, [r7, #8]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f000 fa62 	bl	80065c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	699a      	ldr	r2, [r3, #24]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0208 	orr.w	r2, r2, #8
 800610a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699a      	ldr	r2, [r3, #24]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f022 0204 	bic.w	r2, r2, #4
 800611a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	6999      	ldr	r1, [r3, #24]
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	691a      	ldr	r2, [r3, #16]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	430a      	orrs	r2, r1
 800612c:	619a      	str	r2, [r3, #24]
      break;
 800612e:	e0a5      	b.n	800627c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68b9      	ldr	r1, [r7, #8]
 8006136:	4618      	mov	r0, r3
 8006138:	f000 fad2 	bl	80066e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	699a      	ldr	r2, [r3, #24]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800614a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	699a      	ldr	r2, [r3, #24]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800615a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6999      	ldr	r1, [r3, #24]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	021a      	lsls	r2, r3, #8
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	430a      	orrs	r2, r1
 800616e:	619a      	str	r2, [r3, #24]
      break;
 8006170:	e084      	b.n	800627c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68b9      	ldr	r1, [r7, #8]
 8006178:	4618      	mov	r0, r3
 800617a:	f000 fb3b 	bl	80067f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	69da      	ldr	r2, [r3, #28]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f042 0208 	orr.w	r2, r2, #8
 800618c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	69da      	ldr	r2, [r3, #28]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0204 	bic.w	r2, r2, #4
 800619c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	69d9      	ldr	r1, [r3, #28]
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	691a      	ldr	r2, [r3, #16]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	430a      	orrs	r2, r1
 80061ae:	61da      	str	r2, [r3, #28]
      break;
 80061b0:	e064      	b.n	800627c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68b9      	ldr	r1, [r7, #8]
 80061b8:	4618      	mov	r0, r3
 80061ba:	f000 fba3 	bl	8006904 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	69da      	ldr	r2, [r3, #28]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	69da      	ldr	r2, [r3, #28]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	69d9      	ldr	r1, [r3, #28]
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	021a      	lsls	r2, r3, #8
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	430a      	orrs	r2, r1
 80061f0:	61da      	str	r2, [r3, #28]
      break;
 80061f2:	e043      	b.n	800627c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68b9      	ldr	r1, [r7, #8]
 80061fa:	4618      	mov	r0, r3
 80061fc:	f000 fbec 	bl	80069d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f042 0208 	orr.w	r2, r2, #8
 800620e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f022 0204 	bic.w	r2, r2, #4
 800621e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	691a      	ldr	r2, [r3, #16]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	430a      	orrs	r2, r1
 8006230:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006232:	e023      	b.n	800627c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68b9      	ldr	r1, [r7, #8]
 800623a:	4618      	mov	r0, r3
 800623c:	f000 fc30 	bl	8006aa0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800624e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800625e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	021a      	lsls	r2, r3, #8
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	430a      	orrs	r2, r1
 8006272:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006274:	e002      	b.n	800627c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	75fb      	strb	r3, [r7, #23]
      break;
 800627a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006284:	7dfb      	ldrb	r3, [r7, #23]
}
 8006286:	4618      	mov	r0, r3
 8006288:	3718      	adds	r7, #24
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop

08006290 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800629a:	2300      	movs	r3, #0
 800629c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d101      	bne.n	80062ac <HAL_TIM_ConfigClockSource+0x1c>
 80062a8:	2302      	movs	r3, #2
 80062aa:	e0dc      	b.n	8006466 <HAL_TIM_ConfigClockSource+0x1d6>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062c4:	68ba      	ldr	r2, [r7, #8]
 80062c6:	4b6a      	ldr	r3, [pc, #424]	@ (8006470 <HAL_TIM_ConfigClockSource+0x1e0>)
 80062c8:	4013      	ands	r3, r2
 80062ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a64      	ldr	r2, [pc, #400]	@ (8006474 <HAL_TIM_ConfigClockSource+0x1e4>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	f000 80a9 	beq.w	800643a <HAL_TIM_ConfigClockSource+0x1aa>
 80062e8:	4a62      	ldr	r2, [pc, #392]	@ (8006474 <HAL_TIM_ConfigClockSource+0x1e4>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	f200 80ae 	bhi.w	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 80062f0:	4a61      	ldr	r2, [pc, #388]	@ (8006478 <HAL_TIM_ConfigClockSource+0x1e8>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	f000 80a1 	beq.w	800643a <HAL_TIM_ConfigClockSource+0x1aa>
 80062f8:	4a5f      	ldr	r2, [pc, #380]	@ (8006478 <HAL_TIM_ConfigClockSource+0x1e8>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	f200 80a6 	bhi.w	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 8006300:	4a5e      	ldr	r2, [pc, #376]	@ (800647c <HAL_TIM_ConfigClockSource+0x1ec>)
 8006302:	4293      	cmp	r3, r2
 8006304:	f000 8099 	beq.w	800643a <HAL_TIM_ConfigClockSource+0x1aa>
 8006308:	4a5c      	ldr	r2, [pc, #368]	@ (800647c <HAL_TIM_ConfigClockSource+0x1ec>)
 800630a:	4293      	cmp	r3, r2
 800630c:	f200 809e 	bhi.w	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 8006310:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006314:	f000 8091 	beq.w	800643a <HAL_TIM_ConfigClockSource+0x1aa>
 8006318:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800631c:	f200 8096 	bhi.w	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 8006320:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006324:	f000 8089 	beq.w	800643a <HAL_TIM_ConfigClockSource+0x1aa>
 8006328:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800632c:	f200 808e 	bhi.w	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 8006330:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006334:	d03e      	beq.n	80063b4 <HAL_TIM_ConfigClockSource+0x124>
 8006336:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800633a:	f200 8087 	bhi.w	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 800633e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006342:	f000 8086 	beq.w	8006452 <HAL_TIM_ConfigClockSource+0x1c2>
 8006346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800634a:	d87f      	bhi.n	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 800634c:	2b70      	cmp	r3, #112	@ 0x70
 800634e:	d01a      	beq.n	8006386 <HAL_TIM_ConfigClockSource+0xf6>
 8006350:	2b70      	cmp	r3, #112	@ 0x70
 8006352:	d87b      	bhi.n	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 8006354:	2b60      	cmp	r3, #96	@ 0x60
 8006356:	d050      	beq.n	80063fa <HAL_TIM_ConfigClockSource+0x16a>
 8006358:	2b60      	cmp	r3, #96	@ 0x60
 800635a:	d877      	bhi.n	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 800635c:	2b50      	cmp	r3, #80	@ 0x50
 800635e:	d03c      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x14a>
 8006360:	2b50      	cmp	r3, #80	@ 0x50
 8006362:	d873      	bhi.n	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 8006364:	2b40      	cmp	r3, #64	@ 0x40
 8006366:	d058      	beq.n	800641a <HAL_TIM_ConfigClockSource+0x18a>
 8006368:	2b40      	cmp	r3, #64	@ 0x40
 800636a:	d86f      	bhi.n	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 800636c:	2b30      	cmp	r3, #48	@ 0x30
 800636e:	d064      	beq.n	800643a <HAL_TIM_ConfigClockSource+0x1aa>
 8006370:	2b30      	cmp	r3, #48	@ 0x30
 8006372:	d86b      	bhi.n	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 8006374:	2b20      	cmp	r3, #32
 8006376:	d060      	beq.n	800643a <HAL_TIM_ConfigClockSource+0x1aa>
 8006378:	2b20      	cmp	r3, #32
 800637a:	d867      	bhi.n	800644c <HAL_TIM_ConfigClockSource+0x1bc>
 800637c:	2b00      	cmp	r3, #0
 800637e:	d05c      	beq.n	800643a <HAL_TIM_ConfigClockSource+0x1aa>
 8006380:	2b10      	cmp	r3, #16
 8006382:	d05a      	beq.n	800643a <HAL_TIM_ConfigClockSource+0x1aa>
 8006384:	e062      	b.n	800644c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006396:	f000 fc67 	bl	8006c68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80063a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68ba      	ldr	r2, [r7, #8]
 80063b0:	609a      	str	r2, [r3, #8]
      break;
 80063b2:	e04f      	b.n	8006454 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063c4:	f000 fc50 	bl	8006c68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	689a      	ldr	r2, [r3, #8]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063d6:	609a      	str	r2, [r3, #8]
      break;
 80063d8:	e03c      	b.n	8006454 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063e6:	461a      	mov	r2, r3
 80063e8:	f000 fbc0 	bl	8006b6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2150      	movs	r1, #80	@ 0x50
 80063f2:	4618      	mov	r0, r3
 80063f4:	f000 fc1a 	bl	8006c2c <TIM_ITRx_SetConfig>
      break;
 80063f8:	e02c      	b.n	8006454 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006406:	461a      	mov	r2, r3
 8006408:	f000 fbdf 	bl	8006bca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2160      	movs	r1, #96	@ 0x60
 8006412:	4618      	mov	r0, r3
 8006414:	f000 fc0a 	bl	8006c2c <TIM_ITRx_SetConfig>
      break;
 8006418:	e01c      	b.n	8006454 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006426:	461a      	mov	r2, r3
 8006428:	f000 fba0 	bl	8006b6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2140      	movs	r1, #64	@ 0x40
 8006432:	4618      	mov	r0, r3
 8006434:	f000 fbfa 	bl	8006c2c <TIM_ITRx_SetConfig>
      break;
 8006438:	e00c      	b.n	8006454 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4619      	mov	r1, r3
 8006444:	4610      	mov	r0, r2
 8006446:	f000 fbf1 	bl	8006c2c <TIM_ITRx_SetConfig>
      break;
 800644a:	e003      	b.n	8006454 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	73fb      	strb	r3, [r7, #15]
      break;
 8006450:	e000      	b.n	8006454 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8006452:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006464:	7bfb      	ldrb	r3, [r7, #15]
}
 8006466:	4618      	mov	r0, r3
 8006468:	3710      	adds	r7, #16
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	ffceff88 	.word	0xffceff88
 8006474:	00100040 	.word	0x00100040
 8006478:	00100030 	.word	0x00100030
 800647c:	00100020 	.word	0x00100020

08006480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a43      	ldr	r2, [pc, #268]	@ (80065a0 <TIM_Base_SetConfig+0x120>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d013      	beq.n	80064c0 <TIM_Base_SetConfig+0x40>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800649e:	d00f      	beq.n	80064c0 <TIM_Base_SetConfig+0x40>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a40      	ldr	r2, [pc, #256]	@ (80065a4 <TIM_Base_SetConfig+0x124>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d00b      	beq.n	80064c0 <TIM_Base_SetConfig+0x40>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a3f      	ldr	r2, [pc, #252]	@ (80065a8 <TIM_Base_SetConfig+0x128>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d007      	beq.n	80064c0 <TIM_Base_SetConfig+0x40>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a3e      	ldr	r2, [pc, #248]	@ (80065ac <TIM_Base_SetConfig+0x12c>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d003      	beq.n	80064c0 <TIM_Base_SetConfig+0x40>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a3d      	ldr	r2, [pc, #244]	@ (80065b0 <TIM_Base_SetConfig+0x130>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d108      	bne.n	80064d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a32      	ldr	r2, [pc, #200]	@ (80065a0 <TIM_Base_SetConfig+0x120>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d01f      	beq.n	800651a <TIM_Base_SetConfig+0x9a>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064e0:	d01b      	beq.n	800651a <TIM_Base_SetConfig+0x9a>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a2f      	ldr	r2, [pc, #188]	@ (80065a4 <TIM_Base_SetConfig+0x124>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d017      	beq.n	800651a <TIM_Base_SetConfig+0x9a>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a2e      	ldr	r2, [pc, #184]	@ (80065a8 <TIM_Base_SetConfig+0x128>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d013      	beq.n	800651a <TIM_Base_SetConfig+0x9a>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a2d      	ldr	r2, [pc, #180]	@ (80065ac <TIM_Base_SetConfig+0x12c>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d00f      	beq.n	800651a <TIM_Base_SetConfig+0x9a>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a2c      	ldr	r2, [pc, #176]	@ (80065b0 <TIM_Base_SetConfig+0x130>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d00b      	beq.n	800651a <TIM_Base_SetConfig+0x9a>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a2b      	ldr	r2, [pc, #172]	@ (80065b4 <TIM_Base_SetConfig+0x134>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d007      	beq.n	800651a <TIM_Base_SetConfig+0x9a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a2a      	ldr	r2, [pc, #168]	@ (80065b8 <TIM_Base_SetConfig+0x138>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d003      	beq.n	800651a <TIM_Base_SetConfig+0x9a>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a29      	ldr	r2, [pc, #164]	@ (80065bc <TIM_Base_SetConfig+0x13c>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d108      	bne.n	800652c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006520:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	4313      	orrs	r3, r2
 800652a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	4313      	orrs	r3, r2
 8006538:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	689a      	ldr	r2, [r3, #8]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a14      	ldr	r2, [pc, #80]	@ (80065a0 <TIM_Base_SetConfig+0x120>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d00f      	beq.n	8006572 <TIM_Base_SetConfig+0xf2>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a16      	ldr	r2, [pc, #88]	@ (80065b0 <TIM_Base_SetConfig+0x130>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d00b      	beq.n	8006572 <TIM_Base_SetConfig+0xf2>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a15      	ldr	r2, [pc, #84]	@ (80065b4 <TIM_Base_SetConfig+0x134>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d007      	beq.n	8006572 <TIM_Base_SetConfig+0xf2>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a14      	ldr	r2, [pc, #80]	@ (80065b8 <TIM_Base_SetConfig+0x138>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d003      	beq.n	8006572 <TIM_Base_SetConfig+0xf2>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a13      	ldr	r2, [pc, #76]	@ (80065bc <TIM_Base_SetConfig+0x13c>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d103      	bne.n	800657a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	691a      	ldr	r2, [r3, #16]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f043 0204 	orr.w	r2, r3, #4
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2201      	movs	r2, #1
 800658a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	601a      	str	r2, [r3, #0]
}
 8006592:	bf00      	nop
 8006594:	3714      	adds	r7, #20
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	40010000 	.word	0x40010000
 80065a4:	40000400 	.word	0x40000400
 80065a8:	40000800 	.word	0x40000800
 80065ac:	40000c00 	.word	0x40000c00
 80065b0:	40010400 	.word	0x40010400
 80065b4:	40014000 	.word	0x40014000
 80065b8:	40014400 	.word	0x40014400
 80065bc:	40014800 	.word	0x40014800

080065c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b087      	sub	sp, #28
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6a1b      	ldr	r3, [r3, #32]
 80065d4:	f023 0201 	bic.w	r2, r3, #1
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	4b37      	ldr	r3, [pc, #220]	@ (80066c8 <TIM_OC1_SetConfig+0x108>)
 80065ec:	4013      	ands	r3, r2
 80065ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 0303 	bic.w	r3, r3, #3
 80065f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	4313      	orrs	r3, r2
 8006600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	f023 0302 	bic.w	r3, r3, #2
 8006608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	697a      	ldr	r2, [r7, #20]
 8006610:	4313      	orrs	r3, r2
 8006612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a2d      	ldr	r2, [pc, #180]	@ (80066cc <TIM_OC1_SetConfig+0x10c>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d00f      	beq.n	800663c <TIM_OC1_SetConfig+0x7c>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a2c      	ldr	r2, [pc, #176]	@ (80066d0 <TIM_OC1_SetConfig+0x110>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d00b      	beq.n	800663c <TIM_OC1_SetConfig+0x7c>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a2b      	ldr	r2, [pc, #172]	@ (80066d4 <TIM_OC1_SetConfig+0x114>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d007      	beq.n	800663c <TIM_OC1_SetConfig+0x7c>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a2a      	ldr	r2, [pc, #168]	@ (80066d8 <TIM_OC1_SetConfig+0x118>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d003      	beq.n	800663c <TIM_OC1_SetConfig+0x7c>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a29      	ldr	r2, [pc, #164]	@ (80066dc <TIM_OC1_SetConfig+0x11c>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d10c      	bne.n	8006656 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	f023 0308 	bic.w	r3, r3, #8
 8006642:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	4313      	orrs	r3, r2
 800664c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	f023 0304 	bic.w	r3, r3, #4
 8006654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a1c      	ldr	r2, [pc, #112]	@ (80066cc <TIM_OC1_SetConfig+0x10c>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d00f      	beq.n	800667e <TIM_OC1_SetConfig+0xbe>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4a1b      	ldr	r2, [pc, #108]	@ (80066d0 <TIM_OC1_SetConfig+0x110>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d00b      	beq.n	800667e <TIM_OC1_SetConfig+0xbe>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a1a      	ldr	r2, [pc, #104]	@ (80066d4 <TIM_OC1_SetConfig+0x114>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d007      	beq.n	800667e <TIM_OC1_SetConfig+0xbe>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a19      	ldr	r2, [pc, #100]	@ (80066d8 <TIM_OC1_SetConfig+0x118>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d003      	beq.n	800667e <TIM_OC1_SetConfig+0xbe>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a18      	ldr	r2, [pc, #96]	@ (80066dc <TIM_OC1_SetConfig+0x11c>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d111      	bne.n	80066a2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006684:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800668c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	4313      	orrs	r3, r2
 8006696:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	693a      	ldr	r2, [r7, #16]
 800669e:	4313      	orrs	r3, r2
 80066a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	68fa      	ldr	r2, [r7, #12]
 80066ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	685a      	ldr	r2, [r3, #4]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	697a      	ldr	r2, [r7, #20]
 80066ba:	621a      	str	r2, [r3, #32]
}
 80066bc:	bf00      	nop
 80066be:	371c      	adds	r7, #28
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr
 80066c8:	fffeff8f 	.word	0xfffeff8f
 80066cc:	40010000 	.word	0x40010000
 80066d0:	40010400 	.word	0x40010400
 80066d4:	40014000 	.word	0x40014000
 80066d8:	40014400 	.word	0x40014400
 80066dc:	40014800 	.word	0x40014800

080066e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b087      	sub	sp, #28
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a1b      	ldr	r3, [r3, #32]
 80066ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a1b      	ldr	r3, [r3, #32]
 80066f4:	f023 0210 	bic.w	r2, r3, #16
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	4b34      	ldr	r3, [pc, #208]	@ (80067dc <TIM_OC2_SetConfig+0xfc>)
 800670c:	4013      	ands	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006716:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	021b      	lsls	r3, r3, #8
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	4313      	orrs	r3, r2
 8006722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	f023 0320 	bic.w	r3, r3, #32
 800672a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	011b      	lsls	r3, r3, #4
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	4313      	orrs	r3, r2
 8006736:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a29      	ldr	r2, [pc, #164]	@ (80067e0 <TIM_OC2_SetConfig+0x100>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d003      	beq.n	8006748 <TIM_OC2_SetConfig+0x68>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a28      	ldr	r2, [pc, #160]	@ (80067e4 <TIM_OC2_SetConfig+0x104>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d10d      	bne.n	8006764 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800674e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	011b      	lsls	r3, r3, #4
 8006756:	697a      	ldr	r2, [r7, #20]
 8006758:	4313      	orrs	r3, r2
 800675a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006762:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	4a1e      	ldr	r2, [pc, #120]	@ (80067e0 <TIM_OC2_SetConfig+0x100>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d00f      	beq.n	800678c <TIM_OC2_SetConfig+0xac>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a1d      	ldr	r2, [pc, #116]	@ (80067e4 <TIM_OC2_SetConfig+0x104>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d00b      	beq.n	800678c <TIM_OC2_SetConfig+0xac>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a1c      	ldr	r2, [pc, #112]	@ (80067e8 <TIM_OC2_SetConfig+0x108>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d007      	beq.n	800678c <TIM_OC2_SetConfig+0xac>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a1b      	ldr	r2, [pc, #108]	@ (80067ec <TIM_OC2_SetConfig+0x10c>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d003      	beq.n	800678c <TIM_OC2_SetConfig+0xac>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a1a      	ldr	r2, [pc, #104]	@ (80067f0 <TIM_OC2_SetConfig+0x110>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d113      	bne.n	80067b4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006792:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800679a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	695b      	ldr	r3, [r3, #20]
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	693a      	ldr	r2, [r7, #16]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	685a      	ldr	r2, [r3, #4]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	621a      	str	r2, [r3, #32]
}
 80067ce:	bf00      	nop
 80067d0:	371c      	adds	r7, #28
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	feff8fff 	.word	0xfeff8fff
 80067e0:	40010000 	.word	0x40010000
 80067e4:	40010400 	.word	0x40010400
 80067e8:	40014000 	.word	0x40014000
 80067ec:	40014400 	.word	0x40014400
 80067f0:	40014800 	.word	0x40014800

080067f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b087      	sub	sp, #28
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a1b      	ldr	r3, [r3, #32]
 8006802:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a1b      	ldr	r3, [r3, #32]
 8006808:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	69db      	ldr	r3, [r3, #28]
 800681a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	4b33      	ldr	r3, [pc, #204]	@ (80068ec <TIM_OC3_SetConfig+0xf8>)
 8006820:	4013      	ands	r3, r2
 8006822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f023 0303 	bic.w	r3, r3, #3
 800682a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	4313      	orrs	r3, r2
 8006834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800683c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	021b      	lsls	r3, r3, #8
 8006844:	697a      	ldr	r2, [r7, #20]
 8006846:	4313      	orrs	r3, r2
 8006848:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a28      	ldr	r2, [pc, #160]	@ (80068f0 <TIM_OC3_SetConfig+0xfc>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d003      	beq.n	800685a <TIM_OC3_SetConfig+0x66>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a27      	ldr	r2, [pc, #156]	@ (80068f4 <TIM_OC3_SetConfig+0x100>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d10d      	bne.n	8006876 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006860:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	021b      	lsls	r3, r3, #8
 8006868:	697a      	ldr	r2, [r7, #20]
 800686a:	4313      	orrs	r3, r2
 800686c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006874:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a1d      	ldr	r2, [pc, #116]	@ (80068f0 <TIM_OC3_SetConfig+0xfc>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d00f      	beq.n	800689e <TIM_OC3_SetConfig+0xaa>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a1c      	ldr	r2, [pc, #112]	@ (80068f4 <TIM_OC3_SetConfig+0x100>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d00b      	beq.n	800689e <TIM_OC3_SetConfig+0xaa>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a1b      	ldr	r2, [pc, #108]	@ (80068f8 <TIM_OC3_SetConfig+0x104>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d007      	beq.n	800689e <TIM_OC3_SetConfig+0xaa>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a1a      	ldr	r2, [pc, #104]	@ (80068fc <TIM_OC3_SetConfig+0x108>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d003      	beq.n	800689e <TIM_OC3_SetConfig+0xaa>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a19      	ldr	r2, [pc, #100]	@ (8006900 <TIM_OC3_SetConfig+0x10c>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d113      	bne.n	80068c6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	695b      	ldr	r3, [r3, #20]
 80068b2:	011b      	lsls	r3, r3, #4
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	011b      	lsls	r3, r3, #4
 80068c0:	693a      	ldr	r2, [r7, #16]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	693a      	ldr	r2, [r7, #16]
 80068ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	68fa      	ldr	r2, [r7, #12]
 80068d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	685a      	ldr	r2, [r3, #4]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	621a      	str	r2, [r3, #32]
}
 80068e0:	bf00      	nop
 80068e2:	371c      	adds	r7, #28
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr
 80068ec:	fffeff8f 	.word	0xfffeff8f
 80068f0:	40010000 	.word	0x40010000
 80068f4:	40010400 	.word	0x40010400
 80068f8:	40014000 	.word	0x40014000
 80068fc:	40014400 	.word	0x40014400
 8006900:	40014800 	.word	0x40014800

08006904 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006904:	b480      	push	{r7}
 8006906:	b087      	sub	sp, #28
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6a1b      	ldr	r3, [r3, #32]
 8006912:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6a1b      	ldr	r3, [r3, #32]
 8006918:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	69db      	ldr	r3, [r3, #28]
 800692a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	4b24      	ldr	r3, [pc, #144]	@ (80069c0 <TIM_OC4_SetConfig+0xbc>)
 8006930:	4013      	ands	r3, r2
 8006932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800693a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	021b      	lsls	r3, r3, #8
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	4313      	orrs	r3, r2
 8006946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800694e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	031b      	lsls	r3, r3, #12
 8006956:	693a      	ldr	r2, [r7, #16]
 8006958:	4313      	orrs	r3, r2
 800695a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a19      	ldr	r2, [pc, #100]	@ (80069c4 <TIM_OC4_SetConfig+0xc0>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d00f      	beq.n	8006984 <TIM_OC4_SetConfig+0x80>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a18      	ldr	r2, [pc, #96]	@ (80069c8 <TIM_OC4_SetConfig+0xc4>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d00b      	beq.n	8006984 <TIM_OC4_SetConfig+0x80>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a17      	ldr	r2, [pc, #92]	@ (80069cc <TIM_OC4_SetConfig+0xc8>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d007      	beq.n	8006984 <TIM_OC4_SetConfig+0x80>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a16      	ldr	r2, [pc, #88]	@ (80069d0 <TIM_OC4_SetConfig+0xcc>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d003      	beq.n	8006984 <TIM_OC4_SetConfig+0x80>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a15      	ldr	r2, [pc, #84]	@ (80069d4 <TIM_OC4_SetConfig+0xd0>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d109      	bne.n	8006998 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800698a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	695b      	ldr	r3, [r3, #20]
 8006990:	019b      	lsls	r3, r3, #6
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	4313      	orrs	r3, r2
 8006996:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	685a      	ldr	r2, [r3, #4]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	693a      	ldr	r2, [r7, #16]
 80069b0:	621a      	str	r2, [r3, #32]
}
 80069b2:	bf00      	nop
 80069b4:	371c      	adds	r7, #28
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	feff8fff 	.word	0xfeff8fff
 80069c4:	40010000 	.word	0x40010000
 80069c8:	40010400 	.word	0x40010400
 80069cc:	40014000 	.word	0x40014000
 80069d0:	40014400 	.word	0x40014400
 80069d4:	40014800 	.word	0x40014800

080069d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80069d8:	b480      	push	{r7}
 80069da:	b087      	sub	sp, #28
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a1b      	ldr	r3, [r3, #32]
 80069ec:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a00:	68fa      	ldr	r2, [r7, #12]
 8006a02:	4b21      	ldr	r3, [pc, #132]	@ (8006a88 <TIM_OC5_SetConfig+0xb0>)
 8006a04:	4013      	ands	r3, r2
 8006a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006a18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	041b      	lsls	r3, r3, #16
 8006a20:	693a      	ldr	r2, [r7, #16]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a18      	ldr	r2, [pc, #96]	@ (8006a8c <TIM_OC5_SetConfig+0xb4>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d00f      	beq.n	8006a4e <TIM_OC5_SetConfig+0x76>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a17      	ldr	r2, [pc, #92]	@ (8006a90 <TIM_OC5_SetConfig+0xb8>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d00b      	beq.n	8006a4e <TIM_OC5_SetConfig+0x76>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a16      	ldr	r2, [pc, #88]	@ (8006a94 <TIM_OC5_SetConfig+0xbc>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d007      	beq.n	8006a4e <TIM_OC5_SetConfig+0x76>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a15      	ldr	r2, [pc, #84]	@ (8006a98 <TIM_OC5_SetConfig+0xc0>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d003      	beq.n	8006a4e <TIM_OC5_SetConfig+0x76>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a14      	ldr	r2, [pc, #80]	@ (8006a9c <TIM_OC5_SetConfig+0xc4>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d109      	bne.n	8006a62 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	695b      	ldr	r3, [r3, #20]
 8006a5a:	021b      	lsls	r3, r3, #8
 8006a5c:	697a      	ldr	r2, [r7, #20]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	697a      	ldr	r2, [r7, #20]
 8006a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	68fa      	ldr	r2, [r7, #12]
 8006a6c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	621a      	str	r2, [r3, #32]
}
 8006a7c:	bf00      	nop
 8006a7e:	371c      	adds	r7, #28
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr
 8006a88:	fffeff8f 	.word	0xfffeff8f
 8006a8c:	40010000 	.word	0x40010000
 8006a90:	40010400 	.word	0x40010400
 8006a94:	40014000 	.word	0x40014000
 8006a98:	40014400 	.word	0x40014400
 8006a9c:	40014800 	.word	0x40014800

08006aa0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b087      	sub	sp, #28
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a1b      	ldr	r3, [r3, #32]
 8006ab4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	4b22      	ldr	r3, [pc, #136]	@ (8006b54 <TIM_OC6_SetConfig+0xb4>)
 8006acc:	4013      	ands	r3, r2
 8006ace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	021b      	lsls	r3, r3, #8
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006ae2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	051b      	lsls	r3, r3, #20
 8006aea:	693a      	ldr	r2, [r7, #16]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a19      	ldr	r2, [pc, #100]	@ (8006b58 <TIM_OC6_SetConfig+0xb8>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d00f      	beq.n	8006b18 <TIM_OC6_SetConfig+0x78>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a18      	ldr	r2, [pc, #96]	@ (8006b5c <TIM_OC6_SetConfig+0xbc>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d00b      	beq.n	8006b18 <TIM_OC6_SetConfig+0x78>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	4a17      	ldr	r2, [pc, #92]	@ (8006b60 <TIM_OC6_SetConfig+0xc0>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d007      	beq.n	8006b18 <TIM_OC6_SetConfig+0x78>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a16      	ldr	r2, [pc, #88]	@ (8006b64 <TIM_OC6_SetConfig+0xc4>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d003      	beq.n	8006b18 <TIM_OC6_SetConfig+0x78>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a15      	ldr	r2, [pc, #84]	@ (8006b68 <TIM_OC6_SetConfig+0xc8>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d109      	bne.n	8006b2c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006b1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	695b      	ldr	r3, [r3, #20]
 8006b24:	029b      	lsls	r3, r3, #10
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	697a      	ldr	r2, [r7, #20]
 8006b30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	685a      	ldr	r2, [r3, #4]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	693a      	ldr	r2, [r7, #16]
 8006b44:	621a      	str	r2, [r3, #32]
}
 8006b46:	bf00      	nop
 8006b48:	371c      	adds	r7, #28
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	feff8fff 	.word	0xfeff8fff
 8006b58:	40010000 	.word	0x40010000
 8006b5c:	40010400 	.word	0x40010400
 8006b60:	40014000 	.word	0x40014000
 8006b64:	40014400 	.word	0x40014400
 8006b68:	40014800 	.word	0x40014800

08006b6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b087      	sub	sp, #28
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6a1b      	ldr	r3, [r3, #32]
 8006b7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6a1b      	ldr	r3, [r3, #32]
 8006b82:	f023 0201 	bic.w	r2, r3, #1
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	699b      	ldr	r3, [r3, #24]
 8006b8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	011b      	lsls	r3, r3, #4
 8006b9c:	693a      	ldr	r2, [r7, #16]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	f023 030a 	bic.w	r3, r3, #10
 8006ba8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	697a      	ldr	r2, [r7, #20]
 8006bbc:	621a      	str	r2, [r3, #32]
}
 8006bbe:	bf00      	nop
 8006bc0:	371c      	adds	r7, #28
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr

08006bca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bca:	b480      	push	{r7}
 8006bcc:	b087      	sub	sp, #28
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	60f8      	str	r0, [r7, #12]
 8006bd2:	60b9      	str	r1, [r7, #8]
 8006bd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6a1b      	ldr	r3, [r3, #32]
 8006be0:	f023 0210 	bic.w	r2, r3, #16
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006bf4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	031b      	lsls	r3, r3, #12
 8006bfa:	693a      	ldr	r2, [r7, #16]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	011b      	lsls	r3, r3, #4
 8006c0c:	697a      	ldr	r2, [r7, #20]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	697a      	ldr	r2, [r7, #20]
 8006c1c:	621a      	str	r2, [r3, #32]
}
 8006c1e:	bf00      	nop
 8006c20:	371c      	adds	r7, #28
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
	...

08006c2c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b085      	sub	sp, #20
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	4b09      	ldr	r3, [pc, #36]	@ (8006c64 <TIM_ITRx_SetConfig+0x38>)
 8006c40:	4013      	ands	r3, r2
 8006c42:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c44:	683a      	ldr	r2, [r7, #0]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	f043 0307 	orr.w	r3, r3, #7
 8006c4e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	609a      	str	r2, [r3, #8]
}
 8006c56:	bf00      	nop
 8006c58:	3714      	adds	r7, #20
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	ffcfff8f 	.word	0xffcfff8f

08006c68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b087      	sub	sp, #28
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	607a      	str	r2, [r7, #4]
 8006c74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	021a      	lsls	r2, r3, #8
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	431a      	orrs	r2, r3
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	697a      	ldr	r2, [r7, #20]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	697a      	ldr	r2, [r7, #20]
 8006c9a:	609a      	str	r2, [r3, #8]
}
 8006c9c:	bf00      	nop
 8006c9e:	371c      	adds	r7, #28
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr

08006ca8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b087      	sub	sp, #28
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	f003 031f 	and.w	r3, r3, #31
 8006cba:	2201      	movs	r2, #1
 8006cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6a1a      	ldr	r2, [r3, #32]
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	43db      	mvns	r3, r3
 8006cca:	401a      	ands	r2, r3
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6a1a      	ldr	r2, [r3, #32]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	f003 031f 	and.w	r3, r3, #31
 8006cda:	6879      	ldr	r1, [r7, #4]
 8006cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ce0:	431a      	orrs	r2, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	621a      	str	r2, [r3, #32]
}
 8006ce6:	bf00      	nop
 8006ce8:	371c      	adds	r7, #28
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
	...

08006cf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d101      	bne.n	8006d0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d08:	2302      	movs	r3, #2
 8006d0a:	e06d      	b.n	8006de8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2202      	movs	r2, #2
 8006d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a30      	ldr	r2, [pc, #192]	@ (8006df4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d004      	beq.n	8006d40 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8006df8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d108      	bne.n	8006d52 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006d46:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d58:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a20      	ldr	r2, [pc, #128]	@ (8006df4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d022      	beq.n	8006dbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d7e:	d01d      	beq.n	8006dbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a1d      	ldr	r2, [pc, #116]	@ (8006dfc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d018      	beq.n	8006dbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a1c      	ldr	r2, [pc, #112]	@ (8006e00 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d013      	beq.n	8006dbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a1a      	ldr	r2, [pc, #104]	@ (8006e04 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d00e      	beq.n	8006dbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a15      	ldr	r2, [pc, #84]	@ (8006df8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d009      	beq.n	8006dbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a16      	ldr	r2, [pc, #88]	@ (8006e08 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d004      	beq.n	8006dbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a15      	ldr	r2, [pc, #84]	@ (8006e0c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d10c      	bne.n	8006dd6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006dc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	68ba      	ldr	r2, [r7, #8]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3714      	adds	r7, #20
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr
 8006df4:	40010000 	.word	0x40010000
 8006df8:	40010400 	.word	0x40010400
 8006dfc:	40000400 	.word	0x40000400
 8006e00:	40000800 	.word	0x40000800
 8006e04:	40000c00 	.word	0x40000c00
 8006e08:	40001800 	.word	0x40001800
 8006e0c:	40014000 	.word	0x40014000

08006e10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b082      	sub	sp, #8
 8006e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  uint16_t AD_RES = 0;
 8006e16:	2300      	movs	r3, #0
 8006e18:	80fb      	strh	r3, [r7, #6]

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8006e1a:	f000 f9d5 	bl	80071c8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006e1e:	f7f9 fa5b 	bl	80002d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006e22:	f000 f82b 	bl	8006e7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006e26:	f000 f997 	bl	8007158 <MX_GPIO_Init>
  MX_ADC1_Init();
 8006e2a:	f000 f8a3 	bl	8006f74 <MX_ADC1_Init>
  MX_TIM2_Init();
 8006e2e:	f000 f91d 	bl	800706c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8006e32:	2100      	movs	r1, #0
 8006e34:	480f      	ldr	r0, [pc, #60]	@ (8006e74 <main+0x64>)
 8006e36:	f7ff f809 	bl	8005e4c <HAL_TIM_PWM_Start>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8006e3a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006e3e:	2100      	movs	r1, #0
 8006e40:	480d      	ldr	r0, [pc, #52]	@ (8006e78 <main+0x68>)
 8006e42:	f7fa fdf5 	bl	8001a30 <HAL_ADCEx_Calibration_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	HAL_ADC_Start(&hadc1);
 8006e46:	480c      	ldr	r0, [pc, #48]	@ (8006e78 <main+0x68>)
 8006e48:	f7f9 fee6 	bl	8000c18 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);
 8006e4c:	2101      	movs	r1, #1
 8006e4e:	480a      	ldr	r0, [pc, #40]	@ (8006e78 <main+0x68>)
 8006e50:	f7f9 ffac 	bl	8000dac <HAL_ADC_PollForConversion>
	AD_RES = HAL_ADC_GetValue(&hadc1);
 8006e54:	4808      	ldr	r0, [pc, #32]	@ (8006e78 <main+0x68>)
 8006e56:	f7fa f89d 	bl	8000f94 <HAL_ADC_GetValue>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	80fb      	strh	r3, [r7, #6]
	TIM2->CCR1 = (AD_RES << 4);
 8006e5e:	88fb      	ldrh	r3, [r7, #6]
 8006e60:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006e64:	011b      	lsls	r3, r3, #4
 8006e66:	6353      	str	r3, [r2, #52]	@ 0x34
	HAL_Delay(1);
 8006e68:	2001      	movs	r0, #1
 8006e6a:	f7f9 fac7 	bl	80003fc <HAL_Delay>
	HAL_ADC_Start(&hadc1);
 8006e6e:	bf00      	nop
 8006e70:	e7e9      	b.n	8006e46 <main+0x36>
 8006e72:	bf00      	nop
 8006e74:	24000094 	.word	0x24000094
 8006e78:	24000030 	.word	0x24000030

08006e7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b09c      	sub	sp, #112	@ 0x70
 8006e80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006e82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e86:	224c      	movs	r2, #76	@ 0x4c
 8006e88:	2100      	movs	r1, #0
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f000 fbc5 	bl	800761a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006e90:	1d3b      	adds	r3, r7, #4
 8006e92:	2220      	movs	r2, #32
 8006e94:	2100      	movs	r1, #0
 8006e96:	4618      	mov	r0, r3
 8006e98:	f000 fbbf 	bl	800761a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8006e9c:	2002      	movs	r0, #2
 8006e9e:	f7fb fa15 	bl	80022cc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	603b      	str	r3, [r7, #0]
 8006ea6:	4b31      	ldr	r3, [pc, #196]	@ (8006f6c <SystemClock_Config+0xf0>)
 8006ea8:	699b      	ldr	r3, [r3, #24]
 8006eaa:	4a30      	ldr	r2, [pc, #192]	@ (8006f6c <SystemClock_Config+0xf0>)
 8006eac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006eb0:	6193      	str	r3, [r2, #24]
 8006eb2:	4b2e      	ldr	r3, [pc, #184]	@ (8006f6c <SystemClock_Config+0xf0>)
 8006eb4:	699b      	ldr	r3, [r3, #24]
 8006eb6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006eba:	603b      	str	r3, [r7, #0]
 8006ebc:	4b2c      	ldr	r3, [pc, #176]	@ (8006f70 <SystemClock_Config+0xf4>)
 8006ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec0:	4a2b      	ldr	r2, [pc, #172]	@ (8006f70 <SystemClock_Config+0xf4>)
 8006ec2:	f043 0301 	orr.w	r3, r3, #1
 8006ec6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ec8:	4b29      	ldr	r3, [pc, #164]	@ (8006f70 <SystemClock_Config+0xf4>)
 8006eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ecc:	f003 0301 	and.w	r3, r3, #1
 8006ed0:	603b      	str	r3, [r7, #0]
 8006ed2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8006ed4:	bf00      	nop
 8006ed6:	4b25      	ldr	r3, [pc, #148]	@ (8006f6c <SystemClock_Config+0xf0>)
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ede:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ee2:	d1f8      	bne.n	8006ed6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006ee4:	2302      	movs	r3, #2
 8006ee6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006eec:	2340      	movs	r3, #64	@ 0x40
 8006eee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006ef0:	2302      	movs	r3, #2
 8006ef2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8006ef8:	2304      	movs	r3, #4
 8006efa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8006efc:	233c      	movs	r3, #60	@ 0x3c
 8006efe:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8006f00:	2302      	movs	r3, #2
 8006f02:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8006f04:	2302      	movs	r3, #2
 8006f06:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8006f08:	2302      	movs	r3, #2
 8006f0a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8006f0c:	230c      	movs	r3, #12
 8006f0e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8006f10:	2300      	movs	r3, #0
 8006f12:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8006f14:	2300      	movs	r3, #0
 8006f16:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006f18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f7fb fa0f 	bl	8002340 <HAL_RCC_OscConfig>
 8006f22:	4603      	mov	r3, r0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d001      	beq.n	8006f2c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8006f28:	f000 f97a 	bl	8007220 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006f2c:	233f      	movs	r3, #63	@ 0x3f
 8006f2e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006f30:	2303      	movs	r3, #3
 8006f32:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8006f34:	2300      	movs	r3, #0
 8006f36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8006f38:	2308      	movs	r3, #8
 8006f3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8006f3c:	2340      	movs	r3, #64	@ 0x40
 8006f3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8006f40:	2340      	movs	r3, #64	@ 0x40
 8006f42:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8006f44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006f48:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8006f4a:	2340      	movs	r3, #64	@ 0x40
 8006f4c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006f4e:	1d3b      	adds	r3, r7, #4
 8006f50:	2104      	movs	r1, #4
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7fb fe4e 	bl	8002bf4 <HAL_RCC_ClockConfig>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d001      	beq.n	8006f62 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8006f5e:	f000 f95f 	bl	8007220 <Error_Handler>
  }
}
 8006f62:	bf00      	nop
 8006f64:	3770      	adds	r7, #112	@ 0x70
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	58024800 	.word	0x58024800
 8006f70:	58000400 	.word	0x58000400

08006f74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b08a      	sub	sp, #40	@ 0x28
 8006f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8006f7a:	f107 031c 	add.w	r3, r7, #28
 8006f7e:	2200      	movs	r2, #0
 8006f80:	601a      	str	r2, [r3, #0]
 8006f82:	605a      	str	r2, [r3, #4]
 8006f84:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8006f86:	463b      	mov	r3, r7
 8006f88:	2200      	movs	r2, #0
 8006f8a:	601a      	str	r2, [r3, #0]
 8006f8c:	605a      	str	r2, [r3, #4]
 8006f8e:	609a      	str	r2, [r3, #8]
 8006f90:	60da      	str	r2, [r3, #12]
 8006f92:	611a      	str	r2, [r3, #16]
 8006f94:	615a      	str	r2, [r3, #20]
 8006f96:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8006f98:	4b31      	ldr	r3, [pc, #196]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006f9a:	4a32      	ldr	r2, [pc, #200]	@ (8007064 <MX_ADC1_Init+0xf0>)
 8006f9c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8006f9e:	4b30      	ldr	r3, [pc, #192]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8006fa4:	4b2e      	ldr	r3, [pc, #184]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8006faa:	4b2d      	ldr	r3, [pc, #180]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fac:	2200      	movs	r2, #0
 8006fae:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006fb0:	4b2b      	ldr	r3, [pc, #172]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fb2:	2204      	movs	r2, #4
 8006fb4:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8006fb6:	4b2a      	ldr	r3, [pc, #168]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fb8:	2200      	movs	r2, #0
 8006fba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8006fbc:	4b28      	ldr	r3, [pc, #160]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8006fc2:	4b27      	ldr	r3, [pc, #156]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006fc8:	4b25      	ldr	r3, [pc, #148]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fca:	2200      	movs	r2, #0
 8006fcc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006fce:	4b24      	ldr	r3, [pc, #144]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006fd4:	4b22      	ldr	r3, [pc, #136]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8006fda:	4b21      	ldr	r3, [pc, #132]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fdc:	2200      	movs	r2, #0
 8006fde:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8006fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8006fe6:	4b1e      	ldr	r3, [pc, #120]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fe8:	2200      	movs	r2, #0
 8006fea:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8006fec:	4b1c      	ldr	r3, [pc, #112]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8006ff4:	4b1a      	ldr	r3, [pc, #104]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006ffa:	4819      	ldr	r0, [pc, #100]	@ (8007060 <MX_ADC1_Init+0xec>)
 8006ffc:	f7f9 fc6a 	bl	80008d4 <HAL_ADC_Init>
 8007000:	4603      	mov	r3, r0
 8007002:	2b00      	cmp	r3, #0
 8007004:	d001      	beq.n	800700a <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8007006:	f000 f90b 	bl	8007220 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800700a:	2300      	movs	r3, #0
 800700c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800700e:	f107 031c 	add.w	r3, r7, #28
 8007012:	4619      	mov	r1, r3
 8007014:	4812      	ldr	r0, [pc, #72]	@ (8007060 <MX_ADC1_Init+0xec>)
 8007016:	f7fa fd6f 	bl	8001af8 <HAL_ADCEx_MultiModeConfigChannel>
 800701a:	4603      	mov	r3, r0
 800701c:	2b00      	cmp	r3, #0
 800701e:	d001      	beq.n	8007024 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8007020:	f000 f8fe 	bl	8007220 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8007024:	4b10      	ldr	r3, [pc, #64]	@ (8007068 <MX_ADC1_Init+0xf4>)
 8007026:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8007028:	2306      	movs	r3, #6
 800702a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800702c:	2300      	movs	r3, #0
 800702e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8007030:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8007034:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8007036:	2304      	movs	r3, #4
 8007038:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800703a:	2300      	movs	r3, #0
 800703c:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800703e:	2300      	movs	r3, #0
 8007040:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007042:	463b      	mov	r3, r7
 8007044:	4619      	mov	r1, r3
 8007046:	4806      	ldr	r0, [pc, #24]	@ (8007060 <MX_ADC1_Init+0xec>)
 8007048:	f7f9 ffb2 	bl	8000fb0 <HAL_ADC_ConfigChannel>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8007052:	f000 f8e5 	bl	8007220 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8007056:	bf00      	nop
 8007058:	3728      	adds	r7, #40	@ 0x28
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	24000030 	.word	0x24000030
 8007064:	40022000 	.word	0x40022000
 8007068:	1d500080 	.word	0x1d500080

0800706c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b08e      	sub	sp, #56	@ 0x38
 8007070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007072:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007076:	2200      	movs	r2, #0
 8007078:	601a      	str	r2, [r3, #0]
 800707a:	605a      	str	r2, [r3, #4]
 800707c:	609a      	str	r2, [r3, #8]
 800707e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007080:	f107 031c 	add.w	r3, r7, #28
 8007084:	2200      	movs	r2, #0
 8007086:	601a      	str	r2, [r3, #0]
 8007088:	605a      	str	r2, [r3, #4]
 800708a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800708c:	463b      	mov	r3, r7
 800708e:	2200      	movs	r2, #0
 8007090:	601a      	str	r2, [r3, #0]
 8007092:	605a      	str	r2, [r3, #4]
 8007094:	609a      	str	r2, [r3, #8]
 8007096:	60da      	str	r2, [r3, #12]
 8007098:	611a      	str	r2, [r3, #16]
 800709a:	615a      	str	r2, [r3, #20]
 800709c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800709e:	4b2d      	ldr	r3, [pc, #180]	@ (8007154 <MX_TIM2_Init+0xe8>)
 80070a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80070a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80070a6:	4b2b      	ldr	r3, [pc, #172]	@ (8007154 <MX_TIM2_Init+0xe8>)
 80070a8:	2200      	movs	r2, #0
 80070aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80070ac:	4b29      	ldr	r3, [pc, #164]	@ (8007154 <MX_TIM2_Init+0xe8>)
 80070ae:	2200      	movs	r2, #0
 80070b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80070b2:	4b28      	ldr	r3, [pc, #160]	@ (8007154 <MX_TIM2_Init+0xe8>)
 80070b4:	f04f 32ff 	mov.w	r2, #4294967295
 80070b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80070ba:	4b26      	ldr	r3, [pc, #152]	@ (8007154 <MX_TIM2_Init+0xe8>)
 80070bc:	2200      	movs	r2, #0
 80070be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80070c0:	4b24      	ldr	r3, [pc, #144]	@ (8007154 <MX_TIM2_Init+0xe8>)
 80070c2:	2200      	movs	r2, #0
 80070c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80070c6:	4823      	ldr	r0, [pc, #140]	@ (8007154 <MX_TIM2_Init+0xe8>)
 80070c8:	f7fe fe08 	bl	8005cdc <HAL_TIM_Base_Init>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d001      	beq.n	80070d6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80070d2:	f000 f8a5 	bl	8007220 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80070d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80070da:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80070dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80070e0:	4619      	mov	r1, r3
 80070e2:	481c      	ldr	r0, [pc, #112]	@ (8007154 <MX_TIM2_Init+0xe8>)
 80070e4:	f7ff f8d4 	bl	8006290 <HAL_TIM_ConfigClockSource>
 80070e8:	4603      	mov	r3, r0
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d001      	beq.n	80070f2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80070ee:	f000 f897 	bl	8007220 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80070f2:	4818      	ldr	r0, [pc, #96]	@ (8007154 <MX_TIM2_Init+0xe8>)
 80070f4:	f7fe fe49 	bl	8005d8a <HAL_TIM_PWM_Init>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d001      	beq.n	8007102 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80070fe:	f000 f88f 	bl	8007220 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007102:	2300      	movs	r3, #0
 8007104:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007106:	2300      	movs	r3, #0
 8007108:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800710a:	f107 031c 	add.w	r3, r7, #28
 800710e:	4619      	mov	r1, r3
 8007110:	4810      	ldr	r0, [pc, #64]	@ (8007154 <MX_TIM2_Init+0xe8>)
 8007112:	f7ff fdef 	bl	8006cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d001      	beq.n	8007120 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800711c:	f000 f880 	bl	8007220 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007120:	2360      	movs	r3, #96	@ 0x60
 8007122:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8007124:	2300      	movs	r3, #0
 8007126:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007128:	2300      	movs	r3, #0
 800712a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800712c:	2300      	movs	r3, #0
 800712e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007130:	463b      	mov	r3, r7
 8007132:	2200      	movs	r2, #0
 8007134:	4619      	mov	r1, r3
 8007136:	4807      	ldr	r0, [pc, #28]	@ (8007154 <MX_TIM2_Init+0xe8>)
 8007138:	f7fe ff96 	bl	8006068 <HAL_TIM_PWM_ConfigChannel>
 800713c:	4603      	mov	r3, r0
 800713e:	2b00      	cmp	r3, #0
 8007140:	d001      	beq.n	8007146 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8007142:	f000 f86d 	bl	8007220 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8007146:	4803      	ldr	r0, [pc, #12]	@ (8007154 <MX_TIM2_Init+0xe8>)
 8007148:	f000 f91c 	bl	8007384 <HAL_TIM_MspPostInit>

}
 800714c:	bf00      	nop
 800714e:	3738      	adds	r7, #56	@ 0x38
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}
 8007154:	24000094 	.word	0x24000094

08007158 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800715e:	4b19      	ldr	r3, [pc, #100]	@ (80071c4 <MX_GPIO_Init+0x6c>)
 8007160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007164:	4a17      	ldr	r2, [pc, #92]	@ (80071c4 <MX_GPIO_Init+0x6c>)
 8007166:	f043 0304 	orr.w	r3, r3, #4
 800716a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800716e:	4b15      	ldr	r3, [pc, #84]	@ (80071c4 <MX_GPIO_Init+0x6c>)
 8007170:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007174:	f003 0304 	and.w	r3, r3, #4
 8007178:	60fb      	str	r3, [r7, #12]
 800717a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800717c:	4b11      	ldr	r3, [pc, #68]	@ (80071c4 <MX_GPIO_Init+0x6c>)
 800717e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007182:	4a10      	ldr	r2, [pc, #64]	@ (80071c4 <MX_GPIO_Init+0x6c>)
 8007184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007188:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800718c:	4b0d      	ldr	r3, [pc, #52]	@ (80071c4 <MX_GPIO_Init+0x6c>)
 800718e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007196:	60bb      	str	r3, [r7, #8]
 8007198:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800719a:	4b0a      	ldr	r3, [pc, #40]	@ (80071c4 <MX_GPIO_Init+0x6c>)
 800719c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80071a0:	4a08      	ldr	r2, [pc, #32]	@ (80071c4 <MX_GPIO_Init+0x6c>)
 80071a2:	f043 0301 	orr.w	r3, r3, #1
 80071a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80071aa:	4b06      	ldr	r3, [pc, #24]	@ (80071c4 <MX_GPIO_Init+0x6c>)
 80071ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80071b0:	f003 0301 	and.w	r3, r3, #1
 80071b4:	607b      	str	r3, [r7, #4]
 80071b6:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80071b8:	bf00      	nop
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr
 80071c4:	58024400 	.word	0x58024400

080071c8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80071ce:	463b      	mov	r3, r7
 80071d0:	2200      	movs	r2, #0
 80071d2:	601a      	str	r2, [r3, #0]
 80071d4:	605a      	str	r2, [r3, #4]
 80071d6:	609a      	str	r2, [r3, #8]
 80071d8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80071da:	f7fa fe4f 	bl	8001e7c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80071de:	2301      	movs	r3, #1
 80071e0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80071e2:	2300      	movs	r3, #0
 80071e4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80071e6:	2300      	movs	r3, #0
 80071e8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80071ea:	231f      	movs	r3, #31
 80071ec:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80071ee:	2387      	movs	r3, #135	@ 0x87
 80071f0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80071f2:	2300      	movs	r3, #0
 80071f4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80071f6:	2300      	movs	r3, #0
 80071f8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80071fa:	2301      	movs	r3, #1
 80071fc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80071fe:	2301      	movs	r3, #1
 8007200:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8007202:	2300      	movs	r3, #0
 8007204:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8007206:	2300      	movs	r3, #0
 8007208:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800720a:	463b      	mov	r3, r7
 800720c:	4618      	mov	r0, r3
 800720e:	f7fa fe6d 	bl	8001eec <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8007212:	2004      	movs	r0, #4
 8007214:	f7fa fe4a 	bl	8001eac <HAL_MPU_Enable>

}
 8007218:	bf00      	nop
 800721a:	3710      	adds	r7, #16
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}

08007220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007220:	b480      	push	{r7}
 8007222:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007224:	b672      	cpsid	i
}
 8007226:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007228:	bf00      	nop
 800722a:	e7fd      	b.n	8007228 <Error_Handler+0x8>

0800722c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007232:	4b0a      	ldr	r3, [pc, #40]	@ (800725c <HAL_MspInit+0x30>)
 8007234:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007238:	4a08      	ldr	r2, [pc, #32]	@ (800725c <HAL_MspInit+0x30>)
 800723a:	f043 0302 	orr.w	r3, r3, #2
 800723e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007242:	4b06      	ldr	r3, [pc, #24]	@ (800725c <HAL_MspInit+0x30>)
 8007244:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007248:	f003 0302 	and.w	r3, r3, #2
 800724c:	607b      	str	r3, [r7, #4]
 800724e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007250:	bf00      	nop
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr
 800725c:	58024400 	.word	0x58024400

08007260 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b0ba      	sub	sp, #232	@ 0xe8
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007268:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800726c:	2200      	movs	r2, #0
 800726e:	601a      	str	r2, [r3, #0]
 8007270:	605a      	str	r2, [r3, #4]
 8007272:	609a      	str	r2, [r3, #8]
 8007274:	60da      	str	r2, [r3, #12]
 8007276:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007278:	f107 0310 	add.w	r3, r7, #16
 800727c:	22c0      	movs	r2, #192	@ 0xc0
 800727e:	2100      	movs	r1, #0
 8007280:	4618      	mov	r0, r3
 8007282:	f000 f9ca 	bl	800761a <memset>
  if(hadc->Instance==ADC1)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a2b      	ldr	r2, [pc, #172]	@ (8007338 <HAL_ADC_MspInit+0xd8>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d14f      	bne.n	8007330 <HAL_ADC_MspInit+0xd0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8007290:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8007294:	f04f 0300 	mov.w	r3, #0
 8007298:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800729c:	2304      	movs	r3, #4
 800729e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 80072a0:	230a      	movs	r3, #10
 80072a2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80072a4:	2302      	movs	r3, #2
 80072a6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80072a8:	2302      	movs	r3, #2
 80072aa:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80072ac:	2302      	movs	r3, #2
 80072ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80072b0:	23c0      	movs	r3, #192	@ 0xc0
 80072b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80072b4:	2320      	movs	r3, #32
 80072b6:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 80072b8:	2300      	movs	r3, #0
 80072ba:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80072bc:	2300      	movs	r3, #0
 80072be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80072c2:	f107 0310 	add.w	r3, r7, #16
 80072c6:	4618      	mov	r0, r3
 80072c8:	f7fc f80a 	bl	80032e0 <HAL_RCCEx_PeriphCLKConfig>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d001      	beq.n	80072d6 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 80072d2:	f7ff ffa5 	bl	8007220 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80072d6:	4b19      	ldr	r3, [pc, #100]	@ (800733c <HAL_ADC_MspInit+0xdc>)
 80072d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80072dc:	4a17      	ldr	r2, [pc, #92]	@ (800733c <HAL_ADC_MspInit+0xdc>)
 80072de:	f043 0320 	orr.w	r3, r3, #32
 80072e2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80072e6:	4b15      	ldr	r3, [pc, #84]	@ (800733c <HAL_ADC_MspInit+0xdc>)
 80072e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80072ec:	f003 0320 	and.w	r3, r3, #32
 80072f0:	60fb      	str	r3, [r7, #12]
 80072f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80072f4:	4b11      	ldr	r3, [pc, #68]	@ (800733c <HAL_ADC_MspInit+0xdc>)
 80072f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072fa:	4a10      	ldr	r2, [pc, #64]	@ (800733c <HAL_ADC_MspInit+0xdc>)
 80072fc:	f043 0301 	orr.w	r3, r3, #1
 8007300:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007304:	4b0d      	ldr	r3, [pc, #52]	@ (800733c <HAL_ADC_MspInit+0xdc>)
 8007306:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	60bb      	str	r3, [r7, #8]
 8007310:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_INP7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8007312:	2380      	movs	r3, #128	@ 0x80
 8007314:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007318:	2303      	movs	r3, #3
 800731a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800731e:	2300      	movs	r3, #0
 8007320:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007324:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8007328:	4619      	mov	r1, r3
 800732a:	4805      	ldr	r0, [pc, #20]	@ (8007340 <HAL_ADC_MspInit+0xe0>)
 800732c:	f7fa fe1e 	bl	8001f6c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8007330:	bf00      	nop
 8007332:	37e8      	adds	r7, #232	@ 0xe8
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	40022000 	.word	0x40022000
 800733c:	58024400 	.word	0x58024400
 8007340:	58020000 	.word	0x58020000

08007344 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007344:	b480      	push	{r7}
 8007346:	b085      	sub	sp, #20
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007354:	d10e      	bne.n	8007374 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007356:	4b0a      	ldr	r3, [pc, #40]	@ (8007380 <HAL_TIM_Base_MspInit+0x3c>)
 8007358:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800735c:	4a08      	ldr	r2, [pc, #32]	@ (8007380 <HAL_TIM_Base_MspInit+0x3c>)
 800735e:	f043 0301 	orr.w	r3, r3, #1
 8007362:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007366:	4b06      	ldr	r3, [pc, #24]	@ (8007380 <HAL_TIM_Base_MspInit+0x3c>)
 8007368:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800736c:	f003 0301 	and.w	r3, r3, #1
 8007370:	60fb      	str	r3, [r7, #12]
 8007372:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8007374:	bf00      	nop
 8007376:	3714      	adds	r7, #20
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr
 8007380:	58024400 	.word	0x58024400

08007384 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b088      	sub	sp, #32
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800738c:	f107 030c 	add.w	r3, r7, #12
 8007390:	2200      	movs	r2, #0
 8007392:	601a      	str	r2, [r3, #0]
 8007394:	605a      	str	r2, [r3, #4]
 8007396:	609a      	str	r2, [r3, #8]
 8007398:	60da      	str	r2, [r3, #12]
 800739a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073a4:	d11e      	bne.n	80073e4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073a6:	4b11      	ldr	r3, [pc, #68]	@ (80073ec <HAL_TIM_MspPostInit+0x68>)
 80073a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80073ac:	4a0f      	ldr	r2, [pc, #60]	@ (80073ec <HAL_TIM_MspPostInit+0x68>)
 80073ae:	f043 0301 	orr.w	r3, r3, #1
 80073b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80073b6:	4b0d      	ldr	r3, [pc, #52]	@ (80073ec <HAL_TIM_MspPostInit+0x68>)
 80073b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80073bc:	f003 0301 	and.w	r3, r3, #1
 80073c0:	60bb      	str	r3, [r7, #8]
 80073c2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80073c4:	2301      	movs	r3, #1
 80073c6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073c8:	2302      	movs	r3, #2
 80073ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073cc:	2300      	movs	r3, #0
 80073ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073d0:	2300      	movs	r3, #0
 80073d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80073d4:	2301      	movs	r3, #1
 80073d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073d8:	f107 030c 	add.w	r3, r7, #12
 80073dc:	4619      	mov	r1, r3
 80073de:	4804      	ldr	r0, [pc, #16]	@ (80073f0 <HAL_TIM_MspPostInit+0x6c>)
 80073e0:	f7fa fdc4 	bl	8001f6c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80073e4:	bf00      	nop
 80073e6:	3720      	adds	r7, #32
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	58024400 	.word	0x58024400
 80073f0:	58020000 	.word	0x58020000

080073f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80073f4:	b480      	push	{r7}
 80073f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80073f8:	bf00      	nop
 80073fa:	e7fd      	b.n	80073f8 <NMI_Handler+0x4>

080073fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80073fc:	b480      	push	{r7}
 80073fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007400:	bf00      	nop
 8007402:	e7fd      	b.n	8007400 <HardFault_Handler+0x4>

08007404 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007404:	b480      	push	{r7}
 8007406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007408:	bf00      	nop
 800740a:	e7fd      	b.n	8007408 <MemManage_Handler+0x4>

0800740c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800740c:	b480      	push	{r7}
 800740e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007410:	bf00      	nop
 8007412:	e7fd      	b.n	8007410 <BusFault_Handler+0x4>

08007414 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007414:	b480      	push	{r7}
 8007416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007418:	bf00      	nop
 800741a:	e7fd      	b.n	8007418 <UsageFault_Handler+0x4>

0800741c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800741c:	b480      	push	{r7}
 800741e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007420:	bf00      	nop
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr

0800742a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800742a:	b480      	push	{r7}
 800742c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800742e:	bf00      	nop
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007438:	b480      	push	{r7}
 800743a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800743c:	bf00      	nop
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800744a:	f7f8 ffb7 	bl	80003bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800744e:	bf00      	nop
 8007450:	bd80      	pop	{r7, pc}
	...

08007454 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8007454:	b480      	push	{r7}
 8007456:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007458:	4b43      	ldr	r3, [pc, #268]	@ (8007568 <SystemInit+0x114>)
 800745a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800745e:	4a42      	ldr	r2, [pc, #264]	@ (8007568 <SystemInit+0x114>)
 8007460:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007464:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007468:	4b40      	ldr	r3, [pc, #256]	@ (800756c <SystemInit+0x118>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f003 030f 	and.w	r3, r3, #15
 8007470:	2b06      	cmp	r3, #6
 8007472:	d807      	bhi.n	8007484 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007474:	4b3d      	ldr	r3, [pc, #244]	@ (800756c <SystemInit+0x118>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f023 030f 	bic.w	r3, r3, #15
 800747c:	4a3b      	ldr	r2, [pc, #236]	@ (800756c <SystemInit+0x118>)
 800747e:	f043 0307 	orr.w	r3, r3, #7
 8007482:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8007484:	4b3a      	ldr	r3, [pc, #232]	@ (8007570 <SystemInit+0x11c>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a39      	ldr	r2, [pc, #228]	@ (8007570 <SystemInit+0x11c>)
 800748a:	f043 0301 	orr.w	r3, r3, #1
 800748e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007490:	4b37      	ldr	r3, [pc, #220]	@ (8007570 <SystemInit+0x11c>)
 8007492:	2200      	movs	r2, #0
 8007494:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8007496:	4b36      	ldr	r3, [pc, #216]	@ (8007570 <SystemInit+0x11c>)
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	4935      	ldr	r1, [pc, #212]	@ (8007570 <SystemInit+0x11c>)
 800749c:	4b35      	ldr	r3, [pc, #212]	@ (8007574 <SystemInit+0x120>)
 800749e:	4013      	ands	r3, r2
 80074a0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80074a2:	4b32      	ldr	r3, [pc, #200]	@ (800756c <SystemInit+0x118>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 0308 	and.w	r3, r3, #8
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d007      	beq.n	80074be <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80074ae:	4b2f      	ldr	r3, [pc, #188]	@ (800756c <SystemInit+0x118>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f023 030f 	bic.w	r3, r3, #15
 80074b6:	4a2d      	ldr	r2, [pc, #180]	@ (800756c <SystemInit+0x118>)
 80074b8:	f043 0307 	orr.w	r3, r3, #7
 80074bc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80074be:	4b2c      	ldr	r3, [pc, #176]	@ (8007570 <SystemInit+0x11c>)
 80074c0:	2200      	movs	r2, #0
 80074c2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80074c4:	4b2a      	ldr	r3, [pc, #168]	@ (8007570 <SystemInit+0x11c>)
 80074c6:	2200      	movs	r2, #0
 80074c8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80074ca:	4b29      	ldr	r3, [pc, #164]	@ (8007570 <SystemInit+0x11c>)
 80074cc:	2200      	movs	r2, #0
 80074ce:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80074d0:	4b27      	ldr	r3, [pc, #156]	@ (8007570 <SystemInit+0x11c>)
 80074d2:	4a29      	ldr	r2, [pc, #164]	@ (8007578 <SystemInit+0x124>)
 80074d4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80074d6:	4b26      	ldr	r3, [pc, #152]	@ (8007570 <SystemInit+0x11c>)
 80074d8:	4a28      	ldr	r2, [pc, #160]	@ (800757c <SystemInit+0x128>)
 80074da:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80074dc:	4b24      	ldr	r3, [pc, #144]	@ (8007570 <SystemInit+0x11c>)
 80074de:	4a28      	ldr	r2, [pc, #160]	@ (8007580 <SystemInit+0x12c>)
 80074e0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80074e2:	4b23      	ldr	r3, [pc, #140]	@ (8007570 <SystemInit+0x11c>)
 80074e4:	2200      	movs	r2, #0
 80074e6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80074e8:	4b21      	ldr	r3, [pc, #132]	@ (8007570 <SystemInit+0x11c>)
 80074ea:	4a25      	ldr	r2, [pc, #148]	@ (8007580 <SystemInit+0x12c>)
 80074ec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80074ee:	4b20      	ldr	r3, [pc, #128]	@ (8007570 <SystemInit+0x11c>)
 80074f0:	2200      	movs	r2, #0
 80074f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80074f4:	4b1e      	ldr	r3, [pc, #120]	@ (8007570 <SystemInit+0x11c>)
 80074f6:	4a22      	ldr	r2, [pc, #136]	@ (8007580 <SystemInit+0x12c>)
 80074f8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80074fa:	4b1d      	ldr	r3, [pc, #116]	@ (8007570 <SystemInit+0x11c>)
 80074fc:	2200      	movs	r2, #0
 80074fe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007500:	4b1b      	ldr	r3, [pc, #108]	@ (8007570 <SystemInit+0x11c>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a1a      	ldr	r2, [pc, #104]	@ (8007570 <SystemInit+0x11c>)
 8007506:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800750a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800750c:	4b18      	ldr	r3, [pc, #96]	@ (8007570 <SystemInit+0x11c>)
 800750e:	2200      	movs	r2, #0
 8007510:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8007512:	4b1c      	ldr	r3, [pc, #112]	@ (8007584 <SystemInit+0x130>)
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	4b1c      	ldr	r3, [pc, #112]	@ (8007588 <SystemInit+0x134>)
 8007518:	4013      	ands	r3, r2
 800751a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800751e:	d202      	bcs.n	8007526 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8007520:	4b1a      	ldr	r3, [pc, #104]	@ (800758c <SystemInit+0x138>)
 8007522:	2201      	movs	r2, #1
 8007524:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8007526:	4b12      	ldr	r3, [pc, #72]	@ (8007570 <SystemInit+0x11c>)
 8007528:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800752c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007530:	2b00      	cmp	r3, #0
 8007532:	d113      	bne.n	800755c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8007534:	4b0e      	ldr	r3, [pc, #56]	@ (8007570 <SystemInit+0x11c>)
 8007536:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800753a:	4a0d      	ldr	r2, [pc, #52]	@ (8007570 <SystemInit+0x11c>)
 800753c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007540:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8007544:	4b12      	ldr	r3, [pc, #72]	@ (8007590 <SystemInit+0x13c>)
 8007546:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800754a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800754c:	4b08      	ldr	r3, [pc, #32]	@ (8007570 <SystemInit+0x11c>)
 800754e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007552:	4a07      	ldr	r2, [pc, #28]	@ (8007570 <SystemInit+0x11c>)
 8007554:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007558:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800755c:	bf00      	nop
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	e000ed00 	.word	0xe000ed00
 800756c:	52002000 	.word	0x52002000
 8007570:	58024400 	.word	0x58024400
 8007574:	eaf6ed7f 	.word	0xeaf6ed7f
 8007578:	02020200 	.word	0x02020200
 800757c:	01ff0000 	.word	0x01ff0000
 8007580:	01010280 	.word	0x01010280
 8007584:	5c001000 	.word	0x5c001000
 8007588:	ffff0000 	.word	0xffff0000
 800758c:	51008108 	.word	0x51008108
 8007590:	52004000 	.word	0x52004000

08007594 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8007594:	b480      	push	{r7}
 8007596:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8007598:	4b09      	ldr	r3, [pc, #36]	@ (80075c0 <ExitRun0Mode+0x2c>)
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	4a08      	ldr	r2, [pc, #32]	@ (80075c0 <ExitRun0Mode+0x2c>)
 800759e:	f043 0302 	orr.w	r3, r3, #2
 80075a2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80075a4:	bf00      	nop
 80075a6:	4b06      	ldr	r3, [pc, #24]	@ (80075c0 <ExitRun0Mode+0x2c>)
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d0f9      	beq.n	80075a6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80075b2:	bf00      	nop
 80075b4:	bf00      	nop
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	58024800 	.word	0x58024800

080075c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80075c4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8007600 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80075c8:	f7ff ffe4 	bl	8007594 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80075cc:	f7ff ff42 	bl	8007454 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80075d0:	480c      	ldr	r0, [pc, #48]	@ (8007604 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80075d2:	490d      	ldr	r1, [pc, #52]	@ (8007608 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80075d4:	4a0d      	ldr	r2, [pc, #52]	@ (800760c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80075d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80075d8:	e002      	b.n	80075e0 <LoopCopyDataInit>

080075da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80075da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80075dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80075de:	3304      	adds	r3, #4

080075e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80075e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80075e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80075e4:	d3f9      	bcc.n	80075da <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80075e6:	4a0a      	ldr	r2, [pc, #40]	@ (8007610 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80075e8:	4c0a      	ldr	r4, [pc, #40]	@ (8007614 <LoopFillZerobss+0x22>)
  movs r3, #0
 80075ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80075ec:	e001      	b.n	80075f2 <LoopFillZerobss>

080075ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80075ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80075f0:	3204      	adds	r2, #4

080075f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80075f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80075f4:	d3fb      	bcc.n	80075ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80075f6:	f000 f819 	bl	800762c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80075fa:	f7ff fc09 	bl	8006e10 <main>
  bx  lr
 80075fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007600:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8007604:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8007608:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800760c:	080076a4 	.word	0x080076a4
  ldr r2, =_sbss
 8007610:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8007614:	240000e0 	.word	0x240000e0

08007618 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007618:	e7fe      	b.n	8007618 <ADC3_IRQHandler>

0800761a <memset>:
 800761a:	4402      	add	r2, r0
 800761c:	4603      	mov	r3, r0
 800761e:	4293      	cmp	r3, r2
 8007620:	d100      	bne.n	8007624 <memset+0xa>
 8007622:	4770      	bx	lr
 8007624:	f803 1b01 	strb.w	r1, [r3], #1
 8007628:	e7f9      	b.n	800761e <memset+0x4>
	...

0800762c <__libc_init_array>:
 800762c:	b570      	push	{r4, r5, r6, lr}
 800762e:	4d0d      	ldr	r5, [pc, #52]	@ (8007664 <__libc_init_array+0x38>)
 8007630:	4c0d      	ldr	r4, [pc, #52]	@ (8007668 <__libc_init_array+0x3c>)
 8007632:	1b64      	subs	r4, r4, r5
 8007634:	10a4      	asrs	r4, r4, #2
 8007636:	2600      	movs	r6, #0
 8007638:	42a6      	cmp	r6, r4
 800763a:	d109      	bne.n	8007650 <__libc_init_array+0x24>
 800763c:	4d0b      	ldr	r5, [pc, #44]	@ (800766c <__libc_init_array+0x40>)
 800763e:	4c0c      	ldr	r4, [pc, #48]	@ (8007670 <__libc_init_array+0x44>)
 8007640:	f000 f818 	bl	8007674 <_init>
 8007644:	1b64      	subs	r4, r4, r5
 8007646:	10a4      	asrs	r4, r4, #2
 8007648:	2600      	movs	r6, #0
 800764a:	42a6      	cmp	r6, r4
 800764c:	d105      	bne.n	800765a <__libc_init_array+0x2e>
 800764e:	bd70      	pop	{r4, r5, r6, pc}
 8007650:	f855 3b04 	ldr.w	r3, [r5], #4
 8007654:	4798      	blx	r3
 8007656:	3601      	adds	r6, #1
 8007658:	e7ee      	b.n	8007638 <__libc_init_array+0xc>
 800765a:	f855 3b04 	ldr.w	r3, [r5], #4
 800765e:	4798      	blx	r3
 8007660:	3601      	adds	r6, #1
 8007662:	e7f2      	b.n	800764a <__libc_init_array+0x1e>
 8007664:	0800769c 	.word	0x0800769c
 8007668:	0800769c 	.word	0x0800769c
 800766c:	0800769c 	.word	0x0800769c
 8007670:	080076a0 	.word	0x080076a0

08007674 <_init>:
 8007674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007676:	bf00      	nop
 8007678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800767a:	bc08      	pop	{r3}
 800767c:	469e      	mov	lr, r3
 800767e:	4770      	bx	lr

08007680 <_fini>:
 8007680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007682:	bf00      	nop
 8007684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007686:	bc08      	pop	{r3}
 8007688:	469e      	mov	lr, r3
 800768a:	4770      	bx	lr
