Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 24 22:13:43 2019
| Host         : DESKTOP-U2FBRCJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    34 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |           31 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             330 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |            5 |
| Yes          | No                    | No                     |            2328 |          274 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              98 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|    Clock Signal    |                                                       Enable Signal                                                       |                                                    Set/Reset Signal                                                    | Slice Load Count | Bel Load Count |
+--------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK/inst/clk_out1 | RX/baud8_tick_blk/acc[18]                                                                                                 |                                                                                                                        |                1 |              6 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/cnt_reg[3].addsub_reg                                                                  | FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/process_state_s                     |                2 |             10 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/processing_state/ce_pedelay            |                                                                                                                        |                3 |             14 |
|  CLK/inst/clk_out1 | FFT/LoadFFT/sel                                                                                                           | FFT/LoadFFT/clear                                                                                                      |                2 |             16 |
|  CLK/inst/clk_out1 | FFT/UnloadFFT/t[7]_i_2__0_n_0                                                                                             | FFT/UnloadFFT/t[7]_i_1__0_n_0                                                                                          |                2 |             16 |
|  CLK/inst/clk_out1 | SaveUART/in_uart[7]_i_1_n_0                                                                                               |                                                                                                                        |                1 |             16 |
|  CLK/inst/clk_out1 | SaveUART/in_uart[31]_i_1_n_0                                                                                              |                                                                                                                        |                2 |             16 |
|  CLK/inst/clk_out1 | SaveUART/in_uart[15]_i_1_n_0                                                                                              |                                                                                                                        |                1 |             16 |
|  CLK/inst/clk_out1 | SaveUART/in_uart[23]_i_1_n_0                                                                                              |                                                                                                                        |                1 |             16 |
|  CLK/inst/clk_out1 | SendUART/t[7]_i_2_n_0                                                                                                     | SendUART/t[7]_i_1_n_0                                                                                                  |                2 |             16 |
|  CLK/inst/clk_out1 | RX/uart_rx_blk/rx_data[7]_i_1_n_0                                                                                         |                                                                                                                        |                2 |             16 |
|  CLK/inst/clk_out1 | TX/uart_tx_blk/tx_data_reg[7]_i_1_n_0                                                                                     |                                                                                                                        |                2 |             16 |
|  CLK/inst/clk_out1 | SendUART/tx_data_next                                                                                                     |                                                                                                                        |                3 |             16 |
|  CLK/inst/clk_out1 | FFT/LoadFFT/dir_time[9]_i_1_n_0                                                                                           |                                                                                                                        |                3 |             20 |
|  CLK/inst/clk_out1 | FFT/UnloadFFT/FSM_onehot_actual_reg_n_0_[3]                                                                               |                                                                                                                        |                5 |             20 |
|  CLK/inst/clk_out1 | SaveUART/ENA                                                                                                              |                                                                                                                        |                3 |             20 |
|  CLK/inst/clk_out1 | SendUART/dir_out_uart_next                                                                                                |                                                                                                                        |                2 |             20 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/ce_w2c                                                                                 | FFT/FFTcore/U0/i_synth/axi_wrapper/same_input_output_order.inon.no_cyclic_prefix.OUT_ADDR_reg[9]                       |                3 |             20 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/symbols_out_remaining[9]_i_1_n_0                                                       |                                                                                                                        |                4 |             20 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/processing_state/no_early_reg.I_TC_reg | FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/no_early_reg.I_TC_reg |                4 |             20 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/i_ce_and_scale_sch_we                                                                  |                                                                                                                        |                2 |             22 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/xk_index_counter_ce                                                                    |                                                                                                                        |                4 |             24 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/xn_index_counter_ce                                                                    |                                                                                                                        |                4 |             24 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/pe_cnt/E[0]                            |                                                                                                                        |                3 |             36 |
|  CLK/inst/clk_out1 |                                                                                                                           | TX/uart_tx_blk/SR[0]                                                                                                   |                5 |             38 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/wr_enable                 |                                                                                                                        |                4 |             64 |
|  CLK/inst/clk_out1 | FFT/LoadFFT/data_tdata[31]_i_1_n_0                                                                                        |                                                                                                                        |                5 |             64 |
|  CLK/inst/clk_out1 | FFT/UnloadFFT/dato_frequency_next                                                                                         |                                                                                                                        |                6 |             64 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_4_out5_out                   |                                                                                                                        |                7 |             64 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_8_out                        |                                                                                                                        |                6 |             64 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                      |                                                                                                                        |                4 |             64 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                |                                                                                                                        |                5 |             66 |
|  CLK/inst/clk_out1 |                                                                                                                           |                                                                                                                        |               46 |            332 |
|  CLK/inst/clk_out1 | FFT/FFTcore/U0/i_synth/axi_wrapper/ce_w2c                                                                                 |                                                                                                                        |              224 |           1976 |
+--------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


