# info.yaml for TinyTapeout IHP 26a
yaml_version: 2

project:
  title: "MBIST/MBISR Memory Test and Repair"  # REQUIRED: Add this
  name: "tt_um_aksp_mbist_mbisr"
  author: "Aditya Kumar Singh Pundir"
  email: "aditya.pundir@gmail.com"
  description: "MBIST (March C-) + MBISR (CAM remap) memory test and repair system for TinyTapeout IHP 26a."
  language: "verilog"
  tiles: 1  # Should be number, not string
  clock_hz: 10000000   # 10 MHz - in project section, not separate

digital:
  source: "verilog"
  top_module: "tt_um_aksp_mbist_mbisr"

source_files:
  - src/tt_um_aksp_mbist_mbisr.v
  - src/top.v
  - src/mbist_marchc_controller.v
  - src/mbisr_controller.v
  - src/memory.v

# Pinout must follow this exact format
pinout:
  ui:
    - name: ui0
      desc: "Start MBIST"
      dir: "IN"
    - name: ui1
      desc: "Unused input 1"
      dir: "IN"
    - name: ui2
      desc: "Unused input 2"
      dir: "IN"
    - name: ui3
      desc: "Unused input 3"
      dir: "IN"
    - name: ui4
      desc: "Unused input 4"
      dir: "IN"
    - name: ui5
      desc: "Unused input 5"
      dir: "IN"
    - name: ui6
      desc: "Unused input 6"
      dir: "IN"
    - name: ui7
      desc: "Unused input 7"
      dir: "IN"
  
  uo:
    - name: uo0
      desc: "Test complete"
      dir: "OUT"
    - name: uo1
      desc: "Test fail flag"
      dir: "OUT"
    - name: uo2
      desc: "Unused output 2"
      dir: "OUT"
    - name: uo3
      desc: "Unused output 3"
      dir: "OUT"
    - name: uo4
      desc: "Unused output 4"
      dir: "OUT"
    - name: uo5
      desc: "Unused output 5"
      dir: "OUT"
    - name: uo6
      desc: "Unused output 6"
      dir: "OUT"
    - name: uo7
      desc: "Unused output 7"
      dir: "OUT"
  
  uio:
    - name: uio0
      desc: "Bidirectional 0"
      dir: "BIDIR"
    - name: uio1
      desc: "Bidirectional 1"
      dir: "BIDIR"
    - name: uio2
      desc: "Bidirectional 2"
      dir: "BIDIR"
    - name: uio3
      desc: "Bidirectional 3"
      dir: "BIDIR"
    - name: uio4
      desc: "Bidirectional 4"
      dir: "BIDIR"
    - name: uio5
      desc: "Bidirectional 5"
      dir: "BIDIR"
    - name: uio6
      desc: "Bidirectional 6"
      dir: "BIDIR"
    - name: uio7
      desc: "Bidirectional 7"
      dir: "BIDIR"

# Optional sections
power:
  voltage: 3.3

# Remove the separate clock: section - clock_hz is in project section
