/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [28:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [14:0] celloutsig_0_28z;
  reg [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [23:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [18:0] celloutsig_0_55z;
  wire [26:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_36z[0] ? celloutsig_0_6z[2] : celloutsig_0_25z[4];
  assign celloutsig_0_4z = celloutsig_0_0z ? in_data[37] : celloutsig_0_1z[6];
  assign celloutsig_0_32z = celloutsig_0_4z ? celloutsig_0_6z[0] : celloutsig_0_30z[2];
  assign celloutsig_0_0z = ~((in_data[2] | in_data[85]) & in_data[85]);
  assign celloutsig_1_17z = ~((celloutsig_1_9z | celloutsig_1_0z[0]) & celloutsig_1_13z);
  assign celloutsig_0_7z = ~((celloutsig_0_5z[19] | celloutsig_0_2z) & celloutsig_0_6z[1]);
  assign celloutsig_1_3z = ~(in_data[125] ^ celloutsig_1_0z[0]);
  assign celloutsig_1_15z = ~(celloutsig_1_3z ^ celloutsig_1_4z);
  assign celloutsig_0_24z = ~(celloutsig_0_16z ^ celloutsig_0_21z[4]);
  assign celloutsig_1_10z = in_data[121:114] / { 2'h3, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, 2'h3 };
  assign celloutsig_1_19z = { celloutsig_1_11z[12:4], celloutsig_1_1z } / { 1'h1, celloutsig_1_11z[8:1], celloutsig_1_17z };
  assign celloutsig_0_8z = { celloutsig_0_1z[5:2], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_5z[19:15] };
  assign celloutsig_0_11z = celloutsig_0_5z[20:18] / { 1'h1, celloutsig_0_8z[4:3] };
  assign celloutsig_0_15z = { celloutsig_0_5z[26:20], celloutsig_0_7z, celloutsig_0_0z } / { 1'h1, celloutsig_0_10z[0], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_19z[8:1], celloutsig_0_17z } / { 1'h1, celloutsig_0_5z[24:17] };
  assign celloutsig_0_48z = celloutsig_0_36z[3:1] === celloutsig_0_35z[8:6];
  assign celloutsig_1_4z = celloutsig_1_2z[11:0] === celloutsig_1_2z[12:1];
  assign celloutsig_1_7z = { celloutsig_1_5z, 1'h1, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } === in_data[151:146];
  assign celloutsig_0_34z = celloutsig_0_14z[12:4] >= { celloutsig_0_20z[7:1], celloutsig_0_24z, celloutsig_0_26z };
  assign celloutsig_0_17z = { celloutsig_0_5z[11:2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_0z } >= { celloutsig_0_1z[1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[85:54], celloutsig_0_0z } >= in_data[86:54];
  assign celloutsig_0_3z = { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[4:2], celloutsig_0_2z };
  assign celloutsig_0_14z = { in_data[77:74], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z } % { 1'h1, celloutsig_0_5z[10:7], celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_4z } != celloutsig_1_8z[4:1];
  assign celloutsig_0_16z = { in_data[87:72], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_9z } != { celloutsig_0_12z[16:3], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_23z = celloutsig_0_10z != celloutsig_0_8z;
  assign celloutsig_1_1z = in_data[136:128] !== in_data[138:130];
  assign celloutsig_1_9z = { celloutsig_1_0z[1:0], celloutsig_1_7z } !== { celloutsig_1_2z[11:10], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_8z[6:4] !== in_data[127:125];
  assign celloutsig_0_9z = { in_data[86], celloutsig_0_6z, celloutsig_0_4z } !== { celloutsig_0_1z[5:1], celloutsig_0_7z };
  assign celloutsig_0_22z = celloutsig_0_21z[9:3] !== { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_26z = { celloutsig_0_12z[19:11], celloutsig_0_23z } !== celloutsig_0_21z[11:2];
  assign celloutsig_0_35z = ~ { celloutsig_0_5z[17:1], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_47z = ~ { celloutsig_0_25z[2:0], celloutsig_0_34z, celloutsig_0_37z };
  assign celloutsig_0_10z = ~ { in_data[67:63], celloutsig_0_2z };
  assign celloutsig_0_1z = ~ in_data[34:28];
  assign celloutsig_1_2z = { in_data[114:106], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } | in_data[158:143];
  assign celloutsig_0_12z = { celloutsig_0_5z[24:14], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } | { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_54z = | celloutsig_0_5z[21:9];
  assign celloutsig_1_5z = | { celloutsig_1_0z, in_data[164:150] };
  assign celloutsig_0_13z = | celloutsig_0_12z[25:12];
  assign celloutsig_0_6z = { in_data[71], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z } << celloutsig_0_5z[6:3];
  assign celloutsig_0_19z = { celloutsig_0_1z[5:1], celloutsig_0_15z } << { in_data[38:28], celloutsig_0_11z };
  assign celloutsig_1_8z = { celloutsig_1_2z[8:6], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z } >> { celloutsig_1_3z, 1'h1, celloutsig_1_5z, celloutsig_1_2z, 1'h1, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z, 1'h1, celloutsig_1_5z, celloutsig_1_9z } >> { celloutsig_1_8z[6:0], 1'h1, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_25z = { celloutsig_0_14z[4:1], celloutsig_0_7z } >> celloutsig_0_10z[5:1];
  assign celloutsig_0_36z = { celloutsig_0_12z[22:20], celloutsig_0_4z } - { celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_32z };
  assign celloutsig_0_55z = { celloutsig_0_12z[27:26], celloutsig_0_21z, celloutsig_0_47z } - { celloutsig_0_28z[14:1], celloutsig_0_48z, celloutsig_0_29z };
  assign celloutsig_0_5z = { in_data[32:30], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z } - { in_data[86:62], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[119:117] ~^ in_data[131:129];
  assign celloutsig_0_21z = celloutsig_0_5z[13:2] ~^ { celloutsig_0_1z[5:0], celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_10z, celloutsig_0_15z } ~^ { celloutsig_0_12z[19:13], celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_30z = { celloutsig_0_29z, celloutsig_0_11z } ~^ celloutsig_0_21z[8:2];
  always_latch
    if (clkin_data[0]) celloutsig_0_29z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_29z = celloutsig_0_28z[3:0];
  assign { out_data[128], out_data[105:96], out_data[32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
