;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN <-127, 105
	SUB 0, @10
	DJN -1, @-20
	ADD 210, 30
	SUB 0, @10
	SPL -0, 104
	SUB 297, <-120
	SLT @816, @8
	SUB 0, @10
	ADD #279, <0
	SUB @121, 103
	SUB 297, <-120
	SUB 297, <-120
	MOV -17, <-20
	SUB #10, 200
	SLT 100, 0
	SUB @-127, 0
	SUB 12, @-0
	SPL 0, 40
	DJN -1, @-20
	SPL 0, 40
	SUB @-127, 0
	SUB @-127, 100
	SUB @-127, 100
	ADD 30, 9
	SUB 297, <-120
	ADD -0, 104
	SPL 0, <402
	SUB 972, @200
	SUB 0, -801
	SUB @-211, -306
	SUB -21, @34
	DAT #30, #9
	SUB @-211, -306
	DAT #30, #9
	SLT 100, 0
	SUB 12, @-0
	MOV -501, @920
	SPL 0, <802
	SPL 0, <802
	MOV -1, <-20
	SPL 0, <802
	MOV -1, <-20
	SPL 0, <802
	SPL 0, <802
