INFO: [VRFC 10-2263] Analyzing Verilog file "/home/megamind/Verilog-codes/time/time.srcs/sources_1/new/time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
