Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y3): (0,64,150,199)            | (X1,Y3): (65,116,150,199)          
| (X0,Y2): (0,64,100,149)            | (X1,Y2): (65,116,100,149)          
| (X0,Y1): (0,64,50,99)              | (X1,Y1): (65,116,50,99)            
| (X0,Y0): (0,64,0,49)               | (X1,Y0): (65,116,0,49)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKB     | HCKB     | MRCKB     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 1900     | 900      | 10      | 20      
| (X0,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 1200     | 600      | 10      | 20      
| (X0,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 1200     | 600      | 10      | 20      
| (X0,Y3)               | 4           | 4           | 4        | 4         | 12       | 2         | 1900     | 900      | 10      | 20      
| (X1,Y0)               | 0           | 0           | 0        | 0         | 12       | 0         | 1400     | 500      | 30      | 40      
| (X1,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 1400     | 500      | 30      | 40      
| (X1,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 1400     | 500      | 30      | 40      
| (X1,Y3)               | 0           | 0           | 0        | 0         | 12       | 0         | 1275     | 475      | 25      | 40      
+--------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                             | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name              | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PLL/u_gpll/gpll_inst                     | CLKOUT1        | uart_clk              | CLK                  | clkbufg_23/gopclkbufg     | CLKOUT                | ntclkbufg_0         |  ---                            |  ---            |  ---                     |  ---                         | 21029           | 0                   
| PLL/u_gpll/gpll_inst                     | CLKOUT0        | adc_clk               | CLK                  | clkbufg_24/gopclkbufg     | CLKOUT                | ntclkbufg_1         |  ---                            |  ---            |  ---                     |  ---                         | 6165            | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | TCK1           | u_CORES/drck_o        | CLK                  | clkbufg_25/gopclkbufg     | CLKOUT                | ntclkbufg_2         |  ---                            |  ---            |  ---                     |  ---                         | 151             | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                              | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site          | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PLL/u_gpll/gpll_inst                     | CLKOUT1        | uart_clk            | (X0,Y3)                         | GPLL_7_1075          | 1                      | 0                          
| PLL/u_gpll/gpll_inst                     | CLKOUT0        | adc_clk             | (X0,Y3)                         | GPLL_7_1075          | 1                      | 1                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | TCK1           | u_CORES/drck_o      | (X0,Y1)                         | SCANCHAIN_88_312     | 1                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                             | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name              | Buffer Output Pin     | Buffer-Load Net     | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PLL/u_gpll/gpll_inst                     | CLKOUT1         | uart_clk              | CLK                  | clkbufg_23/gopclkbufg     | CLKOUT                | ntclkbufg_0         | USCM_215_624     |  ---                     | (4,113,1,198)                | 21015           | 0                   
| PLL/u_gpll/gpll_inst                     | CLKOUT0         | adc_clk               | CLK                  | clkbufg_24/gopclkbufg     | CLKOUT                | ntclkbufg_1         | USCM_215_627     |  ---                     | (36,113,1,59)                | 6113            | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | TCK1            | u_CORES/drck_o        | CLK                  | clkbufg_25/gopclkbufg     | CLKOUT                | ntclkbufg_2         | USCM_215_576     |  ---                     | (58,92,72,125)               | 150             | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                              | Source  Pin     | Source-Load Net     | Source Site          | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PLL/u_gpll/gpll_inst                     | CLKOUT1         | uart_clk            | GPLL_7_1075          | 1                      | 0                          
| PLL/u_gpll/gpll_inst                     | CLKOUT0         | adc_clk             | GPLL_7_1075          | 1                      | 1                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | TCK1            | u_CORES/drck_o      | SCANCHAIN_88_312     | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

