Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Oct 29 16:33:19 2025
| Host         : L-FV0T324 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file /home/tim/projects/uart/synthesis/results/synth/uart_timing_synth.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.244        0.000                      0                  240        0.137        0.000                      0                  240        9.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.244        0.000                      0                  240        0.137        0.000                      0                  240        9.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 inst_uart/rx_byte_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.021ns (28.204%)  route 2.599ns (71.796%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.290    PAD_I_CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     2.391 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, unplaced)       0.584     2.975    inst_uart/PAD_I_CLK_IBUF_BUFG
                         FDCE                                         r  inst_uart/rx_byte_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.453 f  inst_uart/rx_byte_count_reg[2]/Q
                         net (fo=10, unplaced)        0.784     4.237    inst_uart/rx_byte_count_reg_n_0_[2]
                         LUT3 (Prop_lut3_I0_O)        0.295     4.532 f  inst_uart/FSM_sequential_current_state[1]_i_6/O
                         net (fo=2, unplaced)         0.913     5.445    inst_uart/inst_uart_rx/FSM_sequential_current_state_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.569 f  inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, unplaced)         0.902     6.471    inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.595 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.595    inst_uart/inst_uart_rx_n_7
                         FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    22.179    PAD_I_CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    22.270 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, unplaced)       0.439    22.709    inst_uart/PAD_I_CLK_IBUF_BUFG
                         FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.121    22.830    
                         clock uncertainty           -0.035    22.795    
                         FDCE (Setup_fdce_C_D)        0.044    22.839    inst_uart/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                 16.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/uart_rx_mid_bit_samples_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/uart_rx_sampled_bit_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.595    PAD_I_CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.621 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, unplaced)       0.114     0.735    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
                         FDCE                                         r  inst_uart/inst_uart_rx/uart_rx_mid_bit_samples_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.882 r  inst_uart/inst_uart_rx/uart_rx_mid_bit_samples_reg[0]/Q
                         net (fo=2, unplaced)         0.136     1.018    inst_uart/inst_uart_rx/uart_rx_mid_bit_samples_reg_n_0_[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.116 r  inst_uart/inst_uart_rx/uart_rx_sampled_bit/O
                         net (fo=1, unplaced)         0.000     1.116    inst_uart/inst_uart_rx/uart_rx_sampled_bit_n_0
                         FDPE                                         r  inst_uart/inst_uart_rx/uart_rx_sampled_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.801    PAD_I_CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, unplaced)       0.259     1.089    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
                         FDPE                                         r  inst_uart/inst_uart_rx/uart_rx_sampled_bit_reg/C
                         clock pessimism             -0.209     0.880    
                         FDPE (Hold_fdpe_C_D)         0.099     0.979    inst_uart/inst_uart_rx/uart_rx_sampled_bit_reg
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845               PAD_I_CLK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                inst_regfile/O_READ_DATA_VALID_reg/C



