
---------- Begin Simulation Statistics ----------
host_inst_rate                                 355106                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406228                       # Number of bytes of host memory used
host_seconds                                    56.32                       # Real time elapsed on the host
host_tick_rate                              316182116                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017808                       # Number of seconds simulated
sim_ticks                                 17807834000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4255675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 22640.858499                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 19743.840058                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4233124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      510574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                22551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              8671                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    274044500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003262                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13880                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 58234.759700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 63545.261383                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3012309415                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1669206926                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26268                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 15116.423412                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 39139.309093                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.267511                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4015                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8237                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     60692440                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    322390489                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47428.355839                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 48402.197519                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7033007                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3522883415                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010451                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 74278                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              34130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1943251426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005649                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965795                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.974129                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107285                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47428.355839                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 48402.197519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7033007                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3522883415                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010451                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                74278                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             34130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1943251426                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005649                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28100                       # number of replacements
system.cpu.dcache.sampled_refs                  29124                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.974129                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7055799                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505699859000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25300                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11129417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14276.725954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11392.834069                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11054415                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1070783000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006739                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75002                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2253                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828794500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006536                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 21166.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 151.952810                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        63500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11129417                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14276.725954                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11392.834069                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11054415                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1070783000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006739                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75002                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2253                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828794500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006536                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809492                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.459987                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11129417                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14276.725954                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11392.834069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11054415                       # number of overall hits
system.cpu.icache.overall_miss_latency     1070783000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006739                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75002                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2253                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828794500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006536                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.459987                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11054415                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 104685.114437                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1636542394                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 15633                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     125005.082625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 111576.416890                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8067                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            897161478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.470808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7177                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     451                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       750462980                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.441223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  6726                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       85204.128440                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  68382.968127                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          85539                       # number of ReadReq hits
system.l2.ReadReq_miss_latency               92872500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.012582                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         1090                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        84                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency          68656500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.011590                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1004                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57282.574837                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41355.553338                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           631483105                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11024                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      455903620                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11024                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25300                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25300                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.177791                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101873                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        119757.345833                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   105966.297542                       # average overall mshr miss latency
system.l2.demand_hits                           93606                       # number of demand (read+write) hits
system.l2.demand_miss_latency               990033978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.081150                       # miss rate for demand accesses
system.l2.demand_misses                          8267                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        535                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          819119480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.075879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     7730                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.072289                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.238627                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1184.384010                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3909.667601                       # Average occupied blocks per context
system.l2.overall_accesses                     101873                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       119757.345833                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  105109.013140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          93606                       # number of overall hits
system.l2.overall_miss_latency              990033978                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.081150                       # miss rate for overall accesses
system.l2.overall_misses                         8267                       # number of overall misses
system.l2.overall_mshr_hits                       535                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2455661874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.229335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   23363                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.401267                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          6273                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        14981                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        36916                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            18861                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         3074                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9307                       # number of replacements
system.l2.sampled_refs                          17335                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5094.051611                       # Cycle average of tags in use
system.l2.total_refs                            89757                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8631                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29349525                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         250122                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       403257                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40235                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       464998                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         480441                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5812                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371284                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5891321                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.725510                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.420429                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2938214     49.87%     49.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       907437     15.40%     65.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416896      7.08%     72.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       401792      6.82%     79.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403874      6.86%     86.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192556      3.27%     89.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       144497      2.45%     91.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       114771      1.95%     93.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371284      6.30%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5891321                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40206                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       939633                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.626614                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.626614                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       994903                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9606                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12327582                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3126897                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1757210                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       181670                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12310                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3887790                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3886454                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1336                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2350074                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2349864                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              210                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1537716                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1536590                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1126                       # DTB write misses
system.switch_cpus_1.fetch.Branches            480441                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1129320                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2923554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        35533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12495809                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        117793                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076673                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1129320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       255934                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.994179                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6072991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.057604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.351247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4278777     70.46%     70.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          32665      0.54%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76053      1.25%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          48856      0.80%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         161707      2.66%     75.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          47471      0.78%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          49602      0.82%     77.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40205      0.66%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1337655     22.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6072991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                193151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         377308                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179035                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.690574                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4103399                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1585629                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7536016                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10400479                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752947                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5674224                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.659790                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10405554                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42399                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         67643                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2591247                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       272736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1714338                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11107478                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2517770                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       110857                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10593376                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1564                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          233                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       181670                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4668                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       180866                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38939                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3498                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       278194                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       244442                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3498                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3465                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38934                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.595879                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.595879                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3957607     36.97%     36.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389543      3.64%     40.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331474     12.44%     53.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18184      0.17%     53.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851185      7.95%     61.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     61.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2547177     23.80%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1602902     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10704234                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       364888                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034088                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51304     14.06%     14.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52958     14.51%     28.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16477      4.52%     33.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98242     26.92%     60.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       105098     28.80%     88.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        40809     11.18%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6072991                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.762597                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.013299                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2508489     41.31%     41.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       984938     16.22%     57.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       647092     10.66%     68.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       592692      9.76%     77.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       610843     10.06%     88.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       347616      5.72%     93.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       241063      3.97%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       102858      1.69%     99.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        37400      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6072991                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.708265                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10928443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10704234                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       928240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36442                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       620534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1129342                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1129320                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       653151                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       479904                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2591247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1714338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6266142                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       498384                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        57399                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3228332                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       434385                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          560                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18260776                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12048666                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9304359                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1664251                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       181670                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       500353                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1291822                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       955867                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28884                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
