<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>WRFSBASE/WRGSBASE—Write FS/GS Segment Base</title>
</head>
<body>
<h1 id="wrfsbase-wrgsbase-write-fs-gs-segment-base">WRFSBASE/WRGSBASE—Write FS/GS Segment Base</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>F3 0F AE /2 WRFSBASE <em>r32</em></td>
	<td>M</td>
	<td>V/I</td>
	<td>FSGSBASE</td>
	<td>Load the FS base address with the 32-bit value in the source register.</td>
</tr>
<tr>
	<td>REX.W + F3 0F AE /2 WRFSBASE <em>r64</em></td>
	<td>M</td>
	<td>V/I</td>
	<td>FSGSBASE</td>
	<td>Load the FS base address with the 64-bit value in the source register.</td>
</tr>
<tr>
	<td>F3 0F AE /3 WRGSBASE <em>r32</em></td>
	<td>M</td>
	<td>V/I</td>
	<td>FSGSBASE</td>
	<td>Load the GS base address with the 32-bit value in the source register.</td>
</tr>
<tr>
	<td>REX.W + F3 0F AE /3 WRGSBASE <em>r64</em></td>
	<td>M</td>
	<td>V/I</td>
	<td>FSGSBASE</td>
	<td>Load the GS base address with the 64-bit value in the source register.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>M</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Loads the FS or GS segment base address with the general-purpose register indicated by the modR/M:r/m field.</p>
<p>The source operand may be either a 32-bit or a 64-bit general-purpose register. The REX.W prefix indicates the operand size is 64 bits. If no REX.W prefix is used, the operand size is 32 bits; the upper 32 bits of the source register are ignored and upper 32 bits of the base address (for FS or GS) are cleared. This instruction is supported only in 64-bit mode.</p>
<h2 id="operation">Operation</h2>
<pre>FS/GS segment base address ← SRC;
</pre>
<h2 id="flags-affected">Flags Affected</h2>
<p>None</p>
<h2 id="c-c-compiler-intrinsic-equivalent">C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>WRFSBASE:</td>
	<td>void _writefsbase_u32( unsigned int );</td>
</tr>
<tr>
	<td>WRFSBASE:</td>
	<td>_writefsbase_u64( unsigned __int64 );</td>
</tr>
<tr>
	<td>WRGSBASE:</td>
	<td>void _writegsbase_u32( unsigned int );</td>
</tr>
<tr>
	<td>WRGSBASE:</td>
	<td>_writegsbase_u64( unsigned __int64 );</td>
</tr>
</table>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#UD</td>
	<td>The WRFSBASE and WRGSBASE instructions are not recognized in protected mode.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<table>
<tr>
	<td>#UD</td>
	<td>The WRFSBASE and WRGSBASE instructions are not recognized in real-address mode.</td>
</tr>
</table>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<table>
<tr>
	<td>#UD</td>
	<td>The WRFSBASE and WRGSBASE instructions are not recognized in virtual-8086 mode.</td>
</tr>
</table>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<table>
<tr>
	<td>#UD</td>
	<td>The WRFSBASE and WRGSBASE instructions are not recognized in compatibility mode.</td>
</tr>
</table>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<table>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used. If CR4.FSGSBASE[bit 16] = 0. If CPUID.07H.0H:EBX.FSGSBASE[bit 0] = 0</td>
</tr>
<tr>
	<td>#GP(0)</td>
	<td>If the source register contains a non-canonical address.</td>
</tr>
</table>
</body>
</html>
