{E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/pgen_top.vhd} {0 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/pgen_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_mm_control_registers_pkg
-- Loading package pgen_mm_data_registers_pkg
-- Loading package pgen_avalon_mm_control_pkg
-- Loading package pgen_avalon_mm_data_pkg
-- Loading package pgen_pattern_generator_pkg
-- Loading package pgen_data_controller_pkg
-- Loading package pgen_data_fifo_pkg
-- Compiling entity pgen_component_ent
-- Compiling architecture rtl of pgen_component_ent
-- Loading entity pgen_avalon_mm_data_read
-- Loading entity pgen_avalon_mm_control_write
-- Loading entity pgen_avalon_mm_control_read
-- Loading entity pgen_data_controller
-- Loading entity pgen_pattern_generator
** Error (suppressible): E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/pgen_top.vhd(113): (vcom-1272) Length of formal "avalon_mm_read_inputs_i.address" is 10; length of actual is 26.
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/pgen_top.vhd(183): VHDL Compiler exiting

} {22.0 23.0} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dpfifo
-- Compiling architecture SYN of dpfifo

} {} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_avalon_mm_control_pkg

} {} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/pgen_top.vhd {0 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/pgen_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find work.pgen_mm_control_registers_pkg.
** Error (suppressible): E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/pgen_top.vhd(11): (vcom-1195) Cannot find expanded name "work.pgen_mm_control_registers_pkg".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/pgen_top.vhd(11): Unknown expanded name.
-- Loading package pgen_mm_data_registers_pkg
-- Loading package pgen_avalon_mm_control_pkg
-- Loading package pgen_avalon_mm_data_pkg
-- Loading package pgen_pattern_generator_pkg
-- Loading package pgen_data_controller_pkg
-- Loading package pgen_data_fifo_pkg
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/pgen_top.vhd(58): VHDL Compiler exiting

} {7.0 8.0 9.0 10.0 16.0 17.0} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_write.vhd {0 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_write.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find work.pgen_avalon_mm_pkg.
** Error (suppressible): E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_write.vhd(5): (vcom-1195) Cannot find expanded name "work.pgen_avalon_mm_pkg".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_write.vhd(5): Unknown expanded name.
-- Loading package pgen_mm_registers_pkg
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_write.vhd(8): VHDL Compiler exiting

} {7.0 8.0 9.0 10.0 11.0 12.0} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_avalon_mm_data_pkg
-- Loading package pgen_mm_data_registers_pkg
-- Loading package pgen_data_controller_pkg
-- Compiling entity pgen_avalon_mm_data_read
-- Compiling architecture rtl of pgen_avalon_mm_data_read

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_control_registers_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_control_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_mm_control_registers_pkg
-- Compiling package body pgen_mm_control_registers_pkg
-- Loading package pgen_mm_control_registers_pkg

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_data_controller_pkg
-- Loading package pgen_pattern_generator_pkg
-- Loading package pgen_mm_data_registers_pkg
-- Loading package pgen_data_fifo_pkg
-- Compiling entity pgen_data_controller
-- Compiling architecture rtl of pgen_data_controller
-- Loading entity dpfifo
** Error: C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(35): (vcom-1484) Unknown formal identifier "sclr".
** Error: C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(59): VHDL Compiler exiting

} {14.0 16.0} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_pattern_generator_pkg
-- Loading package pgen_data_controller_pkg
-- Compiling entity pgen_pattern_generator
-- Compiling architecture rtl of pgen_pattern_generator

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_data_controller_pkg
-- Compiling package body pgen_data_controller_pkg
-- Loading package pgen_data_controller_pkg

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_fifo_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_fifo_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_data_fifo_pkg
-- Compiling package body pgen_data_fifo_pkg
-- Loading package pgen_data_fifo_pkg

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_data_registers_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_data_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_mm_data_registers_pkg
-- Compiling package body pgen_mm_data_registers_pkg
-- Loading package pgen_mm_data_registers_pkg

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_pattern_generator_pkg
-- Compiling package body pgen_pattern_generator_pkg
-- Loading package pgen_pattern_generator_pkg

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_data_controller_pkg
-- Loading package pgen_pattern_generator_pkg
-- Loading package pgen_mm_data_registers_pkg
-- Loading package pgen_data_fifo_pkg
-- Compiling entity pgen_data_controller
-- Compiling architecture rtl of pgen_data_controller
-- Loading entity dpfifo

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_avalon_mm_data_pkg
-- Compiling package body pgen_avalon_mm_data_pkg
-- Loading package pgen_avalon_mm_data_pkg

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_pattern_generator_pkg
-- Loading package pgen_data_controller_pkg
-- Compiling entity pgen_pattern_generator
-- Compiling architecture rtl of pgen_pattern_generator

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_fifo_pkg.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_fifo_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_data_fifo_pkg
-- Compiling package body pgen_data_fifo_pkg
-- Loading package pgen_data_fifo_pkg

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller_pkg.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_data_controller_pkg
-- Compiling package body pgen_data_controller_pkg
-- Loading package pgen_data_controller_pkg

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_data_registers_pkg.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_data_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_mm_data_registers_pkg
-- Compiling package body pgen_mm_data_registers_pkg
-- Loading package pgen_mm_data_registers_pkg

} {} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd {0 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_data_controller_pkg
-- Loading package pgen_pattern_generator_pkg
-- Loading package pgen_mm_data_registers_pkg
-- Loading package pgen_data_fifo_pkg
-- Compiling entity pgen_data_controller_ent
-- Compiling architecture rtl of pgen_data_controller_ent
-- Loading entity data_sc_fifo
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(36): (vcom-1312) Unknown record element "empty" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(37): (vcom-1312) Unknown record element "full" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(38): (vcom-1312) Unknown record element "q" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(36): Selected name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC.
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(37): Selected name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC.
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(38): Selected name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(51): (vcom-1312) Unknown record element "empty" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(52): (vcom-1312) Unknown record element "empty" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(52): Bad right hand side (prefix expression) in signal assignment.
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(53): (vcom-1312) Unknown record element "full" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(54): (vcom-1312) Unknown record element "full" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(55): (vcom-1312) Unknown record element "q" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(56): (vcom-1312) Unknown record element "q" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(57): (vcom-1312) Unknown record element "q" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(58): (vcom-1312) Unknown record element "q" for selected name prefix "s_data_fifo_o" of record type "work.pgen_data_fifo_pkg.t_pgen_data_fifo_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd(60): VHDL Compiler exiting

} {14.0 30.0} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_control_registers_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_control_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_mm_registers_pkg

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_read.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_read.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_avalon_mm_control_pkg
-- Loading package pgen_mm_control_registers_pkg
-- Compiling entity pgen_avalon_mm_control_read
-- Compiling architecture rtl of pgen_avalon_mm_control_read

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dpfifo
-- Compiling architecture SYN of dpfifo

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator_pkg.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_pattern_generator_pkg
-- Compiling package body pgen_pattern_generator_pkg
-- Loading package pgen_pattern_generator_pkg

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_pkg.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_avalon_mm_control_pkg
-- Compiling package body pgen_avalon_mm_control_pkg
-- Loading package pgen_avalon_mm_control_pkg

} {} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd {0 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_pattern_generator_pkg
-- Loading package pgen_data_controller_pkg
-- Compiling entity pgen_pattern_generator_ent
-- Compiling architecture rtl of pgen_pattern_generator_ent
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd(76): Labels do not match: 'f_update_pattern_pointers' and 'f_generate_pattern_pixel'.
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd(230): Cannot read output "status_o".
	VHDL 2008 allows reading outputs.
	This facility is enabled by compiling with -2008.
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd(260): VHDL Compiler exiting

} {11.0 13.0 15.0 16.0} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_data_registers_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_data_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_mm_data_registers_pkg

} {} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_fifo_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_fifo_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_data_fifo_pkg

} {} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_data_controller_pkg
-- Compiling package body pgen_data_controller_pkg
-- Loading package pgen_data_controller_pkg

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_avalon_mm_data_pkg
-- Loading package pgen_mm_data_registers_pkg
-- Loading package pgen_data_controller_pkg
-- Compiling entity pgen_avalon_mm_data_read
-- Compiling architecture rtl of pgen_avalon_mm_data_read

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_pkg.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_avalon_mm_data_pkg
-- Compiling package body pgen_avalon_mm_data_pkg
-- Loading package pgen_avalon_mm_data_pkg

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_write.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_write.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_avalon_mm_control_pkg
-- Loading package pgen_mm_control_registers_pkg
-- Compiling entity pgen_avalon_mm_control_write
-- Compiling architecture rtl of pgen_avalon_mm_control_write

} {} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_pattern_generator_pkg
-- Compiling package body pgen_pattern_generator_pkg
-- Loading package pgen_pattern_generator_pkg

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_read.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_read.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_avalon_mm_control_pkg
-- Loading package pgen_mm_control_registers_pkg
-- Compiling entity pgen_avalon_mm_control_read
-- Compiling architecture rtl of pgen_avalon_mm_control_read

} {} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_avalon_mm_data_pkg

} {} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_read.vhd {0 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_read.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find work.pgen_avalon_mm_pkg.
** Error (suppressible): E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_read.vhd(5): (vcom-1195) Cannot find expanded name "work.pgen_avalon_mm_pkg".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_read.vhd(5): Unknown expanded name.
-- Loading package pgen_mm_registers_pkg
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_read.vhd(8): VHDL Compiler exiting

} {7.0 8.0 9.0 10.0 11.0 12.0} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd {0 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_avalon_mm_data_pkg
-- Loading package pgen_mm_data_registers_pkg
-- Compiling entity pgen_avalon_mm_data_read_ent
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd(13): (vcom-1136) Unknown identifier "t_pgen_avalon_mm_read_inputs".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd(14): (vcom-1136) Unknown identifier "t_pgen_data_controller_read_status".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd(16): (vcom-1136) Unknown identifier "t_pgen_data_controller_read_control".
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd(18): Labels do not match: 'pgen_avalon_mm_data_read_ent' and 'pgen_avalon_mm_read_ent'.
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_read.vhd(18): VHDL Compiler exiting

} {10.0 15.0} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_avalon_mm_control_pkg
-- Compiling package body pgen_avalon_mm_control_pkg
-- Loading package pgen_avalon_mm_control_pkg

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/pgen_top.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/pgen_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_mm_control_registers_pkg
-- Loading package pgen_mm_data_registers_pkg
-- Loading package pgen_avalon_mm_control_pkg
-- Loading package pgen_avalon_mm_data_pkg
-- Loading package pgen_pattern_generator_pkg
-- Loading package pgen_data_controller_pkg
-- Loading package pgen_data_fifo_pkg
-- Compiling entity pgen_component_ent
-- Compiling architecture rtl of pgen_component_ent
-- Loading entity pgen_avalon_mm_data_read
-- Loading entity pgen_avalon_mm_control_write
-- Loading entity pgen_avalon_mm_control_read
-- Loading entity pgen_data_controller
-- Loading entity pgen_pattern_generator

} {} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dpfifo
-- Compiling architecture SYN of dpfifo

} {} {}} {E:\cassio\repo_simucam\SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_control_registers_pkg.vhd} {1 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_control_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package pgen_mm_control_registers_pkg
-- Compiling package body pgen_mm_control_registers_pkg
-- Loading package pgen_mm_control_registers_pkg

} {} {}} E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo_inst.vhd {0 {vcom -work work -2002 -explicit -stats=none E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo_inst.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error: E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo_inst.vhd(1): near "dpfifo_inst": syntax error

} {4.0 5.0} {}} C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_write.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/projetos/nsee/simucam_fpga/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_write.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package pgen_avalon_mm_control_pkg
-- Loading package pgen_mm_control_registers_pkg
-- Compiling entity pgen_avalon_mm_control_write
-- Compiling architecture rtl of pgen_avalon_mm_control_write

} {} {}}
