// Seed: 1358615798
module module_0 (
    input uwire id_0,
    output wire id_1,
    output supply0 id_2
);
  wire id_4;
  genvar id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    id_22,
    output tri0 id_2,
    input uwire id_3,
    output logic id_4,
    output logic id_5,
    output uwire id_6,
    input uwire id_7,
    id_23,
    input uwire id_8,
    input wire id_9,
    input tri0 id_10,
    input supply0 id_11,
    id_24,
    input tri1 id_12,
    input logic id_13,
    input supply0 id_14,
    output tri id_15,
    input wor id_16,
    input wor id_17,
    input tri1 id_18,
    input tri1 id_19,
    output wand id_20
);
  assign id_15 = 1;
  always_ff id_4 <= id_13;
  assign id_22 = 1;
  parameter id_25 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_15
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = id_13;
endmodule
