#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Dec 01 11:29:41 2021
# Process ID: 6584
# Log file: C:/usr/FPGA3/MOD5_D/planAhead_run_1/planAhead.log
# Journal file: C:/usr/FPGA3/MOD5_D/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/usr/FPGA3/MOD5_D/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P74 [get_ports CK]
endgroup
startgroup
set_property package_pin P74 [get_ports CK]
endgroup
startgroup
set_property package_pin P79 [get_ports CLR]
endgroup
startgroup
set_property package_pin P75 [get_ports SET]
endgroup
startgroup
set_property package_pin P102 [get_ports bA]
endgroup
startgroup
set_property package_pin P101 [get_ports bB]
endgroup
startgroup
set_property package_pin P100 [get_ports bC]
endgroup
startgroup
set_property package_pin P99 [get_ports bD]
endgroup
startgroup
set_property package_pin P98 [get_ports bE]
endgroup
startgroup
set_property package_pin P97 [get_ports bF]
endgroup
startgroup
set_property package_pin P95 [get_ports bG]
endgroup
save_constraints
