#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563f591a8cb0 .scope module, "test_ALU_1bit" "test_ALU_1bit" 2 3;
 .timescale -9 -12;
v0x563f591d4940_0 .var "Ainvert", 0 0;
v0x563f591d4a00_0 .var "Binvert", 0 0;
v0x563f591d4b10_0 .var "cin", 0 0;
v0x563f591d4bb0_0 .net "cout", 0 0, v0x563f591d4210_0;  1 drivers
v0x563f591d4c80_0 .var "less", 0 0;
v0x563f591d4dc0_0 .var "operation", 1 0;
v0x563f591d4eb0_0 .net "result", 0 0, v0x563f591d45f0_0;  1 drivers
v0x563f591d4f50_0 .var "src1", 0 0;
v0x563f591d5040_0 .var "src2", 0 0;
S_0x563f591a8e40 .scope module, "uut" "ALU_1bit" 2 9, 3 6 0, S_0x563f591a8cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "Ainvert";
    .port_info 4 /INPUT 1 "Binvert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0x563f591d5170 .functor NOT 1, v0x563f591d4f50_0, C4<0>, C4<0>, C4<0>;
L_0x563f591d51e0 .functor NOT 1, v0x563f591d5040_0, C4<0>, C4<0>, C4<0>;
L_0x563f591d5250 .functor AND 1, v0x563f591aa660_0, v0x563f591d30d0_0, C4<1>, C4<1>;
L_0x563f591d53b0 .functor OR 1, v0x563f591aa660_0, v0x563f591d30d0_0, C4<0>, C4<0>;
L_0x563f591d54a0 .functor XOR 1, v0x563f591aa660_0, v0x563f591d30d0_0, C4<0>, C4<0>;
L_0x563f591d5630 .functor XOR 1, L_0x563f591d54a0, v0x563f591d4b10_0, C4<0>, C4<0>;
v0x563f591d3cb0_0 .net "A", 0 0, v0x563f591aa660_0;  1 drivers
v0x563f591d3d70_0 .net "Ainvert", 0 0, v0x563f591d4940_0;  1 drivers
v0x563f591d3e10_0 .net "B", 0 0, v0x563f591d30d0_0;  1 drivers
v0x563f591d3f10_0 .net "Binvert", 0 0, v0x563f591d4a00_0;  1 drivers
v0x563f591d3fe0_0 .net *"_ivl_8", 0 0, L_0x563f591d54a0;  1 drivers
v0x563f591d40d0_0 .net "and_", 0 0, L_0x563f591d5250;  1 drivers
v0x563f591d4170_0 .net "cin", 0 0, v0x563f591d4b10_0;  1 drivers
v0x563f591d4210_0 .var "cout", 0 0;
v0x563f591d42b0_0 .net "less", 0 0, v0x563f591d4c80_0;  1 drivers
v0x563f591d4380_0 .net "operation", 1 0, v0x563f591d4dc0_0;  1 drivers
v0x563f591d4450_0 .net "or_", 0 0, L_0x563f591d53b0;  1 drivers
v0x563f591d4520_0 .net "out", 0 0, v0x563f591d3700_0;  1 drivers
v0x563f591d45f0_0 .var "result", 0 0;
v0x563f591d4690_0 .net "src1", 0 0, v0x563f591d4f50_0;  1 drivers
v0x563f591d4760_0 .net "src2", 0 0, v0x563f591d5040_0;  1 drivers
v0x563f591d4830_0 .net "sum_", 0 0, L_0x563f591d5630;  1 drivers
E_0x563f591af0c0/0 .event edge, v0x563f591d3700_0, v0x563f591d37e0_0, v0x563f591aa660_0, v0x563f591d30d0_0;
E_0x563f591af0c0/1 .event edge, v0x563f591d4170_0;
E_0x563f591af0c0 .event/or E_0x563f591af0c0/0, E_0x563f591af0c0/1;
S_0x563f591aa4d0 .scope module, "A_mux" "MUX_2to1" 3 24, 4 4 0, S_0x563f591a8e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "result";
v0x563f591aa660_0 .var "result", 0 0;
v0x563f591d2c10_0 .net "select", 0 0, v0x563f591d4940_0;  alias, 1 drivers
v0x563f591d2cd0_0 .net "src1", 0 0, v0x563f591d4f50_0;  alias, 1 drivers
v0x563f591d2d70_0 .net "src2", 0 0, L_0x563f591d5170;  1 drivers
E_0x563f59185a50 .event edge, v0x563f591d2c10_0, v0x563f591d2cd0_0, v0x563f591d2d70_0;
S_0x563f591d2eb0 .scope module, "B_mux" "MUX_2to1" 3 31, 4 4 0, S_0x563f591a8e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "result";
v0x563f591d30d0_0 .var "result", 0 0;
v0x563f591d31b0_0 .net "select", 0 0, v0x563f591d4a00_0;  alias, 1 drivers
v0x563f591d3270_0 .net "src1", 0 0, v0x563f591d5040_0;  alias, 1 drivers
v0x563f591d3310_0 .net "src2", 0 0, L_0x563f591d51e0;  1 drivers
E_0x563f591b3490 .event edge, v0x563f591d31b0_0, v0x563f591d3270_0, v0x563f591d3310_0;
S_0x563f591d3450 .scope module, "result_mux" "MUX_4to1" 3 44, 5 4 0, S_0x563f591a8e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "src3";
    .port_info 3 /INPUT 1 "src4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "result";
v0x563f591d3700_0 .var "result", 0 0;
v0x563f591d37e0_0 .net "select", 1 0, v0x563f591d4dc0_0;  alias, 1 drivers
v0x563f591d38c0_0 .net "src1", 0 0, L_0x563f591d53b0;  alias, 1 drivers
v0x563f591d3960_0 .net "src2", 0 0, L_0x563f591d5250;  alias, 1 drivers
v0x563f591d3a20_0 .net "src3", 0 0, L_0x563f591d5630;  alias, 1 drivers
v0x563f591d3b30_0 .net "src4", 0 0, v0x563f591d4c80_0;  alias, 1 drivers
E_0x563f591b3c00/0 .event edge, v0x563f591d37e0_0, v0x563f591d38c0_0, v0x563f591d3960_0, v0x563f591d3a20_0;
E_0x563f591b3c00/1 .event edge, v0x563f591d3b30_0;
E_0x563f591b3c00 .event/or E_0x563f591b3c00/0, E_0x563f591b3c00/1;
    .scope S_0x563f591aa4d0;
T_0 ;
    %wait E_0x563f59185a50;
    %load/vec4 v0x563f591d2c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x563f591d2cd0_0;
    %store/vec4 v0x563f591aa660_0, 0, 1;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x563f591d2d70_0;
    %store/vec4 v0x563f591aa660_0, 0, 1;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x563f591d2eb0;
T_1 ;
    %wait E_0x563f591b3490;
    %load/vec4 v0x563f591d31b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x563f591d3270_0;
    %store/vec4 v0x563f591d30d0_0, 0, 1;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x563f591d3310_0;
    %store/vec4 v0x563f591d30d0_0, 0, 1;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x563f591d3450;
T_2 ;
    %wait E_0x563f591b3c00;
    %load/vec4 v0x563f591d37e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x563f591d38c0_0;
    %store/vec4 v0x563f591d3700_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x563f591d3960_0;
    %store/vec4 v0x563f591d3700_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x563f591d3a20_0;
    %store/vec4 v0x563f591d3700_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x563f591d3b30_0;
    %store/vec4 v0x563f591d3700_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563f591a8e40;
T_3 ;
    %wait E_0x563f591af0c0;
    %load/vec4 v0x563f591d4520_0;
    %store/vec4 v0x563f591d45f0_0, 0, 1;
    %load/vec4 v0x563f591d4380_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x563f591d3cb0_0;
    %load/vec4 v0x563f591d3e10_0;
    %and;
    %load/vec4 v0x563f591d3cb0_0;
    %load/vec4 v0x563f591d4170_0;
    %and;
    %or;
    %load/vec4 v0x563f591d3e10_0;
    %load/vec4 v0x563f591d4170_0;
    %and;
    %or;
    %store/vec4 v0x563f591d4210_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4210_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x563f591a8cb0;
T_4 ;
    %vpi_call 2 22 "$display", "Func  Ain Bin Cin op  | A B | Res Cout | Expect" {0 0 0};
    %vpi_call 2 23 "$display", "----------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d5040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4c80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563f591d4dc0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 27 "$display", "AND   %b   %b   %b  %b%b | %b %b |  %b    %b   |  1 0", v0x563f591d4940_0, v0x563f591d4a00_0, v0x563f591d4b10_0, &PV<v0x563f591d4dc0_0, 1, 1>, &PV<v0x563f591d4dc0_0, 0, 1>, v0x563f591d4f50_0, v0x563f591d5040_0, v0x563f591d4eb0_0, v0x563f591d4bb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d5040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563f591d4dc0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 31 "$display", "OR    %b   %b   %b  %b%b | %b %b |  %b    %b   |  1 0", v0x563f591d4940_0, v0x563f591d4a00_0, v0x563f591d4b10_0, &PV<v0x563f591d4dc0_0, 1, 1>, &PV<v0x563f591d4dc0_0, 0, 1>, v0x563f591d4f50_0, v0x563f591d5040_0, v0x563f591d4eb0_0, v0x563f591d4bb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d5040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4c80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563f591d4dc0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 35 "$display", "ADD   %b   %b   %b  %b%b | %b %b |  %b    %b   |  0 1", v0x563f591d4940_0, v0x563f591d4a00_0, v0x563f591d4b10_0, &PV<v0x563f591d4dc0_0, 1, 1>, &PV<v0x563f591d4dc0_0, 0, 1>, v0x563f591d4f50_0, v0x563f591d5040_0, v0x563f591d4eb0_0, v0x563f591d4bb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d5040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4c80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563f591d4dc0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 39 "$display", "SUB   %b   %b   %b  %b%b | %b %b |  %b    %b   |  0 1", v0x563f591d4940_0, v0x563f591d4a00_0, v0x563f591d4b10_0, &PV<v0x563f591d4dc0_0, 1, 1>, &PV<v0x563f591d4dc0_0, 0, 1>, v0x563f591d4f50_0, v0x563f591d5040_0, v0x563f591d4eb0_0, v0x563f591d4bb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d5040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4c80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563f591d4dc0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 43 "$display", "NOR   %b   %b   %b  %b%b | %b %b |  %b    %b   |  0 0", v0x563f591d4940_0, v0x563f591d4a00_0, v0x563f591d4b10_0, &PV<v0x563f591d4dc0_0, 1, 1>, &PV<v0x563f591d4dc0_0, 0, 1>, v0x563f591d4f50_0, v0x563f591d5040_0, v0x563f591d4eb0_0, v0x563f591d4bb0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d5040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4c80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563f591d4dc0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 47 "$display", "NOR   %b   %b   %b  %b%b | %b %b |  %b    %b   |  1 0", v0x563f591d4940_0, v0x563f591d4a00_0, v0x563f591d4b10_0, &PV<v0x563f591d4dc0_0, 1, 1>, &PV<v0x563f591d4dc0_0, 0, 1>, v0x563f591d4f50_0, v0x563f591d5040_0, v0x563f591d4eb0_0, v0x563f591d4bb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d5040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563f591d4dc0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 51 "$display", "NAND  %b   %b   %b  %b%b | %b %b |  %b    %b   |  0 0", v0x563f591d4940_0, v0x563f591d4a00_0, v0x563f591d4b10_0, &PV<v0x563f591d4dc0_0, 1, 1>, &PV<v0x563f591d4dc0_0, 0, 1>, v0x563f591d4f50_0, v0x563f591d5040_0, v0x563f591d4eb0_0, v0x563f591d4bb0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d5040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563f591d4dc0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 55 "$display", "NAND  %b   %b   %b  %b%b | %b %b |  %b    %b   |  1 0", v0x563f591d4940_0, v0x563f591d4a00_0, v0x563f591d4b10_0, &PV<v0x563f591d4dc0_0, 1, 1>, &PV<v0x563f591d4dc0_0, 0, 1>, v0x563f591d4f50_0, v0x563f591d5040_0, v0x563f591d4eb0_0, v0x563f591d4bb0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d5040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f591d4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f591d4c80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563f591d4dc0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 59 "$display", "SLT   %b   %b   %b  %b%b | %b %b |  %b    %b   |  0 0", v0x563f591d4940_0, v0x563f591d4a00_0, v0x563f591d4b10_0, &PV<v0x563f591d4dc0_0, 1, 1>, &PV<v0x563f591d4dc0_0, 0, 1>, v0x563f591d4f50_0, v0x563f591d5040_0, v0x563f591d4eb0_0, v0x563f591d4bb0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench/test_ALU_1bit.v";
    "ALU_1bit.v";
    "./MUX_2to1.v";
    "./MUX_4to1.v";
