#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 27 13:31:35 2019
# Process ID: 21057
# Current directory: /home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1
# Command line: vivado -log zynq_interrupt_system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_interrupt_system_wrapper.tcl
# Log file: /home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/zynq_interrupt_system_wrapper.vds
# Journal file: /home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source zynq_interrupt_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top zynq_interrupt_system_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1494.344 ; gain = 84.000 ; free physical = 2534 ; free virtual = 8241
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_wrapper' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/hdl/zynq_interrupt_system_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'zynq_interrupt_system' declared at '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:1487' bound to instance 'zynq_interrupt_system_i' of component 'zynq_interrupt_system' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/hdl/zynq_interrupt_system_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:1498]
INFO: [Synth 8-3491] module 'zynq_interrupt_system_axi_gpio_0_2' declared at '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_axi_gpio_0_2_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'zynq_interrupt_system_axi_gpio_0_2' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:1757]
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_axi_gpio_0_2' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_axi_gpio_0_2_stub.vhdl:32]
INFO: [Synth 8-3491] module 'zynq_interrupt_system_axi_gpio_1_0' declared at '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'zynq_interrupt_system_axi_gpio_1_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:1781]
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_axi_gpio_1_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'zynq_interrupt_system_axi_timer_0_0' declared at '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'zynq_interrupt_system_axi_timer_0_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:1804]
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_axi_timer_0_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_ps8_0_axi_periph_1' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:921]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1Y2R1YF' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1Y2R1YF' (1#1) [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1V9CTBQ' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1V9CTBQ' (2#1) [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1QHZBB9' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1QHZBB9' (3#1) [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1YWOYJQ' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:382]
INFO: [Synth 8-3491] module 'zynq_interrupt_system_auto_ds_0' declared at '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zynq_interrupt_system_auto_ds_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:675]
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_auto_ds_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'zynq_interrupt_system_auto_pc_0' declared at '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'zynq_interrupt_system_auto_pc_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:754]
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_auto_pc_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1YWOYJQ' (4#1) [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:382]
INFO: [Synth 8-3491] module 'zynq_interrupt_system_xbar_0' declared at '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zynq_interrupt_system_xbar_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:1405]
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_xbar_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'zynq_interrupt_system_ps8_0_axi_periph_1' (5#1) [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:921]
INFO: [Synth 8-3491] module 'zynq_interrupt_system_rst_ps8_0_99M_1' declared at '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_rst_ps8_0_99M_1_stub.vhdl:5' bound to instance 'rst_ps8_0_99M' of component 'zynq_interrupt_system_rst_ps8_0_99M_1' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:1934]
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_rst_ps8_0_99M_1' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_rst_ps8_0_99M_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zynq_interrupt_system_xlconcat_0_0' declared at '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xlconcat_0_0/synth/zynq_interrupt_system_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'zynq_interrupt_system_xlconcat_0_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:1947]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_xlconcat_0_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xlconcat_0_0/synth/zynq_interrupt_system_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (6#1) [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_xlconcat_0_0' (7#1) [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xlconcat_0_0/synth/zynq_interrupt_system_xlconcat_0_0.v:58]
INFO: [Synth 8-3491] module 'zynq_interrupt_system_zynq_ultra_ps_e_0_0' declared at '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zynq_interrupt_system_zynq_ultra_ps_e_0_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:1953]
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_zynq_ultra_ps_e_0_0' [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/.Xil/Vivado-21057-shubham-HP-Desktop-Pro-G1-MT/realtime/zynq_interrupt_system_zynq_ultra_ps_e_0_0_stub.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'zynq_interrupt_system' (8#1) [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.vhd:1498]
INFO: [Synth 8-256] done synthesizing module 'zynq_interrupt_system_wrapper' (9#1) [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/hdl/zynq_interrupt_system_wrapper.vhd:21]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1YWOYJQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1YWOYJQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1QHZBB9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1QHZBB9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1QHZBB9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1QHZBB9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1V9CTBQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1V9CTBQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1V9CTBQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1V9CTBQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1Y2R1YF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1Y2R1YF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1Y2R1YF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1Y2R1YF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.094 ; gain = 131.750 ; free physical = 2544 ; free virtual = 8253
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.094 ; gain = 131.750 ; free physical = 2546 ; free virtual = 8254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.094 ; gain = 131.750 ; free physical = 2546 ; free virtual = 8254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_zynq_ultra_ps_e_0_0/zynq_interrupt_system_zynq_ultra_ps_e_0_0/zynq_interrupt_system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zynq_interrupt_system_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_zynq_ultra_ps_e_0_0/zynq_interrupt_system_zynq_ultra_ps_e_0_0/zynq_interrupt_system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zynq_interrupt_system_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_2/zynq_interrupt_system_axi_gpio_0_2/zynq_interrupt_system_axi_gpio_0_2_in_context.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_2/zynq_interrupt_system_axi_gpio_0_2/zynq_interrupt_system_axi_gpio_0_2_in_context.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0_in_context.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0_in_context.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1'
Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xbar_0/zynq_interrupt_system_xbar_0/zynq_interrupt_system_xbar_0_in_context.xdc] for cell 'zynq_interrupt_system_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xbar_0/zynq_interrupt_system_xbar_0/zynq_interrupt_system_xbar_0_in_context.xdc] for cell 'zynq_interrupt_system_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps8_0_99M_1/zynq_interrupt_system_rst_ps8_0_99M_1/zynq_interrupt_system_rst_ps8_0_99M_1_in_context.xdc] for cell 'zynq_interrupt_system_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps8_0_99M_1/zynq_interrupt_system_rst_ps8_0_99M_1/zynq_interrupt_system_rst_ps8_0_99M_1_in_context.xdc] for cell 'zynq_interrupt_system_i/rst_ps8_0_99M'
Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0_in_context.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0_in_context.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_auto_ds_0/zynq_interrupt_system_auto_ds_0/zynq_interrupt_system_auto_ds_0_in_context.xdc] for cell 'zynq_interrupt_system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_auto_ds_0/zynq_interrupt_system_auto_ds_0/zynq_interrupt_system_auto_ds_0_in_context.xdc] for cell 'zynq_interrupt_system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_auto_pc_0/zynq_interrupt_system_auto_pc_0/zynq_interrupt_system_auto_pc_0_in_context.xdc] for cell 'zynq_interrupt_system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_auto_pc_0/zynq_interrupt_system_auto_pc_0/zynq_interrupt_system_auto_pc_0_in_context.xdc] for cell 'zynq_interrupt_system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.805 ; gain = 0.000 ; free physical = 1824 ; free virtual = 7533
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.805 ; gain = 0.000 ; free physical = 1824 ; free virtual = 7533
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2520.805 ; gain = 0.000 ; free physical = 1824 ; free virtual = 7533
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2520.805 ; gain = 1110.461 ; free physical = 1891 ; free virtual = 7600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2520.805 ; gain = 1110.461 ; free physical = 1891 ; free virtual = 7600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_interrupt_system_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2520.805 ; gain = 1110.461 ; free physical = 1891 ; free virtual = 7600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2520.805 ; gain = 1110.461 ; free physical = 1891 ; free virtual = 7600
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zynq_interrupt_system_ps8_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2520.805 ; gain = 1110.461 ; free physical = 1891 ; free virtual = 7601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_interrupt_system_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'zynq_interrupt_system_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2734.469 ; gain = 1324.125 ; free physical = 1313 ; free virtual = 7025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2735.469 ; gain = 1325.125 ; free physical = 1313 ; free virtual = 7024
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2745.484 ; gain = 1335.141 ; free physical = 1312 ; free virtual = 7023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2745.484 ; gain = 1335.141 ; free physical = 1312 ; free virtual = 7023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2745.484 ; gain = 1335.141 ; free physical = 1312 ; free virtual = 7023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2745.484 ; gain = 1335.141 ; free physical = 1312 ; free virtual = 7023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2745.484 ; gain = 1335.141 ; free physical = 1312 ; free virtual = 7023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2745.484 ; gain = 1335.141 ; free physical = 1312 ; free virtual = 7023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2745.484 ; gain = 1335.141 ; free physical = 1312 ; free virtual = 7023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |zynq_interrupt_system_xbar_0              |         1|
|2     |zynq_interrupt_system_auto_ds_0           |         1|
|3     |zynq_interrupt_system_auto_pc_0           |         1|
|4     |zynq_interrupt_system_axi_gpio_0_2        |         1|
|5     |zynq_interrupt_system_axi_gpio_1_0        |         1|
|6     |zynq_interrupt_system_axi_timer_0_0       |         1|
|7     |zynq_interrupt_system_rst_ps8_0_99M_1     |         1|
|8     |zynq_interrupt_system_zynq_ultra_ps_e_0_0 |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------+------+
|      |Cell                                             |Count |
+------+-------------------------------------------------+------+
|1     |zynq_interrupt_system_auto_ds_0_bbox_3           |     1|
|2     |zynq_interrupt_system_auto_pc_0_bbox_4           |     1|
|3     |zynq_interrupt_system_axi_gpio_0_2_bbox_0        |     1|
|4     |zynq_interrupt_system_axi_gpio_1_0_bbox_1        |     1|
|5     |zynq_interrupt_system_axi_timer_0_0_bbox_2       |     1|
|6     |zynq_interrupt_system_rst_ps8_0_99M_1_bbox_6     |     1|
|7     |zynq_interrupt_system_xbar_0_bbox_5              |     1|
|8     |zynq_interrupt_system_zynq_ultra_ps_e_0_0_bbox_7 |     1|
|9     |IBUF                                             |     5|
|10    |OBUF                                             |     8|
+------+-------------------------------------------------+------+

Report Instance Areas: 
+------+--------------------------+-----------------------------------------+------+
|      |Instance                  |Module                                   |Cells |
+------+--------------------------+-----------------------------------------+------+
|1     |top                       |                                         |  1441|
|2     |  zynq_interrupt_system_i |zynq_interrupt_system                    |  1428|
|3     |    ps8_0_axi_periph      |zynq_interrupt_system_ps8_0_axi_periph_1 |   941|
|4     |      s00_couplers        |s00_couplers_imp_1YWOYJQ                 |   519|
|5     |    xlconcat_0            |zynq_interrupt_system_xlconcat_0_0       |     0|
+------+--------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2745.484 ; gain = 1335.141 ; free physical = 1312 ; free virtual = 7023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2745.484 ; gain = 356.430 ; free physical = 1351 ; free virtual = 7062
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2745.492 ; gain = 1335.141 ; free physical = 1351 ; free virtual = 7062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.484 ; gain = 0.000 ; free physical = 1283 ; free virtual = 6994
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 2784.484 ; gain = 1396.090 ; free physical = 1330 ; free virtual = 7041
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.484 ; gain = 0.000 ; free physical = 1330 ; free virtual = 7041
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/zynq_interrupts/zynq_interrupts.runs/synth_1/zynq_interrupt_system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_interrupt_system_wrapper_utilization_synth.rpt -pb zynq_interrupt_system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 13:32:36 2019...
