# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do NEC_IR_Transceiver_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Register32Bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:30 on Jul 03,2020
# vcom -reportprogress 300 -93 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Register32Bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register32Bit
# -- Compiling architecture behaviour of Register32Bit
# End time: 15:39:30 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:30 on Jul 03,2020
# vcom -reportprogress 300 -93 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux
# -- Compiling architecture behaviour of Mux
# End time: 15:39:31 on Jul 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mod32Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:31 on Jul 03,2020
# vcom -reportprogress 300 -93 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mod32Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mod32Counter
# -- Compiling architecture behaviour of Mod32Counter
# End time: 15:39:31 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/LimitedCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:31 on Jul 03,2020
# vcom -reportprogress 300 -93 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/LimitedCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LimitedCounter
# -- Compiling architecture behaviour of LimitedCounter
# End time: 15:39:31 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/DataFormatter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:31 on Jul 03,2020
# vcom -reportprogress 300 -93 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/DataFormatter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DataFormatter
# -- Compiling architecture behaviour of DataFormatter
# End time: 15:39:31 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockModulator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:31 on Jul 03,2020
# vcom -reportprogress 300 -93 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockModulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockModulator
# -- Compiling architecture behaviour of ClockModulator
# End time: 15:39:31 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockDivider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:32 on Jul 03,2020
# vcom -reportprogress 300 -93 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockDivider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDivider
# -- Compiling architecture behaviour of ClockDivider
# End time: 15:39:32 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mealy_Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:32 on Jul 03,2020
# vcom -reportprogress 300 -93 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mealy_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mealy_Controller
# -- Compiling architecture behaviour of Mealy_Controller
# End time: 15:39:32 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockDivider.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:34 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockDivider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDivider
# -- Compiling architecture behaviour of ClockDivider
# End time: 15:41:34 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockModulator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:34 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockModulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockModulator
# -- Compiling architecture behaviour of ClockModulator
# End time: 15:41:34 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/DataFormatter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:34 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/DataFormatter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DataFormatter
# -- Compiling architecture behaviour of DataFormatter
# End time: 15:41:34 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/IR_NEC_transmit_controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:34 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/IR_NEC_transmit_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IR_NEC_transmit_controller
# ** Error: C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/IR_NEC_transmit_controller.vhd(24): (vcom-1294) Declaration with designator "s_clear" already exists in this region.
# ** =====> Prior declaration of "s_clear" is at C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/IR_NEC_transmit_controller.vhd(22).
# ** Error: C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/IR_NEC_transmit_controller.vhd(26): VHDL Compiler exiting
# End time: 15:41:34 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/LimitedCounter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:34 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/LimitedCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LimitedCounter
# -- Compiling architecture behaviour of LimitedCounter
# End time: 15:41:34 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mealy_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:34 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mealy_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mealy_Controller
# -- Compiling architecture behaviour of Mealy_Controller
# End time: 15:41:34 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mod32Counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:34 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mod32Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mod32Counter
# -- Compiling architecture behaviour of Mod32Counter
# End time: 15:41:34 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:35 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux
# -- Compiling architecture behaviour of Mux
# End time: 15:41:35 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/mux_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:35 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/mux_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find altera.maxplus2.
# ** Error (suppressible): C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/mux_0.vhd(24): (vcom-1195) Cannot find expanded name "altera.maxplus2".
# ** Error: C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/mux_0.vhd(24): Unknown expanded name.
# ** Error: C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/mux_0.vhd(28): VHDL Compiler exiting
# End time: 15:41:35 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:35 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NEC_IR_Transceiver
# -- Compiling architecture bdf_type of NEC_IR_Transceiver
# End time: 15:41:35 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Register32Bit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:35 on Jul 03,2020
# vcom -reportprogress 300 -work work C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Register32Bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register32Bit
# -- Compiling architecture behaviour of Register32Bit
# End time: 15:41:35 on Jul 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.nec_ir_transceiver -t ns
# vsim -gui -l msim_transcript work.nec_ir_transceiver -t ns 
# Start time: 15:42:01 on Jul 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.nec_ir_transceiver(bdf_type)
# Loading ieee.numeric_std(body)
# Loading work.dataformatter(behaviour)
# Loading work.mealy_controller(behaviour)
# Loading work.register32bit(behaviour)
# ** Warning: (vsim-3473) Component instance "b2v_inst3 : mux_0" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /nec_ir_transceiver File: C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.vhd
# Loading work.mod32counter(behaviour)
# Loading work.clockdivider(behaviour)
# Loading work.clockmodulator(behaviour)
# Loading work.limitedcounter(behaviour)
add wave -position insertpoint  \
sim:/nec_ir_transceiver/clock50MHz \
sim:/nec_ir_transceiver/nrst
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/simulation/NEC_IR_Transceiver_format.do
# End time: 16:03:39 on Jul 03,2020, Elapsed time: 0:21:38
# Errors: 0, Warnings: 1
