Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 01:56:03 2024
| Host         : DESKTOP-HEPM84F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    40          
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: uart/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.854        0.000                      0                10460        0.072        0.000                      0                10460        3.750        0.000                       0                  1525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.854        0.000                      0                10391        0.072        0.000                      0                10391        3.750        0.000                       0                  1525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.425        0.000                      0                   69        0.562        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r2_1600_1663_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 1.493ns (17.433%)  route 7.071ns (82.567%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.547     5.068    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=64, routed)          2.002     7.527    tsg/dp_ram/ram_reg_r2_384_447_6_6/DPRA0
    SLICE_X46Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.651 r  tsg/dp_ram/ram_reg_r2_384_447_6_6/DP/O
                         net (fo=1, routed)           1.578     9.229    tsg/dp_ram/ram_reg_r2_384_447_6_6_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34/O
                         net (fo=1, routed)           0.000     9.353    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     9.598 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19/O
                         net (fo=1, routed)           0.000     9.598    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     9.702 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12/O
                         net (fo=1, routed)           0.692    10.394    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.316    10.710 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_8/O
                         net (fo=1, routed)           0.870    11.580    tsg/dp_ram/p_0_out[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.704 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_1/O
                         net (fo=256, routed)         1.929    13.633    tsg/dp_ram/ram_reg_r2_1600_1663_6_6/D
    SLICE_X46Y51         RAMD64E                                      r  tsg/dp_ram/ram_reg_r2_1600_1663_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.439    14.780    tsg/dp_ram/ram_reg_r2_1600_1663_6_6/WCLK
    SLICE_X46Y51         RAMD64E                                      r  tsg/dp_ram/ram_reg_r2_1600_1663_6_6/DP/CLK
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X46Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.486    tsg/dp_ram/ram_reg_r2_1600_1663_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r2_3584_3647_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 1.493ns (17.815%)  route 6.888ns (82.185%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.547     5.068    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=64, routed)          2.002     7.527    tsg/dp_ram/ram_reg_r2_384_447_6_6/DPRA0
    SLICE_X46Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.651 r  tsg/dp_ram/ram_reg_r2_384_447_6_6/DP/O
                         net (fo=1, routed)           1.578     9.229    tsg/dp_ram/ram_reg_r2_384_447_6_6_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34/O
                         net (fo=1, routed)           0.000     9.353    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     9.598 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19/O
                         net (fo=1, routed)           0.000     9.598    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     9.702 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12/O
                         net (fo=1, routed)           0.692    10.394    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.316    10.710 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_8/O
                         net (fo=1, routed)           0.870    11.580    tsg/dp_ram/p_0_out[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.704 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_1/O
                         net (fo=256, routed)         1.745    13.449    tsg/dp_ram/ram_reg_r2_3584_3647_6_6/D
    SLICE_X46Y52         RAMD64E                                      r  tsg/dp_ram/ram_reg_r2_3584_3647_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.439    14.780    tsg/dp_ram/ram_reg_r2_3584_3647_6_6/WCLK
    SLICE_X46Y52         RAMD64E                                      r  tsg/dp_ram/ram_reg_r2_3584_3647_6_6/DP/CLK
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X46Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.486    tsg/dp_ram/ram_reg_r2_3584_3647_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.449    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r1_3968_4031_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 1.493ns (17.618%)  route 6.981ns (82.382%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.553     5.074    tsg/clk_IBUF_BUFG
    SLICE_X48Y22         FDCE                                         r  tsg/cur_x_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  tsg/cur_x_reg_reg[0]_rep__2/Q
                         net (fo=102, routed)         2.149     7.679    tsg/dp_ram/ram_reg_r2_320_383_3_5/ADDRA0
    SLICE_X46Y49         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.803 r  tsg/dp_ram/ram_reg_r2_320_383_3_5/RAMA/O
                         net (fo=1, routed)           1.314     9.117    tsg/dp_ram/ram_reg_r2_320_383_3_5_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.241 r  tsg/dp_ram/ram_reg_r1_0_63_3_5_i_62/O
                         net (fo=1, routed)           0.000     9.241    tsg/dp_ram/ram_reg_r1_0_63_3_5_i_62_n_0
    SLICE_X47Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     9.486 r  tsg/dp_ram/ram_reg_r1_0_63_3_5_i_31/O
                         net (fo=1, routed)           0.000     9.486    tsg/dp_ram/ram_reg_r1_0_63_3_5_i_31_n_0
    SLICE_X47Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     9.590 r  tsg/dp_ram/ram_reg_r1_0_63_3_5_i_16/O
                         net (fo=1, routed)           0.785    10.375    tsg/dp_ram/ram_reg_r1_0_63_3_5_i_16_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.316    10.691 r  tsg/dp_ram/ram_reg_r1_0_63_3_5_i_10/O
                         net (fo=1, routed)           0.634    11.325    tsg/dp_ram/p_0_out[3]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.449 r  tsg/dp_ram/ram_reg_r1_0_63_3_5_i_1/O
                         net (fo=128, routed)         2.099    13.549    tsg/dp_ram/ram_reg_r1_3968_4031_3_5/DIA
    SLICE_X14Y3          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_3968_4031_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.450    14.791    tsg/dp_ram/ram_reg_r1_3968_4031_3_5/WCLK
    SLICE_X14Y3          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_3968_4031_3_5/RAMA/CLK
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X14Y3          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    14.617    tsg/dp_ram/ram_reg_r1_3968_4031_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r2_1600_1663_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 1.493ns (17.433%)  route 7.071ns (82.567%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.547     5.068    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=64, routed)          2.002     7.527    tsg/dp_ram/ram_reg_r2_384_447_6_6/DPRA0
    SLICE_X46Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.651 r  tsg/dp_ram/ram_reg_r2_384_447_6_6/DP/O
                         net (fo=1, routed)           1.578     9.229    tsg/dp_ram/ram_reg_r2_384_447_6_6_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34/O
                         net (fo=1, routed)           0.000     9.353    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     9.598 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19/O
                         net (fo=1, routed)           0.000     9.598    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     9.702 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12/O
                         net (fo=1, routed)           0.692    10.394    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.316    10.710 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_8/O
                         net (fo=1, routed)           0.870    11.580    tsg/dp_ram/p_0_out[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.704 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_1/O
                         net (fo=256, routed)         1.929    13.633    tsg/dp_ram/ram_reg_r2_1600_1663_6_6/D
    SLICE_X46Y51         RAMD64E                                      r  tsg/dp_ram/ram_reg_r2_1600_1663_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.439    14.780    tsg/dp_ram/ram_reg_r2_1600_1663_6_6/WCLK
    SLICE_X46Y51         RAMD64E                                      r  tsg/dp_ram/ram_reg_r2_1600_1663_6_6/SP/CLK
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X46Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.184    14.740    tsg/dp_ram/ram_reg_r2_1600_1663_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r2_3712_3775_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 1.493ns (18.093%)  route 6.759ns (81.907%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.547     5.068    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=64, routed)          2.002     7.527    tsg/dp_ram/ram_reg_r2_384_447_6_6/DPRA0
    SLICE_X46Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.651 r  tsg/dp_ram/ram_reg_r2_384_447_6_6/DP/O
                         net (fo=1, routed)           1.578     9.229    tsg/dp_ram/ram_reg_r2_384_447_6_6_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34/O
                         net (fo=1, routed)           0.000     9.353    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     9.598 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19/O
                         net (fo=1, routed)           0.000     9.598    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     9.702 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12/O
                         net (fo=1, routed)           0.692    10.394    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.316    10.710 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_8/O
                         net (fo=1, routed)           0.870    11.580    tsg/dp_ram/p_0_out[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.704 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_1/O
                         net (fo=256, routed)         1.616    13.320    tsg/dp_ram/ram_reg_r2_3712_3775_6_6/D
    SLICE_X30Y29         RAMD64E                                      r  tsg/dp_ram/ram_reg_r2_3712_3775_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.434    14.775    tsg/dp_ram/ram_reg_r2_3712_3775_6_6/WCLK
    SLICE_X30Y29         RAMD64E                                      r  tsg/dp_ram/ram_reg_r2_3712_3775_6_6/DP/CLK
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X30Y29         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.490    tsg/dp_ram/ram_reg_r2_3712_3775_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r1_3648_3711_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 1.493ns (17.820%)  route 6.885ns (82.180%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.547     5.068    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=64, routed)          2.002     7.527    tsg/dp_ram/ram_reg_r2_384_447_6_6/DPRA0
    SLICE_X46Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.651 r  tsg/dp_ram/ram_reg_r2_384_447_6_6/DP/O
                         net (fo=1, routed)           1.578     9.229    tsg/dp_ram/ram_reg_r2_384_447_6_6_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34/O
                         net (fo=1, routed)           0.000     9.353    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     9.598 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19/O
                         net (fo=1, routed)           0.000     9.598    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     9.702 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12/O
                         net (fo=1, routed)           0.692    10.394    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.316    10.710 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_8/O
                         net (fo=1, routed)           0.870    11.580    tsg/dp_ram/p_0_out[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.704 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_1/O
                         net (fo=256, routed)         1.742    13.446    tsg/dp_ram/ram_reg_r1_3648_3711_6_6/D
    SLICE_X64Y7          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_3648_3711_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.518    14.859    tsg/dp_ram/ram_reg_r1_3648_3711_6_6/WCLK
    SLICE_X64Y7          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_3648_3711_6_6/DP/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y7          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.646    tsg/dp_ram/ram_reg_r1_3648_3711_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r2_3456_3519_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 1.493ns (18.236%)  route 6.694ns (81.764%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.547     5.068    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=64, routed)          2.002     7.527    tsg/dp_ram/ram_reg_r2_384_447_6_6/DPRA0
    SLICE_X46Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.651 r  tsg/dp_ram/ram_reg_r2_384_447_6_6/DP/O
                         net (fo=1, routed)           1.578     9.229    tsg/dp_ram/ram_reg_r2_384_447_6_6_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34/O
                         net (fo=1, routed)           0.000     9.353    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     9.598 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19/O
                         net (fo=1, routed)           0.000     9.598    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     9.702 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12/O
                         net (fo=1, routed)           0.692    10.394    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.316    10.710 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_8/O
                         net (fo=1, routed)           0.870    11.580    tsg/dp_ram/p_0_out[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.704 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_1/O
                         net (fo=256, routed)         1.551    13.255    tsg/dp_ram/ram_reg_r2_3456_3519_6_6/D
    SLICE_X30Y31         RAMD64E                                      r  tsg/dp_ram/ram_reg_r2_3456_3519_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.435    14.776    tsg/dp_ram/ram_reg_r2_3456_3519_6_6/WCLK
    SLICE_X30Y31         RAMD64E                                      r  tsg/dp_ram/ram_reg_r2_3456_3519_6_6/DP/CLK
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X30Y31         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.491    tsg/dp_ram/ram_reg_r2_3456_3519_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r1_1088_1151_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 1.493ns (17.991%)  route 6.806ns (82.009%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.547     5.068    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=64, routed)          2.002     7.527    tsg/dp_ram/ram_reg_r2_384_447_6_6/DPRA0
    SLICE_X46Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.651 r  tsg/dp_ram/ram_reg_r2_384_447_6_6/DP/O
                         net (fo=1, routed)           1.578     9.229    tsg/dp_ram/ram_reg_r2_384_447_6_6_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34/O
                         net (fo=1, routed)           0.000     9.353    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     9.598 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19/O
                         net (fo=1, routed)           0.000     9.598    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     9.702 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12/O
                         net (fo=1, routed)           0.692    10.394    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.316    10.710 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_8/O
                         net (fo=1, routed)           0.870    11.580    tsg/dp_ram/p_0_out[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.704 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_1/O
                         net (fo=256, routed)         1.663    13.367    tsg/dp_ram/ram_reg_r1_1088_1151_6_6/D
    SLICE_X64Y5          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_1088_1151_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.519    14.860    tsg/dp_ram/ram_reg_r1_1088_1151_6_6/WCLK
    SLICE_X64Y5          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_1088_1151_6_6/DP/CLK
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y5          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.647    tsg/dp_ram/ram_reg_r1_1088_1151_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r1_3840_3903_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 1.493ns (18.096%)  route 6.758ns (81.904%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.553     5.074    tsg/clk_IBUF_BUFG
    SLICE_X48Y22         FDCE                                         r  tsg/cur_x_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  tsg/cur_x_reg_reg[0]_rep__2/Q
                         net (fo=102, routed)         2.149     7.679    tsg/dp_ram/ram_reg_r2_320_383_3_5/ADDRA0
    SLICE_X46Y49         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.803 r  tsg/dp_ram/ram_reg_r2_320_383_3_5/RAMA/O
                         net (fo=1, routed)           1.314     9.117    tsg/dp_ram/ram_reg_r2_320_383_3_5_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.241 r  tsg/dp_ram/ram_reg_r1_0_63_3_5_i_62/O
                         net (fo=1, routed)           0.000     9.241    tsg/dp_ram/ram_reg_r1_0_63_3_5_i_62_n_0
    SLICE_X47Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     9.486 r  tsg/dp_ram/ram_reg_r1_0_63_3_5_i_31/O
                         net (fo=1, routed)           0.000     9.486    tsg/dp_ram/ram_reg_r1_0_63_3_5_i_31_n_0
    SLICE_X47Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     9.590 r  tsg/dp_ram/ram_reg_r1_0_63_3_5_i_16/O
                         net (fo=1, routed)           0.785    10.375    tsg/dp_ram/ram_reg_r1_0_63_3_5_i_16_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.316    10.691 r  tsg/dp_ram/ram_reg_r1_0_63_3_5_i_10/O
                         net (fo=1, routed)           0.634    11.325    tsg/dp_ram/p_0_out[3]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.449 r  tsg/dp_ram/ram_reg_r1_0_63_3_5_i_1/O
                         net (fo=128, routed)         1.876    13.325    tsg/dp_ram/ram_reg_r1_3840_3903_3_5/DIA
    SLICE_X30Y2          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_3840_3903_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.446    14.787    tsg/dp_ram/ram_reg_r1_3840_3903_3_5/WCLK
    SLICE_X30Y2          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_3840_3903_3_5/RAMA/CLK
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y2          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    14.613    tsg/dp_ram/ram_reg_r1_3840_3903_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -13.325    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r1_3968_4031_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 1.493ns (18.011%)  route 6.796ns (81.989%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.547     5.068    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=64, routed)          2.002     7.527    tsg/dp_ram/ram_reg_r2_384_447_6_6/DPRA0
    SLICE_X46Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.651 r  tsg/dp_ram/ram_reg_r2_384_447_6_6/DP/O
                         net (fo=1, routed)           1.578     9.229    tsg/dp_ram/ram_reg_r2_384_447_6_6_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34/O
                         net (fo=1, routed)           0.000     9.353    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_34_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     9.598 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19/O
                         net (fo=1, routed)           0.000     9.598    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_19_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     9.702 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12/O
                         net (fo=1, routed)           0.692    10.394    tsg/dp_ram/ram_reg_r1_0_63_6_6_i_12_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I5_O)        0.316    10.710 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_8/O
                         net (fo=1, routed)           0.870    11.580    tsg/dp_ram/p_0_out[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.704 r  tsg/dp_ram/ram_reg_r1_0_63_6_6_i_1/O
                         net (fo=256, routed)         1.654    13.358    tsg/dp_ram/ram_reg_r1_3968_4031_6_6/D
    SLICE_X60Y3          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_3968_4031_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.518    14.859    tsg/dp_ram/ram_reg_r1_3968_4031_6_6/WCLK
    SLICE_X60Y3          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_3968_4031_6_6/DP/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y3          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.646    tsg/dp_ram/ram_reg_r1_3968_4031_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                  1.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/addr_b_reg_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.355%)  route 0.269ns (65.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[4]/Q
                         net (fo=13, routed)          0.269     1.856    tsg/dp_ram/D[1]
    SLICE_X41Y6          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.833     1.960    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[1]_rep__1/C
                         clock pessimism             -0.249     1.711    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.072     1.783    tsg/dp_ram/addr_b_reg_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/addr_b_reg_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.812%)  route 0.229ns (64.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  vga/h_count_reg_reg[5]/Q
                         net (fo=13, routed)          0.229     1.803    tsg/dp_ram/D[2]
    SLICE_X39Y7          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[2]_rep__1/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.019     1.728    tsg/dp_ram/addr_b_reg_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/addr_b_reg_reg[5]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.649%)  route 0.278ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.278     1.864    tsg/dp_ram/D[5]
    SLICE_X36Y8          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[5]_rep__2/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.066     1.775    tsg/dp_ram/addr_b_reg_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/addr_b_reg_reg[4]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.174%)  route 0.297ns (67.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[7]/Q
                         net (fo=13, routed)          0.297     1.883    tsg/dp_ram/D[4]
    SLICE_X36Y8          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[4]_rep__2/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.070     1.779    tsg/dp_ram/addr_b_reg_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/addr_b_reg_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.768%)  route 0.240ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  vga/h_count_reg_reg[5]/Q
                         net (fo=13, routed)          0.240     1.813    tsg/dp_ram/D[2]
    SLICE_X41Y8          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.832     1.959    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[2]_rep/C
                         clock pessimism             -0.249     1.710    
    SLICE_X41Y8          FDRE (Hold_fdre_C_D)        -0.007     1.703    tsg/dp_ram/addr_b_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.559     1.442    tsg/clk_IBUF_BUFG
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  tsg/pix_x1_reg_reg[5]/Q
                         net (fo=1, routed)           0.059     1.642    tsg/pix_x1_reg[5]
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.827     1.954    tsg/clk_IBUF_BUFG
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x2_reg_reg[5]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.076     1.518    tsg/pix_x2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.559     1.442    tsg/clk_IBUF_BUFG
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  tsg/pix_x1_reg_reg[9]/Q
                         net (fo=1, routed)           0.062     1.645    tsg/pix_x1_reg[9]
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.827     1.954    tsg/clk_IBUF_BUFG
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x2_reg_reg[9]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.078     1.520    tsg/pix_x2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.559     1.442    tsg/clk_IBUF_BUFG
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  tsg/pix_x1_reg_reg[4]/Q
                         net (fo=1, routed)           0.058     1.641    tsg/pix_x1_reg[4]
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.827     1.954    tsg/clk_IBUF_BUFG
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x2_reg_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.071     1.513    tsg/pix_x2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.559     1.442    tsg/clk_IBUF_BUFG
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  tsg/pix_x1_reg_reg[3]/Q
                         net (fo=1, routed)           0.065     1.648    tsg/pix_x1_reg[3]
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.827     1.954    tsg/clk_IBUF_BUFG
    SLICE_X32Y14         FDCE                                         r  tsg/pix_x2_reg_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.075     1.517    tsg/pix_x2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/addr_b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.956%)  route 0.330ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[4]/Q
                         net (fo=13, routed)          0.330     1.916    tsg/dp_ram/D[1]
    SLICE_X41Y6          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.833     1.960    tsg/dp_ram/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  tsg/dp_ram/addr_b_reg_reg[1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.066     1.777    tsg/dp_ram/addr_b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0    tsg/a_rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y15   rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y15   rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y15   rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y15   rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y10    db_push/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y10    db_push/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y9     db_push/q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y11    db_push/q_reg_reg[10]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10   tsg/dp_ram/ram_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10   tsg/dp_ram/ram_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y21   tsg/dp_ram/ram_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10   tsg/dp_ram/ram_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10   tsg/dp_ram/ram_reg_r1_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.456ns (11.073%)  route 3.662ns (88.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.545     5.066    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         3.662     9.184    tsg/rs
    SLICE_X47Y5          FDCE                                         f  tsg/pix_x1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.448    14.789    tsg/clk_IBUF_BUFG
    SLICE_X47Y5          FDCE                                         r  tsg/pix_x1_reg_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y5          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    tsg/pix_x1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.456ns (11.073%)  route 3.662ns (88.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.545     5.066    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         3.662     9.184    tsg/rs
    SLICE_X47Y5          FDCE                                         f  tsg/pix_x2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.448    14.789    tsg/clk_IBUF_BUFG
    SLICE_X47Y5          FDCE                                         r  tsg/pix_x2_reg_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y5          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    tsg/pix_x2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.456ns (12.015%)  route 3.339ns (87.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.545     5.066    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         3.339     8.861    tsg/rs
    SLICE_X36Y4          FDCE                                         f  tsg/pix_x1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.445    14.786    tsg/clk_IBUF_BUFG
    SLICE_X36Y4          FDCE                                         r  tsg/pix_x1_reg_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.621    tsg/pix_x1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.456ns (12.015%)  route 3.339ns (87.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.545     5.066    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         3.339     8.861    tsg/rs
    SLICE_X36Y4          FDCE                                         f  tsg/pix_x2_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.445    14.786    tsg/clk_IBUF_BUFG
    SLICE_X36Y4          FDCE                                         r  tsg/pix_x2_reg_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.621    tsg/pix_x2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.456ns (12.015%)  route 3.339ns (87.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.545     5.066    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         3.339     8.861    tsg/rs
    SLICE_X36Y4          FDCE                                         f  tsg/pix_x2_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.445    14.786    tsg/clk_IBUF_BUFG
    SLICE_X36Y4          FDCE                                         r  tsg/pix_x2_reg_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.621    tsg/pix_x2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.456ns (12.999%)  route 3.052ns (87.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.545     5.066    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         3.052     8.574    tsg/rs
    SLICE_X35Y4          FDCE                                         f  tsg/pix_x1_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.444    14.785    tsg/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  tsg/pix_x1_reg_reg[2]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.533    tsg/pix_x1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.456ns (12.948%)  route 3.066ns (87.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.545     5.066    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         3.066     8.588    tsg/rs
    SLICE_X58Y24         FDCE                                         f  tsg/cur_x_reg_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.501    14.842    tsg/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep__1/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.662    tsg/cur_x_reg_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.456ns (14.555%)  route 2.677ns (85.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.545     5.066    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         2.677     8.199    tsg/rs
    SLICE_X55Y26         FDCE                                         f  tsg/cur_x_reg_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.437    14.778    tsg/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  tsg/cur_x_reg_reg[1]_rep__0/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.598    tsg/cur_x_reg_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.456ns (14.555%)  route 2.677ns (85.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.545     5.066    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         2.677     8.199    tsg/rs
    SLICE_X55Y26         FDCE                                         f  tsg/cur_x_reg_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.437    14.778    tsg/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  tsg/cur_x_reg_reg[1]_rep__3/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.598    tsg/cur_x_reg_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.456ns (14.555%)  route 2.677ns (85.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.545     5.066    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         2.677     8.199    tsg/rs
    SLICE_X55Y26         FDCE                                         f  tsg/cur_x_reg_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.437    14.778    tsg/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep__0/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.598    tsg/cur_x_reg_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  6.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (28.002%)  route 0.363ns (71.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.433    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         0.363     1.937    tsg/rs
    SLICE_X47Y24         FDCE                                         f  tsg/cur_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.945    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[0]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X47Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    tsg/cur_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (28.002%)  route 0.363ns (71.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.433    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         0.363     1.937    tsg/rs
    SLICE_X47Y24         FDCE                                         f  tsg/cur_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.945    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[2]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X47Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    tsg/cur_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (28.002%)  route 0.363ns (71.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.433    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         0.363     1.937    tsg/rs
    SLICE_X47Y24         FDCE                                         f  tsg/cur_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.945    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[5]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X47Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    tsg/cur_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[5]_rep__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (28.002%)  route 0.363ns (71.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.433    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         0.363     1.937    tsg/rs
    SLICE_X47Y24         FDCE                                         f  tsg/cur_x_reg_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.818     1.945    tsg/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  tsg/cur_x_reg_reg[5]_rep__0/C
                         clock pessimism             -0.478     1.467    
    SLICE_X47Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    tsg/cur_x_reg_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[2]_rep__2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.430%)  route 0.436ns (75.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.433    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         0.436     2.010    tsg/rs
    SLICE_X47Y23         FDCE                                         f  tsg/cur_x_reg_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.819     1.946    tsg/clk_IBUF_BUFG
    SLICE_X47Y23         FDCE                                         r  tsg/cur_x_reg_reg[2]_rep__2/C
                         clock pessimism             -0.478     1.468    
    SLICE_X47Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.376    tsg/cur_x_reg_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[1]_rep__1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.851%)  route 0.535ns (79.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.433    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         0.535     2.109    tsg/rs
    SLICE_X47Y22         FDCE                                         f  tsg/cur_x_reg_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.821     1.948    tsg/clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  tsg/cur_x_reg_reg[1]_rep__1/C
                         clock pessimism             -0.478     1.470    
    SLICE_X47Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    tsg/cur_x_reg_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.076%)  route 0.794ns (84.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.433    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         0.794     2.368    tsg/rs
    SLICE_X35Y17         FDCE                                         f  tsg/pix_x1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.823     1.950    tsg/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  tsg/pix_x1_reg_reg[6]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X35Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    tsg/pix_x1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.076%)  route 0.794ns (84.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.433    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         0.794     2.368    tsg/rs
    SLICE_X35Y17         FDCE                                         f  tsg/pix_x1_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.823     1.950    tsg/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  tsg/pix_x1_reg_reg[7]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X35Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    tsg/pix_x1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.076%)  route 0.794ns (84.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.433    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         0.794     2.368    tsg/rs
    SLICE_X35Y17         FDCE                                         f  tsg/pix_x1_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.823     1.950    tsg/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  tsg/pix_x1_reg_reg[8]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X35Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    tsg/pix_x1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.076%)  route 0.794ns (84.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.550     1.433    tsg/sp/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  tsg/sp/sout_reg/Q
                         net (fo=143, routed)         0.794     2.368    tsg/rs
    SLICE_X35Y17         FDCE                                         f  tsg/pix_x2_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.823     1.950    tsg/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  tsg/pix_x2_reg_reg[6]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X35Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    tsg/pix_x2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.759    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.178ns  (logic 4.401ns (43.239%)  route 5.777ns (56.761%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.468     1.986    uart/q7seg/ps[0]
    SLICE_X62Y11         LUT3 (Prop_lut3_I2_O)        0.124     2.110 r  uart/q7seg/g0_b0_i_3/O
                         net (fo=14, routed)          1.304     3.413    uart/q7seg/g0_b0_i_3_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.537 r  uart/q7seg/g1_b0/O
                         net (fo=1, routed)           0.860     4.398    uart/q7seg/g1_b0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I2_O)        0.124     4.522 r  uart/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.145     6.667    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.178 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.178    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.897ns  (logic 4.655ns (47.037%)  route 5.242ns (52.963%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.468     1.986    uart/q7seg/ps[0]
    SLICE_X62Y11         LUT3 (Prop_lut3_I2_O)        0.152     2.138 r  uart/q7seg/g0_b0_i_4/O
                         net (fo=14, routed)          1.041     3.179    uart/q7seg/g0_b0_i_4_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.326     3.505 r  uart/q7seg/g0_b2/O
                         net (fo=1, routed)           0.670     4.176    uart/q7seg/g0_b2_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.300 r  uart/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.062     6.362    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.897 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.897    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.885ns  (logic 4.649ns (47.031%)  route 5.236ns (52.969%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.468     1.986    uart/q7seg/ps[0]
    SLICE_X62Y11         LUT3 (Prop_lut3_I2_O)        0.152     2.138 r  uart/q7seg/g0_b0_i_4/O
                         net (fo=14, routed)          0.769     2.907    uart/q7seg/g0_b0_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.326     3.233 r  uart/q7seg/g0_b1/O
                         net (fo=1, routed)           0.943     4.176    uart/q7seg/g0_b1_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.300 r  uart/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.056     6.356    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.885 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.885    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 4.426ns (45.144%)  route 5.378ns (54.856%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.468     1.986    uart/q7seg/ps[0]
    SLICE_X62Y11         LUT3 (Prop_lut3_I2_O)        0.124     2.110 r  uart/q7seg/g0_b0_i_3/O
                         net (fo=14, routed)          1.231     3.340    uart/q7seg/g0_b0_i_3_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.464 r  uart/q7seg/g1_b3/O
                         net (fo=1, routed)           0.685     4.149    uart/q7seg/g1_b3_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.124     4.273 r  uart/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.995     6.268    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.803 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.803    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 4.640ns (47.702%)  route 5.087ns (52.298%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.468     1.986    uart/q7seg/ps[0]
    SLICE_X62Y11         LUT3 (Prop_lut3_I2_O)        0.152     2.138 r  uart/q7seg/g0_b0_i_4/O
                         net (fo=14, routed)          0.888     3.026    uart/q7seg/g0_b0_i_4_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I3_O)        0.326     3.352 r  uart/q7seg/g1_b4/O
                         net (fo=1, routed)           0.870     4.222    uart/q7seg/g1_b4_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.346 r  uart/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861     6.207    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.727 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.727    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.238ns  (logic 4.394ns (47.568%)  route 4.844ns (52.432%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.468     1.986    uart/q7seg/ps[0]
    SLICE_X62Y11         LUT3 (Prop_lut3_I2_O)        0.124     2.110 r  uart/q7seg/g0_b0_i_3/O
                         net (fo=14, routed)          1.010     3.119    uart/q7seg/g0_b0_i_3_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.243 r  uart/q7seg/g0_b5/O
                         net (fo=1, routed)           0.653     3.896    uart/q7seg/g0_b5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.020 r  uart/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.713     5.734    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.238 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.238    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.066ns  (logic 4.651ns (51.305%)  route 4.415ns (48.695%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.468     1.986    uart/q7seg/ps[0]
    SLICE_X62Y11         LUT3 (Prop_lut3_I2_O)        0.152     2.138 r  uart/q7seg/g0_b0_i_4/O
                         net (fo=14, routed)          0.611     2.749    uart/q7seg/g0_b0_i_4_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I3_O)        0.326     3.075 r  uart/q7seg/g0_b6/O
                         net (fo=1, routed)           0.665     3.740    uart/q7seg/g0_b6_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.864 r  uart/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670     5.535    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.066 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.066    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.381ns (56.999%)  route 3.305ns (43.001%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.016     1.534    uart/q7seg/ps[0]
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.152     1.686 r  uart/q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.289     3.975    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.686 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.686    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 4.382ns (59.659%)  route 2.963ns (40.341%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.017     1.535    uart/q7seg/ps[0]
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.152     1.687 r  uart/q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.946     3.633    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.346 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.346    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.327ns  (logic 4.371ns (59.659%)  route 2.956ns (40.341%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          0.813     1.331    uart/q7seg/ps[0]
    SLICE_X64Y14         LUT2 (Prop_lut2_I1_O)        0.150     1.481 r  uart/q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.142     3.624    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703     7.327 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.327    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE                         0.000     0.000 r  uart/genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X61Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X61Y7          FDRE                                         r  uart/genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[16].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[16].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  uart/genblk1[16].fDiv/clkDiv_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[16].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[16].fDiv/clkDiv_reg_0
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[16].fDiv/clkDiv_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[16].fDiv/clkDiv_i_1__15_n_0
    SLICE_X61Y13         FDRE                                         r  uart/genblk1[16].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[3].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[3].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE                         0.000     0.000 r  uart/genblk1[3].fDiv/clkDiv_reg/C
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[3].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[3].fDiv/clkDiv_reg_0
    SLICE_X59Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[3].fDiv/clkDiv_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[3].fDiv/clkDiv_i_1__2_n_0
    SLICE_X59Y2          FDRE                                         r  uart/genblk1[3].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDRE                         0.000     0.000 r  uart/genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X59Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X59Y0          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[4].fDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[4].fDiv/clkDiv_i_1__3_n_0
    SLICE_X59Y0          FDRE                                         r  uart/genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[6].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[6].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDRE                         0.000     0.000 r  uart/genblk1[6].fDiv/clkDiv_reg/C
    SLICE_X61Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[6].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[6].fDiv/clkDiv_reg_0
    SLICE_X61Y0          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[6].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[6].fDiv/clkDiv_i_1__5_n_0
    SLICE_X61Y0          FDRE                                         r  uart/genblk1[6].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fdivTarget/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/fdivTarget/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE                         0.000     0.000 r  uart/fdivTarget/clkDiv_reg/C
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/fdivTarget/clkDiv_reg/Q
                         net (fo=3, routed)           0.168     0.309    uart/fdivTarget/CLK
    SLICE_X63Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/fdivTarget/clkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    uart/fdivTarget/clkDiv_i_1__17_n_0
    SLICE_X63Y13         FDRE                                         r  uart/fdivTarget/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE                         0.000     0.000 r  uart/genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X61Y1          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X61Y1          FDRE                                         r  uart/genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[2].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[2].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE                         0.000     0.000 r  uart/genblk1[2].fDiv/clkDiv_reg/C
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[2].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[2].fDiv/clkDiv_reg_0
    SLICE_X59Y1          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[2].fDiv/clkDiv_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[2].fDiv/clkDiv_i_1__1_n_0
    SLICE_X59Y1          FDRE                                         r  uart/genblk1[2].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[11].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[11].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE                         0.000     0.000 r  uart/genblk1[11].fDiv/clkDiv_reg/C
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[11].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.170     0.311    uart/genblk1[11].fDiv/clkDiv_reg_0
    SLICE_X61Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  uart/genblk1[11].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.356    uart/genblk1[11].fDiv/clkDiv_i_1__10_n_0
    SLICE_X61Y2          FDRE                                         r  uart/genblk1[11].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE                         0.000     0.000 r  uart/genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.170     0.311    uart/genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  uart/genblk1[15].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.356    uart/genblk1[15].fDiv/clkDiv_i_1__14_n_0
    SLICE_X61Y9          FDRE                                         r  uart/genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 4.339ns (45.730%)  route 5.149ns (54.270%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.635     5.156    uart/receiver/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/receiver/r_Rx_Byte_reg[2]/Q
                         net (fo=4, routed)           0.840     6.452    uart/q7seg/g0_b0_3
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  uart/q7seg/g0_b0_i_3/O
                         net (fo=14, routed)          1.304     7.880    uart/q7seg/g0_b0_i_3_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.004 r  uart/q7seg/g1_b0/O
                         net (fo=1, routed)           0.860     8.864    uart/q7seg/g1_b0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.988 r  uart/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.145    11.133    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.644 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.644    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.290ns  (logic 4.590ns (49.409%)  route 4.700ns (50.591%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.636     5.157    uart/receiver/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 f  uart/receiver/r_Rx_Byte_reg[5]/Q
                         net (fo=5, routed)           0.974     6.587    uart/q7seg/g0_b0_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.154     6.741 f  uart/q7seg/g0_b0_i_6/O
                         net (fo=14, routed)          1.204     7.945    uart/q7seg/g0_b0_i_6_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.327     8.272 r  uart/q7seg/g1_b1/O
                         net (fo=1, routed)           0.466     8.738    uart/q7seg/g1_b1_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  uart/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.056    10.918    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.447 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.447    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.167ns  (logic 4.581ns (49.974%)  route 4.586ns (50.026%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.636     5.157    uart/receiver/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 f  uart/receiver/r_Rx_Byte_reg[5]/Q
                         net (fo=5, routed)           0.974     6.587    uart/q7seg/g0_b0_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.154     6.741 f  uart/q7seg/g0_b0_i_6/O
                         net (fo=14, routed)          0.881     7.622    uart/q7seg/g0_b0_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.327     7.949 r  uart/q7seg/g1_b4/O
                         net (fo=1, routed)           0.870     8.819    uart/q7seg/g1_b4_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.943 r  uart/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861    10.804    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.324 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.324    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 4.364ns (47.881%)  route 4.750ns (52.119%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.635     5.156    uart/receiver/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/receiver/r_Rx_Byte_reg[2]/Q
                         net (fo=4, routed)           0.840     6.452    uart/q7seg/g0_b0_3
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  uart/q7seg/g0_b0_i_3/O
                         net (fo=14, routed)          1.231     7.807    uart/q7seg/g0_b0_i_3_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.931 r  uart/q7seg/g1_b3/O
                         net (fo=1, routed)           0.685     8.615    uart/q7seg/g1_b3_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.739 r  uart/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.995    10.734    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.270 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.270    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 4.596ns (51.341%)  route 4.356ns (48.659%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.636     5.157    uart/receiver/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  uart/receiver/r_Rx_Byte_reg[5]/Q
                         net (fo=5, routed)           0.974     6.587    uart/q7seg/g0_b0_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.154     6.741 r  uart/q7seg/g0_b0_i_6/O
                         net (fo=14, routed)          0.650     7.391    uart/q7seg/g0_b0_i_6_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I5_O)        0.327     7.718 r  uart/q7seg/g0_b2/O
                         net (fo=1, routed)           0.670     8.388    uart/q7seg/g0_b2_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.512 r  uart/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.062    10.574    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.109 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.109    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 4.535ns (51.147%)  route 4.332ns (48.853%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.636     5.157    uart/receiver/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  uart/receiver/r_Rx_Byte_reg[1]/Q
                         net (fo=4, routed)           0.790     6.403    uart/q7seg/g0_b0_4
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.119     6.522 r  uart/q7seg/g0_b0_i_2/O
                         net (fo=14, routed)          1.176     7.698    uart/q7seg/g0_b0_i_2_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I1_O)        0.332     8.030 r  uart/q7seg/g0_b5/O
                         net (fo=1, routed)           0.653     8.683    uart/q7seg/g0_b5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.807 r  uart/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.713    10.520    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.025 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.025    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 4.592ns (52.431%)  route 4.167ns (47.569%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.636     5.157    uart/receiver/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 f  uart/receiver/r_Rx_Byte_reg[5]/Q
                         net (fo=5, routed)           0.974     6.587    uart/q7seg/g0_b0_0
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.154     6.741 f  uart/q7seg/g0_b0_i_6/O
                         net (fo=14, routed)          0.857     7.598    uart/q7seg/g0_b0_i_6_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.327     7.925 r  uart/q7seg/g0_b6/O
                         net (fo=1, routed)           0.665     8.590    uart/q7seg/g0_b6_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.714 r  uart/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670    10.385    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.916 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.916    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.568ns  (logic 3.976ns (46.405%)  route 4.592ns (53.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.636     5.157    uart/transmitter/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  uart/transmitter/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  uart/transmitter/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           4.592    10.205    RsTx_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    13.725 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    13.725    RsTx
    A14                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.342ns  (logic 3.986ns (54.294%)  route 3.356ns (45.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.559     5.080    clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.356     8.892    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.423 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.423    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 3.961ns (56.012%)  route 3.111ns (43.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.559     5.080    clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           3.111     8.647    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.153 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.153    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.109     1.695    vga/Q[0]
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.740 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    vga/h_count_next_0[0]
    SLICE_X33Y8          FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.278%)  route 0.145ns (43.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.145     1.732    vga/v_count_reg_reg[8]_0[1]
    SLICE_X32Y6          LUT5 (Prop_lut5_I2_O)        0.045     1.777 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.777    vga/v_count_next[4]_i_1_n_0
    SLICE_X32Y6          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.059%)  route 0.146ns (43.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[6]/Q
                         net (fo=13, routed)          0.146     1.732    vga/Q[6]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.045     1.777 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.777    vga/h_count_next_0[6]
    SLICE_X32Y7          FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.810%)  route 0.180ns (49.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[7]/Q
                         net (fo=13, routed)          0.180     1.766    vga/Q[7]
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    vga/h_count_next_0[5]
    SLICE_X33Y8          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.183ns (45.174%)  route 0.222ns (54.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.222     1.808    vga/Q[1]
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.042     1.850 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    vga/h_count_next_0[2]
    SLICE_X35Y6          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.577%)  route 0.222ns (54.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.222     1.808    vga/Q[1]
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.045     1.853 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga/h_count_next_0[1]
    SLICE_X35Y6          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.448%)  route 0.223ns (54.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[6]/Q
                         net (fo=13, routed)          0.223     1.809    vga/Q[6]
    SLICE_X32Y7          LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga/h_count_next_0[7]
    SLICE_X32Y7          FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.186ns (45.362%)  route 0.224ns (54.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.224     1.810    vga/v_count_reg_reg[8]_0[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.855    vga/v_count_next[5]_i_1_n_0
    SLICE_X31Y8          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.186ns (43.641%)  route 0.240ns (56.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.240     1.826    vga/v_count_reg_reg[8]_0[2]
    SLICE_X31Y8          LUT5 (Prop_lut5_I1_O)        0.045     1.871 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    vga/v_count_next[0]_i_1_n_0
    SLICE_X31Y8          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.189ns (44.035%)  route 0.240ns (55.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.240     1.826    vga/v_count_reg_reg[8]_0[2]
    SLICE_X31Y8          LUT5 (Prop_lut5_I4_O)        0.048     1.874 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga/v_count_next[2]_i_1_n_0
    SLICE_X31Y8          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.704ns (23.414%)  route 5.574ns (76.586%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.052     4.508    uart/receiver/reset_IBUF
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.632 r  uart/receiver/cur_y_reg[4]_i_5/O
                         net (fo=4, routed)           1.889     6.521    tsg/cur_y_reg_reg[1]_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.645 r  tsg/cur_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.633     7.278    tsg/cur_y_next[1]
    SLICE_X39Y17         FDCE                                         r  tsg/cur_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.437     4.778    tsg/clk_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  tsg/cur_y_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_x_reg_reg[5]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.704ns (23.848%)  route 5.442ns (76.152%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.512     3.968    tsg/sp2/reset_IBUF
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.092 f  tsg/sp2/cur_y_reg[4]_i_1/O
                         net (fo=39, routed)          2.001     6.093    tsg/sp2/sout_reg_1
    SLICE_X48Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.217 r  tsg/sp2/cur_x_reg[5]_rep__2_i_1/O
                         net (fo=1, routed)           0.929     7.146    tsg/sp2_n_13
    SLICE_X43Y35         FDCE                                         r  tsg/cur_x_reg_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.442     4.783    tsg/clk_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  tsg/cur_x_reg_reg[5]_rep__2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_push/q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.456ns (21.356%)  route 5.363ns (78.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=76, routed)          5.363     6.819    db_push/reset_IBUF
    SLICE_X3Y9           FDCE                                         f  db_push/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.517     4.858    db_push/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  db_push/q_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_push/q_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.456ns (21.418%)  route 5.343ns (78.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=76, routed)          5.343     6.799    db_push/reset_IBUF
    SLICE_X3Y12          FDCE                                         f  db_push/q_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.515     4.856    db_push/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  db_push/q_reg_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_push/q_reg_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.799ns  (logic 1.456ns (21.418%)  route 5.343ns (78.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=76, routed)          5.343     6.799    db_push/reset_IBUF
    SLICE_X3Y12          FDCE                                         f  db_push/q_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.515     4.856    db_push/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  db_push/q_reg_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_push/q_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.635ns  (logic 1.456ns (21.946%)  route 5.179ns (78.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=76, routed)          5.179     6.635    db_push/reset_IBUF
    SLICE_X5Y12          FDCE                                         f  db_push/q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.513     4.854    db_push/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  db_push/q_reg_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_push/q_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.635ns  (logic 1.456ns (21.946%)  route 5.179ns (78.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=76, routed)          5.179     6.635    db_push/reset_IBUF
    SLICE_X5Y12          FDCE                                         f  db_push/q_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.513     4.854    db_push/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  db_push/q_reg_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_push/q_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.635ns  (logic 1.456ns (21.946%)  route 5.179ns (78.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=76, routed)          5.179     6.635    db_push/reset_IBUF
    SLICE_X5Y12          FDCE                                         f  db_push/q_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.513     4.854    db_push/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  db_push/q_reg_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_push/q_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.635ns  (logic 1.456ns (21.946%)  route 5.179ns (78.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=76, routed)          5.179     6.635    db_push/reset_IBUF
    SLICE_X5Y12          FDCE                                         f  db_push/q_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.513     4.854    db_push/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  db_push/q_reg_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_push/q_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.635ns  (logic 1.456ns (21.946%)  route 5.179ns (78.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=76, routed)          5.179     6.635    db_push/reset_IBUF
    SLICE_X5Y12          FDCE                                         f  db_push/q_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        1.513     4.854    db_push/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  db_push/q_reg_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.059     0.187    vga/h_count_next[9]
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.064     0.192    vga/v_count_next[7]
    SLICE_X33Y6          FDRE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.832     1.959    vga/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.051     0.192    vga/h_count_next[7]
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.109%)  route 0.109ns (45.891%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.109     0.237    vga/v_count_next[2]
    SLICE_X32Y8          FDRE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.102     0.243    vga/v_count_next[5]
    SLICE_X32Y8          FDRE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.102     0.243    vga/v_count_next[9]
    SLICE_X33Y7          FDRE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.457%)  route 0.104ns (42.543%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.104     0.245    vga/v_count_next[0]
    SLICE_X32Y8          FDRE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.109     0.250    vga/h_count_next[4]
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next[1]
    SLICE_X35Y5          FDRE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next[1]
    SLICE_X33Y6          FDRE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1524, routed)        0.832     1.959    vga/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  vga/v_count_reg_reg[1]/C





