// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
// RUN: %clang_cc1 -triple riscv32 -target-feature +experimental-p -emit-llvm %s -o - \
// RUN:     -disable-O0-optnone | opt -S -passes=mem2reg \
// RUN:     | FileCheck %s  -check-prefix=RV32P

#include <riscv_simd.h>

// RV32P-LABEL: @pslli_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pslli.b.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pslli_b(uint32_t rs1, int32_t rs2) {
  return __riscv_pslli_b(rs1, 1);
}

// RV32P-LABEL: @pslli_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pslli.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pslli_h(uint32_t rs1, int32_t rs2) {
  return __riscv_pslli_h(rs1, 1);
}

// RV32P-LABEL: @psslai_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psslai.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psslai_h(uint32_t rs1, int32_t rs2) {
  return __riscv_psslai_h(rs1, 1);
}

// RV32P-LABEL: @sslai(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.sslai.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t sslai(uint32_t rs1, int32_t rs2) {
  return __riscv_sslai(rs1, 1);
}

// RV32P-LABEL: @psll_bs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psll.bs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psll_bs(uint32_t rs1, uint32_t rs2) {
  return __riscv_psll_bs(rs1, rs2);
}

// RV32P-LABEL: @psll_hs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psll.hs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psll_hs(uint32_t rs1, uint32_t rs2) {
  return __riscv_psll_hs(rs1, rs2);
}

// RV32P-LABEL: @padd_bs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.padd.bs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t padd_bs(uint32_t rs1, uint32_t rs2) {
  return __riscv_padd_bs(rs1, rs2);
}

// RV32P-LABEL: @padd_hs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.padd.hs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t padd_hs(uint32_t rs1, uint32_t rs2) {
  return __riscv_padd_hs(rs1, rs2);
}

// RV32P-LABEL: @pusati_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pusati.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pusati_h(uint32_t rs1, int32_t rs2) {
  return __riscv_pusati_h(rs1, 1);
}

// RV32P-LABEL: @usati(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.usati.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t usati(uint32_t rs1, int32_t rs2) {
  return __riscv_usati(rs1, 1);
}

// RV32P-LABEL: @psrai_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psrai.b.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psrai_b(uint32_t rs1, int32_t rs2) {
  return __riscv_psrai_b(rs1, 1);
}

// RV32P-LABEL: @psrai_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psrai.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psrai_h(uint32_t rs1, int32_t rs2) {
  return __riscv_psrai_h(rs1, 1);
}

// RV32P-LABEL: @psrari_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psrari.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psrari_h(uint32_t rs1, int32_t rs2) {
  return __riscv_psrari_h(rs1, 1);
}

// RV32P-LABEL: @srari(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.srari.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
int32_t srari(int32_t rs1, int32_t rs2) {
  return __riscv_srari(rs1, 1);
}

// RV32P-LABEL: @psati_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psati.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psati_h(uint32_t rs1, int32_t rs2) {
  return __riscv_psati_h(rs1, 1);
}

// RV32P-LABEL: @sati(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.sati.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
int32_t sati(int32_t rs1, int32_t rs2) {
  return __riscv_sati(rs1, 1);
}

// RV32P-LABEL: @psrl_bs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psrl.bs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psrl_bs(uint32_t rs1, uint32_t rs2) {
  return __riscv_psrl_bs(rs1, rs2);
}

// RV32P-LABEL: @psrl_hs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psrl.hs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psrl_hs(uint32_t rs1, uint32_t rs2) {
  return __riscv_psrl_hs(rs1, rs2);
}

// RV32P-LABEL: @predsum_bs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.predsum.bs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t predsum_bs(uint32_t rs1, uint32_t rs2) {
  return __riscv_predsum_bs(rs1, rs2);
}

// RV32P-LABEL: @predsum_hs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.predsum.hs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t predsum_hs(uint32_t rs1, uint32_t rs2) {
  return __riscv_predsum_hs(rs1, rs2);
}

// RV32P-LABEL: @predsumu_bs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.predsumu.bs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t predsumu_bs(uint32_t rs1, uint32_t rs2) {
  return __riscv_predsumu_bs(rs1, rs2);
}

// RV32P-LABEL: @predsumu_hs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.predsumu.hs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t predsumu_hs(uint32_t rs1, uint32_t rs2) {
  return __riscv_predsumu_hs(rs1, rs2);
}

// RV32P-LABEL: @psra_bs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psra.bs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psra_bs(uint32_t rs1, uint32_t rs2) {
  return __riscv_psra_bs(rs1, rs2);
}

// RV32P-LABEL: @psra_hs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psra.hs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psra_hs(uint32_t rs1, uint32_t rs2) {
  return __riscv_psra_hs(rs1, rs2);
}

// RV32P-LABEL: @padd_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.padd.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t padd_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_padd_b(rs1, rs2);
}

// RV32P-LABEL: @padd_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.padd.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t padd_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_padd_h(rs1, rs2);
}

// RV32P-LABEL: @sadd(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.sadd.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
int32_t sadd(int32_t rs1, int32_t rs2) {
  return __riscv_sadd(rs1, rs2);
}

// RV32P-LABEL: @psadd_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psadd.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psadd_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_psadd_b(rs1, rs2);
}

// RV32P-LABEL: @psadd_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psadd.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psadd_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_psadd_h(rs1, rs2);
}

// RV32P-LABEL: @aadd(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.aadd.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
int32_t aadd(int32_t rs1, int32_t rs2) {
  return __riscv_aadd(rs1, rs2);
}

// RV32P-LABEL: @paadd_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.paadd.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t paadd_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_paadd_b(rs1, rs2);
}

// RV32P-LABEL: @paadd_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.paadd.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t paadd_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_paadd_h(rs1, rs2);
}

// RV32P-LABEL: @saddu(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.saddu.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t saddu(uint32_t rs1, uint32_t rs2) {
  return __riscv_saddu(rs1, rs2);
}

// RV32P-LABEL: @psaddu_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psaddu.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psaddu_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_psaddu_b(rs1, rs2);
}

// RV32P-LABEL: @psaddu_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psaddu.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psaddu_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_psaddu_h(rs1, rs2);
}

// RV32P-LABEL: @aaddu(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.aaddu.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t aaddu(uint32_t rs1, uint32_t rs2) {
  return __riscv_aaddu(rs1, rs2);
}

// RV32P-LABEL: @paaddu_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.paaddu.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t paaddu_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_paaddu_b(rs1, rs2);
}

// RV32P-LABEL: @paaddu_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.paaddu.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t paaddu_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_paaddu_h(rs1, rs2);
}

// RV32P-LABEL: @psub_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psub.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psub_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_psub_b(rs1, rs2);
}

// RV32P-LABEL: @psub_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psub.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psub_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_psub_h(rs1, rs2);
}

// RV32P-LABEL: @ssub(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.ssub.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
int32_t ssub(int32_t rs1, int32_t rs2) {
  return __riscv_ssub(rs1, rs2);
}

// RV32P-LABEL: @pssub_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pssub.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pssub_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_pssub_b(rs1, rs2);
}

// RV32P-LABEL: @pssub_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pssub.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pssub_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_pssub_h(rs1, rs2);
}

// RV32P-LABEL: @asub(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.asub.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
int32_t asub(int32_t rs1, int32_t rs2) {
  return __riscv_asub(rs1, rs2);
}

// RV32P-LABEL: @pasub_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pasub.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pasub_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_pasub_b(rs1, rs2);
}

// RV32P-LABEL: @pasub_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pasub.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pasub_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_pasub_h(rs1, rs2);
}

// RV32P-LABEL: @ssubu(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.ssubu.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t ssubu(uint32_t rs1, uint32_t rs2) {
  return __riscv_ssubu(rs1, rs2);
}

// RV32P-LABEL: @pssubu_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pssubu.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pssubu_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_pssubu_b(rs1, rs2);
}

// RV32P-LABEL: @pssubu_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pssubu.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pssubu_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_pssubu_h(rs1, rs2);
}

// RV32P-LABEL: @asubu(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.asubu.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t asubu(uint32_t rs1, uint32_t rs2) {
  return __riscv_asubu(rs1, rs2);
}

// RV32P-LABEL: @pasubu_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pasubu.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pasubu_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_pasubu_b(rs1, rs2);
}

// RV32P-LABEL: @pasubu_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pasubu.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pasubu_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_pasubu_h(rs1, rs2);
}

// RV32P-LABEL: @pdif_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pdif.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pdif_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_pdif_b(rs1, rs2);
}

// RV32P-LABEL: @pdif_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pdif.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pdif_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_pdif_h(rs1, rs2);
}

// RV32P-LABEL: @pdifu_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pdifu.b.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pdifu_b(uint32_t rs1, uint32_t rs2) {
  return __riscv_pdifu_b(rs1, rs2);
}

// RV32P-LABEL: @pdifu_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pdifu.h.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pdifu_h(uint32_t rs1, uint32_t rs2) {
  return __riscv_pdifu_h(rs1, rs2);
}
