Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'Linked'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Linked_map.ncd Linked.ngd Linked.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Mon May 23 08:22:53 2016

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_Stereo_clock_stereo_TOP_Gen_clkout1 =  | SETUP       |    -6.615ns|    56.690ns|      52|      275287
  PERIOD TIMEGRP "Stereo_clock_stereo_TOP_G | HOLD        |    -0.319ns|            |    4065|      173221
  en_clkout1" TS_sys_clk_pin HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Gene_clkout0 = PERIOD TIMEGRP "Gene_cl | SETUP       |     3.625ns|     1.375ns|       0|           0
  kout0" TS_sys_clk_pin * 2 HIGH 50%        | HOLD        |     0.144ns|            |       0|           0
                                            | MINPERIOD   |     3.408ns|     1.592ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.759ns|     1.241ns|       0|           0
  pin" 100 MHz HIGH 50%                     | HOLD        |     0.069ns|            |       0|           0
                                            | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_Stereo_clock_stereo_TOP_Gen_clkout0 =  | SETUP       |    42.986ns|     1.319ns|       0|           0
  PERIOD TIMEGRP "Stereo_clock_stereo_TOP_G | HOLD        |     0.079ns|            |       0|           0
  en_clkout0" TS_sys_clk_pin * 0.225705329  | MINPERIOD   |    42.713ns|     1.592ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     56.690ns|            0|         4117|        
2145|353785756527944510000000000|
| TS_Stereo_clock_stereo_TOP_Gen|     44.306ns|      1.592ns|          N/A|            0|            0|          329|   
        0|
| _clkout0                      |             |             |             |             |             |             |   
         |
| TS_Stereo_clock_stereo_TOP_Gen|     10.000ns|     56.690ns|          N/A|         4117|           
0|353785756527944510000000000|            0|
| _clkout1                      |             |             |             |             |             |             |   
         |
| TS_Gene_clkout0               |      5.000ns|      1.592ns|          N/A|            0|            0|         1049|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

1 constraint not met.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 28 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4d5bc4f1) REAL time: 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4d5bc4f1) REAL time: 33 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4d5bc4f1) REAL time: 33 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:49269cb9) REAL time: 39 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:49269cb9) REAL time: 39 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:49269cb9) REAL time: 39 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:49269cb9) REAL time: 39 secs 

Phase 8.8  Global Placement
...................................
...................
...............................................................................................
...................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:4a9ec191) REAL time: 1 mins 15 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:4a9ec191) REAL time: 1 mins 16 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:f7762a96) REAL time: 1 mins 31 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:f7762a96) REAL time: 1 mins 31 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:f7762a96) REAL time: 1 mins 31 secs 

Total REAL time to Placer completion: 1 mins 31 secs 
Total CPU  time to Placer completion: 1 mins 31 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                   657 out of 126,800    1%
    Number used as Flip Flops:                 656
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,815 out of  63,400    2%
    Number used as logic:                    1,666 out of  63,400    2%
      Number using O6 output only:           1,285
      Number using O5 output only:             125
      Number using O5 and O6:                  256
      Number used as ROM:                        0
    Number used as Memory:                      98 out of  19,000    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            98
        Number using O6 output only:            90
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:     51
      Number with same-slice register load:      9
      Number with same-slice carry load:        42
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   661 out of  15,850    4%
  Number of LUT Flip Flop pairs used:        1,885
    Number with an unused Flip Flop:         1,288 out of   1,885   68%
    Number with an unused LUT:                  70 out of   1,885    3%
    Number of fully used LUT-FF pairs:         527 out of   1,885   27%
    Number of unique control sets:              61
    Number of slice register sites lost
      to control set restrictions:             269 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        33 out of     210   15%
    Number of LOCed IOBs:                       33 out of      33  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                117 out of     135   86%
    Number using RAMB36E1 only:                117
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  5 out of     270    1%
    Number using RAMB18E1 only:                  5
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            2 out of     240    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         2 out of       6   33%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                7.51

Peak Memory Usage:  976 MB
Total REAL time to MAP completion:  1 mins 34 secs 
Total CPU time to MAP completion:   1 mins 34 secs 

Mapping completed.
See MAP report file "Linked_map.mrp" for details.
