

================================================================
== Vitis HLS Report for 'count_Pipeline_APPEARANCES'
================================================================
* Date:           Thu Dec  1 21:55:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027|  9.612 us|  9.612 us|  1027|  1027|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPEARANCES  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 6 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%prev = alloca i32 1"   --->   Operation 7 'alloca' 'prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %In_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.70ns)   --->   "%store_ln0 = store i3 0, i3 %lhs"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.88ns)   --->   "%icmp_ln33 = icmp_eq  i11 %i_2, i11 1024" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 14 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.63ns)   --->   "%i_3 = add i11 %i_2, i11 1" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 16 'add' 'i_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body5.split, void %for.end20.exitStub" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 17 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%prev_2 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %In_r" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'prev_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln37 = icmp_eq  i11 %i_2, i11 0" [byte_count_stream/src/byte_count_stream.cpp:37]   --->   Operation 19 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln33 = store i11 %i_3, i11 %i" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 20 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%prev_load_1 = load i8 %prev" [byte_count_stream/src/byte_count_stream.cpp:37]   --->   Operation 21 'load' 'prev_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [byte_count_stream/src/byte_count_stream.cpp:34]   --->   Operation 22 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.24ns)   --->   "%prev_1 = select i1 %icmp_ln37, i8 %prev_2, i8 %prev_load_1" [byte_count_stream/src/byte_count_stream.cpp:37]   --->   Operation 24 'select' 'prev_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%icmp_ln41 = icmp_eq  i8 %prev_1, i8 %prev_2" [byte_count_stream/src/byte_count_stream.cpp:41]   --->   Operation 25 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i3 %lhs"   --->   Operation 26 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.else, void %_ZN13ap_fixed_baseILi33ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.i" [byte_count_stream/src/byte_count_stream.cpp:41]   --->   Operation 27 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i8 %prev_1" [byte_count_stream/src/byte_count_stream.cpp:44]   --->   Operation 28 'zext' 'zext_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%appear_addr = getelementptr i3 %appear, i32 0, i32 %zext_ln44" [byte_count_stream/src/byte_count_stream.cpp:44]   --->   Operation 29 'getelementptr' 'appear_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.32ns)   --->   "%store_ln44 = store i3 %lhs_load_1, i8 %appear_addr" [byte_count_stream/src/byte_count_stream.cpp:44]   --->   Operation 30 'store' 'store_ln44' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 256> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i8 %prev_2"   --->   Operation 31 'zext' 'zext_ln859' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%appear_addr_1 = getelementptr i3 %appear, i32 0, i32 %zext_ln859"   --->   Operation 32 'getelementptr' 'appear_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%lhs_1 = load i8 %appear_addr_1"   --->   Operation 33 'load' 'lhs_1' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1393 = zext i3 %lhs_load_1"   --->   Operation 34 'zext' 'zext_ln1393' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%ret_V = add i4 %zext_ln1393, i4 1"   --->   Operation 35 'add' 'ret_V' <Predicate = (icmp_ln41)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.65ns)   --->   "%count_V = add i3 %lhs_load_1, i3 1"   --->   Operation 36 'add' 'count_V' <Predicate = (icmp_ln41)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%overflow = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %ret_V, i32 3"   --->   Operation 37 'bitselect' 'overflow' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.98ns)   --->   "%count_V_1 = select i1 %overflow, i3 7, i3 %count_V"   --->   Operation 38 'select' 'count_V_1' <Predicate = (icmp_ln41)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.70ns)   --->   "%store_ln43 = store i3 %count_V_1, i3 %lhs" [byte_count_stream/src/byte_count_stream.cpp:43]   --->   Operation 39 'store' 'store_ln43' <Predicate = (icmp_ln41)> <Delay = 1.70>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc18" [byte_count_stream/src/byte_count_stream.cpp:43]   --->   Operation 40 'br' 'br_ln43' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln33 = store i8 %prev_2, i8 %prev" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 41 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body5" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 42 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_load = load i3 %lhs"   --->   Operation 51 'load' 'lhs_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%prev_load = load i8 %prev"   --->   Operation 52 'load' 'prev_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %prev_out, i8 %prev_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %count_V_5_out, i3 %lhs_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%lhs_1 = load i8 %appear_addr_1"   --->   Operation 43 'load' 'lhs_1' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 256> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1393_1 = zext i3 %lhs_1"   --->   Operation 44 'zext' 'zext_ln1393_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.65ns)   --->   "%ret_V_1 = add i4 %zext_ln1393_1, i4 1"   --->   Operation 45 'add' 'ret_V_1' <Predicate = (!icmp_ln41)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.65ns)   --->   "%add_ln859 = add i3 %lhs_1, i3 1"   --->   Operation 46 'add' 'add_ln859' <Predicate = (!icmp_ln41)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%overflow_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %ret_V_1, i32 3"   --->   Operation 47 'bitselect' 'overflow_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.98ns)   --->   "%count_V_2 = select i1 %overflow_1, i3 7, i3 %add_ln859"   --->   Operation 48 'select' 'count_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.70ns)   --->   "%store_ln348 = store i3 %count_V_2, i3 %lhs"   --->   Operation 49 'store' 'store_ln348' <Predicate = (!icmp_ln41)> <Delay = 1.70>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ appear]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ prev_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ count_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs               (alloca           ) [ 0111]
prev              (alloca           ) [ 0110]
i                 (alloca           ) [ 0100]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_2               (load             ) [ 0000]
icmp_ln33         (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
i_3               (add              ) [ 0000]
br_ln33           (br               ) [ 0000]
prev_2            (read             ) [ 0110]
icmp_ln37         (icmp             ) [ 0110]
store_ln33        (store            ) [ 0000]
prev_load_1       (load             ) [ 0000]
specpipeline_ln34 (specpipeline     ) [ 0000]
specloopname_ln0  (specloopname     ) [ 0000]
prev_1            (select           ) [ 0000]
icmp_ln41         (icmp             ) [ 0111]
lhs_load_1        (load             ) [ 0000]
br_ln41           (br               ) [ 0000]
zext_ln44         (zext             ) [ 0000]
appear_addr       (getelementptr    ) [ 0000]
store_ln44        (store            ) [ 0000]
zext_ln859        (zext             ) [ 0000]
appear_addr_1     (getelementptr    ) [ 0101]
zext_ln1393       (zext             ) [ 0000]
ret_V             (add              ) [ 0000]
count_V           (add              ) [ 0000]
overflow          (bitselect        ) [ 0000]
count_V_1         (select           ) [ 0000]
store_ln43        (store            ) [ 0000]
br_ln43           (br               ) [ 0000]
store_ln33        (store            ) [ 0000]
br_ln33           (br               ) [ 0000]
lhs_1             (load             ) [ 0000]
zext_ln1393_1     (zext             ) [ 0000]
ret_V_1           (add              ) [ 0000]
add_ln859         (add              ) [ 0000]
overflow_1        (bitselect        ) [ 0000]
count_V_2         (select           ) [ 0000]
store_ln348       (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
lhs_load          (load             ) [ 0000]
prev_load         (load             ) [ 0000]
write_ln0         (write            ) [ 0000]
write_ln0         (write            ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="appear">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="appear"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prev_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="count_V_5_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="lhs_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="prev_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prev/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="prev_2_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prev_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln0_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="3" slack="0"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="appear_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="appear_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="3" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="111" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/2 lhs_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="appear_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="appear_addr_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="11" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_2_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln33_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln37_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln33_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="11" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="prev_load_1_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_load_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="prev_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="8" slack="1"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln41_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="1"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lhs_load_1_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="1"/>
<pin id="165" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln44_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln859_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln859/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln1393_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1393/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ret_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="count_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_V/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="overflow_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="count_V_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_V_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln43_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="1"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln33_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="0" index="1" bw="8" slack="1"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln1393_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1393_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="ret_V_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln859_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="overflow_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="overflow_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="count_V_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_V_2/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln348_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="2"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="lhs_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="prev_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_load/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="lhs_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="271" class="1005" name="prev_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln33_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="289" class="1005" name="prev_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln37_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="302" class="1005" name="icmp_ln41_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="306" class="1005" name="appear_addr_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="appear_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="52" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="123" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="132" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="152" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="170"><net_src comp="152" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="179"><net_src comp="163" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="163" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="180" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="186" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="95" pin="7"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="95" pin="7"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="221" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="227" pin="2"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="265"><net_src comp="56" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="274"><net_src comp="60" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="281"><net_src comp="64" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="288"><net_src comp="126" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="68" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="300"><net_src comp="138" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="305"><net_src comp="158" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="101" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: appear | {2 }
	Port: prev_out | {2 }
	Port: count_V_5_out | {2 }
 - Input state : 
	Port: count_Pipeline_APPEARANCES : In_r | {1 }
	Port: count_Pipeline_APPEARANCES : appear | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln33 : 2
		i_3 : 2
		br_ln33 : 3
		icmp_ln37 : 2
		store_ln33 : 3
	State 2
		prev_1 : 1
		icmp_ln41 : 2
		br_ln41 : 3
		zext_ln44 : 2
		appear_addr : 3
		store_ln44 : 4
		appear_addr_1 : 1
		lhs_1 : 2
		zext_ln1393 : 1
		ret_V : 2
		count_V : 1
		overflow : 3
		count_V_1 : 4
		store_ln43 : 5
		write_ln0 : 1
		write_ln0 : 1
	State 3
		zext_ln1393_1 : 1
		ret_V_1 : 2
		add_ln859 : 1
		overflow_1 : 3
		count_V_2 : 4
		store_ln348 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       i_3_fu_132      |    0    |    12   |
|          |      ret_V_fu_180     |    0    |    11   |
|    add   |     count_V_fu_186    |    0    |    11   |
|          |     ret_V_1_fu_221    |    0    |    11   |
|          |    add_ln859_fu_227   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln33_fu_126   |    0    |    11   |
|   icmp   |    icmp_ln37_fu_138   |    0    |    11   |
|          |    icmp_ln41_fu_158   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |     prev_1_fu_152     |    0    |    8    |
|  select  |    count_V_1_fu_200   |    0    |    3    |
|          |    count_V_2_fu_241   |    0    |    3    |
|----------|-----------------------|---------|---------|
|   read   |   prev_2_read_fu_68   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_74 |    0    |    0    |
|          | write_ln0_write_fu_81 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln44_fu_167   |    0    |    0    |
|   zext   |   zext_ln859_fu_172   |    0    |    0    |
|          |   zext_ln1393_fu_176  |    0    |    0    |
|          |  zext_ln1393_1_fu_217 |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|    overflow_fu_192    |    0    |    0    |
|          |   overflow_1_fu_233   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   103   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|appear_addr_1_reg_306|    8   |
|      i_reg_278      |   11   |
|  icmp_ln33_reg_285  |    1   |
|  icmp_ln37_reg_297  |    1   |
|  icmp_ln41_reg_302  |    1   |
|     lhs_reg_262     |    3   |
|    prev_2_reg_289   |    8   |
|     prev_reg_271    |    8   |
+---------------------+--------+
|        Total        |   41   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   41   |   112  |
+-----------+--------+--------+--------+
