ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB44:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 2


  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** TIM_HandleTypeDef htim14;
  44:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_TIM14_Init(void);
  54:Core/Src/main.c **** static void MX_TIM16_Init(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE END 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  77:Core/Src/main.c ****   HAL_Init();
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Configure the system clock */
  84:Core/Src/main.c ****   SystemClock_Config();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 3


  91:Core/Src/main.c ****   MX_GPIO_Init();
  92:Core/Src/main.c ****   MX_TIM14_Init();
  93:Core/Src/main.c ****   MX_TIM16_Init();
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  95:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim14);
  96:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim16);
  97:Core/Src/main.c ****   Os_Init_Task();
  98:Core/Src/main.c ****   /* USER CODE END 2 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Infinite loop */
 101:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 102:Core/Src/main.c ****   while (1)
 103:Core/Src/main.c ****   {
 104:Core/Src/main.c ****     /* USER CODE END WHILE */
 105:Core/Src/main.c ****     Os_Handler();
 106:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 107:Core/Src/main.c ****   }
 108:Core/Src/main.c ****   /* USER CODE END 3 */
 109:Core/Src/main.c **** }
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /**
 112:Core/Src/main.c ****   * @brief System Clock Configuration
 113:Core/Src/main.c ****   * @retval None
 114:Core/Src/main.c ****   */
 115:Core/Src/main.c **** void SystemClock_Config(void)
 116:Core/Src/main.c **** {
 117:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 121:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 122:Core/Src/main.c ****   */
 123:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 130:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****     Error_Handler();
 133:Core/Src/main.c ****   }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 136:Core/Src/main.c ****   */
 137:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 138:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 139:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 140:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****     Error_Handler();
 146:Core/Src/main.c ****   }
 147:Core/Src/main.c **** }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 4


 148:Core/Src/main.c **** 
 149:Core/Src/main.c **** /**
 150:Core/Src/main.c ****   * @brief TIM14 Initialization Function
 151:Core/Src/main.c ****   * @param None
 152:Core/Src/main.c ****   * @retval None
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c **** static void MX_TIM14_Init(void)
 155:Core/Src/main.c **** {
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 0 */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE END TIM14_Init 0 */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 1 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE END TIM14_Init 1 */
 164:Core/Src/main.c ****   htim14.Instance = TIM14;
 165:Core/Src/main.c ****   htim14.Init.Prescaler = 47;
 166:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 167:Core/Src/main.c ****   htim14.Init.Period = 100;
 168:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 169:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 170:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 171:Core/Src/main.c ****   {
 172:Core/Src/main.c ****     Error_Handler();
 173:Core/Src/main.c ****   }
 174:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 2 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE END TIM14_Init 2 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /**
 181:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 182:Core/Src/main.c ****   * @param None
 183:Core/Src/main.c ****   * @retval None
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c **** static void MX_TIM16_Init(void)
 186:Core/Src/main.c **** {
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 195:Core/Src/main.c ****   htim16.Instance = TIM16;
 196:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 197:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 198:Core/Src/main.c ****   htim16.Init.Period = 10000;
 199:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 200:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 201:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 202:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 203:Core/Src/main.c ****   {
 204:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 5


 205:Core/Src/main.c ****   }
 206:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** }
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /**
 213:Core/Src/main.c ****   * @brief GPIO Initialization Function
 214:Core/Src/main.c ****   * @param None
 215:Core/Src/main.c ****   * @retval None
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c **** static void MX_GPIO_Init(void)
 218:Core/Src/main.c **** {
  26              		.loc 1 218 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 20
  33              		.cfi_offset 4, -20
  34              		.cfi_offset 5, -16
  35              		.cfi_offset 6, -12
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 D646     		mov	lr, r10
  39 0004 4F46     		mov	r7, r9
  40 0006 4646     		mov	r6, r8
  41 0008 C0B5     		push	{r6, r7, lr}
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 32
  44              		.cfi_offset 8, -32
  45              		.cfi_offset 9, -28
  46              		.cfi_offset 10, -24
  47 000a 88B0     		sub	sp, sp, #32
  48              	.LCFI2:
  49              		.cfi_def_cfa_offset 64
 219:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  50              		.loc 1 219 3 view .LVU1
  51              		.loc 1 219 20 is_stmt 0 view .LVU2
  52 000c 1422     		movs	r2, #20
  53 000e 0021     		movs	r1, #0
  54 0010 03A8     		add	r0, sp, #12
  55 0012 FFF7FEFF 		bl	memset
  56              	.LVL0:
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 222:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  57              		.loc 1 222 3 is_stmt 1 view .LVU3
  58              	.LBB4:
  59              		.loc 1 222 3 view .LVU4
  60              		.loc 1 222 3 view .LVU5
  61 0016 2F4B     		ldr	r3, .L2
  62 0018 5969     		ldr	r1, [r3, #20]
  63 001a 8020     		movs	r0, #128
  64 001c 0003     		lsls	r0, r0, #12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 6


  65 001e 0143     		orrs	r1, r0
  66 0020 5961     		str	r1, [r3, #20]
  67              		.loc 1 222 3 view .LVU6
  68 0022 5A69     		ldr	r2, [r3, #20]
  69 0024 0240     		ands	r2, r0
  70 0026 0092     		str	r2, [sp]
  71              		.loc 1 222 3 view .LVU7
  72 0028 009A     		ldr	r2, [sp]
  73              	.LBE4:
  74              		.loc 1 222 3 view .LVU8
 223:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  75              		.loc 1 223 3 view .LVU9
  76              	.LBB5:
  77              		.loc 1 223 3 view .LVU10
  78              		.loc 1 223 3 view .LVU11
  79 002a 5969     		ldr	r1, [r3, #20]
  80 002c 8020     		movs	r0, #128
  81 002e 8002     		lsls	r0, r0, #10
  82 0030 0143     		orrs	r1, r0
  83 0032 5961     		str	r1, [r3, #20]
  84              		.loc 1 223 3 view .LVU12
  85 0034 5A69     		ldr	r2, [r3, #20]
  86 0036 0240     		ands	r2, r0
  87 0038 0192     		str	r2, [sp, #4]
  88              		.loc 1 223 3 view .LVU13
  89 003a 019A     		ldr	r2, [sp, #4]
  90              	.LBE5:
  91              		.loc 1 223 3 view .LVU14
 224:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  92              		.loc 1 224 3 view .LVU15
  93              	.LBB6:
  94              		.loc 1 224 3 view .LVU16
  95              		.loc 1 224 3 view .LVU17
  96 003c 5A69     		ldr	r2, [r3, #20]
  97 003e 8021     		movs	r1, #128
  98 0040 C902     		lsls	r1, r1, #11
  99 0042 0A43     		orrs	r2, r1
 100 0044 5A61     		str	r2, [r3, #20]
 101              		.loc 1 224 3 view .LVU18
 102 0046 5B69     		ldr	r3, [r3, #20]
 103 0048 0B40     		ands	r3, r1
 104 004a 0293     		str	r3, [sp, #8]
 105              		.loc 1 224 3 view .LVU19
 106 004c 029B     		ldr	r3, [sp, #8]
 107              	.LBE6:
 108              		.loc 1 224 3 view .LVU20
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 227:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 109              		.loc 1 227 3 view .LVU21
 110 004e 224C     		ldr	r4, .L2+4
 111 0050 224E     		ldr	r6, .L2+8
 112 0052 0022     		movs	r2, #0
 113 0054 2100     		movs	r1, r4
 114 0056 3000     		movs	r0, r6
 115 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL1:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 7


 228:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 229:Core/Src/main.c ****                           |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 232:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 117              		.loc 1 232 3 view .LVU22
 118 005c 204B     		ldr	r3, .L2+12
 119 005e 9A46     		mov	r10, r3
 120 0060 9023     		movs	r3, #144
 121 0062 DB05     		lsls	r3, r3, #23
 122 0064 9946     		mov	r9, r3
 123 0066 0022     		movs	r2, #0
 124 0068 5146     		mov	r1, r10
 125 006a 1800     		movs	r0, r3
 126 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL2:
 233:Core/Src/main.c ****                           |GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 236:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 128              		.loc 1 236 3 view .LVU23
 129 0070 1C4B     		ldr	r3, .L2+16
 130 0072 9846     		mov	r8, r3
 131 0074 1C4F     		ldr	r7, .L2+20
 132 0076 0022     		movs	r2, #0
 133 0078 1900     		movs	r1, r3
 134 007a 3800     		movs	r0, r7
 135 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 136              	.LVL3:
 237:Core/Src/main.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 238:Core/Src/main.c ****                           |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 239:Core/Src/main.c ****                           |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /*Configure GPIO pins : PC13 PC4 PC5 PC6
 242:Core/Src/main.c ****                            PC7 PC8 PC9 PC10
 243:Core/Src/main.c ****                            PC11 PC12 */
 244:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 137              		.loc 1 244 3 view .LVU24
 138              		.loc 1 244 23 is_stmt 0 view .LVU25
 139 0080 0394     		str	r4, [sp, #12]
 245:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 246:Core/Src/main.c ****                           |GPIO_PIN_11|GPIO_PIN_12;
 247:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 140              		.loc 1 247 3 is_stmt 1 view .LVU26
 141              		.loc 1 247 24 is_stmt 0 view .LVU27
 142 0082 0125     		movs	r5, #1
 143 0084 0495     		str	r5, [sp, #16]
 248:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 144              		.loc 1 248 3 is_stmt 1 view .LVU28
 145              		.loc 1 248 24 is_stmt 0 view .LVU29
 146 0086 0024     		movs	r4, #0
 147 0088 0594     		str	r4, [sp, #20]
 249:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 249 3 is_stmt 1 view .LVU30
 149              		.loc 1 249 25 is_stmt 0 view .LVU31
 150 008a 0694     		str	r4, [sp, #24]
 250:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 8


 151              		.loc 1 250 3 is_stmt 1 view .LVU32
 152 008c 03A9     		add	r1, sp, #12
 153 008e 3000     		movs	r0, r6
 154 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL4:
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
 253:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 156              		.loc 1 253 3 view .LVU33
 157              		.loc 1 253 23 is_stmt 0 view .LVU34
 158 0094 0F23     		movs	r3, #15
 159 0096 0393     		str	r3, [sp, #12]
 254:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 160              		.loc 1 254 3 is_stmt 1 view .LVU35
 161              		.loc 1 254 24 is_stmt 0 view .LVU36
 162 0098 0494     		str	r4, [sp, #16]
 255:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 163              		.loc 1 255 3 is_stmt 1 view .LVU37
 164              		.loc 1 255 24 is_stmt 0 view .LVU38
 165 009a 0594     		str	r4, [sp, #20]
 256:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 166              		.loc 1 256 3 is_stmt 1 view .LVU39
 167 009c 03A9     		add	r1, sp, #12
 168 009e 3000     		movs	r0, r6
 169 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 170              	.LVL5:
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /*Configure GPIO pins : PA2 PA3 PA4 PA5
 259:Core/Src/main.c ****                            PA6 PA9 PA10 PA15 */
 260:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 171              		.loc 1 260 3 view .LVU40
 172              		.loc 1 260 23 is_stmt 0 view .LVU41
 173 00a4 5346     		mov	r3, r10
 174 00a6 0393     		str	r3, [sp, #12]
 261:Core/Src/main.c ****                           |GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 262:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 175              		.loc 1 262 3 is_stmt 1 view .LVU42
 176              		.loc 1 262 24 is_stmt 0 view .LVU43
 177 00a8 0495     		str	r5, [sp, #16]
 263:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 263 3 is_stmt 1 view .LVU44
 179              		.loc 1 263 24 is_stmt 0 view .LVU45
 180 00aa 0594     		str	r4, [sp, #20]
 264:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 181              		.loc 1 264 3 is_stmt 1 view .LVU46
 182              		.loc 1 264 25 is_stmt 0 view .LVU47
 183 00ac 0694     		str	r4, [sp, #24]
 265:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 265 3 is_stmt 1 view .LVU48
 185 00ae 03A9     		add	r1, sp, #12
 186 00b0 4846     		mov	r0, r9
 187 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL6:
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB10
 268:Core/Src/main.c ****                            PB11 PB12 PB13 PB14
 269:Core/Src/main.c ****                            PB15 PB3 PB4 PB5
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 9


 270:Core/Src/main.c ****                            PB6 PB7 PB8 PB9 */
 271:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 189              		.loc 1 271 3 view .LVU49
 190              		.loc 1 271 23 is_stmt 0 view .LVU50
 191 00b6 4346     		mov	r3, r8
 192 00b8 0393     		str	r3, [sp, #12]
 272:Core/Src/main.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 273:Core/Src/main.c ****                           |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 274:Core/Src/main.c ****                           |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 275:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 193              		.loc 1 275 3 is_stmt 1 view .LVU51
 194              		.loc 1 275 24 is_stmt 0 view .LVU52
 195 00ba 0495     		str	r5, [sp, #16]
 276:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 276 3 is_stmt 1 view .LVU53
 197              		.loc 1 276 24 is_stmt 0 view .LVU54
 198 00bc 0594     		str	r4, [sp, #20]
 277:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 199              		.loc 1 277 3 is_stmt 1 view .LVU55
 200              		.loc 1 277 25 is_stmt 0 view .LVU56
 201 00be 0694     		str	r4, [sp, #24]
 278:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 202              		.loc 1 278 3 is_stmt 1 view .LVU57
 203 00c0 03A9     		add	r1, sp, #12
 204 00c2 3800     		movs	r0, r7
 205 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 206              	.LVL7:
 279:Core/Src/main.c **** 
 280:Core/Src/main.c **** }
 207              		.loc 1 280 1 is_stmt 0 view .LVU58
 208 00c8 08B0     		add	sp, sp, #32
 209              		@ sp needed
 210 00ca E0BC     		pop	{r5, r6, r7}
 211 00cc BA46     		mov	r10, r7
 212 00ce B146     		mov	r9, r6
 213 00d0 A846     		mov	r8, r5
 214 00d2 F0BD     		pop	{r4, r5, r6, r7, pc}
 215              	.L3:
 216              		.align	2
 217              	.L2:
 218 00d4 00100240 		.word	1073876992
 219 00d8 F03F0000 		.word	16368
 220 00dc 00080048 		.word	1207961600
 221 00e0 7C860000 		.word	34428
 222 00e4 FFFF0000 		.word	65535
 223 00e8 00040048 		.word	1207960576
 224              		.cfi_endproc
 225              	.LFE44:
 227              		.section	.text.Error_Handler,"ax",%progbits
 228              		.align	1
 229              		.global	Error_Handler
 230              		.syntax unified
 231              		.code	16
 232              		.thumb_func
 234              	Error_Handler:
 235              	.LFB45:
 281:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 10


 282:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** /* USER CODE END 4 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** /**
 287:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 288:Core/Src/main.c ****   * @retval None
 289:Core/Src/main.c ****   */
 290:Core/Src/main.c **** void Error_Handler(void)
 291:Core/Src/main.c **** {
 236              		.loc 1 291 1 is_stmt 1 view -0
 237              		.cfi_startproc
 238              		@ Volatile: function does not return.
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241              		@ link register save eliminated.
 292:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 293:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 294:Core/Src/main.c ****   __disable_irq();
 242              		.loc 1 294 3 view .LVU60
 243              	.LBB7:
 244              	.LBI7:
 245              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 11


  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 12


  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 246              		.loc 2 140 27 view .LVU61
 247              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 248              		.loc 2 142 3 view .LVU62
 249              		.syntax divided
 250              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 251 0000 72B6     		cpsid i
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 13


 252              	@ 0 "" 2
 253              		.thumb
 254              		.syntax unified
 255              	.L5:
 256              	.LBE8:
 257              	.LBE7:
 295:Core/Src/main.c ****   while (1)
 258              		.loc 1 295 3 discriminator 1 view .LVU63
 296:Core/Src/main.c ****   {
 297:Core/Src/main.c ****   }
 259              		.loc 1 297 3 discriminator 1 view .LVU64
 295:Core/Src/main.c ****   while (1)
 260              		.loc 1 295 9 discriminator 1 view .LVU65
 261 0002 FEE7     		b	.L5
 262              		.cfi_endproc
 263              	.LFE45:
 265              		.section	.text.MX_TIM14_Init,"ax",%progbits
 266              		.align	1
 267              		.syntax unified
 268              		.code	16
 269              		.thumb_func
 271              	MX_TIM14_Init:
 272              	.LFB42:
 155:Core/Src/main.c **** 
 273              		.loc 1 155 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277 0000 10B5     		push	{r4, lr}
 278              	.LCFI3:
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 4, -8
 281              		.cfi_offset 14, -4
 164:Core/Src/main.c ****   htim14.Init.Prescaler = 47;
 282              		.loc 1 164 3 view .LVU67
 164:Core/Src/main.c ****   htim14.Init.Prescaler = 47;
 283              		.loc 1 164 19 is_stmt 0 view .LVU68
 284 0002 0948     		ldr	r0, .L9
 285 0004 094B     		ldr	r3, .L9+4
 286 0006 0360     		str	r3, [r0]
 165:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 287              		.loc 1 165 3 is_stmt 1 view .LVU69
 165:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 288              		.loc 1 165 25 is_stmt 0 view .LVU70
 289 0008 2F23     		movs	r3, #47
 290 000a 4360     		str	r3, [r0, #4]
 166:Core/Src/main.c ****   htim14.Init.Period = 100;
 291              		.loc 1 166 3 is_stmt 1 view .LVU71
 166:Core/Src/main.c ****   htim14.Init.Period = 100;
 292              		.loc 1 166 27 is_stmt 0 view .LVU72
 293 000c 0023     		movs	r3, #0
 294 000e 8360     		str	r3, [r0, #8]
 167:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 295              		.loc 1 167 3 is_stmt 1 view .LVU73
 167:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 296              		.loc 1 167 22 is_stmt 0 view .LVU74
 297 0010 6422     		movs	r2, #100
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 14


 298 0012 C260     		str	r2, [r0, #12]
 168:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 299              		.loc 1 168 3 is_stmt 1 view .LVU75
 168:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 300              		.loc 1 168 29 is_stmt 0 view .LVU76
 301 0014 0361     		str	r3, [r0, #16]
 169:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 302              		.loc 1 169 3 is_stmt 1 view .LVU77
 169:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 303              		.loc 1 169 33 is_stmt 0 view .LVU78
 304 0016 8361     		str	r3, [r0, #24]
 170:Core/Src/main.c ****   {
 305              		.loc 1 170 3 is_stmt 1 view .LVU79
 170:Core/Src/main.c ****   {
 306              		.loc 1 170 7 is_stmt 0 view .LVU80
 307 0018 FFF7FEFF 		bl	HAL_TIM_Base_Init
 308              	.LVL8:
 170:Core/Src/main.c ****   {
 309              		.loc 1 170 6 view .LVU81
 310 001c 0028     		cmp	r0, #0
 311 001e 00D1     		bne	.L8
 178:Core/Src/main.c **** 
 312              		.loc 1 178 1 view .LVU82
 313              		@ sp needed
 314 0020 10BD     		pop	{r4, pc}
 315              	.L8:
 172:Core/Src/main.c ****   }
 316              		.loc 1 172 5 is_stmt 1 view .LVU83
 317 0022 FFF7FEFF 		bl	Error_Handler
 318              	.LVL9:
 319              	.L10:
 320 0026 C046     		.align	2
 321              	.L9:
 322 0028 00000000 		.word	htim14
 323 002c 00200040 		.word	1073750016
 324              		.cfi_endproc
 325              	.LFE42:
 327              		.section	.text.MX_TIM16_Init,"ax",%progbits
 328              		.align	1
 329              		.syntax unified
 330              		.code	16
 331              		.thumb_func
 333              	MX_TIM16_Init:
 334              	.LFB43:
 186:Core/Src/main.c **** 
 335              		.loc 1 186 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339 0000 10B5     		push	{r4, lr}
 340              	.LCFI4:
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 4, -8
 343              		.cfi_offset 14, -4
 195:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 344              		.loc 1 195 3 view .LVU85
 195:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 15


 345              		.loc 1 195 19 is_stmt 0 view .LVU86
 346 0002 0948     		ldr	r0, .L14
 347 0004 094B     		ldr	r3, .L14+4
 348 0006 0360     		str	r3, [r0]
 196:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 349              		.loc 1 196 3 is_stmt 1 view .LVU87
 196:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 350              		.loc 1 196 25 is_stmt 0 view .LVU88
 351 0008 2F23     		movs	r3, #47
 352 000a 4360     		str	r3, [r0, #4]
 197:Core/Src/main.c ****   htim16.Init.Period = 10000;
 353              		.loc 1 197 3 is_stmt 1 view .LVU89
 197:Core/Src/main.c ****   htim16.Init.Period = 10000;
 354              		.loc 1 197 27 is_stmt 0 view .LVU90
 355 000c 0023     		movs	r3, #0
 356 000e 8360     		str	r3, [r0, #8]
 198:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 357              		.loc 1 198 3 is_stmt 1 view .LVU91
 198:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 358              		.loc 1 198 22 is_stmt 0 view .LVU92
 359 0010 074A     		ldr	r2, .L14+8
 360 0012 C260     		str	r2, [r0, #12]
 199:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 361              		.loc 1 199 3 is_stmt 1 view .LVU93
 199:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 362              		.loc 1 199 29 is_stmt 0 view .LVU94
 363 0014 0361     		str	r3, [r0, #16]
 200:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 364              		.loc 1 200 3 is_stmt 1 view .LVU95
 200:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 365              		.loc 1 200 33 is_stmt 0 view .LVU96
 366 0016 4361     		str	r3, [r0, #20]
 201:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 367              		.loc 1 201 3 is_stmt 1 view .LVU97
 201:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 368              		.loc 1 201 33 is_stmt 0 view .LVU98
 369 0018 8361     		str	r3, [r0, #24]
 202:Core/Src/main.c ****   {
 370              		.loc 1 202 3 is_stmt 1 view .LVU99
 202:Core/Src/main.c ****   {
 371              		.loc 1 202 7 is_stmt 0 view .LVU100
 372 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 373              	.LVL10:
 202:Core/Src/main.c ****   {
 374              		.loc 1 202 6 view .LVU101
 375 001e 0028     		cmp	r0, #0
 376 0020 00D1     		bne	.L13
 210:Core/Src/main.c **** 
 377              		.loc 1 210 1 view .LVU102
 378              		@ sp needed
 379 0022 10BD     		pop	{r4, pc}
 380              	.L13:
 204:Core/Src/main.c ****   }
 381              		.loc 1 204 5 is_stmt 1 view .LVU103
 382 0024 FFF7FEFF 		bl	Error_Handler
 383              	.LVL11:
 384              	.L15:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 16


 385              		.align	2
 386              	.L14:
 387 0028 00000000 		.word	htim16
 388 002c 00440140 		.word	1073824768
 389 0030 10270000 		.word	10000
 390              		.cfi_endproc
 391              	.LFE43:
 393              		.section	.text.SystemClock_Config,"ax",%progbits
 394              		.align	1
 395              		.global	SystemClock_Config
 396              		.syntax unified
 397              		.code	16
 398              		.thumb_func
 400              	SystemClock_Config:
 401              	.LFB41:
 116:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 402              		.loc 1 116 1 view -0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 64
 405              		@ frame_needed = 0, uses_anonymous_args = 0
 406 0000 00B5     		push	{lr}
 407              	.LCFI5:
 408              		.cfi_def_cfa_offset 4
 409              		.cfi_offset 14, -4
 410 0002 91B0     		sub	sp, sp, #68
 411              	.LCFI6:
 412              		.cfi_def_cfa_offset 72
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 413              		.loc 1 117 3 view .LVU105
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 414              		.loc 1 117 22 is_stmt 0 view .LVU106
 415 0004 3022     		movs	r2, #48
 416 0006 0021     		movs	r1, #0
 417 0008 04A8     		add	r0, sp, #16
 418 000a FFF7FEFF 		bl	memset
 419              	.LVL12:
 118:Core/Src/main.c **** 
 420              		.loc 1 118 3 is_stmt 1 view .LVU107
 118:Core/Src/main.c **** 
 421              		.loc 1 118 22 is_stmt 0 view .LVU108
 422 000e 1022     		movs	r2, #16
 423 0010 0021     		movs	r1, #0
 424 0012 6846     		mov	r0, sp
 425 0014 FFF7FEFF 		bl	memset
 426              	.LVL13:
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 427              		.loc 1 123 3 is_stmt 1 view .LVU109
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 428              		.loc 1 123 36 is_stmt 0 view .LVU110
 429 0018 0223     		movs	r3, #2
 430 001a 0493     		str	r3, [sp, #16]
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 431              		.loc 1 124 3 is_stmt 1 view .LVU111
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 432              		.loc 1 124 30 is_stmt 0 view .LVU112
 433 001c 0122     		movs	r2, #1
 434 001e 0792     		str	r2, [sp, #28]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 17


 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 435              		.loc 1 125 3 is_stmt 1 view .LVU113
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 436              		.loc 1 125 41 is_stmt 0 view .LVU114
 437 0020 0F32     		adds	r2, r2, #15
 438 0022 0892     		str	r2, [sp, #32]
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 439              		.loc 1 126 3 is_stmt 1 view .LVU115
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 440              		.loc 1 126 34 is_stmt 0 view .LVU116
 441 0024 0C93     		str	r3, [sp, #48]
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 442              		.loc 1 127 3 is_stmt 1 view .LVU117
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 443              		.loc 1 128 3 view .LVU118
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 444              		.loc 1 128 32 is_stmt 0 view .LVU119
 445 0026 A023     		movs	r3, #160
 446 0028 9B03     		lsls	r3, r3, #14
 447 002a 0E93     		str	r3, [sp, #56]
 129:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 448              		.loc 1 129 3 is_stmt 1 view .LVU120
 130:Core/Src/main.c ****   {
 449              		.loc 1 130 3 view .LVU121
 130:Core/Src/main.c ****   {
 450              		.loc 1 130 7 is_stmt 0 view .LVU122
 451 002c 04A8     		add	r0, sp, #16
 452 002e FFF7FEFF 		bl	HAL_RCC_OscConfig
 453              	.LVL14:
 130:Core/Src/main.c ****   {
 454              		.loc 1 130 6 view .LVU123
 455 0032 0028     		cmp	r0, #0
 456 0034 0ED1     		bne	.L19
 137:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 457              		.loc 1 137 3 is_stmt 1 view .LVU124
 137:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 458              		.loc 1 137 31 is_stmt 0 view .LVU125
 459 0036 0723     		movs	r3, #7
 460 0038 0093     		str	r3, [sp]
 139:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 461              		.loc 1 139 3 is_stmt 1 view .LVU126
 139:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 462              		.loc 1 139 34 is_stmt 0 view .LVU127
 463 003a 053B     		subs	r3, r3, #5
 464 003c 0193     		str	r3, [sp, #4]
 140:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 465              		.loc 1 140 3 is_stmt 1 view .LVU128
 140:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 466              		.loc 1 140 35 is_stmt 0 view .LVU129
 467 003e 0023     		movs	r3, #0
 468 0040 0293     		str	r3, [sp, #8]
 141:Core/Src/main.c **** 
 469              		.loc 1 141 3 is_stmt 1 view .LVU130
 141:Core/Src/main.c **** 
 470              		.loc 1 141 36 is_stmt 0 view .LVU131
 471 0042 0393     		str	r3, [sp, #12]
 143:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 18


 472              		.loc 1 143 3 is_stmt 1 view .LVU132
 143:Core/Src/main.c ****   {
 473              		.loc 1 143 7 is_stmt 0 view .LVU133
 474 0044 0121     		movs	r1, #1
 475 0046 6846     		mov	r0, sp
 476 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 477              	.LVL15:
 143:Core/Src/main.c ****   {
 478              		.loc 1 143 6 view .LVU134
 479 004c 0028     		cmp	r0, #0
 480 004e 03D1     		bne	.L20
 147:Core/Src/main.c **** 
 481              		.loc 1 147 1 view .LVU135
 482 0050 11B0     		add	sp, sp, #68
 483              		@ sp needed
 484 0052 00BD     		pop	{pc}
 485              	.L19:
 132:Core/Src/main.c ****   }
 486              		.loc 1 132 5 is_stmt 1 view .LVU136
 487 0054 FFF7FEFF 		bl	Error_Handler
 488              	.LVL16:
 489              	.L20:
 145:Core/Src/main.c ****   }
 490              		.loc 1 145 5 view .LVU137
 491 0058 FFF7FEFF 		bl	Error_Handler
 492              	.LVL17:
 493              		.cfi_endproc
 494              	.LFE41:
 496              		.section	.text.main,"ax",%progbits
 497              		.align	1
 498              		.global	main
 499              		.syntax unified
 500              		.code	16
 501              		.thumb_func
 503              	main:
 504              	.LFB40:
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 505              		.loc 1 69 1 view -0
 506              		.cfi_startproc
 507              		@ Volatile: function does not return.
 508              		@ args = 0, pretend = 0, frame = 0
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 510 0000 10B5     		push	{r4, lr}
 511              	.LCFI7:
 512              		.cfi_def_cfa_offset 8
 513              		.cfi_offset 4, -8
 514              		.cfi_offset 14, -4
  77:Core/Src/main.c **** 
 515              		.loc 1 77 3 view .LVU139
 516 0002 FFF7FEFF 		bl	HAL_Init
 517              	.LVL18:
  84:Core/Src/main.c **** 
 518              		.loc 1 84 3 view .LVU140
 519 0006 FFF7FEFF 		bl	SystemClock_Config
 520              	.LVL19:
  91:Core/Src/main.c ****   MX_TIM14_Init();
 521              		.loc 1 91 3 view .LVU141
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 19


 522 000a FFF7FEFF 		bl	MX_GPIO_Init
 523              	.LVL20:
  92:Core/Src/main.c ****   MX_TIM16_Init();
 524              		.loc 1 92 3 view .LVU142
 525 000e FFF7FEFF 		bl	MX_TIM14_Init
 526              	.LVL21:
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 527              		.loc 1 93 3 view .LVU143
 528 0012 FFF7FEFF 		bl	MX_TIM16_Init
 529              	.LVL22:
  95:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim16);
 530              		.loc 1 95 3 view .LVU144
 531 0016 0548     		ldr	r0, .L23
 532 0018 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 533              	.LVL23:
  96:Core/Src/main.c ****   Os_Init_Task();
 534              		.loc 1 96 3 view .LVU145
 535 001c 0448     		ldr	r0, .L23+4
 536 001e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 537              	.LVL24:
  97:Core/Src/main.c ****   /* USER CODE END 2 */
 538              		.loc 1 97 3 view .LVU146
 539 0022 FFF7FEFF 		bl	Os_Init_Task
 540              	.LVL25:
 541              	.L22:
 102:Core/Src/main.c ****   {
 542              		.loc 1 102 3 discriminator 1 view .LVU147
 105:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 543              		.loc 1 105 5 discriminator 1 view .LVU148
 544 0026 FFF7FEFF 		bl	Os_Handler
 545              	.LVL26:
 102:Core/Src/main.c ****   {
 546              		.loc 1 102 9 discriminator 1 view .LVU149
 547 002a FCE7     		b	.L22
 548              	.L24:
 549              		.align	2
 550              	.L23:
 551 002c 00000000 		.word	htim14
 552 0030 00000000 		.word	htim16
 553              		.cfi_endproc
 554              	.LFE40:
 556              		.global	htim16
 557              		.global	htim14
 558              		.section	.bss.htim14,"aw",%nobits
 559              		.align	2
 562              	htim14:
 563 0000 00000000 		.space	180
 563      00000000 
 563      00000000 
 563      00000000 
 563      00000000 
 564              		.section	.bss.htim16,"aw",%nobits
 565              		.align	2
 568              	htim16:
 569 0000 00000000 		.space	180
 569      00000000 
 569      00000000 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 20


 569      00000000 
 569      00000000 
 570              		.text
 571              	.Letext0:
 572              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 573              		.file 4 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 574              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 575              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 576              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 577              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 578              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 579              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 580              		.file 11 "Core/Inc/main.h"
 581              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 582              		.file 13 "Core/Inc/os.h"
 583              		.file 14 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:218    .text.MX_GPIO_Init:000000d4 $d
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:228    .text.Error_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:234    .text.Error_Handler:00000000 Error_Handler
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:266    .text.MX_TIM14_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:271    .text.MX_TIM14_Init:00000000 MX_TIM14_Init
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:322    .text.MX_TIM14_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:562    .bss.htim14:00000000 htim14
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:328    .text.MX_TIM16_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:333    .text.MX_TIM16_Init:00000000 MX_TIM16_Init
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:387    .text.MX_TIM16_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:568    .bss.htim16:00000000 htim16
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:394    .text.SystemClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:400    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:497    .text.main:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:503    .text.main:00000000 main
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:551    .text.main:0000002c $d
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:559    .bss.htim14:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cc6OHPSq.s:565    .bss.htim16:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
Os_Init_Task
Os_Handler
