Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 31 10:08:59 2024
| Host         : fortune running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file proc_top_timing_summary_routed.rpt -pb proc_top_timing_summary_routed.pb -rpx proc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : proc_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (530)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1798)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (530)
--------------------------
 There are 458 register/latch pins with no clock driven by root clock pin: divide/div_clki_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top/u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_top/u_mips/u_controller/u_maindec/aluop_o_reg[0]/L7/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_top/u_mips/u_controller/u_maindec/aluop_o_reg[1]/L7/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1798)
---------------------------------------------------
 There are 1798 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.338        0.000                      0                  410        0.097        0.000                      0                  390        8.750        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i              15.338        0.000                      0                  350        0.097        0.000                      0                  350        8.750        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_i             998.670        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_i              clk_i                   17.546        0.000                      0                   40        0.446        0.000                      0                   40  
**default**        clk_i                                      18.701        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack       15.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.338ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.047ns (24.729%)  route 3.187ns (75.271%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.660     5.367    u_sys_monitor/u_uart_top/u_uart_tx/CLK
    SLICE_X34Y28         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.885 f  u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt_reg[8]/Q
                         net (fo=2, routed)           1.048     6.933    u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt_reg_n_0_[8]
    SLICE_X32Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.057 f  u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt[15]_i_5__0/O
                         net (fo=1, routed)           0.282     7.339    u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt[15]_i_5__0_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.463 r  u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt[15]_i_4__0/O
                         net (fo=1, routed)           0.304     7.767    u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt[15]_i_4__0_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.891 f  u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt[15]_i_2__0/O
                         net (fo=17, routed)          0.893     8.785    u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt1__14
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.157     8.942 r  u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.659     9.601    u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt[15]_i_1__0_n_0
    SLICE_X33Y28         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.488    24.918    u_sys_monitor/u_uart_top/u_uart_tx/CLK
    SLICE_X33Y28         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt_reg[15]/C
                         clock pessimism              0.392    25.310    
                         clock uncertainty           -0.035    25.275    
    SLICE_X33Y28         FDCE (Setup_fdce_C_D)       -0.336    24.939    u_sys_monitor/u_uart_top/u_uart_tx/baud_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 15.338    

Slack (MET) :             16.002ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.061ns (26.651%)  route 2.920ns (73.349%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.673     5.380    u_sys_monitor/u_uart_top/u_uart_rx/CLK
    SLICE_X26Y43         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.456     5.836 r  u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/Q
                         net (fo=11, routed)          1.039     6.876    u_sys_monitor/u_uart_top/u_uart_rx/CS[1]
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.149     7.025 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.983     8.007    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_6_n_0
    SLICE_X30Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.339 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_2/O
                         net (fo=16, routed)          0.898     9.237    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_2_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124     9.361 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.361    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[2]_i_1_n_0
    SLICE_X30Y43         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.499    24.929    u_sys_monitor/u_uart_top/u_uart_rx/CLK
    SLICE_X30Y43         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[2]/C
                         clock pessimism              0.392    25.321    
                         clock uncertainty           -0.035    25.286    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.077    25.363    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.363    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 16.002    

Slack (MET) :             16.017ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.087ns (27.127%)  route 2.920ns (72.873%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.673     5.380    u_sys_monitor/u_uart_top/u_uart_rx/CLK
    SLICE_X26Y43         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.456     5.836 r  u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/Q
                         net (fo=11, routed)          1.039     6.876    u_sys_monitor/u_uart_top/u_uart_rx/CS[1]
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.149     7.025 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.983     8.007    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_6_n_0
    SLICE_X30Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.339 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_2/O
                         net (fo=16, routed)          0.898     9.237    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_2_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.150     9.387 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.387    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[3]_i_1_n_0
    SLICE_X30Y43         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.499    24.929    u_sys_monitor/u_uart_top/u_uart_rx/CLK
    SLICE_X30Y43         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[3]/C
                         clock pessimism              0.392    25.321    
                         clock uncertainty           -0.035    25.286    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.118    25.404    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.404    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                 16.017    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_uart_top/tx_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 2.454ns (66.114%)  route 1.258ns (33.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 24.911 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.701     5.409    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y5          RAMB36E1                                     r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     7.863 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[13]
                         net (fo=1, routed)           1.258     9.120    u_sys_monitor/u_uart_top/tx_data_reg_reg[31]_0[13]
    SLICE_X25Y27         FDCE                                         r  u_sys_monitor/u_uart_top/tx_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.481    24.911    u_sys_monitor/u_uart_top/CLK
    SLICE_X25Y27         FDCE                                         r  u_sys_monitor/u_uart_top/tx_data_reg_reg[13]/C
                         clock pessimism              0.392    25.303    
                         clock uncertainty           -0.035    25.268    
    SLICE_X25Y27         FDCE (Setup_fdce_C_D)       -0.105    25.163    u_sys_monitor/u_uart_top/tx_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         25.163    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.160ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.061ns (27.757%)  route 2.761ns (72.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.673     5.380    u_sys_monitor/u_uart_top/u_uart_rx/CLK
    SLICE_X26Y43         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.456     5.836 r  u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/Q
                         net (fo=11, routed)          1.039     6.876    u_sys_monitor/u_uart_top/u_uart_rx/CS[1]
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.149     7.025 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.983     8.007    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_6_n_0
    SLICE_X30Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.339 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_2/O
                         net (fo=16, routed)          0.739     9.079    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_2_n_0
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.203 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.203    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[11]_i_1_n_0
    SLICE_X30Y45         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.499    24.929    u_sys_monitor/u_uart_top/u_uart_rx/CLK
    SLICE_X30Y45         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[11]/C
                         clock pessimism              0.392    25.321    
                         clock uncertainty           -0.035    25.286    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.077    25.363    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         25.363    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                 16.160    

Slack (MET) :             16.174ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.061ns (27.830%)  route 2.751ns (72.170%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.673     5.380    u_sys_monitor/u_uart_top/u_uart_rx/CLK
    SLICE_X26Y43         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.456     5.836 r  u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/Q
                         net (fo=11, routed)          1.039     6.876    u_sys_monitor/u_uart_top/u_uart_rx/CS[1]
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.149     7.025 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.983     8.007    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_6_n_0
    SLICE_X30Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.339 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_2/O
                         net (fo=16, routed)          0.729     9.069    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_2_n_0
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.193 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.193    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[6]_i_1_n_0
    SLICE_X30Y45         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.499    24.929    u_sys_monitor/u_uart_top/u_uart_rx/CLK
    SLICE_X30Y45         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[6]/C
                         clock pessimism              0.392    25.321    
                         clock uncertainty           -0.035    25.286    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.081    25.367    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.367    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                 16.174    

Slack (MET) :             16.175ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.087ns (28.245%)  route 2.761ns (71.755%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.673     5.380    u_sys_monitor/u_uart_top/u_uart_rx/CLK
    SLICE_X26Y43         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.456     5.836 r  u_sys_monitor/u_uart_top/u_uart_rx/FSM_sequential_CS_reg[1]/Q
                         net (fo=11, routed)          1.039     6.876    u_sys_monitor/u_uart_top/u_uart_rx/CS[1]
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.149     7.025 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.983     8.007    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_6_n_0
    SLICE_X30Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.339 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_2/O
                         net (fo=16, routed)          0.739     9.079    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[15]_i_2_n_0
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.150     9.229 r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.229    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt[12]_i_1_n_0
    SLICE_X30Y45         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.499    24.929    u_sys_monitor/u_uart_top/u_uart_rx/CLK
    SLICE_X30Y45         FDCE                                         r  u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[12]/C
                         clock pessimism              0.392    25.321    
                         clock uncertainty           -0.035    25.286    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.118    25.404    u_sys_monitor/u_uart_top/u_uart_rx/baud_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         25.404    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 16.175    

Slack (MET) :             16.180ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_uart_top/rx_cnt_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.086%)  route 2.483ns (77.914%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.673     5.380    u_sys_monitor/u_uart_top/CLK
    SLICE_X27Y44         FDPE                                         r  u_sys_monitor/u_uart_top/rx_cnt_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDPE (Prop_fdpe_C_Q)         0.456     5.836 f  u_sys_monitor/u_uart_top/rx_cnt_reg[0]_inv/Q
                         net (fo=11, routed)          1.208     7.045    u_sys_monitor/u_uart_top/inner_rx_ready
    SLICE_X25Y42         LUT2 (Prop_lut2_I0_O)        0.124     7.169 r  u_sys_monitor/u_uart_top/u_u2r_cmd_convert_i_1/O
                         net (fo=2, routed)           0.469     7.638    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y42         LUT2 (Prop_lut2_I0_O)        0.124     7.762 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=28, routed)          0.806     8.568    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X24Y42         RAMD32                                       r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.494    24.924    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y42         RAMD32                                       r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.392    25.316    
                         clock uncertainty           -0.035    25.281    
    SLICE_X24Y42         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    24.748    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                 16.180    

Slack (MET) :             16.180ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_uart_top/rx_cnt_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.086%)  route 2.483ns (77.914%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.673     5.380    u_sys_monitor/u_uart_top/CLK
    SLICE_X27Y44         FDPE                                         r  u_sys_monitor/u_uart_top/rx_cnt_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDPE (Prop_fdpe_C_Q)         0.456     5.836 f  u_sys_monitor/u_uart_top/rx_cnt_reg[0]_inv/Q
                         net (fo=11, routed)          1.208     7.045    u_sys_monitor/u_uart_top/inner_rx_ready
    SLICE_X25Y42         LUT2 (Prop_lut2_I0_O)        0.124     7.169 r  u_sys_monitor/u_uart_top/u_u2r_cmd_convert_i_1/O
                         net (fo=2, routed)           0.469     7.638    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y42         LUT2 (Prop_lut2_I0_O)        0.124     7.762 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=28, routed)          0.806     8.568    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X24Y42         RAMD32                                       r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.494    24.924    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y42         RAMD32                                       r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.392    25.316    
                         clock uncertainty           -0.035    25.281    
    SLICE_X24Y42         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    24.748    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                 16.180    

Slack (MET) :             16.180ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_uart_top/rx_cnt_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.086%)  route 2.483ns (77.914%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.673     5.380    u_sys_monitor/u_uart_top/CLK
    SLICE_X27Y44         FDPE                                         r  u_sys_monitor/u_uart_top/rx_cnt_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDPE (Prop_fdpe_C_Q)         0.456     5.836 f  u_sys_monitor/u_uart_top/rx_cnt_reg[0]_inv/Q
                         net (fo=11, routed)          1.208     7.045    u_sys_monitor/u_uart_top/inner_rx_ready
    SLICE_X25Y42         LUT2 (Prop_lut2_I0_O)        0.124     7.169 r  u_sys_monitor/u_uart_top/u_u2r_cmd_convert_i_1/O
                         net (fo=2, routed)           0.469     7.638    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y42         LUT2 (Prop_lut2_I0_O)        0.124     7.762 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=28, routed)          0.806     8.568    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X24Y42         RAMD32                                       r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.494    24.924    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y42         RAMD32                                       r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.392    25.316    
                         clock uncertainty           -0.035    25.281    
    SLICE_X24Y42         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    24.748    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                 16.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.226ns (50.113%)  route 0.225ns (49.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.548     1.498    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=5, routed)           0.225     1.851    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X21Y26         LUT5 (Prop_lut5_I3_O)        0.098     1.949 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.949    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X21Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.815     2.013    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism             -0.252     1.761    
    SLICE_X21Y26         FDRE (Hold_fdre_C_D)         0.092     1.853    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_uart_top/rx_data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.560     1.510    u_sys_monitor/u_uart_top/CLK
    SLICE_X25Y44         FDCE                                         r  u_sys_monitor/u_uart_top/rx_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_sys_monitor/u_uart_top/rx_data_o_reg[0]/Q
                         net (fo=1, routed)           0.142     1.794    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X24Y42         RAMD32                                       r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.827     2.025    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y42         RAMD32                                       r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X24Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.672    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.547     1.497    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X25Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X25Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.812     2.010    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X25Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X25Y25         FDRE (Hold_fdre_C_D)         0.075     1.572    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.548     1.498    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.695    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X21Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.815     2.013    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X21Y26         FDRE (Hold_fdre_C_D)         0.075     1.573    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.547     1.497    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.694    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X21Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.814     2.012    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X21Y25         FDRE (Hold_fdre_C_D)         0.075     1.572    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.560     1.510    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y43         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.707    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X25Y43         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.828     2.026    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y43         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.075     1.585    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.560     1.510    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.651 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.707    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.828     2.026    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.516     1.510    
    SLICE_X25Y45         FDPE (Hold_fdpe_C_D)         0.075     1.585    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.563     1.513    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y44         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.654 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.710    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X27Y44         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.831     2.029    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y44         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X27Y44         FDPE (Hold_fdpe_C_D)         0.075     1.588    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.547     1.497    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.694    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X21Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.814     2.012    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X21Y25         FDRE (Hold_fdre_C_D)         0.071     1.568    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.548     1.498    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.058     1.697    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X22Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.813     2.011    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X22Y26         FDRE (Hold_fdre_C_D)         0.071     1.569    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y47   divide/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y47   divide/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y47   divide/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y47   divide/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y47   divide/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y47   divide/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y47   divide/div_clki_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y47   divide/rst_sync_reg/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y43   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y43   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42   u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack      998.670ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.670ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.063ns  (logic 0.478ns (44.982%)  route 0.585ns (55.018%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE                         0.000     0.000 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.585     1.063    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X25Y43         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)       -0.267   999.733    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                998.670    

Slack (MET) :             998.855ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.438%)  route 0.594ns (56.562%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE                         0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.594     1.050    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X21Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)       -0.095   999.905    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                998.855    

Slack (MET) :             998.870ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.466%)  route 0.446ns (51.534%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE                         0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     0.865    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X21Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)       -0.266   999.734    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                998.870    

Slack (MET) :             998.915ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.539%)  route 0.444ns (51.461%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE                         0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.444     0.863    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X20Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y25         FDRE (Setup_fdre_C_D)       -0.222   999.778    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                998.915    

Slack (MET) :             998.945ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.009ns  (logic 0.518ns (51.313%)  route 0.491ns (48.687%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE                         0.000     0.000 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.491     1.009    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X24Y45         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X24Y45         FDRE (Setup_fdre_C_D)       -0.045   999.955    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                998.945    

Slack (MET) :             999.002ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.498%)  route 0.447ns (49.502%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE                         0.000     0.000 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.447     0.903    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X22Y43         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)       -0.095   999.905    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                999.002    

Slack (MET) :             999.003ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.730ns  (logic 0.419ns (57.408%)  route 0.311ns (42.592%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE                         0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.311     0.730    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X22Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X22Y26         FDRE (Setup_fdre_C_D)       -0.267   999.733    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                999.003    

Slack (MET) :             999.017ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.888ns  (logic 0.456ns (51.380%)  route 0.432ns (48.620%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE                         0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.432     0.888    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X21Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)       -0.095   999.905    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                999.017    

Slack (MET) :             999.125ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.830ns  (logic 0.518ns (62.397%)  route 0.312ns (37.603%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE                         0.000     0.000 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.312     0.830    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X24Y45         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X24Y45         FDRE (Setup_fdre_C_D)       -0.045   999.955    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                999.125    

Slack (MET) :             999.149ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.758ns  (logic 0.456ns (60.126%)  route 0.302ns (39.874%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE                         0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.302     0.758    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X22Y26         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X22Y26         FDRE (Setup_fdre_C_D)       -0.093   999.907    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                999.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack       17.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.292%)  route 1.502ns (76.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.669     5.376    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.832 f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.502     7.334    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y42         FDCE                                         f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    24.928    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y42         FDCE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.392    25.320    
                         clock uncertainty           -0.035    25.285    
    SLICE_X26Y42         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.292%)  route 1.502ns (76.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.669     5.376    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.832 f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.502     7.334    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y42         FDCE                                         f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    24.928    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y42         FDCE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.392    25.320    
                         clock uncertainty           -0.035    25.285    
    SLICE_X26Y42         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.292%)  route 1.502ns (76.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.669     5.376    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.832 f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.502     7.334    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y42         FDCE                                         f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    24.928    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y42         FDCE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.392    25.320    
                         clock uncertainty           -0.035    25.285    
    SLICE_X26Y42         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.292%)  route 1.502ns (76.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.669     5.376    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.832 f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.502     7.334    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y42         FDCE                                         f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    24.928    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y42         FDCE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.392    25.320    
                         clock uncertainty           -0.035    25.285    
    SLICE_X26Y42         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.292%)  route 1.502ns (76.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.669     5.376    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.832 f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.502     7.334    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y42         FDCE                                         f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    24.928    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y42         FDCE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.392    25.320    
                         clock uncertainty           -0.035    25.285    
    SLICE_X26Y42         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.292%)  route 1.502ns (76.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.669     5.376    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.832 f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.502     7.334    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y42         FDCE                                         f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    24.928    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y42         FDCE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.392    25.320    
                         clock uncertainty           -0.035    25.285    
    SLICE_X26Y42         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.550ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.456ns (23.344%)  route 1.497ns (76.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.669     5.376    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.832 f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.497     7.330    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y42         FDCE                                         f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    24.928    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y42         FDCE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.392    25.320    
                         clock uncertainty           -0.035    25.285    
    SLICE_X27Y42         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 17.550    

Slack (MET) :             17.550ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.456ns (23.344%)  route 1.497ns (76.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.669     5.376    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.832 f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.497     7.330    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y42         FDCE                                         f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    24.928    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y42         FDCE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.392    25.320    
                         clock uncertainty           -0.035    25.285    
    SLICE_X27Y42         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 17.550    

Slack (MET) :             17.550ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.456ns (23.344%)  route 1.497ns (76.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.669     5.376    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.832 f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.497     7.330    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y42         FDCE                                         f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    24.928    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y42         FDCE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.392    25.320    
                         clock uncertainty           -0.035    25.285    
    SLICE_X27Y42         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 17.550    

Slack (MET) :             17.550ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.456ns (23.344%)  route 1.497ns (76.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.669     5.376    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y45         FDPE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.832 f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.497     7.330    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y42         FDCE                                         f  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    24.928    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y42         FDCE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.392    25.320    
                         clock uncertainty           -0.035    25.285    
    SLICE_X27Y42         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 17.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.252%)  route 0.182ns (58.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.500    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y27         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.182     1.810    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y25         FDCE                                         f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.812     2.010    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y25         FDCE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X23Y25         FDCE (Remov_fdce_C_CLR)     -0.146     1.364    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.252%)  route 0.182ns (58.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.500    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y27         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.182     1.810    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y25         FDCE                                         f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.812     2.010    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y25         FDCE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X23Y25         FDCE (Remov_fdce_C_CLR)     -0.146     1.364    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.252%)  route 0.182ns (58.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.500    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y27         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.182     1.810    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y25         FDPE                                         f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.812     2.010    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y25         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X23Y25         FDPE (Remov_fdpe_C_PRE)     -0.149     1.361    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.866%)  route 0.288ns (67.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.547     1.497    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y25         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.638 f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          0.288     1.926    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y26         FDCE                                         f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.813     2.011    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y26         FDCE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.866%)  route 0.288ns (67.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.547     1.497    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y25         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.638 f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          0.288     1.926    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y26         FDCE                                         f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.813     2.011    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y26         FDCE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.866%)  route 0.288ns (67.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.547     1.497    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y25         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.638 f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          0.288     1.926    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y26         FDCE                                         f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.813     2.011    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y26         FDCE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.866%)  route 0.288ns (67.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.547     1.497    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y25         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.638 f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          0.288     1.926    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y26         FDCE                                         f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.813     2.011    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y26         FDCE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.866%)  route 0.288ns (67.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.547     1.497    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y25         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.638 f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          0.288     1.926    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y26         FDCE                                         f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.813     2.011    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y26         FDCE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X24Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.866%)  route 0.288ns (67.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.547     1.497    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y25         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.638 f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          0.288     1.926    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X25Y26         FDCE                                         f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.813     2.011    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y26         FDCE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X25Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.866%)  route 0.288ns (67.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.547     1.497    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y25         FDPE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.638 f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          0.288     1.926    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X25Y26         FDCE                                         f  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.813     2.011    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y26         FDCE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X25Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.507    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       18.701ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.701ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.079ns  (logic 0.419ns (38.840%)  route 0.660ns (61.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25                                      0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.660     1.079    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X24Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)       -0.220    19.780    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 18.701    

Slack (MET) :             18.705ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.707%)  route 0.610ns (59.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43                                      0.000     0.000 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.610     1.029    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X22Y45         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)       -0.266    19.734    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                 18.705    

Slack (MET) :             18.850ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.932ns  (logic 0.419ns (44.950%)  route 0.513ns (55.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24                                      0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.513     0.932    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X24Y24         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X24Y24         FDRE (Setup_fdre_C_D)       -0.218    19.782    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 18.850    

Slack (MET) :             18.862ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.871ns  (logic 0.419ns (48.120%)  route 0.452ns (51.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43                                      0.000     0.000 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.452     0.871    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X22Y45         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)       -0.267    19.733    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                 18.862    

Slack (MET) :             18.869ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.915ns  (logic 0.419ns (45.799%)  route 0.496ns (54.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25                                      0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.496     0.915    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X24Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)       -0.216    19.784    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.784    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 18.869    

Slack (MET) :             19.017ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.888ns  (logic 0.456ns (51.380%)  route 0.432ns (48.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43                                      0.000     0.000 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.432     0.888    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X21Y43         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)       -0.095    19.905    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 19.017    

Slack (MET) :             19.146ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.761ns  (logic 0.456ns (59.949%)  route 0.305ns (40.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43                                      0.000     0.000 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.305     0.761    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X22Y45         FDRE                                         r  u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)       -0.093    19.907    u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 19.146    

Slack (MET) :             19.149ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.806ns  (logic 0.456ns (56.549%)  route 0.350ns (43.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25                                      0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.350     0.806    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X24Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)       -0.045    19.955    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                 19.149    

Slack (MET) :             19.198ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.384%)  route 0.299ns (39.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24                                      0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.299     0.755    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X24Y24         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X24Y24         FDRE (Setup_fdre_C_D)       -0.047    19.953    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 19.198    

Slack (MET) :             19.332ns  (required time - arrival time)
  Source:                 u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.621ns  (logic 0.456ns (73.418%)  route 0.165ns (26.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25                                      0.000     0.000 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.165     0.621    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X24Y25         FDRE                                         r  u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)       -0.047    19.953    u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                 19.332    





