<profile>

<section name = "Vivado HLS Report for 'ConvolutionInputGene_4'" level="0">
<item name = "Date">Mon Mar  1 13:13:25 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">cnvW1A1-pynqZ1-Z2</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 7.866, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 6, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1243</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 8838, 2697</column>
<column name="Memory">0, -, 256, 40</column>
<column name="Multiplexer">-, -, -, 288</column>
<column name="Register">0, -, 823, 64</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 9, 8</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="BlackBoxJam_mux_4pcA_U311">BlackBoxJam_mux_4pcA, 0, 0, 8838, 2697</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_0_V_U">ConvolutionInputGFfa, 0, 64, 10, 20, 32, 1, 640</column>
<column name="inputBuf_1_V_U">ConvolutionInputGFfa, 0, 64, 10, 20, 32, 1, 640</column>
<column name="inputBuf_2_V_U">ConvolutionInputGFfa, 0, 64, 10, 20, 32, 1, 640</column>
<column name="inputBuf_3_V_U">ConvolutionInputGFfa, 0, 64, 10, 20, 32, 1, 640</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="count_simd_fu_534_p2">+, 0, 0, 39, 1, 32</column>
<column name="counter_internal_blo_8_fu_700_p2">+, 0, 0, 39, 32, 1</column>
<column name="current_block_read_fu_774_p2">+, 0, 0, 16, 2, 2</column>
<column name="current_block_write_6_2852_fu_794_p2">+, 0, 0, 39, 32, 1</column>
<column name="current_block_write_fu_838_p2">+, 0, 0, 39, 32, 1</column>
<column name="current_line_in_bloc_fu_763_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_354_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_i_op_fu_451_p2">+, 0, 0, 15, 9, 1</column>
<column name="indvar_flatten_next_fu_439_p2">+, 0, 0, 48, 41, 1</column>
<column name="inp_fu_725_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_x_fu_551_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_y_fu_514_p2">+, 0, 0, 39, 1, 32</column>
<column name="ofm_x_fu_582_p2">+, 0, 0, 39, 32, 1</column>
<column name="ofm_y_fu_602_p2">+, 0, 0, 39, 32, 1</column>
<column name="read_block_5_cast_fu_661_p2">+, 0, 0, 12, 3, 1</column>
<column name="read_block_fu_741_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_148_i_fu_528_p2">+, 0, 0, 37, 30, 30</column>
<column name="tmp_fu_768_p2">+, 0, 0, 16, 1, 2</column>
<column name="bound_fu_428_p2">-, 0, 0, 48, 41, 41</column>
<column name="ap_block_state8_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_460">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_472">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_483">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_494">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op159_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op223_write_state8">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_fu_655_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_434_p2">icmp, 0, 0, 24, 41, 41</column>
<column name="tmp_147_i_fu_492_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="tmp_152_i_fu_540_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="tmp_153_i_fu_366_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_154_i_fu_557_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_155_i_fu_844_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="tmp_156_i_fu_568_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_157_i_fu_588_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_158_i_fu_608_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_159_i_fu_643_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_160_i_fu_649_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="tmp_162_i_fu_360_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_163_i_fu_800_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="tmp_164_i_fu_706_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="tmp_i_2857_fu_483_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="tmp_i_fu_445_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="current_block_write_5_2851_fu_850_p3">select, 0, 0, 32, 1, 1</column>
<column name="current_block_write_7_2853_fu_806_p3">select, 0, 0, 32, 1, 1</column>
<column name="current_block_write_8_2854_fu_814_p3">select, 0, 0, 32, 1, 32</column>
<column name="current_line_3_i_fu_667_p3">select, 0, 0, 32, 1, 1</column>
<column name="i_fu_457_p3">select, 0, 0, 9, 1, 1</column>
<column name="p_i_fu_712_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_inp_1_i_fu_614_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_ofm_y_6_i_fu_622_p3">select, 0, 0, 32, 1, 1</column>
<column name="read_block_1_i_mid2_fu_471_p3">select, 0, 0, 32, 1, 1</column>
<column name="read_block_2_fu_675_p3">select, 0, 0, 3, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="count_simd_2_fu_118">9, 2, 32, 64</column>
<column name="counter_internal_blo_fu_130">9, 2, 32, 64</column>
<column name="current_block_write_9_fu_122">15, 3, 32, 96</column>
<column name="current_line_3_fu_126">15, 3, 32, 96</column>
<column name="i_i_reg_300">9, 2, 9, 18</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_289">9, 2, 41, 82</column>
<column name="inp_2_fu_110">15, 3, 32, 96</column>
<column name="inputBuf_0_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_1_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_2_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_3_V_address1">15, 3, 5, 15</column>
<column name="k_x_2_fu_114">9, 2, 32, 64</column>
<column name="k_y_2_fu_106">9, 2, 32, 64</column>
<column name="numReps_blk_n">9, 2, 1, 2</column>
<column name="numReps_out_blk_n">9, 2, 1, 2</column>
<column name="ofm_x_2_fu_102">9, 2, 32, 64</column>
<column name="ofm_y_1_i_fu_98">9, 2, 32, 64</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="read_block_3_fu_94">21, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="bound_reg_971">34, 0, 41, 7</column>
<column name="count_simd_2_fu_118">32, 0, 32, 0</column>
<column name="count_simd_2_load_reg_1003">32, 0, 32, 0</column>
<column name="counter_internal_blo_fu_130">32, 0, 32, 0</column>
<column name="current_block_read_reg_1052">2, 0, 2, 0</column>
<column name="current_block_read_reg_1052_pp0_iter3_reg">2, 0, 2, 0</column>
<column name="current_block_write_9_fu_122">32, 0, 32, 0</column>
<column name="current_line_3_fu_126">32, 0, 32, 0</column>
<column name="current_line_in_bloc_reg_1047">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_976">1, 0, 1, 0</column>
<column name="i_i_reg_300">9, 0, 9, 0</column>
<column name="indvar_flatten_reg_289">41, 0, 41, 0</column>
<column name="inp_2_fu_110">32, 0, 32, 0</column>
<column name="inputBuf_0_V_addr_4_reg_1061">5, 0, 5, 0</column>
<column name="inputBuf_0_V_addr_reg_1085">5, 0, 5, 0</column>
<column name="inputBuf_1_V_addr_4_reg_1066">5, 0, 5, 0</column>
<column name="inputBuf_1_V_addr_reg_1090">5, 0, 5, 0</column>
<column name="inputBuf_2_V_addr_4_reg_1071">5, 0, 5, 0</column>
<column name="inputBuf_2_V_addr_reg_1095">5, 0, 5, 0</column>
<column name="inputBuf_3_V_addr_4_reg_1076">5, 0, 5, 0</column>
<column name="inputBuf_3_V_addr_reg_1100">5, 0, 5, 0</column>
<column name="k_x_2_fu_114">32, 0, 32, 0</column>
<column name="k_y_2_fu_106">32, 0, 32, 0</column>
<column name="numReps_read_reg_965">32, 0, 32, 0</column>
<column name="ofm_x_2_fu_102">32, 0, 32, 0</column>
<column name="ofm_y_1_i_fu_98">32, 0, 32, 0</column>
<column name="or_cond_i_reg_1034">1, 0, 1, 0</column>
<column name="or_cond_i_reg_1034_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="outElem_V_reg_1125">32, 0, 32, 0</column>
<column name="read_block_3_fu_94">32, 0, 32, 0</column>
<column name="reg_378">32, 0, 32, 0</column>
<column name="reg_382">32, 0, 32, 0</column>
<column name="tmp_147_i_reg_999">1, 0, 1, 0</column>
<column name="tmp_148_i_reg_1013">30, 0, 30, 0</column>
<column name="tmp_153_i_reg_1043">1, 0, 1, 0</column>
<column name="tmp_162_i_reg_1038">1, 0, 1, 0</column>
<column name="tmp_2984_reg_1081">2, 0, 2, 0</column>
<column name="tmp_2985_reg_1008">2, 0, 2, 0</column>
<column name="tmp_2989_reg_1057">2, 0, 2, 0</column>
<column name="tmp_i_2857_reg_995">1, 0, 1, 0</column>
<column name="tmp_i_reg_985">1, 0, 1, 0</column>
<column name="tmp_147_i_reg_999">64, 32, 1, 0</column>
<column name="tmp_i_2857_reg_995">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvolutionInputGene.4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvolutionInputGene.4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvolutionInputGene.4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvolutionInputGene.4, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ConvolutionInputGene.4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvolutionInputGene.4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvolutionInputGene.4, return value</column>
<column name="in_V_V_dout">in, 32, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="numReps_dout">in, 32, ap_fifo, numReps, pointer</column>
<column name="numReps_empty_n">in, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_read">out, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_out_din">out, 32, ap_fifo, numReps_out, pointer</column>
<column name="numReps_out_full_n">in, 1, ap_fifo, numReps_out, pointer</column>
<column name="numReps_out_write">out, 1, ap_fifo, numReps_out, pointer</column>
</table>
</item>
</section>
</profile>
