[2025-09-17 11:15:20] START suite=qualcomm_srv trace=srv460_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv460_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2653004 heartbeat IPC: 3.769 cumulative IPC: 3.769 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5068688 heartbeat IPC: 4.14 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5068688 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5068688 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13563676 heartbeat IPC: 1.177 cumulative IPC: 1.177 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 22029393 heartbeat IPC: 1.181 cumulative IPC: 1.179 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30593969 heartbeat IPC: 1.168 cumulative IPC: 1.175 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 39247047 heartbeat IPC: 1.156 cumulative IPC: 1.17 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 47680697 heartbeat IPC: 1.186 cumulative IPC: 1.173 (Simulation time: 00 hr 06 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv460_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000018 cycles: 56218178 heartbeat IPC: 1.171 cumulative IPC: 1.173 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 64674059 heartbeat IPC: 1.183 cumulative IPC: 1.174 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 73005672 heartbeat IPC: 1.2 cumulative IPC: 1.178 (Simulation time: 00 hr 10 min 01 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 81417102 heartbeat IPC: 1.189 cumulative IPC: 1.179 (Simulation time: 00 hr 11 min 09 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 84884111 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 15 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 84884111 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv460_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.178 instructions: 100000003 cycles: 84884111
CPU 0 Branch Prediction Accuracy: 91.68% MPKI: 14.69 Average ROB Occupancy at Mispredict: 28.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2781
BRANCH_INDIRECT: 0.4128
BRANCH_CONDITIONAL: 12.34
BRANCH_DIRECT_CALL: 0.7043
BRANCH_INDIRECT_CALL: 0.5028
BRANCH_RETURN: 0.4521


====Backend Stall Breakdown====
ROB_STALL: 206634
LQ_STALL: 0
SQ_STALL: 808697


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 96.94666
REPLAY_LOAD: 69.2659
NON_REPLAY_LOAD: 16.451315

== Total ==
ADDR_TRANS: 14542
REPLAY_LOAD: 11983
NON_REPLAY_LOAD: 180109

== Counts ==
ADDR_TRANS: 150
REPLAY_LOAD: 173
NON_REPLAY_LOAD: 10948

cpu0->cpu0_STLB TOTAL        ACCESS:    1747007 HIT:    1740097 MISS:       6910 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1747007 HIT:    1740097 MISS:       6910 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 174.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7728324 HIT:    6725753 MISS:    1002571 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6234930 HIT:    5413536 MISS:     821394 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     553498 HIT:     394145 MISS:     159353 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     927297 HIT:     916316 MISS:      10981 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      12599 HIT:       1756 MISS:      10843 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 42.24 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14401561 HIT:    8073256 MISS:    6328305 MSHR_MERGE:    1527911
cpu0->cpu0_L1I LOAD         ACCESS:   14401561 HIT:    8073256 MISS:    6328305 MSHR_MERGE:    1527911
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29826943 HIT:   26439380 MISS:    3387563 MSHR_MERGE:    1386883
cpu0->cpu0_L1D LOAD         ACCESS:   16845298 HIT:   15066926 MISS:    1778372 MSHR_MERGE:     343798
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12967180 HIT:   11370606 MISS:    1596574 MSHR_MERGE:    1043067
cpu0->cpu0_L1D TRANSLATION  ACCESS:      14465 HIT:       1848 MISS:      12617 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.96 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12043401 HIT:   10332477 MISS:    1710924 MSHR_MERGE:     861389
cpu0->cpu0_ITLB LOAD         ACCESS:   12043401 HIT:   10332477 MISS:    1710924 MSHR_MERGE:     861389
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.155 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28206350 HIT:   27006173 MISS:    1200177 MSHR_MERGE:     302705
cpu0->cpu0_DTLB LOAD         ACCESS:   28206350 HIT:   27006173 MISS:    1200177 MSHR_MERGE:     302705
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.195 cycles
cpu0->LLC TOTAL        ACCESS:    1215138 HIT:    1127435 MISS:      87703 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     821394 HIT:     791855 MISS:      29539 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     159353 HIT:     106436 MISS:      52917 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     223548 HIT:     223225 MISS:        323 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10843 HIT:       5919 MISS:       4924 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 145.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5250
  ROW_BUFFER_MISS:      82126
  AVG DBUS CONGESTED CYCLE: 3.653
Channel 0 WQ ROW_BUFFER_HIT:       2871
  ROW_BUFFER_MISS:      47202
  FULL:          0
Channel 0 REFRESHES ISSUED:       7074

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       523969       404433        76014         5573
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          535          450          236
  STLB miss resolved @ L2C                0          197          546          732          213
  STLB miss resolved @ LLC                0          477         1056         2648         1078
  STLB miss resolved @ MEM                0            1          315         2187         2482

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154383        50167      1118326       128433          791
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          305          256           48
  STLB miss resolved @ L2C                0          242          357          127            9
  STLB miss resolved @ LLC                0           98          406          996           98
  STLB miss resolved @ MEM                0            0           89          406          161
[2025-09-17 11:27:36] END   suite=qualcomm_srv trace=srv460_ap (rc=0)
