This repository contains a fully synthesizable All-Digital Phase-Locked Loop (ADPLL) implemented in Verilog HDL and verified through a complete FPGA workflow, including simulation, synthesis, and timing analysis using Xilinx Vivado.

The design achieves 4Ã— frequency multiplication (25 MHz â†’ 100 MHz), zero steady-state phase error, and ultra-low jitter, while consuming <1% FPGA resources.

ðŸ“Œ Features

Fully synthesizable ADPLL architecture

Modular Verilog RTL design

XOR-based phase detector

Digital PI loop filter

NCO-based DCO with 32-bit phase accumulator

Programmable Ã·N frequency divider

Complete simulation testbench

FPGA-ready implementation (Artix-7 / Zynq-7000)

ðŸ§± System Architecture

The ADPLL contains the following modules:

Reference Clock â†’ Phase Detector â†’ Loop Filter â†’ DCO â†’ Divider â†’ Feedback


Phase Detector: XOR-based, detects phase mismatch

Loop Filter: Proportional-Integral controller

DCO: NCO-based clock generation using 32-bit accumulator

Divider: Ã·4 for feedback alignment

Top Level: Connects all blocks to form closed-loop PLL

ðŸ“Š Performance Summary
Parameter	Value
Reference Clock	25 MHz
Output Clock	100 MHz
Multiplication Factor	4Ã—
Lock Time	8â€“12 Âµs
Jitter	< 50 ps p-p
Resource Usage	<1% (Artix-7 XC7A35T)
Frequency Accuracy	Â±0.1%
System Clock	100 MHz
ðŸ§ª Simulation & Verification

The testbench validates:

Lock acquisition behavior

Phase error convergence

Stability of the control word

Output frequency accuracy

Divider synchronization

No timing or logic violations

Waveform checkpoints include pd_out, ctrl_word, dpll_clk, fb_clk, and ref_clk.

ðŸ’¾ Repository Structure
/src
  â”œâ”€â”€ phase_detector.v
  â”œâ”€â”€ loop_filter.v
  â”œâ”€â”€ dco.v
  â”œâ”€â”€ divider.v
  â”œâ”€â”€ digital_pll.v        # Top-level module
/testbench
  â””â”€â”€ digital_pll_tb.v
/docs
  â””â”€â”€ ADPLL_Technical_Report.pdf

ðŸ› ï¸ FPGA Synthesis

Tool: Xilinx Vivado

Target: Artix-7 / Zynq-7000

Achieves timing closure at 100 MHz system clock

No DSPs or BRAM used

Uses <1% LUT/FF resources

ðŸ“ How to Run Simulation

Add all RTL files to Vivado/ModelSim

Add the testbench file digital_pll_tb.v

Run behavioral simulation

Inspect waveforms for locking & frequency convergence

Confirm 100 MHz output and Ã·4 feedback behavior

âš™ï¸ Customizable Parameters

You can tweak:

KP = 1         // Proportional gain
KI = 1         // Integral gain
N  = 4         // Divider ratio (frequency multiplier)
F_system = 100 MHz


These allow tuning lock time, stability, and frequency.

ðŸ“ Conclusion

This ADPLL provides a compact, efficient, and high-performance digital frequency synthesis solution suitable for:

FPGA clocking systems

Communication subsystems

Digital RF blocks

VLSI learning and research environments

The design is fully modular, easy to extend, and FPGA-ready.
