@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\butterfly_hw_dsp.vhd":150:82:150:82|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 79 sequential elements including Butterfly_HW_DSP_0.imag_a_out_sig[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
