#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n830_.in[1] (.names)                                                                                      1.338    27.370
$abc$2660$new_n830_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n842_.in[4] (.names)                                                                                      1.338    28.968
$abc$2660$new_n842_.out[0] (.names)                                                                                     0.261    29.229
$abc$2660$new_n841_.in[5] (.names)                                                                                      1.338    30.567
$abc$2660$new_n841_.out[0] (.names)                                                                                     0.261    30.828
$abc$2660$new_n845_.in[1] (.names)                                                                                      1.338    32.166
$abc$2660$new_n845_.out[0] (.names)                                                                                     0.261    32.427
$0\u_var[31:0][31].in[2] (.names)                                                                                       1.338    33.765
$0\u_var[31:0][31].out[0] (.names)                                                                                      0.261    34.026
u_var[31].D[0] (.latch)                                                                                                 1.338    35.363
data arrival time                                                                                                                35.363

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[31].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -35.363
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -34.092


#Path 2
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n830_.in[1] (.names)                                                                                      1.338    27.370
$abc$2660$new_n830_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n842_.in[4] (.names)                                                                                      1.338    28.968
$abc$2660$new_n842_.out[0] (.names)                                                                                     0.261    29.229
$abc$2660$new_n841_.in[5] (.names)                                                                                      1.338    30.567
$abc$2660$new_n841_.out[0] (.names)                                                                                     0.261    30.828
$0\u_var[31:0][30].in[2] (.names)                                                                                       1.338    32.166
$0\u_var[31:0][30].out[0] (.names)                                                                                      0.261    32.427
u_var[30].D[0] (.latch)                                                                                                 1.338    33.765
data arrival time                                                                                                                33.765

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[30].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -33.765
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -32.493


#Path 3
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n830_.in[1] (.names)                                                                                      1.338    27.370
$abc$2660$new_n830_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n834_.in[5] (.names)                                                                                      1.338    28.968
$abc$2660$new_n834_.out[0] (.names)                                                                                     0.261    29.229
$abc$2660$new_n833_.in[0] (.names)                                                                                      1.338    30.567
$abc$2660$new_n833_.out[0] (.names)                                                                                     0.261    30.828
$0\u_var[31:0][29].in[4] (.names)                                                                                       1.338    32.166
$0\u_var[31:0][29].out[0] (.names)                                                                                      0.261    32.427
u_var[29].D[0] (.latch)                                                                                                 1.338    33.765
data arrival time                                                                                                                33.765

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[29].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -33.765
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -32.493


#Path 4
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n830_.in[1] (.names)                                                                                      1.338    27.370
$abc$2660$new_n830_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n831_.in[5] (.names)                                                                                      1.338    28.968
$abc$2660$new_n831_.out[0] (.names)                                                                                     0.261    29.229
$abc$2660$new_n828_.in[0] (.names)                                                                                      1.338    30.567
$abc$2660$new_n828_.out[0] (.names)                                                                                     0.261    30.828
$0\u_var[31:0][28].in[4] (.names)                                                                                       1.338    32.166
$0\u_var[31:0][28].out[0] (.names)                                                                                      0.261    32.427
u_var[28].D[0] (.latch)                                                                                                 1.338    33.765
data arrival time                                                                                                                33.765

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[28].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -33.765
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -32.493


#Path 5
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n822_.in[4] (.names)                                                                                      1.338    27.370
$abc$2660$new_n822_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n821_.in[0] (.names)                                                                                      1.338    28.968
$abc$2660$new_n821_.out[0] (.names)                                                                                     0.261    29.229
$0\u_var[31:0][27].in[3] (.names)                                                                                       1.338    30.567
$0\u_var[31:0][27].out[0] (.names)                                                                                      0.261    30.828
u_var[27].D[0] (.latch)                                                                                                 1.338    32.166
data arrival time                                                                                                                32.166

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[27].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -32.166
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.894


#Path 6
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n817_.in[5] (.names)                                                                                      1.338    25.771
$abc$2660$new_n817_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n816_.in[4] (.names)                                                                                      1.338    27.370
$abc$2660$new_n816_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n814_.in[1] (.names)                                                                                      1.338    28.968
$abc$2660$new_n814_.out[0] (.names)                                                                                     0.261    29.229
$0\u_var[31:0][26].in[1] (.names)                                                                                       1.338    30.567
$0\u_var[31:0][26].out[0] (.names)                                                                                      0.261    30.828
u_var[26].D[0] (.latch)                                                                                                 1.338    32.166
data arrival time                                                                                                                32.166

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[26].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -32.166
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.894


#Path 7
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n811_.in[4] (.names)                                                                                      1.338    25.771
$abc$2660$new_n811_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n810_.in[2] (.names)                                                                                      1.338    27.370
$abc$2660$new_n810_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n808_.in[0] (.names)                                                                                      1.338    28.968
$abc$2660$new_n808_.out[0] (.names)                                                                                     0.261    29.229
$0\u_var[31:0][25].in[4] (.names)                                                                                       1.338    30.567
$0\u_var[31:0][25].out[0] (.names)                                                                                      0.261    30.828
u_var[25].D[0] (.latch)                                                                                                 1.338    32.166
data arrival time                                                                                                                32.166

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[25].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -32.166
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.894


#Path 8
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n783_.in[4] (.names)                                                                                      1.338    22.573
$abc$2660$new_n783_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n782_.in[2] (.names)                                                                                      1.338    24.172
$abc$2660$new_n782_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n788_.in[0] (.names)                                                                                      1.338    25.771
$abc$2660$new_n788_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n795_.in[1] (.names)                                                                                      1.338    27.370
$abc$2660$new_n795_.out[0] (.names)                                                                                     0.261    27.631
$abc$2660$new_n794_.in[2] (.names)                                                                                      1.338    28.968
$abc$2660$new_n794_.out[0] (.names)                                                                                     0.261    29.229
$0\u_var[31:0][22].in[4] (.names)                                                                                       1.338    30.567
$0\u_var[31:0][22].out[0] (.names)                                                                                      0.261    30.828
u_var[22].D[0] (.latch)                                                                                                 1.338    32.166
data arrival time                                                                                                                32.166

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[22].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -32.166
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.894


#Path 9
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n797_.in[5] (.names)                                                                                      1.338    24.172
$abc$2660$new_n797_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n800_.in[1] (.names)                                                                                      1.338    25.771
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n799_.in[0] (.names)                                                                                      1.338    27.370
$abc$2660$new_n799_.out[0] (.names)                                                                                     0.261    27.631
$0\u_var[31:0][23].in[4] (.names)                                                                                       1.338    28.968
$0\u_var[31:0][23].out[0] (.names)                                                                                      0.261    29.229
u_var[23].D[0] (.latch)                                                                                                 1.338    30.567
data arrival time                                                                                                                30.567

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[23].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.567
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.295


#Path 10
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n802_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n802_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n806_.in[4] (.names)                                                                                      1.338    25.771
$abc$2660$new_n806_.out[0] (.names)                                                                                     0.261    26.032
$abc$2660$new_n805_.in[1] (.names)                                                                                      1.338    27.370
$abc$2660$new_n805_.out[0] (.names)                                                                                     0.261    27.631
$0\u_var[31:0][24].in[4] (.names)                                                                                       1.338    28.968
$0\u_var[31:0][24].out[0] (.names)                                                                                      0.261    29.229
u_var[24].D[0] (.latch)                                                                                                 1.338    30.567
data arrival time                                                                                                                30.567

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[24].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.567
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.295


#Path 11
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n911_.in[5] (.names)                               1.338    20.049
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.310
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.648
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.909
$abc$2660$new_n924_.in[4] (.names)                               1.338    23.247
$abc$2660$new_n924_.out[0] (.names)                              0.261    23.508
$abc$2660$new_n932_.in[5] (.names)                               1.338    24.846
$abc$2660$new_n932_.out[0] (.names)                              0.261    25.107
$abc$2660$new_n931_.in[4] (.names)                               1.338    26.444
$abc$2660$new_n931_.out[0] (.names)                              0.261    26.705
$0\y_var[31:0][30].in[1] (.names)                                1.338    28.043
$0\y_var[31:0][30].out[0] (.names)                               0.261    28.304
y_var[30].D[0] (.latch)                                          1.338    29.642
data arrival time                                                         29.642

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[30].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.642
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.370


#Path 12
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n911_.in[5] (.names)                               1.338    20.049
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.310
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.648
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.909
$abc$2660$new_n924_.in[4] (.names)                               1.338    23.247
$abc$2660$new_n924_.out[0] (.names)                              0.261    23.508
$abc$2660$new_n926_.in[4] (.names)                               1.338    24.846
$abc$2660$new_n926_.out[0] (.names)                              0.261    25.107
$abc$2660$new_n928_.in[3] (.names)                               1.338    26.444
$abc$2660$new_n928_.out[0] (.names)                              0.261    26.705
$0\y_var[31:0][29].in[1] (.names)                                1.338    28.043
$0\y_var[31:0][29].out[0] (.names)                               0.261    28.304
y_var[29].D[0] (.latch)                                          1.338    29.642
data arrival time                                                         29.642

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[29].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.642
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.370


#Path 13
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n911_.in[5] (.names)                               1.338    20.049
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.310
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.648
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.909
$abc$2660$new_n924_.in[4] (.names)                               1.338    23.247
$abc$2660$new_n924_.out[0] (.names)                              0.261    23.508
$abc$2660$new_n932_.in[5] (.names)                               1.338    24.846
$abc$2660$new_n932_.out[0] (.names)                              0.261    25.107
$abc$2660$new_n936_.in[5] (.names)                               1.338    26.444
$abc$2660$new_n936_.out[0] (.names)                              0.261    26.705
$0\y_var[31:0][31].in[3] (.names)                                1.338    28.043
$0\y_var[31:0][31].out[0] (.names)                               0.261    28.304
y_var[31].D[0] (.latch)                                          1.338    29.642
data arrival time                                                         29.642

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[31].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.642
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.370


#Path 14
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n784_.in[5] (.names)                                                                                      1.338    22.573
$abc$2660$new_n784_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n790_.in[3] (.names)                                                                                      1.338    24.172
$abc$2660$new_n790_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n1121_.in[0] (.names)                                                                                     1.338    25.771
$abc$2660$new_n1121_.out[0] (.names)                                                                                    0.261    26.032
$0\u_var[31:0][21].in[5] (.names)                                                                                       1.338    27.370
$0\u_var[31:0][21].out[0] (.names)                                                                                      0.261    27.631
u_var[21].D[0] (.latch)                                                                                                 1.338    28.968
data arrival time                                                                                                                28.968

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[21].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -28.968
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.697


#Path 15
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n783_.in[4] (.names)                                                                                      1.338    22.573
$abc$2660$new_n783_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n782_.in[2] (.names)                                                                                      1.338    24.172
$abc$2660$new_n782_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n780_.in[0] (.names)                                                                                      1.338    25.771
$abc$2660$new_n780_.out[0] (.names)                                                                                     0.261    26.032
$0\u_var[31:0][20].in[4] (.names)                                                                                       1.338    27.370
$0\u_var[31:0][20].out[0] (.names)                                                                                      0.261    27.631
u_var[20].D[0] (.latch)                                                                                                 1.338    28.968
data arrival time                                                                                                                28.968

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[20].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -28.968
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.697


#Path 16
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n772_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n777_.in[4] (.names)                                                                                      1.338    22.573
$abc$2660$new_n777_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n776_.in[1] (.names)                                                                                      1.338    24.172
$abc$2660$new_n776_.out[0] (.names)                                                                                     0.261    24.433
$abc$2660$new_n1119_.in[0] (.names)                                                                                     1.338    25.771
$abc$2660$new_n1119_.out[0] (.names)                                                                                    0.261    26.032
$0\u_var[31:0][19].in[4] (.names)                                                                                       1.338    27.370
$0\u_var[31:0][19].out[0] (.names)                                                                                      0.261    27.631
u_var[19].D[0] (.latch)                                                                                                 1.338    28.968
data arrival time                                                                                                                28.968

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[19].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -28.968
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.697


#Path 17
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n911_.in[5] (.names)                               1.338    20.049
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.310
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.648
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.909
$abc$2660$new_n924_.in[4] (.names)                               1.338    23.247
$abc$2660$new_n924_.out[0] (.names)                              0.261    23.508
$abc$2660$new_n926_.in[4] (.names)                               1.338    24.846
$abc$2660$new_n926_.out[0] (.names)                              0.261    25.107
$0\y_var[31:0][28].in[4] (.names)                                1.338    26.444
$0\y_var[31:0][28].out[0] (.names)                               0.261    26.705
y_var[28].D[0] (.latch)                                          1.338    28.043
data arrival time                                                         28.043

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[28].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.043
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.771


#Path 18
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n911_.in[5] (.names)                               1.338    20.049
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.310
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.648
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.909
$abc$2660$new_n924_.in[4] (.names)                               1.338    23.247
$abc$2660$new_n924_.out[0] (.names)                              0.261    23.508
$abc$2660$new_n923_.in[2] (.names)                               1.338    24.846
$abc$2660$new_n923_.out[0] (.names)                              0.261    25.107
$0\y_var[31:0][27].in[4] (.names)                                1.338    26.444
$0\y_var[31:0][27].out[0] (.names)                               0.261    26.705
y_var[27].D[0] (.latch)                                          1.338    28.043
data arrival time                                                         28.043

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[27].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.043
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.771


#Path 19
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n752_.in[4] (.names)                                                                                      1.338    19.376
$abc$2660$new_n752_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n751_.in[2] (.names)                                                                                      1.338    20.974
$abc$2660$new_n751_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n755_.in[1] (.names)                                                                                      1.338    22.573
$abc$2660$new_n755_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n762_.in[1] (.names)                                                                                      1.338    24.172
$abc$2660$new_n762_.out[0] (.names)                                                                                     0.261    24.433
$0\u_var[31:0][17].in[3] (.names)                                                                                       1.338    25.771
$0\u_var[31:0][17].out[0] (.names)                                                                                      0.261    26.032
u_var[17].D[0] (.latch)                                                                                                 1.338    27.370
data arrival time                                                                                                                27.370

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[17].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -27.370
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.098


#Path 20
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n757_.in[5] (.names)                                                                                      1.338    19.376
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n765_.in[5] (.names)                                                                                      1.338    20.974
$abc$2660$new_n765_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n764_.in[0] (.names)                                                                                      1.338    22.573
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    22.834
$abc$2660$new_n769_.in[1] (.names)                                                                                      1.338    24.172
$abc$2660$new_n769_.out[0] (.names)                                                                                     0.261    24.433
$0\u_var[31:0][18].in[3] (.names)                                                                                       1.338    25.771
$0\u_var[31:0][18].out[0] (.names)                                                                                      0.261    26.032
u_var[18].D[0] (.latch)                                                                                                 1.338    27.370
data arrival time                                                                                                                27.370

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[18].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -27.370
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.098


#Path 21
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n954_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.596
$abc$2660$new_n959_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.195
$abc$2660$new_n964_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n969_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n974_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.991
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.590
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.188
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.787
$abc$2660$new_n1006_.out[0] (.names)                             0.261    19.048
$abc$2660$new_n1011_.in[4] (.names)                              1.338    20.386
$abc$2660$new_n1011_.out[0] (.names)                             0.261    20.647
$abc$2660$new_n1016_.in[4] (.names)                              1.338    21.985
$abc$2660$new_n1016_.out[0] (.names)                             0.261    22.246
$abc$2660$new_n1019_.in[5] (.names)                              1.338    23.584
$abc$2660$new_n1019_.out[0] (.names)                             0.261    23.845
$0\x_var[31:0][30].in[1] (.names)                                1.338    25.182
$0\x_var[31:0][30].out[0] (.names)                               0.261    25.443
x_var[30].D[0] (.latch)                                          1.338    26.781
data arrival time                                                         26.781

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[30].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 22
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n954_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.596
$abc$2660$new_n959_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.195
$abc$2660$new_n964_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n969_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n974_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.991
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.590
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.188
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.787
$abc$2660$new_n1006_.out[0] (.names)                             0.261    19.048
$abc$2660$new_n1011_.in[4] (.names)                              1.338    20.386
$abc$2660$new_n1011_.out[0] (.names)                             0.261    20.647
$abc$2660$new_n1016_.in[4] (.names)                              1.338    21.985
$abc$2660$new_n1016_.out[0] (.names)                             0.261    22.246
$abc$2660$new_n1021_.in[4] (.names)                              1.338    23.584
$abc$2660$new_n1021_.out[0] (.names)                             0.261    23.845
$0\x_var[31:0][31].in[3] (.names)                                1.338    25.182
$0\x_var[31:0][31].out[0] (.names)                               0.261    25.443
x_var[31].D[0] (.latch)                                          1.338    26.781
data arrival time                                                         26.781

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[31].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 23
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n911_.in[5] (.names)                               1.338    20.049
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.310
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.648
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.909
$abc$2660$new_n920_.in[2] (.names)                               1.338    23.247
$abc$2660$new_n920_.out[0] (.names)                              0.261    23.508
$0\y_var[31:0][26].in[4] (.names)                                1.338    24.846
$0\y_var[31:0][26].out[0] (.names)                               0.261    25.107
y_var[26].D[0] (.latch)                                          1.338    26.444
data arrival time                                                         26.444

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[26].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.444
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.173


#Path 24
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n911_.in[5] (.names)                               1.338    20.049
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.310
$abc$2660$new_n918_.in[0] (.names)                               1.338    21.648
$abc$2660$new_n918_.out[0] (.names)                              0.261    21.909
$abc$2660$new_n917_.in[2] (.names)                               1.338    23.247
$abc$2660$new_n917_.out[0] (.names)                              0.261    23.508
$0\y_var[31:0][25].in[4] (.names)                                1.338    24.846
$0\y_var[31:0][25].out[0] (.names)                               0.261    25.107
y_var[25].D[0] (.latch)                                          1.338    26.444
data arrival time                                                         26.444

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[25].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.444
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.173


#Path 25
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n911_.in[5] (.names)                               1.338    20.049
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.310
$abc$2660$new_n910_.in[1] (.names)                               1.338    21.648
$abc$2660$new_n910_.out[0] (.names)                              0.261    21.909
$abc$2660$new_n915_.in[4] (.names)                               1.338    23.247
$abc$2660$new_n915_.out[0] (.names)                              0.261    23.508
$0\y_var[31:0][24].in[4] (.names)                                1.338    24.846
$0\y_var[31:0][24].out[0] (.names)                               0.261    25.107
y_var[24].D[0] (.latch)                                          1.338    26.444
data arrival time                                                         26.444

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[24].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.444
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.173


#Path 26
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n911_.in[5] (.names)                               1.338    20.049
$abc$2660$new_n911_.out[0] (.names)                              0.261    20.310
$abc$2660$new_n910_.in[1] (.names)                               1.338    21.648
$abc$2660$new_n910_.out[0] (.names)                              0.261    21.909
$abc$2660$new_n909_.in[3] (.names)                               1.338    23.247
$abc$2660$new_n909_.out[0] (.names)                              0.261    23.508
$0\y_var[31:0][23].in[1] (.names)                                1.338    24.846
$0\y_var[31:0][23].out[0] (.names)                               0.261    25.107
y_var[23].D[0] (.latch)                                          1.338    26.444
data arrival time                                                         26.444

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[23].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.444
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.173


#Path 27
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n752_.in[4] (.names)                                                                                      1.338    19.376
$abc$2660$new_n752_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n751_.in[2] (.names)                                                                                      1.338    20.974
$abc$2660$new_n751_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n755_.in[1] (.names)                                                                                      1.338    22.573
$abc$2660$new_n755_.out[0] (.names)                                                                                     0.261    22.834
$0\u_var[31:0][16].in[3] (.names)                                                                                       1.338    24.172
$0\u_var[31:0][16].out[0] (.names)                                                                                      0.261    24.433
u_var[16].D[0] (.latch)                                                                                                 1.338    25.771
data arrival time                                                                                                                25.771

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[16].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -25.771
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -24.499


#Path 28
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n752_.in[4] (.names)                                                                                      1.338    19.376
$abc$2660$new_n752_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n751_.in[2] (.names)                                                                                      1.338    20.974
$abc$2660$new_n751_.out[0] (.names)                                                                                     0.261    21.235
$abc$2660$new_n749_.in[1] (.names)                                                                                      1.338    22.573
$abc$2660$new_n749_.out[0] (.names)                                                                                     0.261    22.834
$0\u_var[31:0][15].in[4] (.names)                                                                                       1.338    24.172
$0\u_var[31:0][15].out[0] (.names)                                                                                      0.261    24.433
u_var[15].D[0] (.latch)                                                                                                 1.338    25.771
data arrival time                                                                                                                25.771

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[15].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -25.771
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -24.499


#Path 29
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n954_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.596
$abc$2660$new_n959_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.195
$abc$2660$new_n964_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n969_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n974_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.991
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.590
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.188
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.787
$abc$2660$new_n1006_.out[0] (.names)                             0.261    19.048
$abc$2660$new_n1011_.in[4] (.names)                              1.338    20.386
$abc$2660$new_n1011_.out[0] (.names)                             0.261    20.647
$abc$2660$new_n1016_.in[4] (.names)                              1.338    21.985
$abc$2660$new_n1016_.out[0] (.names)                             0.261    22.246
$0\x_var[31:0][29].in[4] (.names)                                1.338    23.584
$0\x_var[31:0][29].out[0] (.names)                               0.261    23.845
x_var[29].D[0] (.latch)                                          1.338    25.182
data arrival time                                                         25.182

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[29].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 30
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n954_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.596
$abc$2660$new_n959_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.195
$abc$2660$new_n964_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n969_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n974_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.991
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.590
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.188
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.787
$abc$2660$new_n1006_.out[0] (.names)                             0.261    19.048
$abc$2660$new_n1011_.in[4] (.names)                              1.338    20.386
$abc$2660$new_n1011_.out[0] (.names)                             0.261    20.647
$abc$2660$new_n1014_.in[4] (.names)                              1.338    21.985
$abc$2660$new_n1014_.out[0] (.names)                             0.261    22.246
$0\x_var[31:0][28].in[4] (.names)                                1.338    23.584
$0\x_var[31:0][28].out[0] (.names)                               0.261    23.845
x_var[28].D[0] (.latch)                                          1.338    25.182
data arrival time                                                         25.182

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[28].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 31
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n904_.in[2] (.names)                               1.338    20.049
$abc$2660$new_n904_.out[0] (.names)                              0.261    20.310
$abc$2660$new_n907_.in[4] (.names)                               1.338    21.648
$abc$2660$new_n907_.out[0] (.names)                              0.261    21.909
$0\y_var[31:0][22].in[4] (.names)                                1.338    23.247
$0\y_var[31:0][22].out[0] (.names)                               0.261    23.508
y_var[22].D[0] (.latch)                                          1.338    24.846
data arrival time                                                         24.846

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[22].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.846
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.574


#Path 32
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n716_.in[0] (.names)                                                                                      1.338    16.178
$abc$2660$new_n716_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n720_.in[0] (.names)                                                                                      1.338    17.777
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n725_.in[2] (.names)                                                                                      1.338    19.376
$abc$2660$new_n725_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n731_.in[1] (.names)                                                                                      1.338    20.974
$abc$2660$new_n731_.out[0] (.names)                                                                                     0.261    21.235
$0\u_var[31:0][12].in[3] (.names)                                                                                       1.338    22.573
$0\u_var[31:0][12].out[0] (.names)                                                                                      0.261    22.834
u_var[12].D[0] (.latch)                                                                                                 1.338    24.172
data arrival time                                                                                                                24.172

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[12].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -24.172
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -22.900


#Path 33
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n746_.in[0] (.names)                                                                                      1.338    19.376
$abc$2660$new_n746_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n745_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n745_.out[0] (.names)                                                                                     0.261    21.235
$0\u_var[31:0][14].in[4] (.names)                                                                                       1.338    22.573
$0\u_var[31:0][14].out[0] (.names)                                                                                      0.261    22.834
u_var[14].D[0] (.latch)                                                                                                 1.338    24.172
data arrival time                                                                                                                24.172

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[14].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -24.172
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -22.900


#Path 34
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n727_.in[5] (.names)                                                                                      1.338    16.178
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n741_.in[3] (.names)                                                                                      1.338    17.777
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n740_.in[2] (.names)                                                                                      1.338    19.376
$abc$2660$new_n740_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n737_.in[0] (.names)                                                                                      1.338    20.974
$abc$2660$new_n737_.out[0] (.names)                                                                                     0.261    21.235
$0\u_var[31:0][13].in[4] (.names)                                                                                       1.338    22.573
$0\u_var[31:0][13].out[0] (.names)                                                                                      0.261    22.834
u_var[13].D[0] (.latch)                                                                                                 1.338    24.172
data arrival time                                                                                                                24.172

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[13].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -24.172
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -22.900


#Path 35
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n716_.in[0] (.names)                                                                                      1.338    16.178
$abc$2660$new_n716_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n720_.in[0] (.names)                                                                                      1.338    17.777
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n725_.in[2] (.names)                                                                                      1.338    19.376
$abc$2660$new_n725_.out[0] (.names)                                                                                     0.261    19.637
$abc$2660$new_n724_.in[3] (.names)                                                                                      1.338    20.974
$abc$2660$new_n724_.out[0] (.names)                                                                                     0.261    21.235
$0\u_var[31:0][11].in[1] (.names)                                                                                       1.338    22.573
$0\u_var[31:0][11].out[0] (.names)                                                                                      0.261    22.834
u_var[11].D[0] (.latch)                                                                                                 1.338    24.172
data arrival time                                                                                                                24.172

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[11].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -24.172
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -22.900


#Path 36
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n954_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.596
$abc$2660$new_n959_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.195
$abc$2660$new_n964_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n969_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n974_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.991
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.590
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.188
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.787
$abc$2660$new_n1006_.out[0] (.names)                             0.261    19.048
$abc$2660$new_n1011_.in[4] (.names)                              1.338    20.386
$abc$2660$new_n1011_.out[0] (.names)                             0.261    20.647
$0\x_var[31:0][27].in[4] (.names)                                1.338    21.985
$0\x_var[31:0][27].out[0] (.names)                               0.261    22.246
x_var[27].D[0] (.latch)                                          1.338    23.584
data arrival time                                                         23.584

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[27].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 37
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n954_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.596
$abc$2660$new_n959_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.195
$abc$2660$new_n964_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n969_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n974_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.991
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.590
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.188
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.787
$abc$2660$new_n1006_.out[0] (.names)                             0.261    19.048
$abc$2660$new_n1008_.in[2] (.names)                              1.338    20.386
$abc$2660$new_n1008_.out[0] (.names)                             0.261    20.647
$0\x_var[31:0][26].in[4] (.names)                                1.338    21.985
$0\x_var[31:0][26].out[0] (.names)                               0.261    22.246
x_var[26].D[0] (.latch)                                          1.338    23.584
data arrival time                                                         23.584

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[26].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 38
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n954_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.596
$abc$2660$new_n959_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.195
$abc$2660$new_n964_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n969_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n974_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.991
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.590
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.188
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n1006_.in[0] (.names)                              1.338    18.787
$abc$2660$new_n1006_.out[0] (.names)                             0.261    19.048
$abc$2660$new_n1005_.in[2] (.names)                              1.338    20.386
$abc$2660$new_n1005_.out[0] (.names)                             0.261    20.647
$0\x_var[31:0][25].in[4] (.names)                                1.338    21.985
$0\x_var[31:0][25].out[0] (.names)                               0.261    22.246
x_var[25].D[0] (.latch)                                          1.338    23.584
data arrival time                                                         23.584

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[25].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 39
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n954_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.596
$abc$2660$new_n959_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.195
$abc$2660$new_n964_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n969_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n974_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.991
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.590
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.188
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n998_.in[1] (.names)                               1.338    18.787
$abc$2660$new_n998_.out[0] (.names)                              0.261    19.048
$abc$2660$new_n1003_.in[4] (.names)                              1.338    20.386
$abc$2660$new_n1003_.out[0] (.names)                             0.261    20.647
$0\x_var[31:0][24].in[4] (.names)                                1.338    21.985
$0\x_var[31:0][24].out[0] (.names)                               0.261    22.246
x_var[24].D[0] (.latch)                                          1.338    23.584
data arrival time                                                         23.584

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[24].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 40
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : x_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n944_.in[0] (.names)                               1.338     2.800
$abc$2660$new_n944_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n949_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n949_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n954_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n954_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n959_.in[4] (.names)                               1.338     7.596
$abc$2660$new_n959_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n964_.in[4] (.names)                               1.338     9.195
$abc$2660$new_n964_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n969_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n969_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n974_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n974_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n982_.in[5] (.names)                               1.338    13.991
$abc$2660$new_n982_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n990_.in[3] (.names)                               1.338    15.590
$abc$2660$new_n990_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n999_.in[5] (.names)                               1.338    17.188
$abc$2660$new_n999_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n998_.in[1] (.names)                               1.338    18.787
$abc$2660$new_n998_.out[0] (.names)                              0.261    19.048
$abc$2660$new_n997_.in[3] (.names)                               1.338    20.386
$abc$2660$new_n997_.out[0] (.names)                              0.261    20.647
$0\x_var[31:0][23].in[1] (.names)                                1.338    21.985
$0\x_var[31:0][23].out[0] (.names)                               0.261    22.246
x_var[23].D[0] (.latch)                                          1.338    23.584
data arrival time                                                         23.584

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[23].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 41
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n904_.in[2] (.names)                               1.338    20.049
$abc$2660$new_n904_.out[0] (.names)                              0.261    20.310
$0\y_var[31:0][21].in[4] (.names)                                1.338    21.648
$0\y_var[31:0][21].out[0] (.names)                               0.261    21.909
y_var[21].D[0] (.latch)                                          1.338    23.247
data arrival time                                                         23.247

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[21].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.975


#Path 42
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n902_.in[3] (.names)                               1.338    18.450
$abc$2660$new_n902_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n901_.in[2] (.names)                               1.338    20.049
$abc$2660$new_n901_.out[0] (.names)                              0.261    20.310
$0\y_var[31:0][20].in[4] (.names)                                1.338    21.648
$0\y_var[31:0][20].out[0] (.names)                               0.261    21.909
y_var[20].D[0] (.latch)                                          1.338    23.247
data arrival time                                                         23.247

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[20].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.975


#Path 43
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : y_var[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[0].clk[0] (.latch)                                         1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[71] (mult_36)                                          1.523     4.323
$abc$2660$new_n856_.in[1] (.names)                               1.338     5.660
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.921
$abc$2660$new_n861_.in[4] (.names)                               1.338     7.259
$abc$2660$new_n861_.out[0] (.names)                              0.261     7.520
$abc$2660$new_n866_.in[4] (.names)                               1.338     8.858
$abc$2660$new_n866_.out[0] (.names)                              0.261     9.119
$abc$2660$new_n871_.in[4] (.names)                               1.338    10.457
$abc$2660$new_n871_.out[0] (.names)                              0.261    10.718
$abc$2660$new_n876_.in[4] (.names)                               1.338    12.055
$abc$2660$new_n876_.out[0] (.names)                              0.261    12.316
$abc$2660$new_n881_.in[4] (.names)                               1.338    13.654
$abc$2660$new_n881_.out[0] (.names)                              0.261    13.915
$abc$2660$new_n886_.in[4] (.names)                               1.338    15.253
$abc$2660$new_n886_.out[0] (.names)                              0.261    15.514
$abc$2660$new_n894_.in[5] (.names)                               1.338    16.852
$abc$2660$new_n894_.out[0] (.names)                              0.261    17.113
$abc$2660$new_n899_.in[1] (.names)                               1.338    18.450
$abc$2660$new_n899_.out[0] (.names)                              0.261    18.711
$abc$2660$new_n898_.in[3] (.names)                               1.338    20.049
$abc$2660$new_n898_.out[0] (.names)                              0.261    20.310
$0\y_var[31:0][19].in[1] (.names)                                1.338    21.648
$0\y_var[31:0][19].out[0] (.names)                               0.261    21.909
y_var[19].D[0] (.latch)                                          1.338    23.247
data arrival time                                                         23.247

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[19].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.975


#Path 44
Startpoint: u_var[0].Q[0] (.latch clocked by clk)
Endpoint  : u_var[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                1.338     1.338
u_var[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[35] (mult_36)                                                          1.338     5.660
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[71] (mult_36)                                                          1.523     7.183
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[35] (mult_36)                       1.338     8.521
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[66] (mult_36)                       1.523    10.044
$abc$2660$new_n698_.in[0] (.names)                                                                                      1.338    11.382
$abc$2660$new_n698_.out[0] (.names)                                                                                     0.261    11.643
$abc$2660$new_n703_.in[0] (.names)                                                                                      1.338    12.981
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.242
$abc$2660$new_n712_.in[3] (.names)                                                                                      1.338    14.579
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.840
$abc$2660$new_n716_.in[0] (.names)                                                                                      1.338    16.178
$abc$2660$new_n716_.out[0] (.names)                                                                                     0.261    16.439
$abc$2660$new_n720_.in[0] (.names)                                                                                      1.338    17.777
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.261    18.038
$abc$2660$new_n719_.in[2] (.names)                                                                                      1.338    19.376
$abc$2660$new_n719_.out[0] (.names)                                                                                     0.261    19.637
$0\u_var[31:0][10].in[4] (.names)                                                                                       1.338    20.974
$0\u_var[31:0][10].out[0] (.names)                                                                                      0.261    21.235
u_var[10].D[0] (.latch)                                                                                                 1.338    22.573
data arrival time                                                                                                                22.573

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[10].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -22.573
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -21.301


#Path 45
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][0].in[0] (.names)                              1.338    20.386
$0\Youtport[31:0][0].out[0] (.names)                             0.261    20.647
Youtport[0].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[0].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 46
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][20].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][20].out[0] (.names)                            0.261    20.647
Uoutport[20].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[20].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 47
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][21].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][21].out[0] (.names)                            0.261    20.647
Uoutport[21].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[21].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 48
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][22].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][22].out[0] (.names)                            0.261    20.647
Uoutport[22].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[22].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 49
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][23].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][23].out[0] (.names)                            0.261    20.647
Uoutport[23].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[23].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 50
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][3].in[0] (.names)                              1.338    20.386
$0\Youtport[31:0][3].out[0] (.names)                             0.261    20.647
Youtport[3].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[3].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 51
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][8].in[0] (.names)                              1.338    20.386
$0\Youtport[31:0][8].out[0] (.names)                             0.261    20.647
Youtport[8].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[8].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 52
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][2].in[0] (.names)                              1.338    20.386
$0\Youtport[31:0][2].out[0] (.names)                             0.261    20.647
Youtport[2].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[2].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 53
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][1].in[0] (.names)                              1.338    20.386
$0\Youtport[31:0][1].out[0] (.names)                             0.261    20.647
Youtport[1].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[1].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 54
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][28].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][28].out[0] (.names)                            0.261    20.647
Uoutport[28].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[28].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 55
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][24].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][24].out[0] (.names)                            0.261    20.647
Uoutport[24].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[24].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 56
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][25].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][25].out[0] (.names)                            0.261    20.647
Uoutport[25].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[25].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 57
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][31].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][31].out[0] (.names)                            0.261    20.647
Uoutport[31].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[31].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 58
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][30].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][30].out[0] (.names)                            0.261    20.647
Uoutport[30].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[30].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 59
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][29].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][29].out[0] (.names)                            0.261    20.647
Uoutport[29].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[29].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 60
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][26].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][26].out[0] (.names)                            0.261    20.647
Uoutport[26].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[26].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 61
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][27].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][27].out[0] (.names)                            0.261    20.647
Uoutport[27].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[27].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 62
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][7].in[0] (.names)                              1.338    20.386
$0\Uoutport[31:0][7].out[0] (.names)                             0.261    20.647
Uoutport[7].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[7].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 63
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][17].in[0] (.names)                             1.338    20.386
$0\Xoutport[31:0][17].out[0] (.names)                            0.261    20.647
Xoutport[17].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[17].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 64
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][16].in[0] (.names)                             1.338    20.386
$0\Xoutport[31:0][16].out[0] (.names)                            0.261    20.647
Xoutport[16].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[16].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 65
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][15].in[0] (.names)                             1.338    20.386
$0\Xoutport[31:0][15].out[0] (.names)                            0.261    20.647
Xoutport[15].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[15].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 66
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][14].in[0] (.names)                             1.338    20.386
$0\Xoutport[31:0][14].out[0] (.names)                            0.261    20.647
Xoutport[14].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[14].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 67
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][0].in[0] (.names)                              1.338    20.386
$0\Uoutport[31:0][0].out[0] (.names)                             0.261    20.647
Uoutport[0].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[0].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 68
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][1].in[0] (.names)                              1.338    20.386
$0\Uoutport[31:0][1].out[0] (.names)                             0.261    20.647
Uoutport[1].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[1].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 69
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][2].in[0] (.names)                              1.338    20.386
$0\Uoutport[31:0][2].out[0] (.names)                             0.261    20.647
Uoutport[2].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[2].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 70
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][3].in[0] (.names)                              1.338    20.386
$0\Uoutport[31:0][3].out[0] (.names)                             0.261    20.647
Uoutport[3].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[3].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 71
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][4].in[0] (.names)                              1.338    20.386
$0\Uoutport[31:0][4].out[0] (.names)                             0.261    20.647
Uoutport[4].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[4].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 72
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][5].in[0] (.names)                              1.338    20.386
$0\Uoutport[31:0][5].out[0] (.names)                             0.261    20.647
Uoutport[5].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[5].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 73
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][6].in[0] (.names)                              1.338    20.386
$0\Uoutport[31:0][6].out[0] (.names)                             0.261    20.647
Uoutport[6].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[6].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 74
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][19].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][19].out[0] (.names)                            0.261    20.647
Uoutport[19].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[19].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 75
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][8].in[0] (.names)                              1.338    20.386
$0\Uoutport[31:0][8].out[0] (.names)                             0.261    20.647
Uoutport[8].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[8].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 76
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][9].in[0] (.names)                              1.338    20.386
$0\Uoutport[31:0][9].out[0] (.names)                             0.261    20.647
Uoutport[9].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[9].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 77
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][10].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][10].out[0] (.names)                            0.261    20.647
Uoutport[10].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[10].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 78
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][11].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][11].out[0] (.names)                            0.261    20.647
Uoutport[11].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[11].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 79
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][12].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][12].out[0] (.names)                            0.261    20.647
Uoutport[12].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[12].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 80
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][13].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][13].out[0] (.names)                            0.261    20.647
Uoutport[13].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[13].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 81
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][14].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][14].out[0] (.names)                            0.261    20.647
Uoutport[14].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[14].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 82
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][15].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][15].out[0] (.names)                            0.261    20.647
Uoutport[15].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[15].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 83
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][16].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][16].out[0] (.names)                            0.261    20.647
Uoutport[16].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[16].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 84
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][17].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][17].out[0] (.names)                            0.261    20.647
Uoutport[17].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[17].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 85
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Uoutport[31:0][18].in[0] (.names)                             1.338    20.386
$0\Uoutport[31:0][18].out[0] (.names)                            0.261    20.647
Uoutport[18].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[18].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 86
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][3].in[0] (.names)                              1.338    20.386
$0\Xoutport[31:0][3].out[0] (.names)                             0.261    20.647
Xoutport[3].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[3].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 87
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][25].in[0] (.names)                             1.338    20.386
$0\Youtport[31:0][25].out[0] (.names)                            0.261    20.647
Youtport[25].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[25].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 88
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][26].in[0] (.names)                             1.338    20.386
$0\Youtport[31:0][26].out[0] (.names)                            0.261    20.647
Youtport[26].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[26].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 89
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][27].in[0] (.names)                             1.338    20.386
$0\Youtport[31:0][27].out[0] (.names)                            0.261    20.647
Youtport[27].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[27].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 90
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][28].in[0] (.names)                             1.338    20.386
$0\Youtport[31:0][28].out[0] (.names)                            0.261    20.647
Youtport[28].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[28].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 91
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][29].in[0] (.names)                             1.338    20.386
$0\Youtport[31:0][29].out[0] (.names)                            0.261    20.647
Youtport[29].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[29].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 92
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][30].in[0] (.names)                             1.338    20.386
$0\Youtport[31:0][30].out[0] (.names)                            0.261    20.647
Youtport[30].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[30].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 93
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][31].in[0] (.names)                             1.338    20.386
$0\Youtport[31:0][31].out[0] (.names)                            0.261    20.647
Youtport[31].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[31].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 94
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][0].in[0] (.names)                              1.338    20.386
$0\Xoutport[31:0][0].out[0] (.names)                             0.261    20.647
Xoutport[0].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[0].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 95
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][1].in[0] (.names)                              1.338    20.386
$0\Xoutport[31:0][1].out[0] (.names)                             0.261    20.647
Xoutport[1].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[1].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 96
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][2].in[0] (.names)                              1.338    20.386
$0\Xoutport[31:0][2].out[0] (.names)                             0.261    20.647
Xoutport[2].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[2].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 97
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Youtport[31:0][24].in[0] (.names)                             1.338    20.386
$0\Youtport[31:0][24].out[0] (.names)                            0.261    20.647
Youtport[24].D[0] (.latch)                                       1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[24].clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 98
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][4].in[0] (.names)                              1.338    20.386
$0\Xoutport[31:0][4].out[0] (.names)                             0.261    20.647
Xoutport[4].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[4].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 99
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][5].in[0] (.names)                              1.338    20.386
$0\Xoutport[31:0][5].out[0] (.names)                             0.261    20.647
Xoutport[5].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[5].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 100
Startpoint: x_var[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[0].clk[0] (.latch)                                         1.338     1.338
x_var[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2660$new_n655_.in[2] (.names)                               1.338     2.800
$abc$2660$new_n655_.out[0] (.names)                              0.261     3.061
$abc$2660$new_n654_.in[4] (.names)                               1.338     4.398
$abc$2660$new_n654_.out[0] (.names)                              0.261     4.659
$abc$2660$new_n653_.in[4] (.names)                               1.338     5.997
$abc$2660$new_n653_.out[0] (.names)                              0.261     6.258
$abc$2660$new_n652_.in[2] (.names)                               1.338     7.596
$abc$2660$new_n652_.out[0] (.names)                              0.261     7.857
$abc$2660$new_n651_.in[0] (.names)                               1.338     9.195
$abc$2660$new_n651_.out[0] (.names)                              0.261     9.456
$abc$2660$new_n650_.in[4] (.names)                               1.338    10.793
$abc$2660$new_n650_.out[0] (.names)                              0.261    11.054
$abc$2660$new_n649_.in[4] (.names)                               1.338    12.392
$abc$2660$new_n649_.out[0] (.names)                              0.261    12.653
$abc$2660$new_n648_.in[1] (.names)                               1.338    13.991
$abc$2660$new_n648_.out[0] (.names)                              0.261    14.252
$abc$2660$new_n647_.in[0] (.names)                               1.338    15.590
$abc$2660$new_n647_.out[0] (.names)                              0.261    15.851
$abc$2660$new_n646_.in[1] (.names)                               1.338    17.188
$abc$2660$new_n646_.out[0] (.names)                              0.261    17.449
$abc$2660$new_n685_.in[0] (.names)                               1.338    18.787
$abc$2660$new_n685_.out[0] (.names)                              0.261    19.048
$0\Xoutport[31:0][6].in[0] (.names)                              1.338    20.386
$0\Xoutport[31:0][6].out[0] (.names)                             0.261    20.647
Xoutport[6].D[0] (.latch)                                        1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[6].clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#End of timing report
