

================================================================
== Vitis HLS Report for 'AES_ECB_encrypt'
================================================================
* Date:           Sun Jan 26 18:23:32 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105|  1.050 us|  1.050 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                  |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Cipher_fu_34  |Cipher  |      104|      104|  1.040 us|  1.040 us|  104|  104|       no|
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    -|   24177|  41346|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     14|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|   24180|  41360|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      22|     77|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------+---------+----+-------+-------+-----+
    |     Instance     | Module | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------+--------+---------+----+-------+-------+-----+
    |grp_Cipher_fu_34  |Cipher  |        8|   0|  24177|  41346|    0|
    +------------------+--------+---------+----+-------+-------+-----+
    |Total             |        |        8|   0|  24177|  41346|    0|
    +------------------+--------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  2|   0|    2|          0|
    |grp_Cipher_fu_34_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  3|   0|    3|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+------+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+----------------+-----+------+------------+-----------------+--------------+
|ap_clk          |   in|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ap_rst          |   in|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ap_start        |   in|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ap_done         |  out|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ap_idle         |  out|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ap_ready        |  out|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ctx             |   in|  1536|     ap_none|              ctx|       pointer|
|buf_r_address0  |  out|     4|   ap_memory|            buf_r|         array|
|buf_r_ce0       |  out|     1|   ap_memory|            buf_r|         array|
|buf_r_we0       |  out|     1|   ap_memory|            buf_r|         array|
|buf_r_d0        |  out|     8|   ap_memory|            buf_r|         array|
|buf_r_q0        |   in|     8|   ap_memory|            buf_r|         array|
|buf_r_address1  |  out|     4|   ap_memory|            buf_r|         array|
|buf_r_ce1       |  out|     1|   ap_memory|            buf_r|         array|
|buf_r_we1       |  out|     1|   ap_memory|            buf_r|         array|
|buf_r_d1        |  out|     8|   ap_memory|            buf_r|         array|
|buf_r_q1        |   in|     8|   ap_memory|            buf_r|         array|
+----------------+-----+------+------------+-----------------+--------------+

