// Seed: 3144342852
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply0 id_3
);
  assign id_0 = 1;
endmodule
module module_3 (
    output tri id_0,
    input supply0 id_1,
    output tri1 id_2
);
  wire id_4, id_5;
  module_2(
      id_0, id_1, id_2, id_1
  );
endmodule
