name: mem_if_ddr3_emif_0_example_design_example_if0_s0
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/mem_if_ddr3_emif_0_example_design_example_if0_s0.v (44703)
generated files (children of this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_mem_if_sequencer_rst.sv (3240)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v (82751)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v (32252)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_mgr.sv (36324)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_siii_wrapper.sv (4704)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_siii_phase_decode.v (11473)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_sv_wrapper.sv (7107)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_sv_phase_decode.v (3939)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_acv_wrapper.sv (5334)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_acv_phase_decode.v (2503)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_reg_file.v (2545)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_reg_file.sv (7189)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_phy_mgr.sv (18764)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_data_mgr.sv (3684)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_ddr3.v (7993)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_ac_ROM_reg.v (1407)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_bitcheck.v (3299)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_core.sv (20315)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_data_broadcast.v (2289)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_data_decoder.v (2809)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_datamux.v (1691)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_di_buffer.v (3934)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_di_buffer_wrap.v (2631)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_dm_decoder.v (1685)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_generic.sv (18402)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_inst_ROM_reg.v (1430)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_jumplogic.v (3643)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_lfsr72.v (1337)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_lfsr36.v (2025)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_lfsr12.v (1390)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_pattern_fifo.v (2756)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_ram.v (1263)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_ram_csr.v (2433)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_read_datapath.v (4000)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_write_decoder.v (2746)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_ac_ROM_no_ifdef_params.v (3035)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_inst_ROM_no_ifdef_params.v (2953)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv (2997)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_mm_bridge.v (11696)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v (263932)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_master_translator.sv (22102)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_slave_translator.sv (16869)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_master_agent.sv (11074)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_slave_agent.sv (29388)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_burst_uncompressor.sv (13434)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_sc_fifo.v (33552)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv (9070)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv (8070)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv (7589)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv (7430)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv (7863)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv (7509)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_traffic_limiter.sv (36324)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_reorder_memory.sv (10963)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_sc_fifo.v (33552)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_st_pipeline_base.v (4579)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv (6582)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv (4155)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv (3530)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv (3788)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv (13257)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_005.sv (12453)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_003.sv (4768)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_005.sv (4149)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv (14897)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv (11845)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv (3791)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v (6278)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv (3855)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper.sv (1668)
Instantiates the following:
   sequencer_rst : altera_mem_if_sequencer_rst
   cpu_inst : altera_mem_if_sequencer_cpu_cv_synth_cpu_inst
   sequencer_scc_mgr_inst : sequencer_scc_mgr
   sequencer_reg_file_inst : sequencer_reg_file
   sequencer_phy_mgr_inst : sequencer_phy_mgr
   sequencer_data_mgr_inst : sequencer_data_mgr
   sequencer_rw_mgr_inst : rw_manager_ddr3
   sequencer_mem : altera_mem_if_sequencer_mem_no_ifdef_params
   seq_bridge : altera_avalon_mm_bridge
   mm_interconnect_0 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0
   irq_mapper : mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper
 
name: altera_mem_if_sequencer_rst
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_mem_if_sequencer_rst.sv (3240)
 
name: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v (82751)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v (32252)
 
name: sequencer_scc_mgr
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_mgr.sv (36324)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_siii_wrapper.sv (4704)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_siii_phase_decode.v (11473)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_sv_wrapper.sv (7107)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_sv_phase_decode.v (3939)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_acv_wrapper.sv (5334)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_acv_phase_decode.v (2503)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_scc_reg_file.v (2545)
 
name: sequencer_reg_file
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_reg_file.sv (7189)
 
name: sequencer_phy_mgr
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_phy_mgr.sv (18764)
 
name: sequencer_data_mgr
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/sequencer_data_mgr.sv (3684)
 
name: rw_manager_ddr3
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_ddr3.v (7993)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_ac_ROM_reg.v (1407)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_bitcheck.v (3299)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_core.sv (20315)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_data_broadcast.v (2289)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_data_decoder.v (2809)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_datamux.v (1691)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_di_buffer.v (3934)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_di_buffer_wrap.v (2631)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_dm_decoder.v (1685)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_generic.sv (18402)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_inst_ROM_reg.v (1430)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_jumplogic.v (3643)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_lfsr72.v (1337)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_lfsr36.v (2025)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_lfsr12.v (1390)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_pattern_fifo.v (2756)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_ram.v (1263)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_ram_csr.v (2433)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_read_datapath.v (4000)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_write_decoder.v (2746)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_ac_ROM_no_ifdef_params.v (3035)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/rw_manager_inst_ROM_no_ifdef_params.v (2953)
 
name: altera_mem_if_sequencer_mem_no_ifdef_params
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv (2997)
 
name: altera_avalon_mm_bridge
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_mm_bridge.v (11696)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v (263932)
generated files (children of this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_master_translator.sv (22102)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_slave_translator.sv (16869)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_master_agent.sv (11074)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_slave_agent.sv (29388)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_burst_uncompressor.sv (13434)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_sc_fifo.v (33552)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv (9070)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv (8070)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv (7589)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv (7430)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv (7863)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv (7509)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_traffic_limiter.sv (36324)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_reorder_memory.sv (10963)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_sc_fifo.v (33552)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_st_pipeline_base.v (4579)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv (6582)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv (4155)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv (3530)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv (3788)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv (13257)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_005.sv (12453)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_003.sv (4768)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_005.sv (4149)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv (14897)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv (11845)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv (3791)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v (6278)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv (3855)
Instantiates the following:
   cpu_inst_data_master_translator, seq_bridge_m0_translator, cpu_inst_instruction_master_translator : altera_merlin_master_translator
   sequencer_phy_mgr_inst_avl_translator, sequencer_data_mgr_inst_avl_translator, sequencer_rw_mgr_inst_avl_translator, sequencer_mem_s1_translator, sequencer_scc_mgr_inst_avl_translator, sequencer_reg_file_inst_avl_translator : altera_merlin_slave_translator
   cpu_inst_data_master_agent, seq_bridge_m0_agent, cpu_inst_instruction_master_agent : altera_merlin_master_agent
   sequencer_phy_mgr_inst_avl_agent, sequencer_data_mgr_inst_avl_agent, sequencer_rw_mgr_inst_avl_agent, sequencer_mem_s1_agent, sequencer_scc_mgr_inst_avl_agent, sequencer_reg_file_inst_avl_agent : altera_merlin_slave_agent
   sequencer_phy_mgr_inst_avl_agent_rsp_fifo, sequencer_data_mgr_inst_avl_agent_rsp_fifo, sequencer_rw_mgr_inst_avl_agent_rsp_fifo, sequencer_mem_s1_agent_rsp_fifo, sequencer_scc_mgr_inst_avl_agent_rsp_fifo, sequencer_reg_file_inst_avl_agent_rsp_fifo : altera_avalon_sc_fifo
   router : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router
   router_001 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001
   router_002 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002
   router_003, router_004, router_005, router_007 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003
   router_006 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006
   router_008 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008
   seq_bridge_m0_limiter : altera_merlin_traffic_limiter
   cmd_demux : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux
   cmd_demux_001 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001
   cmd_demux_002, rsp_demux, rsp_demux_001, rsp_demux_002, rsp_demux_004 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002
   cmd_mux, cmd_mux_001, cmd_mux_002, cmd_mux_004 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux
   cmd_mux_003 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_003
   cmd_mux_005 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_005
   rsp_demux_003 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_003
   rsp_demux_005 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_005
   rsp_mux : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux
   rsp_mux_001 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001
   rsp_mux_002 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002
   avalon_st_adapter, avalon_st_adapter_001, avalon_st_adapter_002, avalon_st_adapter_003, avalon_st_adapter_004, avalon_st_adapter_005 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper.sv (1668)
 
name: altera_merlin_master_translator
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_master_translator.sv (22102)
 
name: altera_merlin_slave_translator
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_slave_translator.sv (16869)
 
name: altera_merlin_master_agent
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_master_agent.sv (11074)
 
name: altera_merlin_slave_agent
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_slave_agent.sv (29388)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_burst_uncompressor.sv (13434)
 
name: altera_avalon_sc_fifo
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_sc_fifo.v (33552)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv (9070)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv (8070)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv (7589)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv (7430)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv (7863)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv (7509)
 
name: altera_merlin_traffic_limiter
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_traffic_limiter.sv (36324)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_reorder_memory.sv (10963)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_sc_fifo.v (33552)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_st_pipeline_base.v (4579)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv (6582)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv (4155)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv (3530)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv (3788)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_003
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv (13257)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_005
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_005.sv (12453)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_003
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_003.sv (4768)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_005
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_005.sv (4149)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv (14897)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv (11845)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv (3791)
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv (9271)
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v (6278)
generated files (children of this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv (3855)
Instantiates the following:
   error_adapter_0 : mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
 
name: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
generated files (just this core):
   /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv (3855)
 
 
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.avl_clk: Timing: ELA:1/0.001s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.sequencer_rst: Timing: VAL:1/0.001s ELA:1/0.018s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.cpu_inst: Timing: VAL:12/0.003s/0.007s ELA:12/0.052s/0.496s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.sequencer_scc_mgr_inst: Timing: VAL:1/0.000s ELA:1/0.021s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.sequencer_reg_file_inst: Timing: VAL:1/0.001s ELA:1/0.007s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.sequencer_phy_mgr_inst: Timing: VAL:1/0.000s ELA:1/0.011s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.sequencer_data_mgr_inst: Timing: VAL:1/0.002s ELA:1/0.004s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.afi_clk: Timing: ELA:1/0.001s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.afi_reset: Timing: ELA:1/0.001s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.sequencer_rw_mgr_inst: Timing: VAL:1/0.001s ELA:1/0.011s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.sequencer_mem: Timing: VAL:2/0.000s/0.000s ELA:2/0.008s/0.009s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.scc_clk: Timing: ELA:1/0.000s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.scc_reset: Timing: ELA:1/0.002s
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0.seq_bridge: Timing: ELA:3/0.003s/0.005s
 [Warning] mem_if_ddr3_emif_0_example_design_example_if0_s0.sequencer_rw_mgr_inst: <b>sequencer_rw_mgr_inst.csr</b> must be exported, or connected to a matching conduit.
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: Timing: VAL:1/0.001s COM:1/2.662s
 [Info] mem_if_ddr3_emif_0_example_design_example_if0_s0: Generating <b>qsys_sequencer_110</b> "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" for QUARTUS_SYNTH
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 0 starting:qsys_sequencer_110 "mem_if_ddr3_emif_0_example_design_example_if0_s0"
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] Transform: CustomInstructionTransform
 [Debug] No custom instruction connections, skipping transform 
 [Debug] merlin_custom_instruction_transform: After transform: <b>14</b> modules, <b>31</b> connections
 [Debug] Transform: MMTransform
 [Debug] Transform: InitialInterconnectTransform
 [Debug] merlin_initial_interconnect_transform: After transform: <b>10</b> modules, <b>25</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] merlin_translator_transform: After transform: <b>19</b> modules, <b>52</b> connections
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform merlin_domain_transform not run on matched interfaces cpu_inst.data_master and cpu_inst_data_master_translator.avalon_anti_master_0
 [Debug] Transform merlin_domain_transform not run on matched interfaces seq_bridge.m0 and seq_bridge_m0_translator.avalon_anti_master_0
 [Debug] Transform merlin_domain_transform not run on matched interfaces cpu_inst.instruction_master and cpu_inst_instruction_master_translator.avalon_anti_master_0
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_phy_mgr_inst_avl_translator.avalon_anti_slave_0 and sequencer_phy_mgr_inst.avl
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_data_mgr_inst_avl_translator.avalon_anti_slave_0 and sequencer_data_mgr_inst.avl
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_rw_mgr_inst_avl_translator.avalon_anti_slave_0 and sequencer_rw_mgr_inst.avl
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_mem_s1_translator.avalon_anti_slave_0 and sequencer_mem.s1
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_scc_mgr_inst_avl_translator.avalon_anti_slave_0 and sequencer_scc_mgr_inst.avl
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_reg_file_inst_avl_translator.avalon_anti_slave_0 and sequencer_reg_file_inst.avl
 [Debug] merlin_domain_transform: After transform: <b>35</b> modules, <b>136</b> connections
 [Debug] Transform: RouterTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] merlin_router_transform: After transform: <b>44</b> modules, <b>163</b> connections
 [Debug] Transform: TrafficLimiterTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] merlin_traffic_limiter_transform: After transform: <b>45</b> modules, <b>167</b> connections
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] merlin_network_to_switch_transform: After transform: <b>62</b> modules, <b>203</b> connections
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] limiter_update_transform: After transform: <b>62</b> modules, <b>204</b> connections
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] merlin_clock_and_reset_bridge_transform: After transform: <b>64</b> modules, <b>266</b> connections
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] merlin_hierarchy_transform: After transform: <b>15</b> modules, <b>33</b> connections
 [Debug] merlin_mm_transform: After transform: <b>15</b> modules, <b>33</b> connections
 [Debug] Transform: InterruptMapperTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] merlin_interrupt_mapper_transform: After transform: <b>16</b> modules, <b>36</b> connections
 [Debug] Transform: InterruptSyncTransform
 [Debug] Transform: InterruptFanoutTransform
 [Debug] Transform: AvalonStreamingTransform
 [Debug] Transform: ResetAdaptation
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>altera_mem_if_sequencer_rst</b> "<b>submodules/altera_mem_if_sequencer_rst</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>altera_mem_if_sequencer_cpu</b> "<b>submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>sequencer_scc_mgr_110</b> "<b>submodules/sequencer_scc_mgr</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>sequencer_reg_file_111</b> "<b>submodules/sequencer_reg_file</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>sequencer_phy_mgr_100</b> "<b>submodules/sequencer_phy_mgr</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>sequencer_data_mgr_110</b> "<b>submodules/sequencer_data_mgr</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>sequencer_rw_mgr_ddr3_110</b> "<b>submodules/rw_manager_ddr3</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>altera_mem_if_sequencer_mem</b> "<b>submodules/altera_mem_if_sequencer_mem_no_ifdef_params</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 10 starting:altera_mem_if_sequencer_rst "submodules/altera_mem_if_sequencer_rst"
 [Info] sequencer_rst: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>altera_mem_if_sequencer_rst</b> "<b>sequencer_rst</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 9 starting:altera_mem_if_sequencer_cpu "submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst"
 [Info] cpu_inst: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>altera_mem_if_sequencer_cpu</b> "<b>cpu_inst</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 8 starting:sequencer_scc_mgr_110 "submodules/sequencer_scc_mgr"
 [Info] sequencer_scc_mgr_inst: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>sequencer_scc_mgr_110</b> "<b>sequencer_scc_mgr_inst</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 7 starting:sequencer_reg_file_111 "submodules/sequencer_reg_file"
 [Info] sequencer_reg_file_inst: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>sequencer_reg_file_111</b> "<b>sequencer_reg_file_inst</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 6 starting:sequencer_phy_mgr_100 "submodules/sequencer_phy_mgr"
 [Info] sequencer_phy_mgr_inst: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>sequencer_phy_mgr_100</b> "<b>sequencer_phy_mgr_inst</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 5 starting:sequencer_data_mgr_110 "submodules/sequencer_data_mgr"
 [Info] sequencer_data_mgr_inst: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>sequencer_data_mgr_110</b> "<b>sequencer_data_mgr_inst</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 4 starting:sequencer_rw_mgr_ddr3_110 "submodules/rw_manager_ddr3"
 [Info] sequencer_rw_mgr_inst: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>sequencer_rw_mgr_ddr3_110</b> "<b>sequencer_rw_mgr_inst</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 3 starting:altera_mem_if_sequencer_mem "submodules/altera_mem_if_sequencer_mem_no_ifdef_params"
 [Info] sequencer_mem: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>altera_mem_if_sequencer_mem</b> "<b>sequencer_mem</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 2 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"
 [Info] seq_bridge: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>seq_bridge</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 1 starting:altera_mm_interconnect "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0"
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] Transform: CustomInstructionTransform
 [Debug] No custom instruction connections, skipping transform 
 [Debug] merlin_custom_instruction_transform: After transform: <b>54</b> modules, <b>180</b> connections
 [Debug] Transform: MMTransform
 [Debug] Transform: InitialInterconnectTransform
 [Debug] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Debug] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Debug] merlin_hierarchy_transform: After transform: <b>54</b> modules, <b>180</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Debug] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Debug] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Debug] merlin_hierarchy_transform: After transform: <b>54</b> modules, <b>180</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Debug] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Debug] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Debug] merlin_hierarchy_transform: After transform: <b>54</b> modules, <b>180</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Debug] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Debug] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Debug] merlin_hierarchy_transform: After transform: <b>54</b> modules, <b>180</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Debug] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Debug] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Debug] merlin_hierarchy_transform: After transform: <b>54</b> modules, <b>180</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Debug] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Debug] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Debug] merlin_hierarchy_transform: After transform: <b>54</b> modules, <b>180</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Debug] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Debug] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Debug] merlin_hierarchy_transform: After transform: <b>54</b> modules, <b>180</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Debug] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Debug] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Debug] merlin_hierarchy_transform: After transform: <b>54</b> modules, <b>180</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Debug] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Debug] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Debug] merlin_hierarchy_transform: After transform: <b>54</b> modules, <b>180</b> connections
 [Debug] Transform: InterruptMapperTransform
 [Debug] Transform: InterruptSyncTransform
 [Debug] Transform: InterruptFanoutTransform
 [Debug] Transform: AvalonStreamingTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] avalon_st_adapter: Inserting error_adapter: error_adapter_0
 [Debug] avalon_st_adapter.clk_bridge_0: Timing: ELA:1/0.001s
 [Debug] avalon_st_adapter.rst_bridge_0: Timing: ELA:2/0.001s/0.001s
 [Debug] avalon_st_adapter.error_adapter_0: Timing: ELA:1/0.007s
 [Debug] avalon_st_adapter: Timing: COM:3/0.036s/0.048s
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
 [Debug] avalon_st_adapter_001.clk_bridge_0: Timing: ELA:1/0.000s
 [Debug] avalon_st_adapter_001.rst_bridge_0: Timing: ELA:2/0.001s/0.001s
 [Debug] avalon_st_adapter_001.error_adapter_0: Timing: ELA:1/0.006s
 [Debug] avalon_st_adapter_001: Timing: COM:3/0.018s/0.021s
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
 [Debug] avalon_st_adapter_002.clk_bridge_0: Timing: ELA:1/0.000s
 [Debug] avalon_st_adapter_002.rst_bridge_0: Timing: ELA:2/0.001s/0.001s
 [Debug] avalon_st_adapter_002.error_adapter_0: Timing: ELA:1/0.005s
 [Debug] avalon_st_adapter_002: Timing: COM:3/0.022s/0.031s
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
 [Debug] avalon_st_adapter_003.clk_bridge_0: Timing: ELA:1/0.000s
 [Debug] avalon_st_adapter_003.rst_bridge_0: Timing: ELA:2/0.001s/0.001s
 [Debug] avalon_st_adapter_003.error_adapter_0: Timing: ELA:1/0.005s
 [Debug] avalon_st_adapter_003: Timing: COM:3/0.017s/0.018s
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
 [Debug] avalon_st_adapter_004.clk_bridge_0: Timing: ELA:1/0.001s
 [Debug] avalon_st_adapter_004.rst_bridge_0: Timing: ELA:2/0.000s/0.000s
 [Debug] avalon_st_adapter_004.error_adapter_0: Timing: ELA:1/0.004s
 [Debug] avalon_st_adapter_004: Timing: COM:3/0.016s/0.018s
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
 [Debug] avalon_st_adapter_005.clk_bridge_0: Timing: ELA:1/0.000s
 [Debug] avalon_st_adapter_005.rst_bridge_0: Timing: ELA:2/0.001s/0.001s
 [Debug] avalon_st_adapter_005.error_adapter_0: Timing: ELA:1/0.010s
 [Debug] avalon_st_adapter_005: Timing: COM:3/0.019s/0.022s
 [Debug] com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform: After transform: <b>60</b> modules, <b>198</b> connections
 [Debug] Transform: ResetAdaptation
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_003</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_005</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_003</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_005</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter</b>"
 [Info] mm_interconnect_0: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 58 starting:altera_irq_mapper "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper"
 [Info] irq_mapper: "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 57 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"
 [Info] cpu_inst_data_master_translator: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_inst_data_master_translator</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 54 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"
 [Info] sequencer_phy_mgr_inst_avl_translator: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sequencer_phy_mgr_inst_avl_translator</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 48 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"
 [Info] cpu_inst_data_master_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_inst_data_master_agent</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 45 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"
 [Info] sequencer_phy_mgr_inst_avl_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sequencer_phy_mgr_inst_avl_agent</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 44 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"
 [Info] sequencer_phy_mgr_inst_avl_agent_rsp_fifo: "<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sequencer_phy_mgr_inst_avl_agent_rsp_fifo</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 33 starting:altera_merlin_router "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router"
 [Info] router: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 32 starting:altera_merlin_router "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001"
 [Info] router_001: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 31 starting:altera_merlin_router "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002"
 [Info] router_002: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 30 starting:altera_merlin_router "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003"
 [Info] router_003: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 27 starting:altera_merlin_router "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006"
 [Info] router_006: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 25 starting:altera_merlin_router "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008"
 [Info] router_008: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 24 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"
 [Info] seq_bridge_m0_limiter: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>seq_bridge_m0_limiter</b>"
 [Info] Reusing file <b>/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_avalon_sc_fifo.v</b>
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 23 starting:altera_merlin_demultiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux"
 [Info] cmd_demux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 22 starting:altera_merlin_demultiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001"
 [Info] cmd_demux_001: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 21 starting:altera_merlin_demultiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002"
 [Info] cmd_demux_002: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 20 starting:altera_merlin_multiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux"
 [Info] cmd_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 17 starting:altera_merlin_multiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_003"
 [Info] cmd_mux_003: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"
 [Info] Reusing file <b>/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 15 starting:altera_merlin_multiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_005"
 [Info] cmd_mux_005: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"
 [Info] Reusing file <b>/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 11 starting:altera_merlin_demultiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_003"
 [Info] rsp_demux_003: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 9 starting:altera_merlin_demultiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux_005"
 [Info] rsp_demux_005: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 8 starting:altera_merlin_multiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux"
 [Info] rsp_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
 [Info] Reusing file <b>/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 7 starting:altera_merlin_multiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001"
 [Info] rsp_mux_001: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"
 [Info] Reusing file <b>/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 6 starting:altera_merlin_multiplexer "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002"
 [Info] rsp_mux_002: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"
 [Info] Reusing file <b>/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/mem_if_ddr3_emif_0_example_design_example_if0_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 5 starting:altera_avalon_st_adapter "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter"
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] Transform: CustomInstructionTransform
 [Debug] No custom instruction connections, skipping transform 
 [Debug] merlin_custom_instruction_transform: After transform: <b>3</b> modules, <b>3</b> connections
 [Debug] Transform: MMTransform
 [Debug] Transform: InterruptMapperTransform
 [Debug] Transform: InterruptSyncTransform
 [Debug] Transform: InterruptFanoutTransform
 [Debug] Transform: AvalonStreamingTransform
 [Debug] Transform: ResetAdaptation
 [Debug] avalon_st_adapter: "<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"
 [Info] avalon_st_adapter: "<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"
 [Debug] mem_if_ddr3_emif_0_example_design_example_if0_s0: queue size: 0 starting:error_adapter "submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0"
 [Info] error_adapter_0: "<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"
 [Info] mem_if_ddr3_emif_0_example_design_example_if0_s0: Done "<b>mem_if_ddr3_emif_0_example_design_example_if0_s0</b>" with 37 modules, 71 files
