$comment
	File created using the following command:
		vcd file PBL4.msim.vcd -direction
$end
$date
<<<<<<< HEAD
	Mon Jun 27 18:34:12 2022
=======
	Mon Jun 27 16:41:15 2022
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

<<<<<<< HEAD
$scope module validacao_entrada_cedula_vlg_vec_tst $end
$var reg 1 ! atividade $end
$var reg 8 " entrada_nota [7:0] $end
$var reg 3 # erro [2:0] $end
$var reg 3 $ state_entrada [2:0] $end
$var reg 1 % time_out $end
$var wire 1 & clear $end
$var wire 1 ' erro_code [2] $end
$var wire 1 ( erro_code [1] $end
$var wire 1 ) erro_code [0] $end
$var wire 1 * nota [7] $end
$var wire 1 + nota [6] $end
$var wire 1 , nota [5] $end
$var wire 1 - nota [4] $end
$var wire 1 . nota [3] $end
$var wire 1 / nota [2] $end
$var wire 1 0 nota [1] $end
$var wire 1 1 nota [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 always0~0_combout $end
$var wire 1 9 always0~1_combout $end
$var wire 1 : atividade~combout $end
$var wire 1 ; time_out~combout $end
$var wire 1 < comb~1_combout $end
$var wire 1 = comb~0_combout $end
$var wire 1 > clear$latch~combout $end
$var wire 1 ? erro_code[0]~0_combout $end
$var wire 1 @ clear~0_combout $end
$var wire 1 A erro_code[0]$latch~combout $end
$var wire 1 B always0~2_combout $end
$var wire 1 C erro_code[1]~1_combout $end
$var wire 1 D erro_code[1]$latch~combout $end
$var wire 1 E erro_code[2]$latch~combout $end
$var wire 1 F nota[0]~0_combout $end
$var wire 1 G nota[0]$latch~combout $end
$var wire 1 H nota[1]~1_combout $end
$var wire 1 I nota[1]$latch~combout $end
$var wire 1 J nota[2]~2_combout $end
$var wire 1 K nota[2]$latch~combout $end
$var wire 1 L nota[3]~3_combout $end
$var wire 1 M nota[3]$latch~combout $end
$var wire 1 N nota[4]~4_combout $end
$var wire 1 O nota[4]$latch~combout $end
$var wire 1 P nota[5]~5_combout $end
$var wire 1 Q nota[5]$latch~combout $end
$var wire 1 R nota[6]~6_combout $end
$var wire 1 S nota[6]$latch~combout $end
$var wire 1 T nota[7]~7_combout $end
$var wire 1 U nota[7]$latch~combout $end
$var wire 1 V state_entrada~combout [2] $end
$var wire 1 W state_entrada~combout [1] $end
$var wire 1 X state_entrada~combout [0] $end
$var wire 1 Y erro~combout [2] $end
$var wire 1 Z erro~combout [1] $end
$var wire 1 [ erro~combout [0] $end
$var wire 1 \ entrada_nota~combout [7] $end
$var wire 1 ] entrada_nota~combout [6] $end
$var wire 1 ^ entrada_nota~combout [5] $end
$var wire 1 _ entrada_nota~combout [4] $end
$var wire 1 ` entrada_nota~combout [3] $end
$var wire 1 a entrada_nota~combout [2] $end
$var wire 1 b entrada_nota~combout [1] $end
$var wire 1 c entrada_nota~combout [0] $end
=======
$scope module modoLavagem_vlg_vec_tst $end
$var reg 1 ! button $end
$var reg 1 " reset $end
$var wire 1 # currentState [2] $end
$var wire 1 $ currentState [1] $end
$var wire 1 % currentState [0] $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , button~combout $end
$var wire 1 - reset~combout $end
$var wire 1 . currentState[2]~reg0_regout $end
$var wire 1 / currentState[1]~reg0_regout $end
$var wire 1 0 currentState[0]~reg0_regout $end
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
<<<<<<< HEAD
b10 "
b1 #
b111 $
0%
x&
x)
x(
x'
x1
x0
x/
x.
x-
x,
x+
x*
02
13
x4
15
16
17
08
09
0:
0;
0<
0=
x>
1?
0@
xA
0B
0C
xD
xE
0F
xG
0H
xI
0J
xK
0L
xM
0N
xO
0P
xQ
0R
xS
0T
xU
1X
1W
1V
1[
0Z
0Y
0c
1b
0a
0`
0_
0^
0]
0\
$end
#1000000
=======
0"
0%
0$
0#
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
$end
#5000
1!
1,
10
1%
#10000
0!
0,
#15000
1!
1,
00
1/
0%
1$
#20000
0!
0,
#25000
1!
1,
10
1%
#30000
1"
0!
1-
0,
00
0/
0%
0$
#35000
1!
1,
#40000
0"
0!
0-
0,
#45000
1!
1,
10
1%
#50000
0!
0,
#55000
1!
1,
00
1/
0%
1$
#60000
0!
0,
#65000
1!
1,
10
1%
#70000
0!
0,
#75000
1!
1,
00
0/
1.
0%
0$
1#
#80000
0!
0,
#85000
1!
1,
10
0.
1%
0#
#90000
0!
0,
#95000
1!
1,
00
1/
0%
1$
#100000
0!
0,
#105000
1!
1,
10
1%
#110000
1"
0!
1-
0,
00
0/
0%
0$
#115000
1!
1,
#120000
0"
0!
0-
0,
#125000
1!
1,
10
1%
#130000
0!
0,
#135000
1!
1,
00
1/
0%
1$
#140000
0!
0,
#145000
1!
1,
10
1%
#150000
0!
0,
#155000
1!
1,
00
0/
1.
0%
0$
1#
#160000
0!
0,
#165000
1!
1,
10
0.
1%
0#
#170000
0!
0,
#175000
1!
1,
00
1/
0%
1$
#180000
0!
0,
#185000
1!
1,
10
1%
#190000
0!
0,
#195000
1!
1,
00
0/
1.
0%
0$
1#
#200000
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8
