{"vcs1":{"timestamp_begin":1748128526.361923155, "rt":0.67, "ut":0.22, "st":0.15}}
{"vcselab":{"timestamp_begin":1748128527.131709923, "rt":0.46, "ut":0.17, "st":0.04}}
{"link":{"timestamp_begin":1748128527.651573600, "rt":0.32, "ut":0.10, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748128525.841651273}
{"VCS_COMP_START_TIME": 1748128525.841651273}
{"VCS_COMP_END_TIME": 1748128528.501262444}
{"VCS_USER_OPTIONS": "-Mupdate tb.sv -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v -o sin_errores -full64 -sverilog -kdb -lca -debug_acc+all -debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert"}
