<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: CPUID_VERSION_INFO_ECX Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPUID_VERSION_INFO_ECX Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af05470db50023d7ba66045213360ec22"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aafaa274031a6a9cfbb35c77d53baa731"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a320ac3279d5be996d9a62e9f9c08fa4f">SSE3</a>:1</td></tr>
<tr class="separator:aafaa274031a6a9cfbb35c77d53baa731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be9d2484a69622b13081446c6ce314f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#afe7be9840ed82ff717a639680cdd580d">PCLMULQDQ</a>:1</td></tr>
<tr class="separator:a6be9d2484a69622b13081446c6ce314f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c8700f07338eb9846798403def269c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a6cd231c773169fa7018082c0d990e17e">DTES64</a>:1</td></tr>
<tr class="separator:ab7c8700f07338eb9846798403def269c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c98c2c6599599bcd2990bef10960db"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#aeecea33868cdb5f073783955b9579cb4">MONITOR</a>:1</td></tr>
<tr class="separator:a84c98c2c6599599bcd2990bef10960db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af08a969dae7347330a5ac78f3a298e4b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#ae3a23ea1a67657687c1e9e7d4855c149">DS_CPL</a>:1</td></tr>
<tr class="separator:af08a969dae7347330a5ac78f3a298e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae892b92c9bd85845b0b06a8044fc2f2e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a47f5784622ffb4a066f9e6b932d7230d">VMX</a>:1</td></tr>
<tr class="separator:ae892b92c9bd85845b0b06a8044fc2f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba79cfb6314637c0fb3888ed60906f6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a89ef2ea98f0c49da9de4cf8ca191dbe7">SMX</a>:1</td></tr>
<tr class="separator:acba79cfb6314637c0fb3888ed60906f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a1684e6884dc485d220a4abea66d7d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a25fa2cc543a2abaae783f069c8ad8e30">EIST</a>:1</td></tr>
<tr class="separator:a23a1684e6884dc485d220a4abea66d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af020e0b793e0dbeb5120e98ab68c5d7b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a32979b947430280107d10b77563273f9">TM2</a>:1</td></tr>
<tr class="separator:af020e0b793e0dbeb5120e98ab68c5d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01cbde2ecc681ced23d9f70cb6d9dad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a05c3c4d387c766f637d9196324947e87">SSSE3</a>:1</td></tr>
<tr class="separator:af01cbde2ecc681ced23d9f70cb6d9dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1928188c1c96b549e4e5eed9a237cf8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#aee217fc9eff9fe897b60a89a041aaf21">CNXT_ID</a>:1</td></tr>
<tr class="separator:ad1928188c1c96b549e4e5eed9a237cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab51fd9b021e9b805b2f3590a7c858c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a0689f41745881267ae5b53367e5dd68f">SDBG</a>:1</td></tr>
<tr class="separator:a9ab51fd9b021e9b805b2f3590a7c858c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87376041023d4200f900ca31b99e12b7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#ae4915da3611059eb198616daffe02c1f">FMA</a>:1</td></tr>
<tr class="separator:a87376041023d4200f900ca31b99e12b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50783f90527a0ecb5ac6b5761509af2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#aee2242378896e69805bdbec9cc2c2bd3">CMPXCHG16B</a>:1</td></tr>
<tr class="separator:ae50783f90527a0ecb5ac6b5761509af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53be1610ce4bfb0707c368ed3bb493d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a19bee2972b62faf7bd17d0aecad30b3e">xTPR_Update_Control</a>:1</td></tr>
<tr class="separator:ac53be1610ce4bfb0707c368ed3bb493d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d56b80e760180c5c4108fdfc161a00"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a2e967466b45c09242f870152831b78ff">PDCM</a>:1</td></tr>
<tr class="separator:a48d56b80e760180c5c4108fdfc161a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2fa10abb7aa3144d56a7d8538e42294"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a28e2c4ee7f5bfd62ba705c903e1f4059">Reserved</a>:1</td></tr>
<tr class="separator:aa2fa10abb7aa3144d56a7d8538e42294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4592db4c1bfc287741897c4a89eb67"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#ae0093ba137c2774ffa5ade656c60ea1f">PCID</a>:1</td></tr>
<tr class="separator:a7c4592db4c1bfc287741897c4a89eb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8509c8aea6a48698bb36267a2bd3a46a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a58de3fd79a0b920e7a64b4528f8df378">DCA</a>:1</td></tr>
<tr class="separator:a8509c8aea6a48698bb36267a2bd3a46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f5190a53dc1d9794536fb03e910ab0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a4f54808d796b075ec2d02f0ed0dd3418">SSE4_1</a>:1</td></tr>
<tr class="separator:aa1f5190a53dc1d9794536fb03e910ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443ab1bf3bd65f47b25eb5b5808d062c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a911933e511a7ff8f320b5ddfb0f0cb5d">SSE4_2</a>:1</td></tr>
<tr class="separator:a443ab1bf3bd65f47b25eb5b5808d062c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218e6bd90db6ef47f7aac3db99414494"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a7945012d2640a0215375d0470ef29314">x2APIC</a>:1</td></tr>
<tr class="separator:a218e6bd90db6ef47f7aac3db99414494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e754a2cdd5fb98f4c36e356c3bad9f7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a38afa0eb1385e350aa5f6a6813bf7251">MOVBE</a>:1</td></tr>
<tr class="separator:a7e754a2cdd5fb98f4c36e356c3bad9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4c099854f224f5077bae9087052d1e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#adb43c679665795c7f6b0f8cc6968b31f">POPCNT</a>:1</td></tr>
<tr class="separator:a2b4c099854f224f5077bae9087052d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80a72cbb1f0a7949d45205e0f0fdd30"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#ab2d48f5382030b693c74b5b4f8700a54">TSC_Deadline</a>:1</td></tr>
<tr class="separator:af80a72cbb1f0a7949d45205e0f0fdd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b1aa8b4aa786b80aa7aa49186ccaa0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#abf3a2525e8887521979f21aab2853eb8">AESNI</a>:1</td></tr>
<tr class="separator:ae4b1aa8b4aa786b80aa7aa49186ccaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7571afa1c04009a9e75d0457fc2e13"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a1cead5f5ef5c0991cea702c27fe70c0b">XSAVE</a>:1</td></tr>
<tr class="separator:a4e7571afa1c04009a9e75d0457fc2e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae59027f9c06e90cacae14433bde0858"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a1e398a3e4bc0e6c84161fcf10b3b6897">OSXSAVE</a>:1</td></tr>
<tr class="separator:aae59027f9c06e90cacae14433bde0858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdfe6d5eda29eb51ff19aff70c20de4e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#ab841e1d7067544ba379115fef02865b5">AVX</a>:1</td></tr>
<tr class="separator:abdfe6d5eda29eb51ff19aff70c20de4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a1092ceb4302a8b2574109c0adf4bc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#ab27d53f0364dc79b24d5c0cf439160de">F16C</a>:1</td></tr>
<tr class="separator:a05a1092ceb4302a8b2574109c0adf4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10eac0ea2b2b507ff9ff1c97fcc74e4c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#a1fbd8c28a3eaa3be02b2a38062dad7c5">RDRAND</a>:1</td></tr>
<tr class="separator:a10eac0ea2b2b507ff9ff1c97fcc74e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a043da7c6a8b074a0e4cfa2a55557b340"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#aae2063c39bcadc30e607556f0e71e342">NotUsed</a>:1</td></tr>
<tr class="separator:a043da7c6a8b074a0e4cfa2a55557b340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05470db50023d7ba66045213360ec22"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#af05470db50023d7ba66045213360ec22">Bits</a></td></tr>
<tr class="separator:af05470db50023d7ba66045213360ec22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ea1f34695717c6ad91c97b5620e25c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#ac7ea1f34695717c6ad91c97b5620e25c">Uint32</a></td></tr>
<tr class="separator:ac7ea1f34695717c6ad91c97b5620e25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPUID Version Information returned in ECX for CPUID leaf <a class="el" href="_intel_2_cpuid_8h.html#a819193f89ceae70a467c8d6c75a1ae8a">CPUID_VERSION_INFO</a>. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="abf3a2525e8887521979f21aab2853eb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::AESNI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 25] A value of 1 indicates that the processor supports the AESNI instruction extensions. </p>

</div>
</div>
<a class="anchor" id="ab841e1d7067544ba379115fef02865b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::AVX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 28] A value of 1 indicates the processor supports the AVX instruction extensions. </p>

</div>
</div>
<a class="anchor" id="af05470db50023d7ba66045213360ec22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CPUID_VERSION_INFO_ECX::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="aee2242378896e69805bdbec9cc2c2bd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::CMPXCHG16B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 13] CMPXCHG16B Available. A value of 1 indicates that the feature is available. </p>

</div>
</div>
<a class="anchor" id="aee217fc9eff9fe897b60a89a041aaf21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::CNXT_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 10] L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details </p>

</div>
</div>
<a class="anchor" id="a58de3fd79a0b920e7a64b4528f8df378"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::DCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device. Direct Cache Access. </p>

</div>
</div>
<a class="anchor" id="ae3a23ea1a67657687c1e9e7d4855c149"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::DS_CPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 4] CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL </p>

</div>
</div>
<a class="anchor" id="a6cd231c773169fa7018082c0d990e17e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::DTES64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 2] 64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout. </p>

</div>
</div>
<a class="anchor" id="a25fa2cc543a2abaae783f069c8ad8e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::EIST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] Enhanced Intel SpeedStep(R) technology. A value of 1 indicates that the processor supports this technology </p>

</div>
</div>
<a class="anchor" id="ab27d53f0364dc79b24d5c0cf439160de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::F16C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 29] A value of 1 indicates that processor supports 16-bit floating-point conversion instructions. </p>

</div>
</div>
<a class="anchor" id="ae4915da3611059eb198616daffe02c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::FMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 12] A value of 1 indicates the processor supports FMA (Fused Multiple Add) extensions using YMM state. </p>

</div>
</div>
<a class="anchor" id="aeecea33868cdb5f073783955b9579cb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::MONITOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 3] MONITOR/MWAIT. A value of 1 indicates the processor supports this feature. </p>

</div>
</div>
<a class="anchor" id="a38afa0eb1385e350aa5f6a6813bf7251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::MOVBE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 22] A value of 1 indicates that the processor supports MOVBE instruction. </p>

</div>
</div>
<a class="anchor" id="aae2063c39bcadc30e607556f0e71e342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::NotUsed</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 31] Always returns 0. </p>

</div>
</div>
<a class="anchor" id="a1e398a3e4bc0e6c84161fcf10b3b6897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::OSXSAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 27] A value of 1 indicates that the OS has set CR4.OSXSAVE[Bit 18] to enable XSETBV/XGETBV instructions to access XCR0 and to support processor extended state management using XSAVE/XRSTOR. </p>

</div>
</div>
<a class="anchor" id="ae0093ba137c2774ffa5ade656c60ea1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::PCID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 17] Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and that software may set CR4.PCIDE to 1. </p>

</div>
</div>
<a class="anchor" id="afe7be9840ed82ff717a639680cdd580d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::PCLMULQDQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 1] A value of 1 indicates the processor supports the PCLMULQDQ instruction. Carryless Multiplication </p>

</div>
</div>
<a class="anchor" id="a2e967466b45c09242f870152831b78ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::PDCM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 15] Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance and debug feature indication MSR IA32_PERF_CAPABILITIES. </p>

</div>
</div>
<a class="anchor" id="adb43c679665795c7f6b0f8cc6968b31f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::POPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 23] A value of 1 indicates that the processor supports the POPCNT instruction. </p>

</div>
</div>
<a class="anchor" id="a1fbd8c28a3eaa3be02b2a38062dad7c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::RDRAND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 30] A value of 1 indicates that processor supports RDRAND instruction. </p>

</div>
</div>
<a class="anchor" id="a28e2c4ee7f5bfd62ba705c903e1f4059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::Reserved</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0689f41745881267ae5b53367e5dd68f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::SDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 11] A value of 1 indicates the processor supports IA32_DEBUG_INTERFACE MSR for silicon debug </p>

</div>
</div>
<a class="anchor" id="a89ef2ea98f0c49da9de4cf8ca191dbe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::SMX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 6] Safer Mode Extensions. A value of 1 indicates that the processor supports this technology </p>

</div>
</div>
<a class="anchor" id="a320ac3279d5be996d9a62e9f9c08fa4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::SSE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 0] Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology </p>

</div>
</div>
<a class="anchor" id="a4f54808d796b075ec2d02f0ed0dd3418"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::SSE4_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 19] A value of 1 indicates that the processor supports SSE4.1. </p>

</div>
</div>
<a class="anchor" id="a911933e511a7ff8f320b5ddfb0f0cb5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::SSE4_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 20] A value of 1 indicates that the processor supports SSE4.2. </p>

</div>
</div>
<a class="anchor" id="a05c3c4d387c766f637d9196324947e87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::SSSE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 9] A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor. </p>

</div>
</div>
<a class="anchor" id="a32979b947430280107d10b77563273f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::TM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 8] Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology </p>

</div>
</div>
<a class="anchor" id="ab2d48f5382030b693c74b5b4f8700a54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::TSC_Deadline</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 24] A value of 1 indicates that the processor's local APIC timer supports one-shot operation using a TSC deadline value. </p>

</div>
</div>
<a class="anchor" id="ac7ea1f34695717c6ad91c97b5620e25c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::Uint32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 32-bit value </p>

</div>
</div>
<a class="anchor" id="a47f5784622ffb4a066f9e6b932d7230d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::VMX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 5] Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology. </p>

</div>
</div>
<a class="anchor" id="a7945012d2640a0215375d0470ef29314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::x2APIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 21] A value of 1 indicates that the processor supports x2APIC feature. </p>

</div>
</div>
<a class="anchor" id="a1cead5f5ef5c0991cea702c27fe70c0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::XSAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 26] A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCR0. </p>

</div>
</div>
<a class="anchor" id="a19bee2972b62faf7bd17d0aecad30b3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_ECX::xTPR_Update_Control</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 14] xTPR Update Control. A value of 1 indicates that the processor supports changing IA32_MISC_ENABLE[Bit 23]. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html">CPUID_VERSION_INFO_ECX</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:24:53 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
