block/SYSC:
  description: System Control.
  items:
  - name: SBYCR
    description: Standby Control Register.
    byte_offset: 12
    bit_size: 16
    fieldset: SBYCR
  - name: MSTPCRA
    description: Module Stop Control Register A.
    byte_offset: 28
    fieldset: MSTPCRA
  - name: SCKDIVCR
    description: System Clock Division Control Register.
    byte_offset: 32
    fieldset: SCKDIVCR
  - name: SCKSCR
    description: System Clock Source Control Register.
    byte_offset: 38
    bit_size: 8
    fieldset: SCKSCR
  - name: PLLCR
    description: PLL Control Register.
    byte_offset: 42
    bit_size: 8
    fieldset: PLLCR
  - name: PLLCCR2
    description: PLL Clock Control Register2.
    byte_offset: 43
    bit_size: 8
    fieldset: PLLCCR2
  - name: BCKCR
    description: External Bus Clock Control Register.
    byte_offset: 48
    bit_size: 8
    fieldset: BCKCR
  - name: MEMWAIT
    description: Memory Wait Cycle Control Register.
    byte_offset: 49
    bit_size: 8
    fieldset: MEMWAIT
  - name: MOSCCR
    description: Main Clock Oscillator Control Register.
    byte_offset: 50
    bit_size: 8
    fieldset: MOSCCR
  - name: HOCOCR
    description: High-Speed On-Chip Oscillator Control Register.
    byte_offset: 54
    bit_size: 8
    fieldset: HOCOCR
  - name: MOCOCR
    description: Middle-Speed On-Chip Oscillator Control Register.
    byte_offset: 56
    bit_size: 8
    fieldset: MOCOCR
  - name: OSCSF
    description: Oscillation Stabilization Flag Register.
    byte_offset: 60
    access: Read
    bit_size: 8
    fieldset: OSCSF
  - name: CKOCR
    description: Clock Out Control Register.
    byte_offset: 62
    bit_size: 8
    fieldset: CKOCR
  - name: TRCKCR
    description: Trace Clock Control Register.
    byte_offset: 63
    bit_size: 8
    fieldset: TRCKCR
  - name: OSTDCR
    description: Oscillation Stop Detection Control Register.
    byte_offset: 64
    bit_size: 8
    fieldset: OSTDCR
  - name: OSTDSR
    description: Oscillation Stop Detection Status Register.
    byte_offset: 65
    bit_size: 8
    fieldset: OSTDSR
  - name: SLCDSCKCR
    description: Segment LCD Source Clock Control Register.
    byte_offset: 80
    bit_size: 8
    fieldset: SLCDSCKCR
  - name: EBCKOCR
    description: External Bus Clock Output Control Register.
    byte_offset: 82
    bit_size: 8
    fieldset: EBCKOCR
  - name: MOCOUTCR
    description: MOCO User Trimming Control Register.
    byte_offset: 97
    bit_size: 8
  - name: HOCOUTCR
    description: HOCO User Trimming Control Register.
    byte_offset: 98
    bit_size: 8
  - name: SNZCR
    description: Snooze Control Register.
    byte_offset: 146
    bit_size: 8
    fieldset: SNZCR
  - name: SNZEDCR
    description: Snooze End Control Register.
    byte_offset: 148
    bit_size: 8
    fieldset: SNZEDCR
  - name: SNZREQCR
    description: Snooze Request Control Register.
    byte_offset: 152
    fieldset: SNZREQCR
  - name: FLSTOP
    description: Flash Operation Control Register.
    byte_offset: 158
    bit_size: 8
    fieldset: FLSTOP
  - name: PSMCR
    description: Power Save Memory Control Register.
    byte_offset: 159
    bit_size: 8
    fieldset: PSMCR
  - name: OPCCR
    description: Operating Power Control Register.
    byte_offset: 160
    bit_size: 8
    fieldset: OPCCR
  - name: MOSCWTCR
    description: Main Clock Oscillator Wait Control Register.
    byte_offset: 162
    bit_size: 8
    fieldset: MOSCWTCR
  - name: HOCOWTCR
    description: High-Speed On-Chip Oscillator Wait Control Register.
    byte_offset: 165
    bit_size: 8
    fieldset: HOCOWTCR
  - name: SOPCCR
    description: Sub Operating Power Control Register.
    byte_offset: 170
    bit_size: 8
    fieldset: SOPCCR
  - name: RSTSR1
    description: Reset Status Register 1.
    byte_offset: 192
    bit_size: 16
    fieldset: RSTSR1
  - name: BKRACR
    description: Backup Register Access Control Register.
    byte_offset: 198
    bit_size: 8
    fieldset: BKRACR
  - name: USBCKCR
    description: USB Clock Control register.
    byte_offset: 208
    bit_size: 8
    fieldset: USBCKCR
  - name: LVDCR1
    description: Voltage Monitor %s Circuit Control Register 1.
    array:
      len: 2
      stride: 2
    byte_offset: 224
    bit_size: 8
    fieldset: LVDCR1
  - name: LVDSR
    description: Voltage Monitor %s Circuit Status Register.
    array:
      len: 2
      stride: 2
    byte_offset: 225
    bit_size: 8
    fieldset: LVDSR
  - name: PRCR
    description: Protect Register.
    byte_offset: 1022
    bit_size: 16
    fieldset: PRCR
  - name: SYOCDCR
    description: System Control OCD Control Register.
    byte_offset: 1038
    bit_size: 8
    fieldset: SYOCDCR
  - name: RSTSR0
    description: Reset Status Register 0.
    byte_offset: 1040
    bit_size: 8
    fieldset: RSTSR0
  - name: RSTSR2
    description: Reset Status Register 2.
    byte_offset: 1041
    bit_size: 8
    fieldset: RSTSR2
  - name: MOMCR
    description: Main Clock Oscillator Mode Oscillation Control Register.
    byte_offset: 1043
    bit_size: 8
    fieldset: MOMCR
  - name: LVCMPCR
    description: Voltage Monitor Circuit Control Register.
    byte_offset: 1047
    bit_size: 8
    fieldset: LVCMPCR
  - name: LVDLVLR
    description: Voltage Detection Level Select Register.
    byte_offset: 1048
    bit_size: 8
    fieldset: LVDLVLR
  - name: LVDCR0
    description: Voltage Monitor %s Circuit Control Register 0.
    array:
      len: 2
      stride: 1
    byte_offset: 1050
    bit_size: 8
    fieldset: LVDCR0
  - name: VBTCR1
    description: VBATT Control Register1.
    byte_offset: 1055
    bit_size: 8
    fieldset: VBTCR1
  - name: SOSCCR
    description: Sub-Clock Oscillator Control Register.
    byte_offset: 1152
    bit_size: 8
    fieldset: SOSCCR
  - name: SOMCR
    description: Sub Clock Oscillator Mode Control Register.
    byte_offset: 1153
    bit_size: 8
    fieldset: SOMCR
  - name: LOCOCR
    description: Low-Speed On-Chip Oscillator Control Register.
    byte_offset: 1168
    bit_size: 8
    fieldset: LOCOCR
  - name: LOCOUTCR
    description: LOCO User Trimming Control Register.
    byte_offset: 1170
    bit_size: 8
  - name: VBTCR2
    description: VBATT Control Register2.
    byte_offset: 1200
    bit_size: 8
    fieldset: VBTCR2
  - name: VBTSR
    description: VBATT Status Register.
    byte_offset: 1201
    bit_size: 8
    fieldset: VBTSR
  - name: VBTCMPCR
    description: VBATT Comparator Control Register.
    byte_offset: 1202
    bit_size: 8
    fieldset: VBTCMPCR
  - name: VBTLVDICR
    description: VBATT Pin Low Voltage Detect Interrupt Control Register.
    byte_offset: 1204
    bit_size: 8
    fieldset: VBTLVDICR
  - name: VBTWCTLR
    description: VBATT Wakeup function Control Register.
    byte_offset: 1206
    bit_size: 8
    fieldset: VBTWCTLR
  - name: VBTWCH0OTSR
    description: VBATT Wakeup I/O 0 Output Trigger Select Register.
    byte_offset: 1208
    bit_size: 8
    fieldset: VBTWCH0OTSR
  - name: VBTWCH1OTSR
    description: VBATT Wakeup I/O 1 Output Trigger Select Register.
    byte_offset: 1209
    bit_size: 8
    fieldset: VBTWCH1OTSR
  - name: VBTWCH2OTSR
    description: VBATT Wakeup I/O 2 Output Trigger Select Register.
    byte_offset: 1210
    bit_size: 8
    fieldset: VBTWCH2OTSR
  - name: VBTICTLR
    description: VBATT Input Control Register.
    byte_offset: 1211
    bit_size: 8
    fieldset: VBTICTLR
  - name: VBTOCTLR
    description: VBATT Output Control Register.
    byte_offset: 1212
    bit_size: 8
    fieldset: VBTOCTLR
  - name: VBTWTER
    description: VBATT Wakeup Trigger source Enable Register.
    byte_offset: 1213
    bit_size: 8
    fieldset: VBTWTER
  - name: VBTWEGR
    description: VBATT Wakeup Trigger source Edge Register.
    byte_offset: 1214
    bit_size: 8
    fieldset: VBTWEGR
  - name: VBTWFR
    description: VBATT Wakeup trigger source Flag Register.
    byte_offset: 1215
    bit_size: 8
    fieldset: VBTWFR
  - name: VBTBKR
    description: VBATT Backup Register [%s].
    array:
      len: 512
      stride: 1
    byte_offset: 1280
    bit_size: 8
fieldset/BCKCR:
  description: External Bus Clock Control Register.
  bit_size: 8
  fields:
  - name: BCLKDIV
    description: |
      EBCLK Pin Output Select.
      0: BCLK.
      1: BCLK/2.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/BKRACR:
  description: Backup Register Access Control Register.
  bit_size: 8
  fields:
  - name: BKRACS
    description: Backup Register Access Control Register.
    bit_offset: 0
    bit_size: 3
    enum: BKRACS
  - name: Reserved
    description: These bits are read as 00000. The write value should be 00000.
    bit_offset: 3
    bit_size: 5
fieldset/CKOCR:
  description: Clock Out Control Register.
  bit_size: 8
  fields:
  - name: CKOSEL
    description: Clock out source select.
    bit_offset: 0
    bit_size: 3
    enum: CKOSEL
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 3
    bit_size: 1
  - name: CKODIV
    description: Clock out input frequency Division Select.
    bit_offset: 4
    bit_size: 3
    enum: CKODIV
  - name: CKOEN
    description: |
      Clock out enable.
      0: Clock Out disable.
      1: Clock Out enable.
    bit_offset: 7
    bit_size: 1
fieldset/EBCKOCR:
  description: External Bus Clock Output Control Register.
  bit_size: 8
  fields:
  - name: EBCKOEN
    description: |
      EBCLK Pin Output Control.
      0: BCLK pin output is disabled. (Fixed high).
      1: BCLK pin output is enabled.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/FLSTOP:
  description: Flash Operation Control Register.
  bit_size: 8
  fields:
  - name: FLSTOP
    description: |
      Selecting ON/OFF of the Flash Memory Operation.
      0: Code flash and data flash memory operates.
      1: Code flash and data flash memory stops.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 1
    bit_size: 3
  - name: FLSTPF
    description: |
      Flash Memory Operation Status Flag.
      0: Transition completed.
      1: During transition (from the flash-stop-status to flash-operating-status or vice versa).
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 5
    bit_size: 3
fieldset/HOCOCR:
  description: High-Speed On-Chip Oscillator Control Register.
  bit_size: 8
  fields:
  - name: HCSTP
    description: |
      HOCO Stop.
      0: HOCO is operating.
      1: HOCO is stopped.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/HOCOWTCR:
  description: High-Speed On-Chip Oscillator Wait Control Register.
  bit_size: 8
  fields:
  - name: HSTS
    description: HOCO wait time setting.
    bit_offset: 0
    bit_size: 3
    enum: HOCOWTCR_HSTS
  - name: Reserved
    description: These bits are read as 00000. The write value should be 00000.
    bit_offset: 3
    bit_size: 5
fieldset/LOCOCR:
  description: Low-Speed On-Chip Oscillator Control Register.
  bit_size: 8
  fields:
  - name: LCSTP
    description: |
      LOCO Stop.
      0: LOCO is operating.
      1: LOCO is stopped.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/LVCMPCR:
  description: Voltage Monitor Circuit Control Register.
  bit_size: 8
  fields:
  - name: Reserved
    description: These bits are read as 00. The write value should be 00.
    bit_offset: 0
    bit_size: 2
  - name: Reserved
    description: These bits are read as 00. The write value should be 00.
    bit_offset: 2
    bit_size: 2
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 4
    bit_size: 1
  - name: LVD1E
    description: |
      Voltage Detection 1 Enable.
      0: Voltage detection 1 circuit disabled.
      1: Voltage detection 1 circuit enabled.
    bit_offset: 5
    bit_size: 1
  - name: LVD2E
    description: |
      Voltage Detection 2 Enable.
      0: Voltage detection 2 circuit disabled.
      1: Voltage detection 2 circuit enabled.
    bit_offset: 6
    bit_size: 1
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 7
    bit_size: 1
fieldset/LVDCR0:
  description: Voltage Monitor %s Circuit Control Register 0.
  bit_size: 8
  fields:
  - name: RIE
    description: |
      Voltage Monitor Interrupt/Reset Enable.
      0: Disabled.
      1: Enabled.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 1
    bit_size: 1
  - name: CMPE
    description: |
      Voltage Monitor Circuit Comparison Result Output Enable.
      0: Voltage Monitor circuit comparison result output disabled.
      1: Voltage Monitor circuit comparison result output enabled.
    bit_offset: 2
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 3
    bit_size: 3
  - name: RI
    description: |
      Voltage Monitor Circuit Mode Select.
      0: Voltage Monitor interrupt during Vdet1 passage.
      1: Voltage Monitor reset enabled when the voltage falls to and below Vdet1.
    bit_offset: 6
    bit_size: 1
  - name: RN
    description: |
      Voltage Monitor Reset Negate Select.
      0: Negation follows a stabilization time (tLVD) after VCC > Vdet1 is detected.
      1: Negation follows a stabilization time (tLVD) after assertion of the LVD reset.
    bit_offset: 7
    bit_size: 1
fieldset/LVDCR1:
  description: Voltage Monitor %s Circuit Control Register 1.
  bit_size: 8
  fields:
  - name: IDTSEL
    description: Voltage Monitor Interrupt Generation Condition Select.
    bit_offset: 0
    bit_size: 2
    enum: IDTSEL
  - name: IRQSEL
    description: |
      Voltage Monitor Interrupt Type Select.
      0: Non-maskable interrupt.
      1: Maskable interrupt.
    bit_offset: 2
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00000. The write value should be 00000.
    bit_offset: 3
    bit_size: 5
fieldset/LVDLVLR:
  description: Voltage Detection Level Select Register.
  bit_size: 8
  fields:
  - name: LVD1LVL
    description: Voltage Detection 1 Level Select (Standard voltage during drop in voltage).
    bit_offset: 0
    bit_size: 5
    enum: LVD1LVL
  - name: LVD2LVL
    description: Voltage Detection 2 Level Select (Standard voltage during drop in voltage).
    bit_offset: 5
    bit_size: 3
    enum: LVD2LVL
fieldset/LVDSR:
  description: Voltage Monitor %s Circuit Status Register.
  bit_size: 8
  fields:
  - name: DET
    description: |
      Voltage Monitor Voltage Change Detection Flag NOTE: Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0.
      0: Not detected.
      1: Vdet1 passage detection.
    bit_offset: 0
    bit_size: 1
  - name: MON
    description: |
      Voltage Monitor 1 Signal Monitor Flag.
      0: VCC < Vdet.
      1: VCC >= Vdet or MON bit is disabled.
    bit_offset: 1
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000000. The write value should be 000000.
    bit_offset: 2
    bit_size: 6
fieldset/MEMWAIT:
  description: Memory Wait Cycle Control Register.
  bit_size: 8
  fields:
  - name: MEMWAIT
    description: |
      Memory Wait Cycle SelectNote: Writing 0 to the MEMWAIT is prohibited when SCKDIVCR.ICK selects division by 1 and SCKSCR.CKSEL[2:0] bits select thesystem clock source that is faster than 32 MHz (ICLK > 32 MHz).
      0: no wait.
      1: wait.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/MOCOCR:
  description: Middle-Speed On-Chip Oscillator Control Register.
  bit_size: 8
  fields:
  - name: MCSTP
    description: |
      MOCO Stop.
      0: MOCO is operating.
      1: MOCO is stopped.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/MOMCR:
  description: Main Clock Oscillator Mode Oscillation Control Register.
  bit_size: 8
  fields:
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 0
    bit_size: 3
  - name: MODRV1
    description: |
      Main Clock Oscillator Drive Capability 1 Switching.
      0: 10 MHz to 20 MHz.
      1: 1 MHz to 10 MHz.
    bit_offset: 3
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00. The write value should be 00.
    bit_offset: 4
    bit_size: 2
  - name: MOSEL
    description: |
      Main Clock Oscillator Switching.
      0: Resonator.
      1: External clock input.
    bit_offset: 6
    bit_size: 1
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 7
    bit_size: 1
fieldset/MOSCCR:
  description: Main Clock Oscillator Control Register.
  bit_size: 8
  fields:
  - name: MOSTP
    description: |
      Main Clock Oscillator StopNote: MOMCR register must be set before setting MOSTP to 0.
      0: Main clock oscillator is operating.
      1: Main clock oscillator is stopped.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/MOSCWTCR:
  description: Main Clock Oscillator Wait Control Register.
  bit_size: 8
  fields:
  - name: MSTS
    description: Main clock oscillator wait time setting.
    bit_offset: 0
    bit_size: 4
    enum: MSTS
  - name: Reserved
    description: These bits are read as 0000. The write value should be 0000.
    bit_offset: 4
    bit_size: 4
fieldset/MSTPCRA:
  description: Module Stop Control Register A.
  fields:
  - name: MSTPA
    description: |
      RAM0 Module Stop.
      0: Cancel the module-stop state.
      1: Enter the module-stop state.
    bit_offset: 0
    bit_size: 1
    array:
      offsets:
      - 0
      - 6
      - 22
  - name: Reserved
    description: These bits are read as 11111. The write value should be 11111.
    bit_offset: 1
    bit_size: 5
  - name: Reserved
    description: These bits are read as 111111111111111. The write value should be 111111111111111.
    bit_offset: 7
    bit_size: 15
  - name: Reserved
    description: These bits are read as 111111111. The write value should be 111111111.
    bit_offset: 23
    bit_size: 9
fieldset/OPCCR:
  description: Operating Power Control Register.
  bit_size: 8
  fields:
  - name: OPCM
    description: Operating Power Control Mode Select.
    bit_offset: 0
    bit_size: 2
    enum: OPCM
  - name: Reserved
    description: These bits are read as 00. The write value should be 00.
    bit_offset: 2
    bit_size: 2
  - name: OPCMTSF
    description: |
      Operating Power Control Mode Transition Status Flag.
      0: Transition completed.
      1: During transition.
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 5
    bit_size: 3
fieldset/OSCSF:
  description: Oscillation Stabilization Flag Register.
  bit_size: 8
  fields:
  - name: HOCOSF
    description: |
      HOCO Clock Oscillation Stabilization FlagNOTE: The HOCOSF bit value after a reset is 1 when the OFS1.HOCOEN bit is 0. It is 0 when the OFS1.HOCOEN bit is 1.
      0: The HOCO clock is stopped or oscillation of the HOCO clock has not yet become stable.
      1: Oscillation of the HOCO clock is stable so the clock is available for use as the system clock.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00.
    bit_offset: 1
    bit_size: 2
  - name: MOSCSF
    description: |
      Main Clock Oscillation Stabilization Flag.
      0: MOSTP = 1 (stopping the main clock oscillator) or oscillation of the main clock has not yet become stable.
      1: Oscillation of the main clock is stable so the clock is available for use as the system clock.
    bit_offset: 3
    bit_size: 1
  - name: Reserved
    description: This bit is read as 0.
    bit_offset: 4
    bit_size: 1
  - name: PLLSF
    description: |
      PLL Clock Oscillation Stabilization Flag.
      0: The PLL clock is stopped or oscillation of the PLL clock has not yet become stable.
      1: Oscillation of the PLL clock is stable so the clock is available for use as the system clock.
    bit_offset: 5
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00.
    bit_offset: 6
    bit_size: 2
fieldset/OSTDCR:
  description: Oscillation Stop Detection Control Register.
  bit_size: 8
  fields:
  - name: OSTDIE
    description: |
      Oscillation Stop Detection Interrupt Enable.
      0: The oscillation stop detection interrupt is disabled. Oscillation stop detection is not notified to the POEG.
      1: The oscillation stop detection interrupt is enabled. Oscillation stop detection is notified to the POEG.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000000. The write value should be 000000.
    bit_offset: 1
    bit_size: 6
  - name: OSTDE
    description: |
      Oscillation Stop Detection Function Enable.
      0: Oscillation stop detection function is disabled.
      1: Oscillation stop detection function is enabled.
    bit_offset: 7
    bit_size: 1
fieldset/OSTDSR:
  description: Oscillation Stop Detection Status Register.
  bit_size: 8
  fields:
  - name: OSTDF
    description: |
      Oscillation Stop Detection Flag.
      0: The main clock oscillation stop has not been detected.
      1: The main clock oscillation stop has been detected.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/PLLCCR2:
  description: PLL Clock Control Register2.
  bit_size: 8
  fields:
  - name: PLLMUL
    description: PLL Frequency Multiplication Factor Select.
    bit_offset: 0
    bit_size: 5
    enum: PLLMUL
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 5
    bit_size: 1
  - name: PLODIV
    description: PLL Output Frequency Division Ratio Select.
    bit_offset: 6
    bit_size: 2
    enum: PLODIV
fieldset/PLLCR:
  description: PLL Control Register.
  bit_size: 8
  fields:
  - name: PLLSTP
    description: |
      PLL Stop Control.
      0: PLL is operating.
      1: PLL is stopped.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/PRCR:
  description: Protect Register.
  bit_size: 16
  fields:
  - name: PRC0
    description: |
      Protect Bit 0.
      0: Writes protected.
      1: Writes not protected.
    bit_offset: 0
    bit_size: 1
  - name: PRC1
    description: |
      Protect Bit 1.
      0: Writes protected.
      1: Writes not protected.
    bit_offset: 1
    bit_size: 1
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 2
    bit_size: 1
  - name: PRC3
    description: |
      Protect Bit 3.
      0: Writes protected.
      1: Writes not protected.
    bit_offset: 3
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000. The write value should be 0000.
    bit_offset: 4
    bit_size: 4
  - name: PRKEY
    description: PRC Key Code.
    bit_offset: 8
    bit_size: 8
    enum: PRKEY
fieldset/PSMCR:
  description: Power Save Memory Control Register.
  bit_size: 8
  fields:
  - name: PSMC
    description: Power save memory control.
    bit_offset: 0
    bit_size: 2
    enum: PSMC
  - name: Reserved
    description: These bits are read as 000000. The write value should be 000000.
    bit_offset: 2
    bit_size: 6
fieldset/RSTSR0:
  description: Reset Status Register 0.
  bit_size: 8
  fields:
  - name: PORF
    description: |
      Power-On Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1.
      0: Power-on reset not detected.
      1: Power-on reset detected.
    bit_offset: 0
    bit_size: 1
  - name: LVD0RF
    description: |
      Voltage Monitor 0 Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1.
      0: Voltage Monitor 0 reset not detected.
      1: Voltage Monitor 0 reset detected.
    bit_offset: 1
    bit_size: 1
  - name: LVD1RF
    description: |
      Voltage Monitor 1 Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1.
      0: Voltage Monitor 1 reset not detected.
      1: Voltage Monitor 1 reset detected.
    bit_offset: 2
    bit_size: 1
  - name: LVD2RF
    description: |
      Voltage Monitor 2 Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1.
      0: Voltage Monitor 2 reset not detected.
      1: Voltage Monitor 2 reset detected.
    bit_offset: 3
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000. The write value should be 0000.
    bit_offset: 4
    bit_size: 4
fieldset/RSTSR1:
  description: Reset Status Register 1.
  bit_size: 16
  fields:
  - name: IWDTRF
    description: |
      Independent Watchdog Timer Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1.
      0: Independent watchdog timer reset not detected.
      1: Independent watchdog timer reset detected.
    bit_offset: 0
    bit_size: 1
  - name: WDTRF
    description: |
      Watchdog Timer Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1.
      0: Watchdog timer reset not detected.
      1: Watchdog timer reset detected.
    bit_offset: 1
    bit_size: 1
  - name: SWRF
    description: |
      Software Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1.
      0: Software reset not detected.
      1: Software reset detected.
    bit_offset: 2
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00000. The write value should be 00000.
    bit_offset: 3
    bit_size: 5
  - name: RPERF
    description: |
      RAM Parity Error Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1.
      0: RAM parity error reset not detected.
      1: RAM parity error reset detected.
    bit_offset: 8
    bit_size: 1
  - name: REERF
    description: |
      RAM ECC Error Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1.
      0: RAM ECC error reset not detected.
      1: RAM ECC error reset detected.
    bit_offset: 9
    bit_size: 1
  - name: BUSSRF
    description: |
      Bus Slave MPU Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1.
      0: Bus Slave MPU reset not detected.
      1: Bus Slave MPU reset detected.
    bit_offset: 10
    bit_size: 1
  - name: BUSMRF
    description: |
      Bus Master MPU Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1.
      0: Bus Master MPU reset not detected.
      1: Bus Master MPU reset detected.
    bit_offset: 11
    bit_size: 1
  - name: SPERF
    description: |
      SP Error Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1.
      0: SP error reset not detected.
      1: SP error reset detected.
    bit_offset: 12
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 13
    bit_size: 3
fieldset/RSTSR2:
  description: Reset Status Register 2.
  bit_size: 8
  fields:
  - name: CWSF
    description: |
      Cold/Warm Start Determination FlagNote: Only 1 can be written to set the flag.
      0: Cold start.
      1: Warm start.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/SBYCR:
  description: Standby Control Register.
  bit_size: 16
  fields:
  - name: Reserved
    description: These bits are read as 00000000000000. The write value should be 00000000000000.
    bit_offset: 0
    bit_size: 14
  - name: OPE
    description: |
      Output Port Enable.
      0: In software standby mode Address output pins, Data output pins, and other bus control signal output pins are set to the high-impedance state. In snooze mode, the status of the address bus and bus control signals are same as before entering software standby mode.
      1: In software standby mode Address output pins, Data output pins, and other bus control signal output pins retain the output state.
    bit_offset: 14
    bit_size: 1
  - name: SSBY
    description: |
      Software Standby.
      0: Sleep mode.
      1: Software Standby mode.
    bit_offset: 15
    bit_size: 1
fieldset/SCKDIVCR:
  description: System Clock Division Control Register.
  fields:
  - name: PCKD
    description: Peripheral Module Clock D (PCLKD) Select.
    bit_offset: 0
    bit_size: 3
    enum: PCKD
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 3
    bit_size: 1
  - name: PCKC
    description: Peripheral Module Clock C (PCLKC) Select.
    bit_offset: 4
    bit_size: 3
    enum: PCKC
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 7
    bit_size: 1
  - name: PCKB
    description: Peripheral Module Clock B (PCLKB) Select.
    bit_offset: 8
    bit_size: 3
    enum: PCKB
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 11
    bit_size: 1
  - name: PCKA
    description: Peripheral Module Clock A (PCLKA) Select.
    bit_offset: 12
    bit_size: 3
    enum: PCKA
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 15
    bit_size: 1
  - name: BCK
    description: External Bus Clock (BCLK) Select.
    bit_offset: 16
    bit_size: 3
    enum: BCK
  - name: Reserved
    description: These bits are read as 00000. The write value should be 00000.
    bit_offset: 19
    bit_size: 5
  - name: ICK
    description: System Clock (ICLK) Select.
    bit_offset: 24
    bit_size: 3
    enum: ICK
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 27
    bit_size: 1
  - name: FCK
    description: Flash IF Clock (FCLK) Select.
    bit_offset: 28
    bit_size: 3
    enum: FCK
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 31
    bit_size: 1
fieldset/SCKSCR:
  description: System Clock Source Control Register.
  bit_size: 8
  fields:
  - name: CKSEL
    description: Clock Source SelectSelecting the system clock source faster than 32MHz(system clock source > 32MHz ) is prohibit when SCKDIVCR.ICK[2:0] bits select the division-by-1 and MEMWAIT.MEMWAIT =0.
    bit_offset: 0
    bit_size: 3
    enum: CKSEL
  - name: Reserved
    description: These bits are read as 00000. The write value should be 00000.
    bit_offset: 3
    bit_size: 5
fieldset/SLCDSCKCR:
  description: Segment LCD Source Clock Control Register.
  bit_size: 8
  fields:
  - name: LCDSCKSEL
    description: LCD Source Clock (LCDSRCCLK) Select.
    bit_offset: 0
    bit_size: 3
    enum: LCDSCKSEL
  - name: Reserved
    description: These bits are read as 0000. The write value should be 0000.
    bit_offset: 3
    bit_size: 4
  - name: LCDSCKEN
    description: |
      LCD Source Clock Out Enable.
      0: LCD source clock out disabled.
      1: LCD source clock out enabled.
    bit_offset: 7
    bit_size: 1
fieldset/SNZCR:
  description: Snooze Control Register.
  bit_size: 8
  fields:
  - name: RXDREQEN
    description: |
      RXD0 Snooze Request Enable NOTE: Do not set to 1 other than in asynchronous mode.
      0: Ignore RXD0 falling edge in Software Standby mode.
      1: Accept RXD0 falling edge in Standby mode as a request to transit to Snooze mode.
    bit_offset: 0
    bit_size: 1
  - name: SNZDTCEN
    description: |
      DTC Enable in Snooze Mode.
      0: Disable DTC operation.
      1: Enable DTC operation.
    bit_offset: 1
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00000. The write value should be 00000.
    bit_offset: 2
    bit_size: 5
  - name: SNZE
    description: |
      Snooze Mode Enable.
      0: Disable Snooze Mode.
      1: Enable Snooze Mode.
    bit_offset: 7
    bit_size: 1
fieldset/SNZEDCR:
  description: Snooze End Control Register.
  bit_size: 8
  fields:
  - name: AGTUNFED
    description: |
      AGT1 Underflow Snooze End Enable.
      0: Disable the Snooze End request.
      1: Enable the Snooze End request.
    bit_offset: 0
    bit_size: 1
    array:
      len: 1
      stride: 0
  - name: DTCZRED
    description: |
      Last DTC Transmission Completion Snooze End Enable.
      0: Disable the Snooze End request.
      1: Enable the Snooze End request.
    bit_offset: 1
    bit_size: 1
  - name: DTCNZRED
    description: |
      Not Last DTC Transmission Completion Snooze End Enable.
      0: Disable the Snooze End request.
      1: Enable the Snooze End request.
    bit_offset: 2
    bit_size: 1
  - name: AD0MATED
    description: |
      ADC140 Compare Match Snooze End Enable.
      0: Disable the Snooze End request.
      1: Enable the Snooze End request.
    bit_offset: 3
    bit_size: 1
  - name: AD0UMTED
    description: |
      ADC140 Compare Mismatch Snooze End Enable.
      0: Disable the Snooze End request.
      1: Enable the Snooze End request.
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00. The write value should be 00.
    bit_offset: 5
    bit_size: 2
  - name: SCI0UMTED
    description: |
      SCI0 Address Mismatch Snooze End Enable.
      0: Disable the Snooze End request.
      1: Enable the Snooze End request.
    bit_offset: 7
    bit_size: 1
fieldset/SNZREQCR:
  description: Snooze Request Control Register.
  fields:
  - name: SNZREQEN
    description: |
      Snooze Request Enable 0Enable IRQ0 pin snooze request.
      0: Disable snooze request.
      1: Enable snooze request.
    bit_offset: 0
    bit_size: 1
    array:
      offsets:
      - 0
      - 1
      - 2
      - 3
      - 4
      - 5
      - 6
      - 7
      - 8
      - 9
      - 10
      - 11
      - 12
      - 13
      - 14
      - 15
      - 17
      - 23
      - 24
      - 25
      - 28
      - 29
      - 30
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 16
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00000. The write value should be 00000.
    bit_offset: 18
    bit_size: 5
  - name: Reserved
    description: These bits are read as 00. The write value should be 00.
    bit_offset: 26
    bit_size: 2
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 31
    bit_size: 1
fieldset/SOMCR:
  description: Sub Clock Oscillator Mode Control Register.
  bit_size: 8
  fields:
  - name: SODRV
    description: Sub-Clock Oscillator Drive Capability Switching.
    bit_offset: 0
    bit_size: 2
    enum: SODRV
  - name: Reserved
    description: These bits are read as 000000. The write value should be 000000.
    bit_offset: 2
    bit_size: 6
fieldset/SOPCCR:
  description: Sub Operating Power Control Register.
  bit_size: 8
  fields:
  - name: SOPCM
    description: |
      Sub Operating Power Control Mode Select.
      0: Other than Subosc-speed mode.
      1: Subosc-speed mode.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 1
    bit_size: 3
  - name: SOPCMTSF
    description: |
      Sub Operating Power Control Mode Transition Status Flag.
      0: Transition completed.
      1: During transition.
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 5
    bit_size: 3
fieldset/SOSCCR:
  description: Sub-Clock Oscillator Control Register.
  bit_size: 8
  fields:
  - name: SOSTP
    description: |
      Sub-Clock Oscillator Stop.
      0: Sub-clock oscillator is operating.
      1: Sub-clock oscillator is stopped.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/SYOCDCR:
  description: System Control OCD Control Register.
  bit_size: 8
  fields:
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 0
    bit_size: 7
  - name: DBGEN
    description: |
      Debugger Enable bit.
      0: On-chip debugger is disabled.
      1: On-chip debugger is enabled.
    bit_offset: 7
    bit_size: 1
fieldset/TRCKCR:
  description: Trace Clock Control Register.
  bit_size: 8
  fields:
  - name: TRCK
    description: Trace Clock operating frequency select.
    bit_offset: 0
    bit_size: 4
    enum: TRCK
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 4
    bit_size: 3
  - name: TRCKEN
    description: |
      Trace Clock operating enable.
      0: Operation disabled.
      1: Operation enabled.
    bit_offset: 7
    bit_size: 1
fieldset/USBCKCR:
  description: USB Clock Control register.
  bit_size: 8
  fields:
  - name: HSTS
    description: |
      USB Clock Source Select.
      0: PLL(Value after reset).
      1: HOCO.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/VBTCMPCR:
  description: VBATT Comparator Control Register.
  bit_size: 8
  fields:
  - name: VBTCMPE
    description: |
      VBATT pin low voltage detect circuit output enable.
      0: VBATT pin low voltage detect circuit output disabled.
      1: VBATT pin low voltage detect circuit output enabled.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/VBTCR1:
  description: VBATT Control Register1.
  bit_size: 8
  fields:
  - name: BPWSWSTP
    description: |
      Battery Power supply Switch Stop.
      0: Battery Power supply Switch Enable.
      1: Battery Power supply Switch stop.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/VBTCR2:
  description: VBATT Control Register2.
  bit_size: 8
  fields:
  - name: Reserved
    description: These bits are read as 0000. The write value should be 0000.
    bit_offset: 0
    bit_size: 4
  - name: VBTLVDEN
    description: |
      VBATT Pin Low Voltage Detect Enable Bit.
      0: VBATT pin low voltage detect disable.
      1: VBATT pin low voltage detect enable.
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 5
    bit_size: 1
  - name: VBTLVDLVL
    description: VBATT Pin Voltage Low Voltage Detect Level Select Bit.
    bit_offset: 6
    bit_size: 2
    enum: VBTLVDLVL
fieldset/VBTICTLR:
  description: VBATT Input Control Register.
  bit_size: 8
  fields:
  - name: VCH0INEN
    description: |
      VBATT Wakeup I/O 0 Input Enable.
      0: VBATWIO0, RTCIC0 inputs disabled.
      1: VBATWIO0, RTCIC0 inputs enabled.
    bit_offset: 0
    bit_size: 1
  - name: VCH1INEN
    description: |
      VBATT Wakeup I/O 1 Input Enable.
      0: VBATWIO1, RTCIC1 inputs disabled.
      1: VBATWIO1, RTCIC1 inputs enabled.
    bit_offset: 1
    bit_size: 1
  - name: VCH2INEN
    description: |
      VBATT Wakeup I/O 2 Input Enable.
      0: VBATWIO2 and RTCIC2 inputs disabled.
      1: VBATWIO2 and RTCIC2 inputs enabled.
    bit_offset: 2
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00000. The write value should be 00000.
    bit_offset: 3
    bit_size: 5
fieldset/VBTLVDICR:
  description: VBATT Pin Low Voltage Detect Interrupt Control Register.
  bit_size: 8
  fields:
  - name: VBTLVDIE
    description: |
      VBATT Pin Low Voltage Detect Interrupt Enable bit.
      0: VBATT Pin Low Voltage Detect Interrupt Disable.
      1: VBATT Pin Low Voltage Detect Interrupt Enable.
    bit_offset: 0
    bit_size: 1
  - name: VBTLVDISEL
    description: |
      Pin Low Voltage Detect Interrupt Select bit.
      0: Non Maskable Interrupt.
      1: Maskable Interrupt.
    bit_offset: 1
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000000. The write value should be 000000.
    bit_offset: 2
    bit_size: 6
fieldset/VBTOCTLR:
  description: VBATT Output Control Register.
  bit_size: 8
  fields:
  - name: VCH0OEN
    description: |
      VBATT Wakeup I/O 0 Output Enable.
      0: VBATWIO0 output disabled.
      1: VBATWIO0 output enabled.
    bit_offset: 0
    bit_size: 1
  - name: VCH1OEN
    description: |
      VBATT Wakeup I/O 1 Output Enable.
      0: VBATWIO1 output disabled.
      1: VBATWIO1 output enabled.
    bit_offset: 1
    bit_size: 1
  - name: VCH2OEN
    description: |
      VBATT Wakeup I/O 2 Output Enable.
      0: VBATWIO2 output disabled.
      1: VBATWIO2 output enabled.
    bit_offset: 2
    bit_size: 1
  - name: VOUT0LSEL
    description: |
      VBATT Wakeup I/O 0 Output Level Selection.
      0: Output L before VBATT wakeup trigger.
      1: Output H before VBATT wakeup trigger.
    bit_offset: 3
    bit_size: 1
  - name: VCOU1LSEL
    description: |
      VBATT Wakeup I/O 1 Output Level Selection.
      0: Output L before VBATT wake up trigger.
      1: Output H before VBATT wake up trigger.
    bit_offset: 4
    bit_size: 1
  - name: VOUT2LSEL
    description: |
      VBATT Wakeup I/O 2 Output Level Selection.
      0: Output L before VBATT wake up trigger.
      1: Output H before VBATT wake up trigger.
    bit_offset: 5
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00. The write value should be 00.
    bit_offset: 6
    bit_size: 2
fieldset/VBTSR:
  description: VBATT Status Register.
  bit_size: 8
  fields:
  - name: VBTRDF
    description: |
      VBAT_R Reset Detect Flag.
      0: VBATT_R voltage power-on reset not detected.
      1: VBATT_R selected voltage power-on reset detected.
    bit_offset: 0
    bit_size: 1
  - name: VBTBLDF
    description: |
      VBATT Battery Low voltage Detect Flag.
      0: VBATT pin low voltage not detected.
      1: VBATT pin low voltage detected.
    bit_offset: 1
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00. The write value should be 00.
    bit_offset: 2
    bit_size: 2
  - name: VBTRVLD
    description: |
      VBATT_R Valid.
      0: VBATT_R area not valid.
      1: VBATT_R area valid.
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 5
    bit_size: 3
fieldset/VBTWCH0OTSR:
  description: VBATT Wakeup I/O 0 Output Trigger Select Register.
  bit_size: 8
  fields:
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 0
    bit_size: 1
  - name: CH0VCH1TE
    description: |
      VBATWIO0 Output VBATWIO1 Trigger Enable.
      0: VBATT wakeup I/O 0 output trigger by the VBATWIO1 pin is disabled.
      1: VBATT wakeup I/O 0 output trigger by the VBATWIO1 pin is enabled.
    bit_offset: 1
    bit_size: 1
  - name: CH0VCH2TE
    description: |
      VBATWIO0 Output VBATWIO2 Trigger Enable.
      0: VBATT wakeup I/O 0 output trigger by the VBATWIO2 pin is disabled.
      1: VBATT wakeup I/O 0 output trigger by the VBATWIO2 pin is enabled.
    bit_offset: 2
    bit_size: 1
  - name: CH0VRTCTE
    description: |
      VBATWIO0 Output RTC Periodic Signal Enable.
      0: VBATT wakeup I/O 0 output trigger by the RTC periodic signal is disabled.
      1: VBATT wakeup I/O 0 output trigger by the RTC periodic signal is enabled.
    bit_offset: 3
    bit_size: 1
  - name: CH0VRTCATE
    description: |
      VBATWIO0 Output RTC Alarm Signal Enable.
      0: VBATT wakeup I/O 0 output trigger by the RTC alarm signal is disabled.
      1: VBATT wakeup I/O 0 output trigger by the RTC alarm signal is enabled.
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 5
    bit_size: 3
fieldset/VBTWCH1OTSR:
  description: VBATT Wakeup I/O 1 Output Trigger Select Register.
  bit_size: 8
  fields:
  - name: CH1VCH0TE
    description: |
      VBATWIO1 Output VBATWIO0 Trigger Enable.
      0: VBATT wakeup I/O 1 output trigger by the VBATWIO0 pin is disabled.
      1: VBATT wakeup I/O 1 output trigger by the VBATWIO0 pin is enabled.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 1
    bit_size: 1
  - name: CH1VCH2TE
    description: |
      VBATWIO1 Output VBATWIO2 Trigger Enable.
      0: VBATT wakeup I/O 1 output trigger by the VBATWIO2 pin is disabled.
      1: VBATT wakeup I/O 1 output trigger by the VBATWIO2 pin is enabled.
    bit_offset: 2
    bit_size: 1
  - name: CH1VRTCTE
    description: |
      VBATWIO1 Output RTC Periodic Signal Enable.
      0: VBATT wakeup I/O 1 output trigger by the RTC periodic signal is disabled.
      1: VBATT wakeup I/O 1 output trigger by the RTC periodic signal is enabled.
    bit_offset: 3
    bit_size: 1
  - name: CH1VRTCATE
    description: |
      VBATWIO1 Output RTC Alarm Signal Enable.
      0: VBATT wakeup I/O 1 output trigger by the RTC alarm signal is disabled.
      1: VBATT wakeup I/O 1 output trigger by the RTC alarm signal is enabled.
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 5
    bit_size: 3
fieldset/VBTWCH2OTSR:
  description: VBATT Wakeup I/O 2 Output Trigger Select Register.
  bit_size: 8
  fields:
  - name: CH2VCH0TE
    description: |
      VBATWIO2 Output VBATWIO0 Trigger Enable.
      0: VBATT wakeup I/O 2 output trigger by the VBATWIO0 pin is disabled.
      1: VBATT wakeup I/O 2 output trigger by the VBATWIO0 pin is enabled.
    bit_offset: 0
    bit_size: 1
  - name: CH2VCH1TE
    description: |
      VBATWIO2 Output VBATWIO1 Trigger Enable.
      0: VBATT wakeup I/O 2 output trigger by the VBATWIO1 pin is disabled.
      1: VBATT wakeup I/O 2 output trigger by the VBATWIO1 pin is enabled.
    bit_offset: 1
    bit_size: 1
  - name: Reserved
    description: This bit is read as 0. The write value should be 0.
    bit_offset: 2
    bit_size: 1
  - name: CH2VRTCTE
    description: |
      VBATWIO2 Output RTC Periodic Signal Enable.
      0: VBATT wakeup I/O 2 output trigger by the RTC periodic signal is disabled.
      1: VBATT wakeup I/O 2 output trigger by the RTC periodic signal is enabled.
    bit_offset: 3
    bit_size: 1
  - name: CH2VRTCATE
    description: |
      VBATWIO2 Output RTC Alarm Signal Enable.
      0: VBATT wakeup I/O 2 output trigger by the RTC alarm signal is disabled.
      1: VBATT wakeup I/O 2 output trigger by the RTC alarm signal is enabled.
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 5
    bit_size: 3
fieldset/VBTWCTLR:
  description: VBATT Wakeup function Control Register.
  bit_size: 8
  fields:
  - name: VWEN
    description: |
      VBATT wakeup enable.
      0: Disable Wakeup function.
      1: Enable Wakeup function.
    bit_offset: 0
    bit_size: 1
  - name: Reserved
    description: These bits are read as 0000000. The write value should be 0000000.
    bit_offset: 1
    bit_size: 7
fieldset/VBTWEGR:
  description: VBATT Wakeup Trigger source Edge Register.
  bit_size: 8
  fields:
  - name: VCH0EG
    description: |
      VBATWIO0 Wakeup Trigger Source Edge Select.
      0: Wakeup trigger is generated at a falling edge.
      1: Wakeup trigger is generated at a rising edge.
    bit_offset: 0
    bit_size: 1
  - name: VCH1EG
    description: |
      VBATWIO1 Wakeup Trigger Source Edge Select.
      0: Wakeup trigger is generated at a falling edge.
      1: Wakeup trigger is generated at a rising edge.
    bit_offset: 1
    bit_size: 1
  - name: VCH2EG
    description: |
      VBATWIO2 Wakeup Trigger Source Edge Select.
      0: Wakeup trigger is generated at a falling edge.
      1: Wakeup trigger is generated at a rising edge.
    bit_offset: 2
    bit_size: 1
  - name: Reserved
    description: These bits are read as 00000. The write value should be 00000.
    bit_offset: 3
    bit_size: 5
fieldset/VBTWFR:
  description: VBATT Wakeup trigger source Flag Register.
  bit_size: 8
  fields:
  - name: VCH0F
    description: |
      VBATWIO0 Wakeup Trigger Flag.
      0: No wakeup trigger by the VBATWIO0 pin is generated.
      1: A wakeup trigger by the VBATWIO0 pin is generated.
    bit_offset: 0
    bit_size: 1
  - name: VCH1F
    description: |
      VBATWIO1 Wakeup Trigger Flag.
      0: No wakeup trigger by the VBATWIO1 pin is generated.
      1: A wakeup trigger by the VBATWIO1 pin is generated.
    bit_offset: 1
    bit_size: 1
  - name: VCH2F
    description: |
      VBATWIO2 Wakeup Trigger Flag.
      0: No wakeup trigger by the VBATWIO2 pin is generated.
      1: A wakeup trigger by the VBATWIO2 pin is generated.
    bit_offset: 2
    bit_size: 1
  - name: VRTCIF
    description: |
      VBATT RTC-Interval Wakeup Trigger Flag.
      0: No wakeup trigger by the RTC interval is generated.
      1: A wakeup trigger by the RTC interval is generated.
    bit_offset: 3
    bit_size: 1
  - name: VRTCAF
    description: |
      VBATT RTC-Alarm Wakeup Trigger Flag.
      0: No wakeup trigger by the RTC alarm is generated.
      1: A wakeup trigger by the RTC alarm is generated.
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 5
    bit_size: 3
fieldset/VBTWTER:
  description: VBATT Wakeup Trigger source Enable Register.
  bit_size: 8
  fields:
  - name: VCH0E
    description: |
      VBATWIO0 Pin Enable.
      0: VBATT wakeup triggered by the VBATWIO0 pin is disabled.
      1: VBATT wakeup triggered by the VBATWIO0 pin is enabled.
    bit_offset: 0
    bit_size: 1
  - name: VCH1E
    description: |
      VBATWIO1 Pin Enable.
      0: VBATT wakeup triggered by the VBATWIO1 pin is disabled.
      1: VBATT wakeup triggered by the VBATWIO1 pin is enabled.
    bit_offset: 1
    bit_size: 1
  - name: VCH2E
    description: |
      VBATWIO2 Pin Enable.
      0: VBATT wakeup triggered by the VBATWIO2 pin is disabled.
      1: VBATT wakeup triggered by the VBATWIO2 pin is enabled.
    bit_offset: 2
    bit_size: 1
  - name: VRTCIE
    description: |
      RTC Periodic Signal Enable.
      0: VBATT wakeup triggered by RTC periodic signal is disabled.
      1: VBATT wakeup triggered by RTC periodic signal is enabled.
    bit_offset: 3
    bit_size: 1
  - name: VRTCAE
    description: |
      RTC Alarm Signal Enable.
      0: VBATT wakeup triggered by RTC alarm signal is disabled.
      1: VBATT wakeup triggered by RTC alarm signal is enabled.
    bit_offset: 4
    bit_size: 1
  - name: Reserved
    description: These bits are read as 000. The write value should be 000.
    bit_offset: 5
    bit_size: 3
enum/BCK:
  bit_size: 3
  variants:
  - name: V_000
    description: /1.
    value: 0
  - name: V_001
    description: /2.
    value: 1
  - name: V_010
    description: /4.
    value: 2
  - name: V_011
    description: /8.
    value: 3
  - name: V_100
    description: /16.
    value: 4
  - name: V_101
    description: /32.
    value: 5
  - name: V_110
    description: /64.
    value: 6
enum/BKRACS:
  bit_size: 3
  variants:
  - name: V_000
    description: Access control disable. When System clock source is SOSC or LOCO.
    value: 0
  - name: V_110
    description: Access control enable. System clock source is other than SOSC or LOCO.
    value: 6
enum/CKODIV:
  bit_size: 3
  variants:
  - name: V_000
    description: /1.
    value: 0
  - name: V_001
    description: /2.
    value: 1
  - name: V_010
    description: /4.
    value: 2
  - name: V_011
    description: /8.
    value: 3
  - name: V_100
    description: /16.
    value: 4
  - name: V_101
    description: /32.
    value: 5
  - name: V_110
    description: /64.
    value: 6
  - name: V_111
    description: /128.
    value: 7
enum/CKOSEL:
  bit_size: 3
  variants:
  - name: V_000
    description: HOCO.
    value: 0
  - name: V_001
    description: MOCO.
    value: 1
  - name: V_010
    description: LOCO.
    value: 2
  - name: V_011
    description: MOSC.
    value: 3
  - name: V_100
    description: SOSC.
    value: 4
enum/CKSEL:
  bit_size: 3
  variants:
  - name: V_000
    description: HOCO.
    value: 0
  - name: V_001
    description: MOCO.
    value: 1
  - name: V_010
    description: LOCO.
    value: 2
  - name: V_011
    description: Main clock oscillator.
    value: 3
  - name: V_100
    description: Sub-clock oscillator.
    value: 4
  - name: V_101
    description: PLL.
    value: 5
enum/FCK:
  bit_size: 3
  variants:
  - name: V_000
    description: /1.
    value: 0
  - name: V_001
    description: /2.
    value: 1
  - name: V_010
    description: /4.
    value: 2
  - name: V_011
    description: /8.
    value: 3
  - name: V_100
    description: /16.
    value: 4
  - name: V_101
    description: /32.
    value: 5
  - name: V_110
    description: /64.
    value: 6
enum/HOCOWTCR_HSTS:
  bit_size: 3
  variants:
  - name: V_101
    description: If HOCO frequency is other than 64MHz, should set the value to 101b.
    value: 5
  - name: V_110
    description: If HOCO frequency = 64MHz, should set the value to 110b.
    value: 6
enum/ICK:
  bit_size: 3
  variants:
  - name: V_000
    description: /1.
    value: 0
  - name: V_001
    description: /2.
    value: 1
  - name: V_010
    description: /4.
    value: 2
  - name: V_011
    description: /8.
    value: 3
  - name: V_100
    description: /16.
    value: 4
  - name: V_101
    description: /32.
    value: 5
  - name: V_110
    description: /64.
    value: 6
enum/IDTSEL:
  bit_size: 2
  variants:
  - name: V_00
    description: When VCC>=Vdet (rise) is detected.
    value: 0
  - name: V_01
    description: When VCC<Vdet (drop) is detected.
    value: 1
  - name: V_10
    description: When drop and rise are detected.
    value: 2
  - name: V_11
    description: Settings prohibited.
    value: 3
enum/LCDSCKSEL:
  bit_size: 3
  variants:
  - name: V_000
    description: LOCO.
    value: 0
  - name: V_001
    description: SOSC.
    value: 1
  - name: V_010
    description: MOSC.
    value: 2
  - name: V_100
    description: HOCO.
    value: 4
enum/LVD1LVL:
  bit_size: 5
  variants:
  - name: V_00000
    description: 4.29V (Vdet1_0).
    value: 0
  - name: V_00001
    description: 4.14V (Vdet1_1).
    value: 1
  - name: V_00010
    description: 4.02V (Vdet1_2).
    value: 2
  - name: V_00011
    description: 3.84V (Vdet1_3).
    value: 3
  - name: V_00100
    description: 3.10V (Vdet1_4).
    value: 4
  - name: V_00101
    description: 3.00V (Vdet1_5).
    value: 5
  - name: V_00110
    description: 2.90V (Vdet1_6).
    value: 6
  - name: V_00111
    description: 2.79V (Vdet1_7).
    value: 7
  - name: V_01000
    description: 2.68V (Vdet1_8).
    value: 8
  - name: V_01001
    description: 2.58V (Vdet1_9).
    value: 9
  - name: V_01010
    description: 2.48V (Vdet1_A).
    value: 10
  - name: V_01011
    description: 2.20V (Vdet1_B).
    value: 11
  - name: V_01100
    description: 1.96V (Vdet1_C).
    value: 12
  - name: V_01101
    description: 1.86V (Vdet1_D).
    value: 13
  - name: V_01110
    description: 1.75V (Vdet1_E).
    value: 14
  - name: V_01111
    description: 1.65V (Vdet1_F).
    value: 15
enum/LVD2LVL:
  bit_size: 3
  variants:
  - name: V_000
    description: 4.29V (Vdet2_0).
    value: 0
  - name: V_001
    description: 4.14V (Vdet2_1).
    value: 1
  - name: V_010
    description: 4.02V (Vdet2_2).
    value: 2
  - name: V_011
    description: 3.84V (Vdet2_3).
    value: 3
enum/MSTS:
  bit_size: 4
  variants:
  - name: V_0000
    description: Wait time = 2 cycles (0.25 us).
    value: 0
  - name: V_0001
    description: Wait time = 1024 cycles (128 us).
    value: 1
  - name: V_0010
    description: Wait time = 2048 cycles (256 us).
    value: 2
  - name: V_0011
    description: Wait time = 4096 cycles (512 us).
    value: 3
  - name: V_0100
    description: Wait time = 8192 cycles (1024 us).
    value: 4
  - name: V_0101
    description: Wait time = 16384 cycles (2048 us) (value after reset).
    value: 5
  - name: V_0110
    description: Wait time = 32768 cycles (4096 us).
    value: 6
  - name: V_0111
    description: Wait time = 65536 cycles (8192 us).
    value: 7
  - name: V_1000
    description: Wait time = 131072 cycles (16384 us).
    value: 8
  - name: V_1001
    description: Wait time = 262144 cycles (32768 us).
    value: 9
enum/OPCM:
  bit_size: 2
  variants:
  - name: V_00
    description: High-speed mode.
    value: 0
  - name: V_01
    description: Middle-speed mode.
    value: 1
  - name: V_10
    description: Low-voltage mode.
    value: 2
  - name: V_11
    description: Low-speed mode.
    value: 3
enum/PCKA:
  bit_size: 3
  variants:
  - name: V_000
    description: /1.
    value: 0
  - name: V_001
    description: /2.
    value: 1
  - name: V_010
    description: /4.
    value: 2
  - name: V_011
    description: /8.
    value: 3
  - name: V_100
    description: /16.
    value: 4
  - name: V_101
    description: /32.
    value: 5
  - name: V_110
    description: /64.
    value: 6
enum/PCKB:
  bit_size: 3
  variants:
  - name: V_000
    description: /1.
    value: 0
  - name: V_001
    description: /2.
    value: 1
  - name: V_010
    description: /4.
    value: 2
  - name: V_011
    description: /8.
    value: 3
  - name: V_100
    description: /16.
    value: 4
  - name: V_101
    description: /32.
    value: 5
  - name: V_110
    description: /64.
    value: 6
enum/PCKC:
  bit_size: 3
  variants:
  - name: V_000
    description: /1.
    value: 0
  - name: V_001
    description: /2.
    value: 1
  - name: V_010
    description: /4.
    value: 2
  - name: V_011
    description: /8.
    value: 3
  - name: V_100
    description: /16.
    value: 4
  - name: V_101
    description: /32.
    value: 5
  - name: V_110
    description: /64.
    value: 6
enum/PCKD:
  bit_size: 3
  variants:
  - name: V_000
    description: /1.
    value: 0
  - name: V_001
    description: /2.
    value: 1
  - name: V_010
    description: /4.
    value: 2
  - name: V_011
    description: /8.
    value: 3
  - name: V_100
    description: /16.
    value: 4
  - name: V_101
    description: /32.
    value: 5
  - name: V_110
    description: /64.
    value: 6
enum/PLLMUL:
  bit_size: 5
  variants:
  - name: V_1111
    description: Settings prohibited.
    value: 15
enum/PLODIV:
  bit_size: 2
  variants:
  - name: V_00
    description: /1.
    value: 0
  - name: V_01
    description: /2.
    value: 1
  - name: V_10
    description: /4.
    value: 2
  - name: V_11
    description: Setting prohibited.
    value: 3
enum/PRKEY:
  bit_size: 8
  variants:
  - name: V_0x5A
    description: Enables writing to the PRCR register.
    value: 90
enum/PSMC:
  bit_size: 2
  variants:
  - name: V_00
    description: All RAM is on Software Standby mode.
    value: 0
  - name: V_01
    description: 48KB RAM is on in Software Standby mode.
    value: 1
enum/SODRV:
  bit_size: 2
  variants:
  - name: V_00
    description: Normal mode.
    value: 0
  - name: V_01
    description: Low power mode 1.
    value: 1
  - name: V_10
    description: Low power mode 2.
    value: 2
  - name: V_11
    description: Low power mode 3.
    value: 3
enum/TRCK:
  bit_size: 4
  variants:
  - name: V_0000
    description: /1.
    value: 0
  - name: V_0001
    description: /2(value after reset).
    value: 1
  - name: V_0010
    description: /4.
    value: 2
enum/VBTLVDLVL:
  bit_size: 2
  variants:
  - name: V_00
    description: 2.7V.
    value: 0
  - name: V_01
    description: Setting prohibited.
    value: 1
  - name: V_10
    description: 2.3V.
    value: 2
  - name: V_11
    description: 2.1V.
    value: 3
