Classic Timing Analyzer report for NoCSimp
Sat Jan 15 16:50:33 2011
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clck'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                                                             ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.971 ns                         ; dataIn[12]                                                                                                                                                       ; InPort:inst1|DataFiFo[12] ; --         ; clck     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.602 ns                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[13]                     ; clck       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.241 ns                         ; reset                                                                                                                                                            ; InPort:inst1|Inr[1]       ; --         ; clck     ; 0            ;
; Clock Setup: 'clck'          ; N/A   ; None          ; 223.02 MHz ( period = 4.484 ns ) ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[3]  ; clck       ; clck     ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                                                  ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clck            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                             ; To                                                                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[0]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[1]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[2]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[3]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[11]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[25]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[26]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[27]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[28]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[4]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[5]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[6]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[7]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|DataFiFo[8]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|port[0]                                                                                                                                             ; clck       ; clck     ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 231.54 MHz ( period = 4.319 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|port[1]                                                                                                                                             ; clck       ; clck     ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[0]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.085 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[1]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.085 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[2]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.085 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[3]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.085 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[11]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 4.085 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[25]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 4.085 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[26]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 4.085 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[27]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 4.085 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[28]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 4.085 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[4]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[5]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[6]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[7]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|DataFiFo[8]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 237.98 MHz ( period = 4.202 ns )                    ; InPort:inst1|Inr[0]                                                                                                                                              ; InPort:inst1|Inr[4]                                                                                                                                              ; clck       ; clck     ; None                        ; None                      ; 3.988 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; InPort:inst1|port[0]                                                                                                                                             ; InPort:inst1|DataFiFo[0]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; InPort:inst1|port[0]                                                                                                                                             ; InPort:inst1|DataFiFo[1]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; InPort:inst1|port[0]                                                                                                                                             ; InPort:inst1|DataFiFo[2]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; InPort:inst1|port[0]                                                                                                                                             ; InPort:inst1|DataFiFo[3]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 240.79 MHz ( period = 4.153 ns )                    ; InPort:inst1|port[0]                                                                                                                                             ; InPort:inst1|DataFiFo[11]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 240.79 MHz ( period = 4.153 ns )                    ; InPort:inst1|port[0]                                                                                                                                             ; InPort:inst1|DataFiFo[25]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 240.79 MHz ( period = 4.153 ns )                    ; InPort:inst1|port[0]                                                                                                                                             ; InPort:inst1|DataFiFo[26]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 240.79 MHz ( period = 4.153 ns )                    ; InPort:inst1|port[0]                                                                                                                                             ; InPort:inst1|DataFiFo[27]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 240.79 MHz ( period = 4.153 ns )                    ; InPort:inst1|port[0]                                                                                                                                             ; InPort:inst1|DataFiFo[28]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|port[0]                                                                                                                                             ; clck       ; clck     ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 241.55 MHz ( period = 4.140 ns )                    ; InPort:inst1|port[1]                                                                                                                                             ; InPort:inst1|port[1]                                                                                                                                             ; clck       ; clck     ; None                        ; None                      ; 3.926 ns                ;
; N/A                                     ; 242.66 MHz ( period = 4.121 ns )                    ; InPort:inst1|Inr[3]                                                                                                                                              ; InPort:inst1|DataFiFo[0]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 242.66 MHz ( period = 4.121 ns )                    ; InPort:inst1|Inr[3]                                                                                                                                              ; InPort:inst1|DataFiFo[1]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 242.66 MHz ( period = 4.121 ns )                    ; InPort:inst1|Inr[3]                                                                                                                                              ; InPort:inst1|DataFiFo[2]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 242.66 MHz ( period = 4.121 ns )                    ; InPort:inst1|Inr[3]                                                                                                                                              ; InPort:inst1|DataFiFo[3]                                                                                                                                         ; clck       ; clck     ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 242.95 MHz ( period = 4.116 ns )                    ; InPort:inst1|Inr[3]                                                                                                                                              ; InPort:inst1|DataFiFo[25]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 242.95 MHz ( period = 4.116 ns )                    ; InPort:inst1|Inr[3]                                                                                                                                              ; InPort:inst1|DataFiFo[26]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 242.95 MHz ( period = 4.116 ns )                    ; InPort:inst1|Inr[3]                                                                                                                                              ; InPort:inst1|DataFiFo[27]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 242.95 MHz ( period = 4.116 ns )                    ; InPort:inst1|Inr[3]                                                                                                                                              ; InPort:inst1|DataFiFo[28]                                                                                                                                        ; clck       ; clck     ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_we_reg       ; clck       ; clck     ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg1 ; clck       ; clck     ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg2 ; clck       ; clck     ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg3 ; clck       ; clck     ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg4 ; clck       ; clck     ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg5 ; clck       ; clck     ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg6 ; clck       ; clck     ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg1  ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg2  ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg3  ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg4  ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg5  ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg6  ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg7  ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg8  ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg9  ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg10 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg11 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg12 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg13 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg14 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg15 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg16 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg17 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg18 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg19 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg20 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg21 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg22 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg23 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg24 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg25 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg26 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg27 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg28 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg29 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg30 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|wrreq                                                                                                                                               ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg31 ; clck       ; clck     ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg0  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_memory_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg1  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a1~porta_memory_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg2  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a2~porta_memory_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg3  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a3~porta_memory_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg4  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a4~porta_memory_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg5  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a5~porta_memory_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg6  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a6~porta_memory_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg7  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a7~porta_memory_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg8  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a8~porta_memory_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg9  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a9~porta_memory_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg10 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a10~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg11 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a11~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg12 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a12~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg13 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a13~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg14 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a14~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg15 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a15~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg16 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a16~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg17 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a17~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg18 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a18~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg19 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a19~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg20 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a20~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg21 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a21~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg22 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a22~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg23 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a23~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg24 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a24~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg25 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a25~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg26 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a26~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg27 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a27~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg28 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a28~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg29 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a29~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg30 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a30~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg31 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a31~porta_memory_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_we_reg       ; clck       ; clck     ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg0  ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg0 ; clck       ; clck     ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg1 ; clck       ; clck     ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg2 ; clck       ; clck     ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg3 ; clck       ; clck     ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg4 ; clck       ; clck     ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg5 ; clck       ; clck     ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg6 ; clck       ; clck     ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg1  ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg2  ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg3  ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg4  ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg5  ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg6  ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg7  ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg8  ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg9  ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg10 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg11 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg12 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg13 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg14 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg15 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg16 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg17 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg18 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg19 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg20 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg21 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg22 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg23 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg24 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg25 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg26 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg27 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg28 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg29 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg30 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|b_full                                                 ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg31 ; clck       ; clck     ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[26]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg26 ; clck       ; clck     ; None                        ; None                      ; 2.230 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[28]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg28 ; clck       ; clck     ; None                        ; None                      ; 2.207 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[27]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg27 ; clck       ; clck     ; None                        ; None                      ; 2.204 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[25]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg25 ; clck       ; clck     ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[4]                                                                                                                                         ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg4  ; clck       ; clck     ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[11]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg11 ; clck       ; clck     ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[3]                                                                                                                                         ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg3  ; clck       ; clck     ; None                        ; None                      ; 2.054 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[1]                                                                                                                                         ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg1  ; clck       ; clck     ; None                        ; None                      ; 1.945 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[2]                                                                                                                                         ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg2  ; clck       ; clck     ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[6]                                                                                                                                         ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg6  ; clck       ; clck     ; None                        ; None                      ; 1.663 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[0]                                                                                                                                         ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg0  ; clck       ; clck     ; None                        ; None                      ; 1.655 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[8]                                                                                                                                         ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg8  ; clck       ; clck     ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[7]                                                                                                                                         ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg7  ; clck       ; clck     ; None                        ; None                      ; 1.649 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[5]                                                                                                                                         ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg5  ; clck       ; clck     ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:wr_ptr|safe_q[5]                                                      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg5 ; clck       ; clck     ; None                        ; None                      ; 1.445 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[29]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg29 ; clck       ; clck     ; None                        ; None                      ; 1.379 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:wr_ptr|safe_q[1]                                                      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg1 ; clck       ; clck     ; None                        ; None                      ; 1.270 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[31]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg31 ; clck       ; clck     ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[30]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg30 ; clck       ; clck     ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:wr_ptr|safe_q[3]                                                      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg3 ; clck       ; clck     ; None                        ; None                      ; 1.030 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:wr_ptr|safe_q[0]                                                      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg0 ; clck       ; clck     ; None                        ; None                      ; 1.015 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:wr_ptr|safe_q[6]                                                      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg6 ; clck       ; clck     ; None                        ; None                      ; 0.996 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:wr_ptr|safe_q[2]                                                      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg2 ; clck       ; clck     ; None                        ; None                      ; 0.990 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[21]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg21 ; clck       ; clck     ; None                        ; None                      ; 0.983 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:wr_ptr|safe_q[4]                                                      ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_address_reg4 ; clck       ; clck     ; None                        ; None                      ; 0.968 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[16]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg16 ; clck       ; clck     ; None                        ; None                      ; 0.969 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[19]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg19 ; clck       ; clck     ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[9]                                                                                                                                         ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg9  ; clck       ; clck     ; None                        ; None                      ; 0.953 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[15]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg15 ; clck       ; clck     ; None                        ; None                      ; 0.953 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[18]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg18 ; clck       ; clck     ; None                        ; None                      ; 0.950 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[22]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg22 ; clck       ; clck     ; None                        ; None                      ; 0.942 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[13]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg13 ; clck       ; clck     ; None                        ; None                      ; 0.946 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[20]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg20 ; clck       ; clck     ; None                        ; None                      ; 0.946 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[17]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg17 ; clck       ; clck     ; None                        ; None                      ; 0.941 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[23]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg23 ; clck       ; clck     ; None                        ; None                      ; 0.936 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[24]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg24 ; clck       ; clck     ; None                        ; None                      ; 0.936 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[14]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg14 ; clck       ; clck     ; None                        ; None                      ; 0.933 ns                ;
; N/A                                     ; Restricted to 235.07 MHz ( period = 4.254 ns )      ; InPort:inst1|DataFiFo[10]                                                                                                                                        ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~porta_datain_reg10 ; clck       ; clck     ; None                        ; None                      ; 0.933 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                  ;                                                                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-------------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                        ; To Clock ;
+-------+--------------+------------+-------------+---------------------------+----------+
; N/A   ; None         ; 5.971 ns   ; dataIn[12]  ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A   ; None         ; 5.814 ns   ; dataIn[16]  ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A   ; None         ; 5.772 ns   ; dataIn[23]  ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A   ; None         ; 5.679 ns   ; dataInS[24] ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A   ; None         ; 5.676 ns   ; dataInW[30] ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A   ; None         ; 5.615 ns   ; dataIn[18]  ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A   ; None         ; 5.612 ns   ; dataIn[10]  ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A   ; None         ; 5.596 ns   ; dataIn[13]  ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A   ; None         ; 5.574 ns   ; dataIn[15]  ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A   ; None         ; 5.573 ns   ; dataInS[14] ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A   ; None         ; 5.562 ns   ; dataInS[10] ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A   ; None         ; 5.526 ns   ; dataInW[21] ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A   ; None         ; 5.521 ns   ; dataInS[18] ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A   ; None         ; 5.508 ns   ; dataIn[21]  ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A   ; None         ; 5.488 ns   ; dataIn[24]  ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A   ; None         ; 5.479 ns   ; dataIn[28]  ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A   ; None         ; 5.441 ns   ; dataIn[31]  ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A   ; None         ; 5.440 ns   ; dataInW[17] ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A   ; None         ; 5.438 ns   ; dataIn[22]  ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A   ; None         ; 5.389 ns   ; dataInW[23] ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A   ; None         ; 5.385 ns   ; dataInS[22] ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A   ; None         ; 5.382 ns   ; dataIn[29]  ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A   ; None         ; 5.352 ns   ; dataIn[30]  ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A   ; None         ; 5.351 ns   ; dataIn[5]   ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A   ; None         ; 5.349 ns   ; dataInW[29] ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A   ; None         ; 5.321 ns   ; dataIn[19]  ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A   ; None         ; 5.293 ns   ; dataIn[2]   ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A   ; None         ; 5.257 ns   ; dataInW[27] ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A   ; None         ; 5.257 ns   ; dataInS[30] ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A   ; None         ; 5.233 ns   ; dataInS[23] ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A   ; None         ; 5.232 ns   ; dataIn[20]  ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A   ; None         ; 5.223 ns   ; dataInW[7]  ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A   ; None         ; 5.208 ns   ; dataInN[18] ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A   ; None         ; 5.192 ns   ; dataInW[31] ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A   ; None         ; 5.188 ns   ; dataInW[19] ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A   ; None         ; 5.133 ns   ; dataInW[11] ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A   ; None         ; 5.119 ns   ; dataIn[25]  ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A   ; None         ; 5.119 ns   ; dataInS[20] ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A   ; None         ; 5.117 ns   ; dataIn[6]   ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A   ; None         ; 5.108 ns   ; dataInS[4]  ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A   ; None         ; 5.107 ns   ; dataIn[9]   ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A   ; None         ; 5.099 ns   ; dataInS[12] ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A   ; None         ; 5.080 ns   ; dataIn[17]  ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A   ; None         ; 5.080 ns   ; dataInW[13] ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A   ; None         ; 5.080 ns   ; dataInS[2]  ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A   ; None         ; 5.035 ns   ; dataIn[4]   ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A   ; None         ; 5.027 ns   ; dataIn[8]   ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A   ; None         ; 5.025 ns   ; dataIn[7]   ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A   ; None         ; 4.982 ns   ; dataInS[0]  ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A   ; None         ; 4.955 ns   ; dataIn[3]   ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A   ; None         ; 4.951 ns   ; dataInN[12] ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A   ; None         ; 4.950 ns   ; dataInW[18] ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A   ; None         ; 4.944 ns   ; dataInW[5]  ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A   ; None         ; 4.944 ns   ; dataInS[25] ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A   ; None         ; 4.925 ns   ; dataInN[24] ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A   ; None         ; 4.914 ns   ; dataInW[9]  ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A   ; None         ; 4.909 ns   ; dataInW[26] ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A   ; None         ; 4.886 ns   ; dataInS[16] ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A   ; None         ; 4.886 ns   ; dataIn[0]   ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A   ; None         ; 4.883 ns   ; dataInN[4]  ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A   ; None         ; 4.881 ns   ; dataInS[8]  ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A   ; None         ; 4.876 ns   ; dataInN[30] ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A   ; None         ; 4.874 ns   ; dataInW[24] ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A   ; None         ; 4.872 ns   ; dataInS[26] ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A   ; None         ; 4.850 ns   ; dataInN[16] ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A   ; None         ; 4.809 ns   ; dataInN[14] ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A   ; None         ; 4.805 ns   ; dataInW[1]  ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A   ; None         ; 4.803 ns   ; dataInW[0]  ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A   ; None         ; 4.783 ns   ; dataInN[3]  ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A   ; None         ; 4.764 ns   ; dataInW[15] ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A   ; None         ; 4.741 ns   ; dataInW[28] ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A   ; None         ; 4.737 ns   ; dataIn[26]  ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A   ; None         ; 4.716 ns   ; dataIn[1]   ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A   ; None         ; 4.716 ns   ; dataInN[8]  ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A   ; None         ; 4.713 ns   ; dataInW[10] ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A   ; None         ; 4.698 ns   ; dataInN[7]  ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A   ; None         ; 4.697 ns   ; dataInS[28] ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A   ; None         ; 4.682 ns   ; dataInS[1]  ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A   ; None         ; 4.676 ns   ; dataIn[27]  ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A   ; None         ; 4.665 ns   ; dataInN[0]  ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A   ; None         ; 4.664 ns   ; dataInN[22] ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A   ; None         ; 4.664 ns   ; dataInS[17] ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A   ; None         ; 4.662 ns   ; dataInW[4]  ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A   ; None         ; 4.657 ns   ; dataInS[6]  ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A   ; None         ; 4.652 ns   ; dataInN[23] ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A   ; None         ; 4.650 ns   ; dataIn[11]  ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A   ; None         ; 4.649 ns   ; dataInN[6]  ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A   ; None         ; 4.619 ns   ; dataIn[14]  ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A   ; None         ; 4.617 ns   ; dataInN[9]  ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A   ; None         ; 4.612 ns   ; dataInW[6]  ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A   ; None         ; 4.601 ns   ; dataInN[29] ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A   ; None         ; 4.583 ns   ; dataInS[3]  ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A   ; None         ; 4.576 ns   ; dataInN[2]  ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A   ; None         ; 4.573 ns   ; dataInS[29] ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A   ; None         ; 4.570 ns   ; dataInS[5]  ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A   ; None         ; 4.569 ns   ; dataInL[13] ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A   ; None         ; 4.563 ns   ; dataInW[12] ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A   ; None         ; 4.557 ns   ; dataInW[3]  ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A   ; None         ; 4.542 ns   ; dataInL[22] ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A   ; None         ; 4.526 ns   ; dataInN[1]  ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A   ; None         ; 4.522 ns   ; dataInL[23] ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A   ; None         ; 4.515 ns   ; dataInN[15] ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A   ; None         ; 4.507 ns   ; dataInW[8]  ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A   ; None         ; 4.504 ns   ; dataInN[5]  ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A   ; None         ; 4.496 ns   ; dataInS[13] ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A   ; None         ; 4.496 ns   ; dataInL[14] ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A   ; None         ; 4.490 ns   ; dataInS[27] ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A   ; None         ; 4.467 ns   ; dataInW[25] ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A   ; None         ; 4.462 ns   ; dataInL[31] ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A   ; None         ; 4.435 ns   ; dataInS[19] ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A   ; None         ; 4.420 ns   ; dataInW[14] ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A   ; None         ; 4.393 ns   ; dataInW[2]  ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A   ; None         ; 4.385 ns   ; dataInS[7]  ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A   ; None         ; 4.376 ns   ; dataInN[10] ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A   ; None         ; 4.367 ns   ; dataInN[21] ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A   ; None         ; 4.354 ns   ; dataInN[17] ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A   ; None         ; 4.336 ns   ; dataInN[19] ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A   ; None         ; 4.335 ns   ; dataInL[17] ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A   ; None         ; 4.330 ns   ; dataInW[22] ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A   ; None         ; 4.307 ns   ; dataInS[21] ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A   ; None         ; 4.301 ns   ; dataInW[16] ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A   ; None         ; 4.274 ns   ; dataInL[11] ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A   ; None         ; 4.254 ns   ; dataInL[16] ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A   ; None         ; 4.240 ns   ; dataInL[19] ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A   ; None         ; 4.234 ns   ; dataInS[11] ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A   ; None         ; 4.227 ns   ; dataInL[9]  ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A   ; None         ; 4.160 ns   ; dataInN[27] ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A   ; None         ; 4.147 ns   ; dataInL[7]  ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A   ; None         ; 4.141 ns   ; dataInL[4]  ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A   ; None         ; 4.140 ns   ; dataInL[25] ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A   ; None         ; 4.124 ns   ; dataInL[26] ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A   ; None         ; 4.121 ns   ; dataInL[18] ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A   ; None         ; 4.119 ns   ; dataInL[8]  ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A   ; None         ; 4.103 ns   ; dataInS[15] ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A   ; None         ; 4.096 ns   ; dataInL[0]  ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A   ; None         ; 4.095 ns   ; dataInN[31] ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A   ; None         ; 4.092 ns   ; dataInN[25] ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A   ; None         ; 4.072 ns   ; dataInS[9]  ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A   ; None         ; 4.070 ns   ; dataInN[13] ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A   ; None         ; 4.007 ns   ; dataInL[1]  ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A   ; None         ; 3.996 ns   ; dataInS[31] ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A   ; None         ; 3.972 ns   ; dataInL[2]  ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A   ; None         ; 3.957 ns   ; dataInL[12] ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A   ; None         ; 3.953 ns   ; dataInL[6]  ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A   ; None         ; 3.951 ns   ; dataInN[26] ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A   ; None         ; 3.920 ns   ; dataInN[11] ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A   ; None         ; 3.842 ns   ; dataInL[27] ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A   ; None         ; 3.838 ns   ; dataInL[5]  ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A   ; None         ; 3.832 ns   ; dataInN[28] ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A   ; None         ; 3.798 ns   ; dataInL[15] ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A   ; None         ; 3.790 ns   ; dataInL[24] ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A   ; None         ; 3.786 ns   ; dataInL[10] ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A   ; None         ; 3.781 ns   ; dataInL[3]  ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A   ; None         ; 3.694 ns   ; dataInL[29] ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A   ; None         ; 3.664 ns   ; dataInL[28] ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A   ; None         ; 3.649 ns   ; dataInL[30] ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A   ; None         ; 1.883 ns   ; reset       ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A   ; None         ; 1.883 ns   ; reset       ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A   ; None         ; 1.883 ns   ; reset       ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A   ; None         ; 1.883 ns   ; reset       ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A   ; None         ; 1.878 ns   ; reset       ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A   ; None         ; 1.878 ns   ; reset       ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A   ; None         ; 1.878 ns   ; reset       ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A   ; None         ; 1.878 ns   ; reset       ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A   ; None         ; 1.878 ns   ; reset       ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A   ; None         ; 1.808 ns   ; reset       ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A   ; None         ; 1.808 ns   ; reset       ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A   ; None         ; 1.808 ns   ; reset       ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A   ; None         ; 1.808 ns   ; reset       ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A   ; None         ; 1.808 ns   ; reset       ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A   ; None         ; 1.359 ns   ; reset       ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A   ; None         ; 1.359 ns   ; reset       ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A   ; None         ; 1.359 ns   ; reset       ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A   ; None         ; 1.359 ns   ; reset       ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A   ; None         ; 1.359 ns   ; reset       ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A   ; None         ; 1.102 ns   ; reset       ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A   ; None         ; 1.102 ns   ; reset       ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A   ; None         ; 1.102 ns   ; reset       ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A   ; None         ; 1.102 ns   ; reset       ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A   ; None         ; 1.102 ns   ; reset       ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A   ; None         ; 1.092 ns   ; reset       ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A   ; None         ; 1.092 ns   ; reset       ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A   ; None         ; 1.092 ns   ; reset       ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A   ; None         ; 1.092 ns   ; reset       ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A   ; None         ; 1.092 ns   ; reset       ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A   ; None         ; 0.850 ns   ; reset       ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A   ; None         ; 0.850 ns   ; reset       ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A   ; None         ; 0.850 ns   ; reset       ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A   ; None         ; 0.784 ns   ; dataInN[20] ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A   ; None         ; 0.598 ns   ; dataInL[20] ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A   ; None         ; 0.438 ns   ; dataInW[20] ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A   ; None         ; 0.182 ns   ; reset       ; InPort:inst1|Inr[3]       ; clck     ;
; N/A   ; None         ; 0.182 ns   ; reset       ; InPort:inst1|Inr[2]       ; clck     ;
; N/A   ; None         ; 0.182 ns   ; reset       ; InPort:inst1|WO           ; clck     ;
; N/A   ; None         ; 0.173 ns   ; dataInL[21] ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A   ; None         ; -0.011 ns  ; reset       ; InPort:inst1|Inr[4]       ; clck     ;
; N/A   ; None         ; -0.011 ns  ; reset       ; InPort:inst1|Inr[0]       ; clck     ;
; N/A   ; None         ; -0.011 ns  ; reset       ; InPort:inst1|Inr[1]       ; clck     ;
+-------+--------------+------------+-------------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                             ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 11.602 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[13] ; clck       ;
; N/A                                     ; None                                                ; 11.602 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[13] ; clck       ;
; N/A                                     ; None                                                ; 11.602 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[13] ; clck       ;
; N/A                                     ; None                                                ; 11.602 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[13] ; clck       ;
; N/A                                     ; None                                                ; 11.602 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[13] ; clck       ;
; N/A                                     ; None                                                ; 11.602 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[13] ; clck       ;
; N/A                                     ; None                                                ; 11.602 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[13] ; clck       ;
; N/A                                     ; None                                                ; 11.565 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[23] ; clck       ;
; N/A                                     ; None                                                ; 11.565 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[23] ; clck       ;
; N/A                                     ; None                                                ; 11.565 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[23] ; clck       ;
; N/A                                     ; None                                                ; 11.565 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[23] ; clck       ;
; N/A                                     ; None                                                ; 11.565 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[23] ; clck       ;
; N/A                                     ; None                                                ; 11.565 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[23] ; clck       ;
; N/A                                     ; None                                                ; 11.565 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[23] ; clck       ;
; N/A                                     ; None                                                ; 11.441 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[30] ; clck       ;
; N/A                                     ; None                                                ; 11.441 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[30] ; clck       ;
; N/A                                     ; None                                                ; 11.441 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[30] ; clck       ;
; N/A                                     ; None                                                ; 11.441 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[30] ; clck       ;
; N/A                                     ; None                                                ; 11.441 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[30] ; clck       ;
; N/A                                     ; None                                                ; 11.441 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[30] ; clck       ;
; N/A                                     ; None                                                ; 11.441 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[30] ; clck       ;
; N/A                                     ; None                                                ; 11.334 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[25] ; clck       ;
; N/A                                     ; None                                                ; 11.334 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[25] ; clck       ;
; N/A                                     ; None                                                ; 11.334 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[25] ; clck       ;
; N/A                                     ; None                                                ; 11.334 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[25] ; clck       ;
; N/A                                     ; None                                                ; 11.334 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[25] ; clck       ;
; N/A                                     ; None                                                ; 11.334 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[25] ; clck       ;
; N/A                                     ; None                                                ; 11.334 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[25] ; clck       ;
; N/A                                     ; None                                                ; 11.267 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[1]  ; clck       ;
; N/A                                     ; None                                                ; 11.267 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[1]  ; clck       ;
; N/A                                     ; None                                                ; 11.267 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[1]  ; clck       ;
; N/A                                     ; None                                                ; 11.267 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[1]  ; clck       ;
; N/A                                     ; None                                                ; 11.267 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[1]  ; clck       ;
; N/A                                     ; None                                                ; 11.267 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[1]  ; clck       ;
; N/A                                     ; None                                                ; 11.267 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[1]  ; clck       ;
; N/A                                     ; None                                                ; 11.249 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[27] ; clck       ;
; N/A                                     ; None                                                ; 11.249 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[27] ; clck       ;
; N/A                                     ; None                                                ; 11.249 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[27] ; clck       ;
; N/A                                     ; None                                                ; 11.249 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[27] ; clck       ;
; N/A                                     ; None                                                ; 11.249 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[27] ; clck       ;
; N/A                                     ; None                                                ; 11.249 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[27] ; clck       ;
; N/A                                     ; None                                                ; 11.249 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[27] ; clck       ;
; N/A                                     ; None                                                ; 11.213 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[22] ; clck       ;
; N/A                                     ; None                                                ; 11.213 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[22] ; clck       ;
; N/A                                     ; None                                                ; 11.213 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[22] ; clck       ;
; N/A                                     ; None                                                ; 11.213 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[22] ; clck       ;
; N/A                                     ; None                                                ; 11.213 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[22] ; clck       ;
; N/A                                     ; None                                                ; 11.213 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[22] ; clck       ;
; N/A                                     ; None                                                ; 11.213 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[22] ; clck       ;
; N/A                                     ; None                                                ; 11.143 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[26] ; clck       ;
; N/A                                     ; None                                                ; 11.143 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[26] ; clck       ;
; N/A                                     ; None                                                ; 11.143 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[26] ; clck       ;
; N/A                                     ; None                                                ; 11.143 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[26] ; clck       ;
; N/A                                     ; None                                                ; 11.143 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[26] ; clck       ;
; N/A                                     ; None                                                ; 11.143 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[26] ; clck       ;
; N/A                                     ; None                                                ; 11.143 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[26] ; clck       ;
; N/A                                     ; None                                                ; 11.083 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[21] ; clck       ;
; N/A                                     ; None                                                ; 11.083 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[21] ; clck       ;
; N/A                                     ; None                                                ; 11.083 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[21] ; clck       ;
; N/A                                     ; None                                                ; 11.083 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[21] ; clck       ;
; N/A                                     ; None                                                ; 11.083 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[21] ; clck       ;
; N/A                                     ; None                                                ; 11.083 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[21] ; clck       ;
; N/A                                     ; None                                                ; 11.083 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[21] ; clck       ;
; N/A                                     ; None                                                ; 10.935 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[20] ; clck       ;
; N/A                                     ; None                                                ; 10.935 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[20] ; clck       ;
; N/A                                     ; None                                                ; 10.935 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[20] ; clck       ;
; N/A                                     ; None                                                ; 10.935 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[20] ; clck       ;
; N/A                                     ; None                                                ; 10.935 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[20] ; clck       ;
; N/A                                     ; None                                                ; 10.935 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[20] ; clck       ;
; N/A                                     ; None                                                ; 10.935 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[20] ; clck       ;
; N/A                                     ; None                                                ; 10.932 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[14] ; clck       ;
; N/A                                     ; None                                                ; 10.932 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[14] ; clck       ;
; N/A                                     ; None                                                ; 10.932 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[14] ; clck       ;
; N/A                                     ; None                                                ; 10.932 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[14] ; clck       ;
; N/A                                     ; None                                                ; 10.932 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[14] ; clck       ;
; N/A                                     ; None                                                ; 10.932 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[14] ; clck       ;
; N/A                                     ; None                                                ; 10.932 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[14] ; clck       ;
; N/A                                     ; None                                                ; 10.929 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[18] ; clck       ;
; N/A                                     ; None                                                ; 10.929 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[18] ; clck       ;
; N/A                                     ; None                                                ; 10.929 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[18] ; clck       ;
; N/A                                     ; None                                                ; 10.929 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[18] ; clck       ;
; N/A                                     ; None                                                ; 10.929 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[18] ; clck       ;
; N/A                                     ; None                                                ; 10.929 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[18] ; clck       ;
; N/A                                     ; None                                                ; 10.929 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[18] ; clck       ;
; N/A                                     ; None                                                ; 10.870 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[15] ; clck       ;
; N/A                                     ; None                                                ; 10.870 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[15] ; clck       ;
; N/A                                     ; None                                                ; 10.870 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[15] ; clck       ;
; N/A                                     ; None                                                ; 10.870 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[15] ; clck       ;
; N/A                                     ; None                                                ; 10.870 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[15] ; clck       ;
; N/A                                     ; None                                                ; 10.870 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[15] ; clck       ;
; N/A                                     ; None                                                ; 10.870 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[15] ; clck       ;
; N/A                                     ; None                                                ; 10.864 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[2]  ; clck       ;
; N/A                                     ; None                                                ; 10.864 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[2]  ; clck       ;
; N/A                                     ; None                                                ; 10.864 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[2]  ; clck       ;
; N/A                                     ; None                                                ; 10.864 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[2]  ; clck       ;
; N/A                                     ; None                                                ; 10.864 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[2]  ; clck       ;
; N/A                                     ; None                                                ; 10.864 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[2]  ; clck       ;
; N/A                                     ; None                                                ; 10.864 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[2]  ; clck       ;
; N/A                                     ; None                                                ; 10.859 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[19] ; clck       ;
; N/A                                     ; None                                                ; 10.859 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[19] ; clck       ;
; N/A                                     ; None                                                ; 10.859 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[19] ; clck       ;
; N/A                                     ; None                                                ; 10.859 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[19] ; clck       ;
; N/A                                     ; None                                                ; 10.859 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[19] ; clck       ;
; N/A                                     ; None                                                ; 10.859 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[19] ; clck       ;
; N/A                                     ; None                                                ; 10.859 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[19] ; clck       ;
; N/A                                     ; None                                                ; 10.856 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[12] ; clck       ;
; N/A                                     ; None                                                ; 10.856 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[12] ; clck       ;
; N/A                                     ; None                                                ; 10.856 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[12] ; clck       ;
; N/A                                     ; None                                                ; 10.856 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[12] ; clck       ;
; N/A                                     ; None                                                ; 10.856 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[12] ; clck       ;
; N/A                                     ; None                                                ; 10.856 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[12] ; clck       ;
; N/A                                     ; None                                                ; 10.856 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[12] ; clck       ;
; N/A                                     ; None                                                ; 10.831 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[8]  ; clck       ;
; N/A                                     ; None                                                ; 10.831 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[8]  ; clck       ;
; N/A                                     ; None                                                ; 10.831 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[8]  ; clck       ;
; N/A                                     ; None                                                ; 10.831 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[8]  ; clck       ;
; N/A                                     ; None                                                ; 10.831 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[8]  ; clck       ;
; N/A                                     ; None                                                ; 10.831 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[8]  ; clck       ;
; N/A                                     ; None                                                ; 10.831 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[8]  ; clck       ;
; N/A                                     ; None                                                ; 10.825 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[0]  ; clck       ;
; N/A                                     ; None                                                ; 10.825 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[0]  ; clck       ;
; N/A                                     ; None                                                ; 10.825 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[0]  ; clck       ;
; N/A                                     ; None                                                ; 10.825 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[0]  ; clck       ;
; N/A                                     ; None                                                ; 10.825 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[0]  ; clck       ;
; N/A                                     ; None                                                ; 10.825 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[0]  ; clck       ;
; N/A                                     ; None                                                ; 10.825 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[0]  ; clck       ;
; N/A                                     ; None                                                ; 10.815 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[29] ; clck       ;
; N/A                                     ; None                                                ; 10.815 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[29] ; clck       ;
; N/A                                     ; None                                                ; 10.815 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[29] ; clck       ;
; N/A                                     ; None                                                ; 10.815 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[29] ; clck       ;
; N/A                                     ; None                                                ; 10.815 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[29] ; clck       ;
; N/A                                     ; None                                                ; 10.815 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[29] ; clck       ;
; N/A                                     ; None                                                ; 10.815 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[29] ; clck       ;
; N/A                                     ; None                                                ; 10.751 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[4]  ; clck       ;
; N/A                                     ; None                                                ; 10.751 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[4]  ; clck       ;
; N/A                                     ; None                                                ; 10.751 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[4]  ; clck       ;
; N/A                                     ; None                                                ; 10.751 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[4]  ; clck       ;
; N/A                                     ; None                                                ; 10.751 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[4]  ; clck       ;
; N/A                                     ; None                                                ; 10.751 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[4]  ; clck       ;
; N/A                                     ; None                                                ; 10.751 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[4]  ; clck       ;
; N/A                                     ; None                                                ; 10.724 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[10] ; clck       ;
; N/A                                     ; None                                                ; 10.724 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[10] ; clck       ;
; N/A                                     ; None                                                ; 10.724 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[10] ; clck       ;
; N/A                                     ; None                                                ; 10.724 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[10] ; clck       ;
; N/A                                     ; None                                                ; 10.724 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[10] ; clck       ;
; N/A                                     ; None                                                ; 10.724 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[10] ; clck       ;
; N/A                                     ; None                                                ; 10.724 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[10] ; clck       ;
; N/A                                     ; None                                                ; 10.637 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[17] ; clck       ;
; N/A                                     ; None                                                ; 10.637 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[17] ; clck       ;
; N/A                                     ; None                                                ; 10.637 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[17] ; clck       ;
; N/A                                     ; None                                                ; 10.637 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[17] ; clck       ;
; N/A                                     ; None                                                ; 10.637 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[17] ; clck       ;
; N/A                                     ; None                                                ; 10.637 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[17] ; clck       ;
; N/A                                     ; None                                                ; 10.637 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[17] ; clck       ;
; N/A                                     ; None                                                ; 10.605 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[16] ; clck       ;
; N/A                                     ; None                                                ; 10.605 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[16] ; clck       ;
; N/A                                     ; None                                                ; 10.605 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[16] ; clck       ;
; N/A                                     ; None                                                ; 10.605 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[16] ; clck       ;
; N/A                                     ; None                                                ; 10.605 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[16] ; clck       ;
; N/A                                     ; None                                                ; 10.605 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[16] ; clck       ;
; N/A                                     ; None                                                ; 10.605 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[16] ; clck       ;
; N/A                                     ; None                                                ; 10.581 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[6]  ; clck       ;
; N/A                                     ; None                                                ; 10.581 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[6]  ; clck       ;
; N/A                                     ; None                                                ; 10.581 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[6]  ; clck       ;
; N/A                                     ; None                                                ; 10.581 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[6]  ; clck       ;
; N/A                                     ; None                                                ; 10.581 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[6]  ; clck       ;
; N/A                                     ; None                                                ; 10.581 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[6]  ; clck       ;
; N/A                                     ; None                                                ; 10.581 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[6]  ; clck       ;
; N/A                                     ; None                                                ; 10.578 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[31] ; clck       ;
; N/A                                     ; None                                                ; 10.578 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[31] ; clck       ;
; N/A                                     ; None                                                ; 10.578 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[31] ; clck       ;
; N/A                                     ; None                                                ; 10.578 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[31] ; clck       ;
; N/A                                     ; None                                                ; 10.578 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[31] ; clck       ;
; N/A                                     ; None                                                ; 10.578 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[31] ; clck       ;
; N/A                                     ; None                                                ; 10.578 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[31] ; clck       ;
; N/A                                     ; None                                                ; 10.546 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[11] ; clck       ;
; N/A                                     ; None                                                ; 10.546 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[11] ; clck       ;
; N/A                                     ; None                                                ; 10.546 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[11] ; clck       ;
; N/A                                     ; None                                                ; 10.546 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[11] ; clck       ;
; N/A                                     ; None                                                ; 10.546 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[11] ; clck       ;
; N/A                                     ; None                                                ; 10.546 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[11] ; clck       ;
; N/A                                     ; None                                                ; 10.546 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[11] ; clck       ;
; N/A                                     ; None                                                ; 10.512 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[5]  ; clck       ;
; N/A                                     ; None                                                ; 10.512 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[5]  ; clck       ;
; N/A                                     ; None                                                ; 10.512 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[5]  ; clck       ;
; N/A                                     ; None                                                ; 10.512 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[5]  ; clck       ;
; N/A                                     ; None                                                ; 10.512 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[5]  ; clck       ;
; N/A                                     ; None                                                ; 10.512 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[5]  ; clck       ;
; N/A                                     ; None                                                ; 10.512 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[5]  ; clck       ;
; N/A                                     ; None                                                ; 10.456 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[9]  ; clck       ;
; N/A                                     ; None                                                ; 10.456 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[9]  ; clck       ;
; N/A                                     ; None                                                ; 10.456 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[9]  ; clck       ;
; N/A                                     ; None                                                ; 10.456 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[9]  ; clck       ;
; N/A                                     ; None                                                ; 10.456 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg4 ; q[9]  ; clck       ;
; N/A                                     ; None                                                ; 10.456 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg5 ; q[9]  ; clck       ;
; N/A                                     ; None                                                ; 10.456 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6 ; q[9]  ; clck       ;
; N/A                                     ; None                                                ; 10.411 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0 ; q[7]  ; clck       ;
; N/A                                     ; None                                                ; 10.411 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg1 ; q[7]  ; clck       ;
; N/A                                     ; None                                                ; 10.411 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg2 ; q[7]  ; clck       ;
; N/A                                     ; None                                                ; 10.411 ns  ; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg3 ; q[7]  ; clck       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                  ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-------------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                        ; To Clock ;
+---------------+-------------+-----------+-------------+---------------------------+----------+
; N/A           ; None        ; 0.241 ns  ; reset       ; InPort:inst1|Inr[4]       ; clck     ;
; N/A           ; None        ; 0.241 ns  ; reset       ; InPort:inst1|Inr[0]       ; clck     ;
; N/A           ; None        ; 0.241 ns  ; reset       ; InPort:inst1|Inr[1]       ; clck     ;
; N/A           ; None        ; 0.057 ns  ; dataInL[21] ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A           ; None        ; 0.048 ns  ; reset       ; InPort:inst1|Inr[3]       ; clck     ;
; N/A           ; None        ; 0.048 ns  ; reset       ; InPort:inst1|Inr[2]       ; clck     ;
; N/A           ; None        ; 0.048 ns  ; reset       ; InPort:inst1|WO           ; clck     ;
; N/A           ; None        ; -0.208 ns ; dataInW[20] ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A           ; None        ; -0.368 ns ; dataInL[20] ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A           ; None        ; -0.554 ns ; dataInN[20] ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A           ; None        ; -0.620 ns ; reset       ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A           ; None        ; -0.620 ns ; reset       ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A           ; None        ; -0.620 ns ; reset       ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A           ; None        ; -0.862 ns ; reset       ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A           ; None        ; -0.862 ns ; reset       ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A           ; None        ; -0.862 ns ; reset       ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A           ; None        ; -0.862 ns ; reset       ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A           ; None        ; -0.862 ns ; reset       ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A           ; None        ; -0.872 ns ; reset       ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A           ; None        ; -0.872 ns ; reset       ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A           ; None        ; -0.872 ns ; reset       ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A           ; None        ; -0.872 ns ; reset       ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A           ; None        ; -0.872 ns ; reset       ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A           ; None        ; -1.129 ns ; reset       ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A           ; None        ; -1.129 ns ; reset       ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A           ; None        ; -1.129 ns ; reset       ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A           ; None        ; -1.129 ns ; reset       ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A           ; None        ; -1.129 ns ; reset       ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A           ; None        ; -1.578 ns ; reset       ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A           ; None        ; -1.578 ns ; reset       ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A           ; None        ; -1.578 ns ; reset       ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A           ; None        ; -1.578 ns ; reset       ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A           ; None        ; -1.578 ns ; reset       ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A           ; None        ; -1.648 ns ; reset       ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A           ; None        ; -1.648 ns ; reset       ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A           ; None        ; -1.648 ns ; reset       ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A           ; None        ; -1.648 ns ; reset       ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A           ; None        ; -1.648 ns ; reset       ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A           ; None        ; -1.653 ns ; reset       ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A           ; None        ; -1.653 ns ; reset       ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A           ; None        ; -1.653 ns ; reset       ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A           ; None        ; -1.653 ns ; reset       ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A           ; None        ; -3.419 ns ; dataInL[30] ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A           ; None        ; -3.434 ns ; dataInL[28] ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A           ; None        ; -3.464 ns ; dataInL[29] ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A           ; None        ; -3.551 ns ; dataInL[3]  ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A           ; None        ; -3.556 ns ; dataInL[10] ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A           ; None        ; -3.560 ns ; dataInL[24] ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A           ; None        ; -3.568 ns ; dataInL[15] ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A           ; None        ; -3.602 ns ; dataInN[28] ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A           ; None        ; -3.608 ns ; dataInL[5]  ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A           ; None        ; -3.612 ns ; dataInL[27] ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A           ; None        ; -3.690 ns ; dataInN[11] ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A           ; None        ; -3.721 ns ; dataInN[26] ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A           ; None        ; -3.723 ns ; dataInL[6]  ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A           ; None        ; -3.727 ns ; dataInL[12] ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A           ; None        ; -3.742 ns ; dataInL[2]  ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A           ; None        ; -3.766 ns ; dataInS[31] ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A           ; None        ; -3.777 ns ; dataInL[1]  ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A           ; None        ; -3.840 ns ; dataInN[13] ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A           ; None        ; -3.842 ns ; dataInS[9]  ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A           ; None        ; -3.862 ns ; dataInN[25] ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A           ; None        ; -3.865 ns ; dataInN[31] ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A           ; None        ; -3.866 ns ; dataInL[0]  ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A           ; None        ; -3.873 ns ; dataInS[15] ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A           ; None        ; -3.889 ns ; dataInL[8]  ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A           ; None        ; -3.891 ns ; dataInL[18] ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A           ; None        ; -3.894 ns ; dataInL[26] ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A           ; None        ; -3.910 ns ; dataInL[25] ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A           ; None        ; -3.911 ns ; dataInL[4]  ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A           ; None        ; -3.917 ns ; dataInL[7]  ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A           ; None        ; -3.930 ns ; dataInN[27] ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A           ; None        ; -3.997 ns ; dataInL[9]  ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A           ; None        ; -4.004 ns ; dataInS[11] ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A           ; None        ; -4.010 ns ; dataInL[19] ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A           ; None        ; -4.024 ns ; dataInL[16] ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A           ; None        ; -4.044 ns ; dataInL[11] ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A           ; None        ; -4.071 ns ; dataInW[16] ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A           ; None        ; -4.077 ns ; dataInS[21] ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A           ; None        ; -4.100 ns ; dataInW[22] ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A           ; None        ; -4.105 ns ; dataInL[17] ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A           ; None        ; -4.106 ns ; dataInN[19] ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A           ; None        ; -4.124 ns ; dataInN[17] ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A           ; None        ; -4.137 ns ; dataInN[21] ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A           ; None        ; -4.146 ns ; dataInN[10] ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A           ; None        ; -4.155 ns ; dataInS[7]  ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A           ; None        ; -4.163 ns ; dataInW[2]  ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A           ; None        ; -4.190 ns ; dataInW[14] ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A           ; None        ; -4.205 ns ; dataInS[19] ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A           ; None        ; -4.232 ns ; dataInL[31] ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A           ; None        ; -4.237 ns ; dataInW[25] ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A           ; None        ; -4.260 ns ; dataInS[27] ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A           ; None        ; -4.266 ns ; dataInS[13] ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A           ; None        ; -4.266 ns ; dataInL[14] ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A           ; None        ; -4.274 ns ; dataInN[5]  ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A           ; None        ; -4.277 ns ; dataInW[8]  ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A           ; None        ; -4.285 ns ; dataInN[15] ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A           ; None        ; -4.292 ns ; dataInL[23] ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A           ; None        ; -4.296 ns ; dataInN[1]  ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A           ; None        ; -4.312 ns ; dataInL[22] ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A           ; None        ; -4.327 ns ; dataInW[3]  ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A           ; None        ; -4.333 ns ; dataInW[12] ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A           ; None        ; -4.339 ns ; dataInL[13] ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A           ; None        ; -4.340 ns ; dataInS[5]  ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A           ; None        ; -4.343 ns ; dataInS[29] ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A           ; None        ; -4.346 ns ; dataInN[2]  ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A           ; None        ; -4.353 ns ; dataInS[3]  ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A           ; None        ; -4.371 ns ; dataInN[29] ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A           ; None        ; -4.382 ns ; dataInW[6]  ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A           ; None        ; -4.387 ns ; dataInN[9]  ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A           ; None        ; -4.389 ns ; dataIn[14]  ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A           ; None        ; -4.419 ns ; dataInN[6]  ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A           ; None        ; -4.420 ns ; dataIn[11]  ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A           ; None        ; -4.422 ns ; dataInN[23] ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A           ; None        ; -4.427 ns ; dataInS[6]  ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A           ; None        ; -4.432 ns ; dataInW[4]  ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A           ; None        ; -4.434 ns ; dataInN[22] ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A           ; None        ; -4.434 ns ; dataInS[17] ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A           ; None        ; -4.435 ns ; dataInN[0]  ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A           ; None        ; -4.446 ns ; dataIn[27]  ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A           ; None        ; -4.452 ns ; dataInS[1]  ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A           ; None        ; -4.467 ns ; dataInS[28] ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A           ; None        ; -4.468 ns ; dataInN[7]  ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A           ; None        ; -4.483 ns ; dataInW[10] ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A           ; None        ; -4.486 ns ; dataIn[1]   ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A           ; None        ; -4.486 ns ; dataInN[8]  ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A           ; None        ; -4.507 ns ; dataIn[26]  ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A           ; None        ; -4.511 ns ; dataInW[28] ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A           ; None        ; -4.534 ns ; dataInW[15] ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A           ; None        ; -4.553 ns ; dataInN[3]  ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A           ; None        ; -4.573 ns ; dataInW[0]  ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A           ; None        ; -4.575 ns ; dataInW[1]  ; InPort:inst1|DataFiFo[1]  ; clck     ;
; N/A           ; None        ; -4.579 ns ; dataInN[14] ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A           ; None        ; -4.620 ns ; dataInN[16] ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A           ; None        ; -4.642 ns ; dataInS[26] ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A           ; None        ; -4.644 ns ; dataInW[24] ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A           ; None        ; -4.646 ns ; dataInN[30] ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A           ; None        ; -4.651 ns ; dataInS[8]  ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A           ; None        ; -4.653 ns ; dataInN[4]  ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A           ; None        ; -4.656 ns ; dataInS[16] ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A           ; None        ; -4.656 ns ; dataIn[0]   ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A           ; None        ; -4.679 ns ; dataInW[26] ; InPort:inst1|DataFiFo[26] ; clck     ;
; N/A           ; None        ; -4.684 ns ; dataInW[9]  ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A           ; None        ; -4.695 ns ; dataInN[24] ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A           ; None        ; -4.714 ns ; dataInW[5]  ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A           ; None        ; -4.714 ns ; dataInS[25] ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A           ; None        ; -4.720 ns ; dataInW[18] ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A           ; None        ; -4.721 ns ; dataInN[12] ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A           ; None        ; -4.725 ns ; dataIn[3]   ; InPort:inst1|DataFiFo[3]  ; clck     ;
; N/A           ; None        ; -4.752 ns ; dataInS[0]  ; InPort:inst1|DataFiFo[0]  ; clck     ;
; N/A           ; None        ; -4.795 ns ; dataIn[7]   ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A           ; None        ; -4.797 ns ; dataIn[8]   ; InPort:inst1|DataFiFo[8]  ; clck     ;
; N/A           ; None        ; -4.805 ns ; dataIn[4]   ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A           ; None        ; -4.850 ns ; dataIn[17]  ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A           ; None        ; -4.850 ns ; dataInW[13] ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A           ; None        ; -4.850 ns ; dataInS[2]  ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A           ; None        ; -4.869 ns ; dataInS[12] ; InPort:inst1|DataFiFo[12] ; clck     ;
; N/A           ; None        ; -4.877 ns ; dataIn[9]   ; InPort:inst1|DataFiFo[9]  ; clck     ;
; N/A           ; None        ; -4.878 ns ; dataInS[4]  ; InPort:inst1|DataFiFo[4]  ; clck     ;
; N/A           ; None        ; -4.887 ns ; dataIn[6]   ; InPort:inst1|DataFiFo[6]  ; clck     ;
; N/A           ; None        ; -4.889 ns ; dataIn[25]  ; InPort:inst1|DataFiFo[25] ; clck     ;
; N/A           ; None        ; -4.889 ns ; dataInS[20] ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A           ; None        ; -4.903 ns ; dataInW[11] ; InPort:inst1|DataFiFo[11] ; clck     ;
; N/A           ; None        ; -4.958 ns ; dataInW[19] ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A           ; None        ; -4.962 ns ; dataInW[31] ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A           ; None        ; -4.978 ns ; dataInN[18] ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A           ; None        ; -4.993 ns ; dataInW[7]  ; InPort:inst1|DataFiFo[7]  ; clck     ;
; N/A           ; None        ; -5.002 ns ; dataIn[20]  ; InPort:inst1|DataFiFo[20] ; clck     ;
; N/A           ; None        ; -5.003 ns ; dataInS[23] ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A           ; None        ; -5.027 ns ; dataInW[27] ; InPort:inst1|DataFiFo[27] ; clck     ;
; N/A           ; None        ; -5.027 ns ; dataInS[30] ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A           ; None        ; -5.063 ns ; dataIn[2]   ; InPort:inst1|DataFiFo[2]  ; clck     ;
; N/A           ; None        ; -5.091 ns ; dataIn[19]  ; InPort:inst1|DataFiFo[19] ; clck     ;
; N/A           ; None        ; -5.119 ns ; dataInW[29] ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A           ; None        ; -5.121 ns ; dataIn[5]   ; InPort:inst1|DataFiFo[5]  ; clck     ;
; N/A           ; None        ; -5.122 ns ; dataIn[30]  ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A           ; None        ; -5.152 ns ; dataIn[29]  ; InPort:inst1|DataFiFo[29] ; clck     ;
; N/A           ; None        ; -5.155 ns ; dataInS[22] ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A           ; None        ; -5.159 ns ; dataInW[23] ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A           ; None        ; -5.208 ns ; dataIn[22]  ; InPort:inst1|DataFiFo[22] ; clck     ;
; N/A           ; None        ; -5.210 ns ; dataInW[17] ; InPort:inst1|DataFiFo[17] ; clck     ;
; N/A           ; None        ; -5.211 ns ; dataIn[31]  ; InPort:inst1|DataFiFo[31] ; clck     ;
; N/A           ; None        ; -5.249 ns ; dataIn[28]  ; InPort:inst1|DataFiFo[28] ; clck     ;
; N/A           ; None        ; -5.258 ns ; dataIn[24]  ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A           ; None        ; -5.278 ns ; dataIn[21]  ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A           ; None        ; -5.291 ns ; dataInS[18] ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A           ; None        ; -5.296 ns ; dataInW[21] ; InPort:inst1|DataFiFo[21] ; clck     ;
; N/A           ; None        ; -5.332 ns ; dataInS[10] ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A           ; None        ; -5.343 ns ; dataInS[14] ; InPort:inst1|DataFiFo[14] ; clck     ;
; N/A           ; None        ; -5.344 ns ; dataIn[15]  ; InPort:inst1|DataFiFo[15] ; clck     ;
; N/A           ; None        ; -5.366 ns ; dataIn[13]  ; InPort:inst1|DataFiFo[13] ; clck     ;
; N/A           ; None        ; -5.382 ns ; dataIn[10]  ; InPort:inst1|DataFiFo[10] ; clck     ;
; N/A           ; None        ; -5.385 ns ; dataIn[18]  ; InPort:inst1|DataFiFo[18] ; clck     ;
; N/A           ; None        ; -5.446 ns ; dataInW[30] ; InPort:inst1|DataFiFo[30] ; clck     ;
; N/A           ; None        ; -5.449 ns ; dataInS[24] ; InPort:inst1|DataFiFo[24] ; clck     ;
; N/A           ; None        ; -5.542 ns ; dataIn[23]  ; InPort:inst1|DataFiFo[23] ; clck     ;
; N/A           ; None        ; -5.584 ns ; dataIn[16]  ; InPort:inst1|DataFiFo[16] ; clck     ;
; N/A           ; None        ; -5.741 ns ; dataIn[12]  ; InPort:inst1|DataFiFo[12] ; clck     ;
+---------------+-------------+-----------+-------------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Sat Jan 15 16:50:32 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c NoCSimp --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clck" is an undefined clock
Info: Clock "clck" has Internal fmax of 223.02 MHz between source register "InPort:inst1|Inr[0]" and destination register "InPort:inst1|DataFiFo[0]" (period= 4.484 ns)
    Info: + Longest register to register delay is 4.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y17_N15; Fanout = 5; REG Node = 'InPort:inst1|Inr[0]'
        Info: 2: + IC(0.495 ns) + CELL(0.438 ns) = 0.933 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 1; COMB Node = 'InPort:inst1|Mux0~36'
        Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 1.334 ns; Loc. = LCCOMB_X19_Y17_N0; Fanout = 3; COMB Node = 'InPort:inst1|Mux0~37'
        Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 1.739 ns; Loc. = LCCOMB_X19_Y17_N30; Fanout = 3; COMB Node = 'InPort:inst1|Selector9~31'
        Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 2.149 ns; Loc. = LCCOMB_X19_Y17_N4; Fanout = 32; COMB Node = 'InPort:inst1|DataFiFo[4]~332'
        Info: 6: + IC(1.455 ns) + CELL(0.660 ns) = 4.264 ns; Loc. = LCFF_X41_Y16_N1; Fanout = 1; REG Node = 'InPort:inst1|DataFiFo[0]'
        Info: Total cell delay = 1.548 ns ( 36.30 % )
        Info: Total interconnect delay = 2.716 ns ( 63.70 % )
    Info: - Smallest clock skew is -0.006 ns
        Info: + Shortest clock path from clock "clck" to destination register is 2.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clck~clkctrl'
            Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X41_Y16_N1; Fanout = 1; REG Node = 'InPort:inst1|DataFiFo[0]'
            Info: Total cell delay = 1.536 ns ( 57.38 % )
            Info: Total interconnect delay = 1.141 ns ( 42.62 % )
        Info: - Longest clock path from clock "clck" to source register is 2.683 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clck~clkctrl'
            Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X19_Y17_N15; Fanout = 5; REG Node = 'InPort:inst1|Inr[0]'
            Info: Total cell delay = 1.536 ns ( 57.25 % )
            Info: Total interconnect delay = 1.147 ns ( 42.75 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "InPort:inst1|DataFiFo[12]" (data pin = "dataIn[12]", clock pin = "clck") is 5.971 ns
    Info: + Longest pin to register delay is 8.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_AA1; Fanout = 1; PIN Node = 'dataIn[12]'
        Info: 2: + IC(6.117 ns) + CELL(0.438 ns) = 7.417 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 1; COMB Node = 'InPort:inst1|Mux20~19'
        Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 7.943 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 1; COMB Node = 'InPort:inst1|Mux20~20'
        Info: 4: + IC(0.248 ns) + CELL(0.420 ns) = 8.611 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 1; COMB Node = 'InPort:inst1|DataFiFo[12]~feeder'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.695 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 1; REG Node = 'InPort:inst1|DataFiFo[12]'
        Info: Total cell delay = 2.079 ns ( 23.91 % )
        Info: Total interconnect delay = 6.616 ns ( 76.09 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clck" to destination register is 2.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clck~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 1; REG Node = 'InPort:inst1|DataFiFo[12]'
        Info: Total cell delay = 1.536 ns ( 57.14 % )
        Info: Total interconnect delay = 1.152 ns ( 42.86 % )
Info: tco from clock "clck" to destination pin "q[13]" through memory "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0" is 11.602 ns
    Info: + Longest clock path from clock "clck" to source memory is 2.780 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clck~clkctrl'
        Info: 3: + IC(0.974 ns) + CELL(0.689 ns) = 2.780 ns; Loc. = M4K_X26_Y17; Fanout = 32; MEM Node = 'fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0'
        Info: Total cell delay = 1.688 ns ( 60.72 % )
        Info: Total interconnect delay = 1.092 ns ( 39.28 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 8.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y17; Fanout = 32; MEM Node = 'fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y17; Fanout = 1; MEM Node = 'fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|q_b[13]'
        Info: 3: + IC(3.020 ns) + CELL(2.602 ns) = 8.613 ns; Loc. = PIN_T20; Fanout = 0; PIN Node = 'q[13]'
        Info: Total cell delay = 5.593 ns ( 64.94 % )
        Info: Total interconnect delay = 3.020 ns ( 35.06 % )
Info: th for register "InPort:inst1|Inr[4]" (data pin = "reset", clock pin = "clck") is 0.241 ns
    Info: + Longest clock path from clock "clck" to destination register is 2.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 141; COMB Node = 'clck~clkctrl'
        Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X19_Y17_N23; Fanout = 6; REG Node = 'InPort:inst1|Inr[4]'
        Info: Total cell delay = 1.536 ns ( 57.25 % )
        Info: Total interconnect delay = 1.147 ns ( 42.75 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.708 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(1.049 ns) + CELL(0.660 ns) = 2.708 ns; Loc. = LCFF_X19_Y17_N23; Fanout = 6; REG Node = 'InPort:inst1|Inr[4]'
        Info: Total cell delay = 1.659 ns ( 61.26 % )
        Info: Total interconnect delay = 1.049 ns ( 38.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 127 megabytes of memory during processing
    Info: Processing ended: Sat Jan 15 16:50:33 2011
    Info: Elapsed time: 00:00:01


