m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/simulation/questa
v_NCO
2/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/_NCO.v
Z2 !s110 1745850660
!i10b 1
!s100 L6Y_onbJd?GQ;SBT^TbO`0
IIMh[fa9<Y1U7[gc47MPYc0
R1
w1745635276
8/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/_NCO.v
F/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/_NCO.v
!i122 2
L0 1 48
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2024.3;79
r1
!s85 0
31
Z5 !s108 1745850660.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/_NCO.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl|/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/_NCO.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 tCvgOpt 0
n@_@n@c@o
T_opt
Z9 !s110 1745850661
VeJQlc8RRg>zbdo]:zeXBO1
04 11 4 work fsk_zero_tb fast 0
=1-000ae431a4f1-680f9125-3ca22-6515
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U8 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
R8
n@_opt
OL;O;2024.3;79
vfsk_demodulator
2/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/FSK_demodulator.v
R2
!i10b 1
!s100 1i_V[=B0nM:VzQEK2nigI3
ITi8:kb3V;ei^o8D=;7fK>2
R1
w1745850307
8/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/FSK_demodulator.v
F/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/FSK_demodulator.v
!i122 3
L0 1 60
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/FSK_demodulator.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl|/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/FSK_demodulator.v|
!i113 0
R6
R7
R8
vFSK_Zero
2/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/FSK_Zero.v
R9
!i10b 1
!s100 ?NmQfCzlc^>]XfQ[_=zIV3
IkfkUi1>a5@5z<e>IFlohQ3
R1
w1745848858
8/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/FSK_Zero.v
F/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/FSK_Zero.v
!i122 5
L0 1 28
R3
R4
r1
!s85 0
31
Z10 !s108 1745850661.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/FSK_Zero.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl|/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/FSK_Zero.v|
!i113 0
R6
R7
R8
n@f@s@k_@zero
vfsk_zero_tb
2/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/../sim/fsk_zero_tb.v
R9
!i10b 1
!s100 9j6YSnLDLa^C3_>AlkzID0
IN`l:cP0I5:1onj_Xl@djZ1
R1
w1745849549
8/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/../sim/fsk_zero_tb.v
F/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/../sim/fsk_zero_tb.v
!i122 8
L0 2 61
R3
R4
r1
!s85 0
31
R10
!s107 /home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/../sim/fsk_zero_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/../sim|/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/../sim/fsk_zero_tb.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vgaussian_filter
2/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/GaussianFliter.v
R9
!i10b 1
!s100 O1Y9=3=hn1hh@6]Vi>Rf52
IU@Hgc;WUAVCj977=UI>;[1
R1
w1745764703
8/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/GaussianFliter.v
F/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/GaussianFliter.v
!i122 4
L0 1 43
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/GaussianFliter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl|/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/GaussianFliter.v|
!i113 0
R6
R7
R8
vgfsk_modulator
2/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/GFSK_modulator.v
R9
!i10b 1
!s100 Z01Shn9QL7UHKNf?]iIk93
IDiP=f66MTlW2?1ik_Em`^2
R1
w1745764752
8/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/GFSK_modulator.v
F/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/GFSK_modulator.v
!i122 6
L0 1 56
R3
R4
r1
!s85 0
31
R10
!s107 /home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/GFSK_modulator.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl|/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/rtl/GFSK_modulator.v|
!i113 0
R6
R7
R8
vpll
2/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/pll/pll.v
R2
!i10b 1
!s100 PldL6o[5z:LAT]XF;:JB32
I<SL1:XIfIUn2HnY=nM7FY3
R1
w1745589163
8/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/pll/pll.v
F/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/pll/pll.v
!i122 0
L0 40 140
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/pll/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/pll|/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/pll/pll.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/pll -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vpll_altpll
2/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/db/pll_altpll.v
R9
!i10b 1
!s100 GgUH8[fzo06ISQkGzPg1<3
IkcdlV996iRKIon7LV9kF62
R1
w1745762404
8/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/db/pll_altpll.v
F/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/db/pll_altpll.v
!i122 7
L0 31 87
R3
R4
r1
!s85 0
31
R10
!s107 /home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/db|/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/db/pll_altpll.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vrom_256x8b
2/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/rom/rom_256x8b.v
R2
!i10b 1
!s100 dX;XO^IG>z]OoPJT4_oPW1
IIMGoCkF:J?i@EgUgaK?[93
R1
w1745581287
8/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/rom/rom_256x8b.v
F/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/rom/rom_256x8b.v
!i122 1
L0 40 61
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/rom/rom_256x8b.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/rom|/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/rom/rom_256x8b.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/18.FSK_Zero/prj/ipcore/rom -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
