$date
	Wed Feb 11 10:24:33 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var wire 1 ! q $end
$scope module jk1 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 % rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
1%
0$
0#
0"
0!
$end
#5
1"
#10
0"
0%
#15
1"
#20
1&
0"
1#
#25
1!
1"
#30
0&
0"
1$
0#
#35
0!
1"
#40
1&
0"
1#
#45
0&
1!
1"
#50
0"
