

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Apr 24 21:45:32 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        current_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    43.750|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  77906|  77906|  77906|  77906|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_chout    |  77870|  77870|      7787|          -|          -|    10|    no    |
        | + loop_hout    |   7785|   7785|      1557|          -|          -|     5|    no    |
        |  ++ loop_wout  |   1555|   1555|       311|          -|          -|     5|    no    |
        +----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / (tmp_36)
38 --> 
	39  / (tmp_41)
	37  / (!tmp_41)
39 --> 
	40  / (tmp_45)
	38  / (!tmp_45)
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	39  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.50>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%bias_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias)"   --->   Operation 58 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)"   --->   Operation 59 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%weight_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weight)"   --->   Operation 60 'read' 'weight_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)"   --->   Operation 61 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%padding_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %padding)"   --->   Operation 62 'read' 'padding_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%stride_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %stride)"   --->   Operation 63 'read' 'stride_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%hin_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %hin)"   --->   Operation 64 'read' 'hin_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%win_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %win)"   --->   Operation 65 'read' 'win_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%ky_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ky)"   --->   Operation 66 'read' 'ky_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%kx_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kx)"   --->   Operation 67 'read' 'kx_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%chout_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %chout)"   --->   Operation 68 'read' 'chout_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%chin_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %chin)"   --->   Operation 69 'read' 'chin_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_read, i32 2, i32 31)"   --->   Operation 70 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_39 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)"   --->   Operation 71 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weight3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weight_read, i32 2, i32 31)"   --->   Operation 72 'partselect' 'weight3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%feature_in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)"   --->   Operation 73 'partselect' 'feature_in1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%feature_buffer = alloca [25600 x float], align 16" [current_conv/current_conv.cpp:128]   --->   Operation 74 'alloca' 'feature_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weight_buffer = alloca [25600 x float], align 16" [current_conv/current_conv.cpp:129]   --->   Operation 75 'alloca' 'weight_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_49 = shl i32 %padding_read, 1" [current_conv/current_conv.cpp:125]   --->   Operation 76 'shl' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i32 %win_read, %kx_read" [current_conv/current_conv.cpp:125]   --->   Operation 77 'sub' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_31 = add i32 %tmp_49, %tmp_s" [current_conv/current_conv.cpp:125]   --->   Operation 78 'add' 'tmp_31' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [36/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 79 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_33 = sub i32 %hin_read, %ky_read" [current_conv/current_conv.cpp:126]   --->   Operation 80 'sub' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 81 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_34 = add i32 %tmp_49, %tmp_33" [current_conv/current_conv.cpp:126]   --->   Operation 81 'add' 'tmp_34' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [36/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 82 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 83 [35/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 83 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [35/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 84 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 85 [34/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 85 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [34/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 86 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 87 [33/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 87 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [33/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 88 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 89 [32/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 89 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [32/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 90 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 91 [31/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 91 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [31/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 92 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 93 [30/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 93 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [30/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 94 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 95 [29/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 95 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [29/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 96 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 97 [28/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 97 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [28/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 98 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 99 [27/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 99 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [27/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 100 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 101 [26/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 101 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [26/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 102 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 103 [25/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 103 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [25/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 104 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 105 [24/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 105 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [24/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 106 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 107 [23/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 107 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [23/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 108 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 109 [22/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 109 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [22/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 110 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 111 [21/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 111 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [21/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 112 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 113 [20/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 113 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 114 [20/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 114 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 115 [19/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 115 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [19/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 116 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 117 [18/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 117 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [18/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 118 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 119 [17/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 119 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [17/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 120 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 121 [16/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 121 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 122 [16/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 122 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 123 [15/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 123 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [15/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 124 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 125 [14/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 125 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 126 [14/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 126 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 127 [13/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 127 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 128 [13/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 128 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 129 [12/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 129 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 130 [12/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 130 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 131 [11/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 131 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [11/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 132 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 133 [10/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 133 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 134 [10/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 134 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 135 [9/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 135 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 136 [9/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 136 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 137 [8/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 137 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 138 [8/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 138 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 139 [7/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 139 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 140 [7/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 140 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 141 [6/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 141 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 142 [6/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 142 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 143 [5/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 143 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 144 [5/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 144 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 145 [4/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 145 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 146 [4/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 146 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 147 [3/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 147 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 148 [3/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 148 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 149 [2/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 149 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 150 [2/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 150 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.51>
ST_36 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i30 %tmp to i32"   --->   Operation 151 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i30 %tmp_39 to i33"   --->   Operation 152 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !26"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %chin) nounwind, !map !35"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %chout) nounwind, !map !41"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %kx) nounwind, !map !45"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ky) nounwind, !map !49"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %win) nounwind, !map !53"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hin) nounwind, !map !57"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %stride) nounwind, !map !61"   --->   Operation 160 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %padding) nounwind, !map !65"   --->   Operation 161 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 162 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:108]   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %padding, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:109]   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kx, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:110]   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %win, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:111]   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %chin, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:112]   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %chout, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:113]   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %hin, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:114]   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %stride, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:115]   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ky, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:116]   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999999, [5 x i8]* @p_str10, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:119]   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999999, [1 x i8]* @bundle, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:119]   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weight, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999999, [1 x i8]* @bundle2, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:120]   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999999, [1 x i8]* @bundle6, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:121]   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999999, [1 x i8]* @bundle4, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:122]   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 177 [1/36] (4.13ns)   --->   "%tmp_32 = sdiv i32 %tmp_31, %stride_read" [current_conv/current_conv.cpp:125]   --->   Operation 177 'sdiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 178 [1/1] (2.55ns)   --->   "%wout = add nsw i32 1, %tmp_32" [current_conv/current_conv.cpp:125]   --->   Operation 178 'add' 'wout' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 179 [1/36] (4.13ns)   --->   "%tmp_35 = sdiv i32 %tmp_34, %stride_read" [current_conv/current_conv.cpp:126]   --->   Operation 179 'sdiv' 'tmp_35' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 180 [1/1] (2.55ns)   --->   "%hout = add nsw i32 1, %tmp_35" [current_conv/current_conv.cpp:126]   --->   Operation 180 'add' 'hout' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 181 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %kx_read, %chin_read" [current_conv/current_conv.cpp:143]   --->   Operation 181 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 182 [1/1] (1.76ns)   --->   "br label %1" [current_conv/current_conv.cpp:131]   --->   Operation 182 'br' <Predicate = true> <Delay = 1.76>

State 37 <SV = 36> <Delay = 8.51>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%cout = phi i31 [ 0, %0 ], [ %cout_1, %8 ]"   --->   Operation 183 'phi' 'cout' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %8 ]"   --->   Operation 184 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %ky_read"   --->   Operation 185 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%cout_cast = zext i31 %cout to i32" [current_conv/current_conv.cpp:131]   --->   Operation 186 'zext' 'cout_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (2.47ns)   --->   "%tmp_36 = icmp slt i32 %cout_cast, %chout_read" [current_conv/current_conv.cpp:131]   --->   Operation 187 'icmp' 'tmp_36' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 188 [1/1] (2.52ns)   --->   "%cout_1 = add i31 %cout, 1" [current_conv/current_conv.cpp:131]   --->   Operation 188 'add' 'cout_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %tmp_36, label %2, label %9" [current_conv/current_conv.cpp:131]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [current_conv/current_conv.cpp:131]   --->   Operation 190 'specloopname' <Predicate = (tmp_36)> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12) nounwind" [current_conv/current_conv.cpp:131]   --->   Operation 191 'specregionbegin' 'tmp_37' <Predicate = (tmp_36)> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 10, i32 10, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:132]   --->   Operation 192 'speclooptripcount' <Predicate = (tmp_36)> <Delay = 0.00>
ST_37 : Operation 193 [1/1] (8.51ns)   --->   "%tmp_38 = mul i32 %tmp1, %phi_mul" [current_conv/current_conv.cpp:143]   --->   Operation 193 'mul' 'tmp_38' <Predicate = (tmp_36)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 194 [1/1] (2.52ns)   --->   "%bias8_sum = add i32 %cout_cast, %tmp_1_cast" [current_conv/current_conv.cpp:147]   --->   Operation 194 'add' 'bias8_sum' <Predicate = (tmp_36)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "%bias8_sum_cast = zext i32 %bias8_sum to i64" [current_conv/current_conv.cpp:147]   --->   Operation 195 'zext' 'bias8_sum_cast' <Predicate = (tmp_36)> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds float* %gmem, i64 %bias8_sum_cast" [current_conv/current_conv.cpp:147]   --->   Operation 196 'getelementptr' 'gmem_addr' <Predicate = (tmp_36)> <Delay = 0.00>
ST_37 : Operation 197 [1/1] (8.51ns)   --->   "%tmp_40 = mul nsw i32 %cout_cast, %hout" [current_conv/current_conv.cpp:147]   --->   Operation 197 'mul' 'tmp_40' <Predicate = (tmp_36)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [1/1] (1.76ns)   --->   "br label %3" [current_conv/current_conv.cpp:134]   --->   Operation 198 'br' <Predicate = (tmp_36)> <Delay = 1.76>
ST_37 : Operation 199 [1/1] (0.00ns)   --->   "ret void" [current_conv/current_conv.cpp:151]   --->   Operation 199 'ret' <Predicate = (!tmp_36)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 11.0>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%h = phi i31 [ 0, %2 ], [ %h_1, %7 ]"   --->   Operation 200 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "%h_cast = zext i31 %h to i32" [current_conv/current_conv.cpp:134]   --->   Operation 201 'zext' 'h_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (2.47ns)   --->   "%tmp_41 = icmp slt i32 %h_cast, %hout" [current_conv/current_conv.cpp:134]   --->   Operation 202 'icmp' 'tmp_41' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 203 [1/1] (2.52ns)   --->   "%h_1 = add i31 %h, 1" [current_conv/current_conv.cpp:134]   --->   Operation 203 'add' 'h_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %4, label %8" [current_conv/current_conv.cpp:134]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind" [current_conv/current_conv.cpp:134]   --->   Operation 205 'specloopname' <Predicate = (tmp_41)> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13) nounwind" [current_conv/current_conv.cpp:134]   --->   Operation 206 'specregionbegin' 'tmp_42' <Predicate = (tmp_41)> <Delay = 0.00>
ST_38 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 5, i32 5, i32 5, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:135]   --->   Operation 207 'speclooptripcount' <Predicate = (tmp_41)> <Delay = 0.00>
ST_38 : Operation 208 [1/1] (2.55ns)   --->   "%tmp_43 = add i32 %h_cast, %tmp_40" [current_conv/current_conv.cpp:147]   --->   Operation 208 'add' 'tmp_43' <Predicate = (tmp_41)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 209 [1/1] (8.51ns)   --->   "%tmp_44 = mul i32 %tmp_43, %wout" [current_conv/current_conv.cpp:147]   --->   Operation 209 'mul' 'tmp_44' <Predicate = (tmp_41)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 210 [1/1] (1.76ns)   --->   "br label %5" [current_conv/current_conv.cpp:137]   --->   Operation 210 'br' <Predicate = (tmp_41)> <Delay = 1.76>
ST_38 : Operation 211 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_37) nounwind" [current_conv/current_conv.cpp:150]   --->   Operation 211 'specregionend' 'empty_6' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_38 : Operation 212 [1/1] (0.00ns)   --->   "br label %1" [current_conv/current_conv.cpp:131]   --->   Operation 212 'br' <Predicate = (!tmp_41)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 20.8>
ST_39 : Operation 213 [1/1] (0.00ns)   --->   "%w = phi i31 [ 0, %4 ], [ %w_1, %6 ]"   --->   Operation 213 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 214 [1/1] (0.00ns)   --->   "%w_cast = zext i31 %w to i32" [current_conv/current_conv.cpp:137]   --->   Operation 214 'zext' 'w_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 215 [1/1] (2.47ns)   --->   "%tmp_45 = icmp slt i32 %w_cast, %wout" [current_conv/current_conv.cpp:137]   --->   Operation 215 'icmp' 'tmp_45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 216 [1/1] (2.52ns)   --->   "%w_1 = add i31 %w, 1" [current_conv/current_conv.cpp:137]   --->   Operation 216 'add' 'w_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %6, label %7" [current_conv/current_conv.cpp:137]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 218 [2/2] (20.8ns)   --->   "call fastcc void @load_feature(float* %gmem, i30 %feature_in1, [25600 x float]* nocapture %feature_buffer, i32 %chin_read, i32 %kx_read, i32 %ky_read, i32 %win_read, i32 %hin_read, i32 %stride_read, i32 %padding_read, i31 %w, i31 %h)" [current_conv/current_conv.cpp:142]   --->   Operation 218 'call' <Predicate = (tmp_45)> <Delay = 20.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 219 [1/1] (2.55ns)   --->   "%tmp_48 = add nsw i32 %tmp_44, %w_cast" [current_conv/current_conv.cpp:147]   --->   Operation 219 'add' 'tmp_48' <Predicate = (tmp_45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_49_cast = sext i32 %tmp_48 to i33" [current_conv/current_conv.cpp:147]   --->   Operation 220 'sext' 'tmp_49_cast' <Predicate = (tmp_45)> <Delay = 0.00>
ST_39 : Operation 221 [1/1] (2.55ns)   --->   "%feature_out6_sum = add i33 %tmp_49_cast, %tmp_2_cast" [current_conv/current_conv.cpp:147]   --->   Operation 221 'add' 'feature_out6_sum' <Predicate = (tmp_45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 222 [1/1] (0.00ns)   --->   "%feature_out6_sum_cas = sext i33 %feature_out6_sum to i64" [current_conv/current_conv.cpp:147]   --->   Operation 222 'sext' 'feature_out6_sum_cas' <Predicate = (tmp_45)> <Delay = 0.00>
ST_39 : Operation 223 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %feature_out6_sum_cas" [current_conv/current_conv.cpp:147]   --->   Operation 223 'getelementptr' 'gmem_addr_1' <Predicate = (tmp_45)> <Delay = 0.00>
ST_39 : Operation 224 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp_42) nounwind" [current_conv/current_conv.cpp:149]   --->   Operation 224 'specregionend' 'empty_5' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_39 : Operation 225 [1/1] (0.00ns)   --->   "br label %3" [current_conv/current_conv.cpp:134]   --->   Operation 225 'br' <Predicate = (!tmp_45)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 226 [1/2] (0.00ns)   --->   "call fastcc void @load_feature(float* %gmem, i30 %feature_in1, [25600 x float]* nocapture %feature_buffer, i32 %chin_read, i32 %kx_read, i32 %ky_read, i32 %win_read, i32 %hin_read, i32 %stride_read, i32 %padding_read, i31 %w, i31 %h)" [current_conv/current_conv.cpp:142]   --->   Operation 226 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 17.0>
ST_41 : Operation 227 [2/2] (17.0ns)   --->   "call fastcc void @load_weight(float* %gmem, i30 %weight3, i32 %tmp_38, [25600 x float]* nocapture %weight_buffer, i32 %chin_read, i32 %kx_read, i32 %ky_read)" [current_conv/current_conv.cpp:143]   --->   Operation 227 'call' <Predicate = true> <Delay = 17.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 228 [1/2] (0.00ns)   --->   "call fastcc void @load_weight(float* %gmem, i30 %weight3, i32 %tmp_38, [25600 x float]* nocapture %weight_buffer, i32 %chin_read, i32 %kx_read, i32 %ky_read)" [current_conv/current_conv.cpp:143]   --->   Operation 228 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 43.7>
ST_43 : Operation 229 [2/2] (20.8ns)   --->   "%conv_sum = call fastcc float @multiply([25600 x float]* %feature_buffer, [25600 x float]* %weight_buffer, i32 %chin_read, i32 %kx_read, i32 %ky_read) nounwind" [current_conv/current_conv.cpp:145]   --->   Operation 229 'call' 'conv_sum' <Predicate = true> <Delay = 20.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 230 [7/7] (43.7ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_conv/current_conv.cpp:147]   --->   Operation 230 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 43.7>
ST_44 : Operation 231 [1/2] (0.00ns)   --->   "%conv_sum = call fastcc float @multiply([25600 x float]* %feature_buffer, [25600 x float]* %weight_buffer, i32 %chin_read, i32 %kx_read, i32 %ky_read) nounwind" [current_conv/current_conv.cpp:145]   --->   Operation 231 'call' 'conv_sum' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 232 [6/7] (43.7ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_conv/current_conv.cpp:147]   --->   Operation 232 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 43.7>
ST_45 : Operation 233 [5/7] (43.7ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_conv/current_conv.cpp:147]   --->   Operation 233 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 43.7>
ST_46 : Operation 234 [4/7] (43.7ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_conv/current_conv.cpp:147]   --->   Operation 234 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 43.7>
ST_47 : Operation 235 [3/7] (43.7ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_conv/current_conv.cpp:147]   --->   Operation 235 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 43.7>
ST_48 : Operation 236 [2/7] (43.7ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_conv/current_conv.cpp:147]   --->   Operation 236 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 43.7>
ST_49 : Operation 237 [1/7] (43.7ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_conv/current_conv.cpp:147]   --->   Operation 237 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 43.7>
ST_50 : Operation 238 [1/1] (43.7ns)   --->   "%gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)" [current_conv/current_conv.cpp:147]   --->   Operation 238 'read' 'gmem_addr_read' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 43.7>
ST_51 : Operation 239 [1/1] (28.2ns)   --->   "%tmp_47 = fadd float %conv_sum, %gmem_addr_read" [current_conv/current_conv.cpp:147]   --->   Operation 239 'fadd' 'tmp_47' <Predicate = true> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 240 [1/1] (43.7ns)   --->   "%gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [current_conv/current_conv.cpp:147]   --->   Operation 240 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 43.7>
ST_52 : Operation 241 [1/1] (43.7ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_1, float %tmp_47, i4 -1)" [current_conv/current_conv.cpp:147]   --->   Operation 241 'write' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 43.7>
ST_53 : Operation 242 [5/5] (43.7ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [current_conv/current_conv.cpp:147]   --->   Operation 242 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 43.7>
ST_54 : Operation 243 [4/5] (43.7ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [current_conv/current_conv.cpp:147]   --->   Operation 243 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 43.7>
ST_55 : Operation 244 [3/5] (43.7ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [current_conv/current_conv.cpp:147]   --->   Operation 244 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 43.7>
ST_56 : Operation 245 [2/5] (43.7ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [current_conv/current_conv.cpp:147]   --->   Operation 245 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 43.7>
ST_57 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [current_conv/current_conv.cpp:137]   --->   Operation 246 'specloopname' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14) nounwind" [current_conv/current_conv.cpp:137]   --->   Operation 247 'specregionbegin' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 5, i32 5, i32 5, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:139]   --->   Operation 248 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 249 [1/5] (43.7ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [current_conv/current_conv.cpp:147]   --->   Operation 249 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 250 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_46) nounwind" [current_conv/current_conv.cpp:148]   --->   Operation 250 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 251 [1/1] (0.00ns)   --->   "br label %5" [current_conv/current_conv.cpp:137]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 9.51ns
The critical path consists of the following:
	s_axi read on port 'padding' [18]  (1 ns)
	'shl' operation ('tmp_49', current_conv/current_conv.cpp:125) [58]  (0 ns)
	'add' operation ('tmp_31', current_conv/current_conv.cpp:125) [60]  (4.37 ns)
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 2>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 3>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 4>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 5>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 6>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 7>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 8>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 9>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_32', current_conv/current_conv.cpp:125) [61]  (4.13 ns)

 <State 36>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1', current_conv/current_conv.cpp:143) [67]  (8.51 ns)

 <State 37>: 8.51ns
The critical path consists of the following:
	'phi' operation ('cout') with incoming values : ('cout', current_conv/current_conv.cpp:131) [70]  (0 ns)
	'mul' operation ('tmp_40', current_conv/current_conv.cpp:147) [85]  (8.51 ns)

 <State 38>: 11.1ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', current_conv/current_conv.cpp:134) [88]  (0 ns)
	'add' operation ('tmp_43', current_conv/current_conv.cpp:147) [97]  (2.55 ns)
	'mul' operation ('tmp_44', current_conv/current_conv.cpp:147) [98]  (8.51 ns)

 <State 39>: 20.8ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', current_conv/current_conv.cpp:137) [101]  (0 ns)
	'call' operation (current_conv/current_conv.cpp:142) to 'load_feature' [110]  (20.8 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 17ns
The critical path consists of the following:
	'call' operation (current_conv/current_conv.cpp:143) to 'load_weight' [111]  (17 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 43.8ns
The critical path consists of the following:
	bus request on port 'gmem' (current_conv/current_conv.cpp:147) [113]  (43.8 ns)

 <State 44>: 43.8ns
The critical path consists of the following:
	bus request on port 'gmem' (current_conv/current_conv.cpp:147) [113]  (43.8 ns)

 <State 45>: 43.8ns
The critical path consists of the following:
	bus request on port 'gmem' (current_conv/current_conv.cpp:147) [113]  (43.8 ns)

 <State 46>: 43.8ns
The critical path consists of the following:
	bus request on port 'gmem' (current_conv/current_conv.cpp:147) [113]  (43.8 ns)

 <State 47>: 43.8ns
The critical path consists of the following:
	bus request on port 'gmem' (current_conv/current_conv.cpp:147) [113]  (43.8 ns)

 <State 48>: 43.8ns
The critical path consists of the following:
	bus request on port 'gmem' (current_conv/current_conv.cpp:147) [113]  (43.8 ns)

 <State 49>: 43.8ns
The critical path consists of the following:
	bus request on port 'gmem' (current_conv/current_conv.cpp:147) [113]  (43.8 ns)

 <State 50>: 43.8ns
The critical path consists of the following:
	bus read on port 'gmem' (current_conv/current_conv.cpp:147) [114]  (43.8 ns)

 <State 51>: 43.8ns
The critical path consists of the following:
	bus request on port 'gmem' (current_conv/current_conv.cpp:147) [121]  (43.8 ns)

 <State 52>: 43.8ns
The critical path consists of the following:
	bus write on port 'gmem' (current_conv/current_conv.cpp:147) [122]  (43.8 ns)

 <State 53>: 43.8ns
The critical path consists of the following:
	bus access on port 'gmem' (current_conv/current_conv.cpp:147) [123]  (43.8 ns)

 <State 54>: 43.8ns
The critical path consists of the following:
	bus access on port 'gmem' (current_conv/current_conv.cpp:147) [123]  (43.8 ns)

 <State 55>: 43.8ns
The critical path consists of the following:
	bus access on port 'gmem' (current_conv/current_conv.cpp:147) [123]  (43.8 ns)

 <State 56>: 43.8ns
The critical path consists of the following:
	bus access on port 'gmem' (current_conv/current_conv.cpp:147) [123]  (43.8 ns)

 <State 57>: 43.8ns
The critical path consists of the following:
	bus access on port 'gmem' (current_conv/current_conv.cpp:147) [123]  (43.8 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
