<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.8" xml:lang="en-US">
  <compounddef id="struct_a_d_c___type_def" kind="struct" language="C++" prot="public">
    <compoundname>ADC_TypeDef</compoundname>
    <includes refid="stm32g030xx_8h" local="no">stm32g030xx.h</includes>
    <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_a_d_c___type_def_1ab3c49a96815fcbee63d95e1e74f20e75" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t ISR</definition>
        <argsstring></argsstring>
        <name>ISR</name>
        <qualifiedname>ADC_TypeDef::ISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC interrupt and status register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="120" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1a6566f8cfbd1d8aa7e8db046aa35e77db" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t IER</definition>
        <argsstring></argsstring>
        <name>IER</name>
        <qualifiedname>ADC_TypeDef::IER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC interrupt enable register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="121" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>ADC_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC control register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="122" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1a7a12ab903dcfa91c96beb2e36562eed6" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CFGR1</definition>
        <argsstring></argsstring>
        <name>CFGR1</name>
        <qualifiedname>ADC_TypeDef::CFGR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC configuration register 1, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="123" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1ad587bd6f59142b90c879b7c8aaf1bb8c" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CFGR2</definition>
        <argsstring></argsstring>
        <name>CFGR2</name>
        <qualifiedname>ADC_TypeDef::CFGR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC configuration register 2, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="124" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1ad969d65fa03d3b7940bbc4250b773893" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t SMPR</definition>
        <argsstring></argsstring>
        <name>SMPR</name>
        <qualifiedname>ADC_TypeDef::SMPR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC sampling time register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="125" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="125" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1ac4ac04e673b5b8320d53f7b0947db902" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED1</definition>
        <argsstring></argsstring>
        <name>RESERVED1</name>
        <qualifiedname>ADC_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="126" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1a4c9b972a304c0e08ca27cbe57627c496" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED2</definition>
        <argsstring></argsstring>
        <name>RESERVED2</name>
        <qualifiedname>ADC_TypeDef::RESERVED2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="127" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1ad139fa9e5542db020f0ce814de2c1b1c" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t AWD1TR</definition>
        <argsstring></argsstring>
        <name>AWD1TR</name>
        <qualifiedname>ADC_TypeDef::AWD1TR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC analog watchdog 1 threshold register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="128" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="128" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1ad83ed5678d6c82b7e5568ce5cc709dab" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t AWD2TR</definition>
        <argsstring></argsstring>
        <name>AWD2TR</name>
        <qualifiedname>ADC_TypeDef::AWD2TR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC analog watchdog 2 threshold register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="129" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="129" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1a0ffde5fc9674bafc8a44e80cf36953a3" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CHSELR</definition>
        <argsstring></argsstring>
        <name>CHSELR</name>
        <qualifiedname>ADC_TypeDef::CHSELR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC group regular sequencer register, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="130" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1a44ec8f93c3fb4a0580844b2a55ad0166" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t AWD3TR</definition>
        <argsstring></argsstring>
        <name>AWD3TR</name>
        <qualifiedname>ADC_TypeDef::AWD3TR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC analog watchdog 3 threshold register, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="131" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1a5a306d53debbd9976b95c1c90aff9b2a" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED3[4]</definition>
        <argsstring>[4]</argsstring>
        <name>RESERVED3</name>
        <qualifiedname>ADC_TypeDef::RESERVED3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x30 - 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="132" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>ADC_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC group regular data register, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="133" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="133" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1ad5cd16d95b750a62beb4a696925cbee4" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED4[23]</definition>
        <argsstring>[23]</argsstring>
        <name>RESERVED4</name>
        <qualifiedname>ADC_TypeDef::RESERVED4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x44 - 0x9C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="134" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="134" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1aee443a628cc2914005393b723b836c2a" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t AWD2CR</definition>
        <argsstring></argsstring>
        <name>AWD2CR</name>
        <qualifiedname>ADC_TypeDef::AWD2CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC analog watchdog 2 configuration register, Address offset: 0xA0 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="135" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="135" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1ab06ef5ee40897c98320733b78b837768" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t AWD3CR</definition>
        <argsstring></argsstring>
        <name>AWD3CR</name>
        <qualifiedname>ADC_TypeDef::AWD3CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC analog watchdog 3 configuration register, Address offset: 0xA4 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="136" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="136" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1a483243a2e8c2c0cd24ae76385a9eb318" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED5[3]</definition>
        <argsstring>[3]</argsstring>
        <name>RESERVED5</name>
        <qualifiedname>ADC_TypeDef::RESERVED5</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0xA8 - 0xB0 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="137" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="137" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_a_d_c___type_def_1ab52af14ef01c38de4adde4332a217421" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CALFACT</definition>
        <argsstring></argsstring>
        <name>CALFACT</name>
        <qualifiedname>ADC_TypeDef::CALFACT</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC Calibration factor register, Address offset: 0xB4 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="138" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="138" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
<para>Analog to Digital Converter. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="118" column="1" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="119" bodyend="139"/>
    <listofallmembers>
      <member refid="struct_a_d_c___type_def_1ad139fa9e5542db020f0ce814de2c1b1c" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>AWD1TR</name></member>
      <member refid="struct_a_d_c___type_def_1aee443a628cc2914005393b723b836c2a" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>AWD2CR</name></member>
      <member refid="struct_a_d_c___type_def_1ad83ed5678d6c82b7e5568ce5cc709dab" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>AWD2TR</name></member>
      <member refid="struct_a_d_c___type_def_1ab06ef5ee40897c98320733b78b837768" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>AWD3CR</name></member>
      <member refid="struct_a_d_c___type_def_1a44ec8f93c3fb4a0580844b2a55ad0166" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>AWD3TR</name></member>
      <member refid="struct_a_d_c___type_def_1ab52af14ef01c38de4adde4332a217421" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>CALFACT</name></member>
      <member refid="struct_a_d_c___type_def_1a7a12ab903dcfa91c96beb2e36562eed6" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>CFGR1</name></member>
      <member refid="struct_a_d_c___type_def_1ad587bd6f59142b90c879b7c8aaf1bb8c" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>CFGR2</name></member>
      <member refid="struct_a_d_c___type_def_1a0ffde5fc9674bafc8a44e80cf36953a3" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>CHSELR</name></member>
      <member refid="struct_a_d_c___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>CR</name></member>
      <member refid="struct_a_d_c___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>DR</name></member>
      <member refid="struct_a_d_c___type_def_1a6566f8cfbd1d8aa7e8db046aa35e77db" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>IER</name></member>
      <member refid="struct_a_d_c___type_def_1ab3c49a96815fcbee63d95e1e74f20e75" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>ISR</name></member>
      <member refid="struct_a_d_c___type_def_1ac4ac04e673b5b8320d53f7b0947db902" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>RESERVED1</name></member>
      <member refid="struct_a_d_c___type_def_1a4c9b972a304c0e08ca27cbe57627c496" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>RESERVED2</name></member>
      <member refid="struct_a_d_c___type_def_1a5a306d53debbd9976b95c1c90aff9b2a" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>RESERVED3</name></member>
      <member refid="struct_a_d_c___type_def_1ad5cd16d95b750a62beb4a696925cbee4" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>RESERVED4</name></member>
      <member refid="struct_a_d_c___type_def_1a483243a2e8c2c0cd24ae76385a9eb318" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>RESERVED5</name></member>
      <member refid="struct_a_d_c___type_def_1ad969d65fa03d3b7940bbc4250b773893" prot="public" virt="non-virtual"><scope>ADC_TypeDef</scope><name>SMPR</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
