

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9cc7108f859c9baa761a0b9b30f409e2  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS > _cuobjdump_complete_output_HqcUCY"
Parsing file _cuobjdump_complete_output_HqcUCY
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403820, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_mOomgB"
Running: cat _ptx_mOomgB | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_PDmPTd
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_PDmPTd --output-file  /dev/null 2> _ptx_mOomgBinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_mOomgB _ptx2_PDmPTd _ptx_mOomgBinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph4096.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 16384 (ipc=32.8) sim_rate=16384 (inst/sec) elapsed = 0:0:00:01 / Wed May 13 16:14:42 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1175,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1176,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1181,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1187,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1193,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1199,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1205,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1211,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1217,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1223,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1229,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1241,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1247,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1253,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 57329 (ipc=28.7) sim_rate=28664 (inst/sec) elapsed = 0:0:00:02 / Wed May 13 16:14:44 2015
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 57630 (ipc= 8.9) sim_rate=19210 (inst/sec) elapsed = 0:0:00:03 / Wed May 13 16:14:45 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6522,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6523
gpu_sim_insn = 57630
gpu_ipc =       8.8349
gpu_tot_sim_cycle = 6523
gpu_tot_sim_insn = 57630
gpu_tot_ipc =       8.8349
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=19210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1566
	L1I_total_cache_misses = 257
	L1I_total_cache_miss_rate = 0.1641
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 279
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.4588
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1309
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 257
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 71008
gpgpu_n_tot_w_icount = 2219
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8215
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:9562	W0_Scoreboard:11752	W1:299	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 5 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 233 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6522 
mrq_lat_table:71 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	46 	14 	0 	0 	0 	0 	0 	2 	11 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626         0         0         0         0         0         0         0         0         0       869       834         0         0         0         0 
dram[1]:      1119         0         0         0         0         0         0         0         0         0       874       838         0         0         0         0 
dram[2]:         0         0         0         0         0      1472         0         0         0         0       878       846         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       882       857         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2046         0         0         0       850       862         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan 
average row locality = 74/18 = 4.111111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         5         4         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         4         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         6         4         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 62
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         2         3         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1298    none      none      none      none      none      none      none      none      none         296       265    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         222       296    none      none      none      none  
dram[2]:     none      none      none      none      none         268    none      none      none      none         206       234    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         170       176    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268    none      none      none         441       297    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         260       206    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0       268       268         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[4]:          0         0         0         0         0         0       268         0         0         0       268       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       268       268         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610 n_nop=8578 n_act=5 n_pre=2 n_req=13 n_rd=24 n_write=1 bw_util=0.005807
n_activity=285 dram_eff=0.1754
bk0: 6a 8537i bk1: 0a 8607i bk2: 0a 8609i bk3: 0a 8609i bk4: 0a 8609i bk5: 0a 8610i bk6: 0a 8612i bk7: 0a 8612i bk8: 0a 8612i bk9: 0a 8612i bk10: 8a 8582i bk11: 10a 8561i bk12: 0a 8608i bk13: 0a 8609i bk14: 0a 8609i bk15: 0a 8609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00139373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610 n_nop=8583 n_act=3 n_pre=0 n_req=13 n_rd=22 n_write=2 bw_util=0.005575
n_activity=226 dram_eff=0.2124
bk0: 4a 8589i bk1: 0a 8609i bk2: 0a 8609i bk3: 0a 8610i bk4: 0a 8610i bk5: 0a 8610i bk6: 0a 8610i bk7: 0a 8611i bk8: 0a 8612i bk9: 0a 8612i bk10: 10a 8556i bk11: 8a 8580i bk12: 0a 8608i bk13: 0a 8608i bk14: 0a 8609i bk15: 0a 8610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610 n_nop=8587 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004646
n_activity=202 dram_eff=0.198
bk0: 0a 8610i bk1: 0a 8611i bk2: 0a 8611i bk3: 0a 8611i bk4: 0a 8611i bk5: 2a 8594i bk6: 0a 8609i bk7: 0a 8610i bk8: 0a 8611i bk9: 0a 8611i bk10: 8a 8570i bk11: 8a 8568i bk12: 0a 8607i bk13: 0a 8608i bk14: 0a 8609i bk15: 0a 8610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80022300, atomic=0 1 entries : 0x7f3fc47b7420 :  mf: uid=  2069, sid01:w00, part=3, addr=0x80022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6520), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610 n_nop=8585 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.005343
n_activity=194 dram_eff=0.2371
bk0: 0a 8609i bk1: 0a 8610i bk2: 0a 8610i bk3: 0a 8610i bk4: 0a 8610i bk5: 0a 8610i bk6: 0a 8610i bk7: 0a 8611i bk8: 0a 8612i bk9: 0a 8612i bk10: 8a 8560i bk11: 10a 8546i bk12: 0a 8608i bk13: 0a 8608i bk14: 0a 8609i bk15: 0a 8609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610 n_nop=8584 n_act=3 n_pre=0 n_req=12 n_rd=22 n_write=1 bw_util=0.005343
n_activity=188 dram_eff=0.2447
bk0: 0a 8609i bk1: 0a 8611i bk2: 0a 8611i bk3: 0a 8611i bk4: 0a 8611i bk5: 0a 8612i bk6: 2a 8595i bk7: 0a 8610i bk8: 0a 8610i bk9: 0a 8610i bk10: 12a 8563i bk11: 8a 8576i bk12: 0a 8608i bk13: 0a 8609i bk14: 0a 8609i bk15: 0a 8609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000116144
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610 n_nop=8587 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004878
n_activity=149 dram_eff=0.2819
bk0: 0a 8609i bk1: 0a 8610i bk2: 0a 8610i bk3: 0a 8610i bk4: 0a 8610i bk5: 0a 8611i bk6: 0a 8611i bk7: 0a 8611i bk8: 0a 8611i bk9: 0a 8611i bk10: 12a 8573i bk11: 8a 8570i bk12: 0a 8609i bk13: 0a 8609i bk14: 0a 8609i bk15: 0a 8609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 7, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 23, Miss = 7, Miss_rate = 0.304, Pending_hits = 3, Reservation_fails = 103
L2_cache_bank[3]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124
L2_total_cache_misses = 62
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 328
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 219
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=462
icnt_total_pkts_simt_to_mem=156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1452
	minimum = 6
	maximum = 34
Network latency average = 9.20161
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.71036
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00140812
	minimum = 0.000613215 (at node 19)
	maximum = 0.0082784 (at node 1)
Accepted packet rate average = 0.00140812
	minimum = 0.000613215 (at node 19)
	maximum = 0.0082784 (at node 1)
Injected flit rate average = 0.00350895
	minimum = 0.000766518 (at node 0)
	maximum = 0.0223823 (at node 15)
Accepted flit rate average= 0.00350895
	minimum = 0.000766518 (at node 19)
	maximum = 0.0214625 (at node 1)
Injected packet length average = 2.49194
Accepted packet length average = 2.49194
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1452 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.20161 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.71036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00140812 (1 samples)
	minimum = 0.000613215 (1 samples)
	maximum = 0.0082784 (1 samples)
Accepted packet rate average = 0.00140812 (1 samples)
	minimum = 0.000613215 (1 samples)
	maximum = 0.0082784 (1 samples)
Injected flit rate average = 0.00350895 (1 samples)
	minimum = 0.000766518 (1 samples)
	maximum = 0.0223823 (1 samples)
Accepted flit rate average = 0.00350895 (1 samples)
	minimum = 0.000766518 (1 samples)
	maximum = 0.0214625 (1 samples)
Injected packet size average = 2.49194 (1 samples)
Accepted packet size average = 2.49194 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 19210 (inst/sec)
gpgpu_simulation_rate = 2174 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6523)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6523)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (257,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (257,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (257,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (257,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (259,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (265,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (265,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7523  inst.: 114828 (ipc=57.2) sim_rate=28707 (inst/sec) elapsed = 0:0:00:04 / Wed May 13 16:14:46 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2469,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9023  inst.: 115789 (ipc=23.3) sim_rate=23157 (inst/sec) elapsed = 0:0:00:05 / Wed May 13 16:14:47 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3155,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3189,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3206,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3556,6523), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3681,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3965,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4345,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4552,6523), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4553
gpu_sim_insn = 59234
gpu_ipc =      13.0099
gpu_tot_sim_cycle = 11076
gpu_tot_sim_insn = 116864
gpu_tot_ipc =      10.5511
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 151
gpu_total_sim_rate=23372

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3777
	L1I_total_cache_misses = 275
	L1I_total_cache_miss_rate = 0.0728
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 146, Miss = 67, Miss_rate = 0.459, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[2]: Access = 156, Miss = 72, Miss_rate = 0.462, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 102, Miss = 46, Miss_rate = 0.451, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 62, Miss = 29, Miss_rate = 0.468, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 86, Miss = 41, Miss_rate = 0.477, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 108, Miss = 53, Miss_rate = 0.491, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 880
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4386
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 685
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.1869
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 195808
gpgpu_n_tot_w_icount = 6119
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8584
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16557
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:13387	W0_Scoreboard:34421	W1:2279	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3840
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11075 
mrq_lat_table:190 	1 	7 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	321 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	450 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	159 	27 	0 	0 	0 	0 	0 	2 	11 	42 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626         0         0         0       700       694         0         0         0         0       869       834         0         0         0         0 
dram[1]:      1119         0         0         0         0         0         0      1146      1122         0       874       838         0         0         0         0 
dram[2]:         0         0         0         0       676      1472       706         0      1124         0       878       846         0         0         0         0 
dram[3]:         0         0         0         0         0       688       525         0         0      1163       882       857         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2046       679         0      2772       850       862         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0       671      1157         0       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 15.000000 17.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 12.000000  7.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000      -nan 25.000000 15.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000 15.000000 12.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000 18.000000 17.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  8.000000 14.000000      -nan      -nan      -nan      -nan 
average row locality = 202/32 = 6.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         1         1         0         0         0         0        10        11         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         1         2         0         8         6         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         2         0        15        10         0         0         0         0 
dram[3]:         0         0         0         0         0         1         2         0         0         1         9         8         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         3         0         1        12        12         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         1         0         7        10         0         0         0         0 
total reads: 145
min_bank_accesses = 0!
chip skew: 31/19 = 1.63
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5         6         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        10         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         5         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         4         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1298    none      none      none         268       268    none      none      none      none         319       322    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none         268       263    none         369       563    none      none      none      none  
dram[2]:     none      none      none      none         267       268       268    none         266    none         227       388    none      none      none      none  
dram[3]:     none      none      none      none      none         268       263    none      none         268       231       334    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268       265    none         268       879       323    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none         268       268    none         529       324    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268         0         0         0         0       268       268         0         0         0         0
dram[1]:          0         0         0         0         0         0         0       268       268         0       268       268         0         0         0         0
dram[2]:          0         0         0         0       268       268       268         0       273         0       268       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       268         0         0       268       268       268         0         0         0         0
dram[4]:          0         0         0         0         0         0       268       271         0       268       268       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0       268       268         0       268       268         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14619 n_nop=14547 n_act=7 n_pre=2 n_req=37 n_rd=52 n_write=11 bw_util=0.008619
n_activity=623 dram_eff=0.2022
bk0: 6a 14546i bk1: 0a 14616i bk2: 0a 14618i bk3: 0a 14619i bk4: 2a 14602i bk5: 2a 14603i bk6: 0a 14620i bk7: 0a 14621i bk8: 0a 14621i bk9: 0a 14621i bk10: 20a 14513i bk11: 22a 14492i bk12: 0a 14617i bk13: 0a 14618i bk14: 0a 14618i bk15: 0a 14618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00129968
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14619 n_nop=14571 n_act=5 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005883
n_activity=406 dram_eff=0.2118
bk0: 4a 14598i bk1: 0a 14618i bk2: 0a 14618i bk3: 0a 14619i bk4: 0a 14619i bk5: 0a 14619i bk6: 0a 14620i bk7: 2a 14604i bk8: 4a 14600i bk9: 0a 14619i bk10: 16a 14531i bk11: 12a 14570i bk12: 0a 14617i bk13: 0a 14617i bk14: 0a 14618i bk15: 0a 14619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14619 n_nop=14536 n_act=6 n_pre=0 n_req=46 n_rd=62 n_write=15 bw_util=0.01053
n_activity=695 dram_eff=0.2216
bk0: 0a 14620i bk1: 0a 14621i bk2: 0a 14621i bk3: 0a 14621i bk4: 4a 14598i bk5: 2a 14602i bk6: 2a 14601i bk7: 0a 14618i bk8: 4a 14599i bk9: 0a 14619i bk10: 30a 14411i bk11: 20a 14490i bk12: 0a 14616i bk13: 0a 14617i bk14: 0a 14618i bk15: 0a 14620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00300978
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14619 n_nop=14562 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.007114
n_activity=512 dram_eff=0.2031
bk0: 0a 14618i bk1: 0a 14619i bk2: 0a 14619i bk3: 0a 14620i bk4: 0a 14620i bk5: 2a 14603i bk6: 4a 14598i bk7: 0a 14620i bk8: 0a 14621i bk9: 2a 14605i bk10: 18a 14506i bk11: 16a 14531i bk12: 0a 14616i bk13: 0a 14617i bk14: 0a 14618i bk15: 0a 14618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14619 n_nop=14545 n_act=5 n_pre=0 n_req=40 n_rd=58 n_write=11 bw_util=0.00944
n_activity=596 dram_eff=0.2315
bk0: 0a 14618i bk1: 0a 14620i bk2: 0a 14620i bk3: 0a 14621i bk4: 0a 14621i bk5: 0a 14622i bk6: 2a 14606i bk7: 6a 14595i bk8: 0a 14619i bk9: 2a 14602i bk10: 24a 14482i bk11: 24a 14477i bk12: 0a 14615i bk13: 0a 14617i bk14: 0a 14618i bk15: 0a 14618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00403584
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14619 n_nop=14572 n_act=4 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005883
n_activity=378 dram_eff=0.2275
bk0: 0a 14618i bk1: 0a 14619i bk2: 0a 14619i bk3: 0a 14619i bk4: 0a 14619i bk5: 0a 14620i bk6: 0a 14621i bk7: 2a 14604i bk8: 2a 14603i bk9: 0a 14618i bk10: 14a 14567i bk11: 20a 14523i bk12: 0a 14618i bk13: 0a 14618i bk14: 0a 14618i bk15: 0a 14618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 14, Miss_rate = 0.219, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 50, Miss = 12, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 103
L2_cache_bank[3]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 464
L2_total_cache_misses = 145
L2_total_cache_miss_rate = 0.3125
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 328
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 219
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1362
icnt_total_pkts_simt_to_mem=696
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.45441
	minimum = 6
	maximum = 20
Network latency average = 7.34412
	minimum = 6
	maximum = 17
Slowest packet = 314
Flit latency average = 6.28542
	minimum = 6
	maximum = 17
Slowest flit = 804
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00553156
	minimum = 0.000439271 (at node 0)
	maximum = 0.018669 (at node 23)
Accepted packet rate average = 0.00553156
	minimum = 0.000439271 (at node 0)
	maximum = 0.018669 (at node 23)
Injected flit rate average = 0.0117139
	minimum = 0.000439271 (at node 0)
	maximum = 0.0270152 (at node 2)
Accepted flit rate average= 0.0117139
	minimum = 0.00219635 (at node 0)
	maximum = 0.0382166 (at node 2)
Injected packet length average = 2.11765
Accepted packet length average = 2.11765
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.79979 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27 (2 samples)
Network latency average = 8.27287 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Flit latency average = 6.99789 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00346984 (2 samples)
	minimum = 0.000526243 (2 samples)
	maximum = 0.0134737 (2 samples)
Accepted packet rate average = 0.00346984 (2 samples)
	minimum = 0.000526243 (2 samples)
	maximum = 0.0134737 (2 samples)
Injected flit rate average = 0.00761142 (2 samples)
	minimum = 0.000602895 (2 samples)
	maximum = 0.0246987 (2 samples)
Accepted flit rate average = 0.00761142 (2 samples)
	minimum = 0.00148144 (2 samples)
	maximum = 0.0298395 (2 samples)
Injected packet size average = 2.19359 (2 samples)
Accepted packet size average = 2.19359 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 23372 (inst/sec)
gpgpu_simulation_rate = 2215 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11076)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11076)
GPGPU-Sim uArch: cycles simulated: 11576  inst.: 173120 (ipc=112.5) sim_rate=28853 (inst/sec) elapsed = 0:0:00:06 / Wed May 13 16:14:48 2015
GPGPU-Sim uArch: cycles simulated: 12076  inst.: 173815 (ipc=57.0) sim_rate=24830 (inst/sec) elapsed = 0:0:00:07 / Wed May 13 16:14:49 2015
GPGPU-Sim uArch: cycles simulated: 12576  inst.: 175136 (ipc=38.8) sim_rate=21892 (inst/sec) elapsed = 0:0:00:08 / Wed May 13 16:14:50 2015
GPGPU-Sim uArch: cycles simulated: 13576  inst.: 180689 (ipc=25.5) sim_rate=20076 (inst/sec) elapsed = 0:0:00:09 / Wed May 13 16:14:51 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2800,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 14076  inst.: 183415 (ipc=22.2) sim_rate=18341 (inst/sec) elapsed = 0:0:00:10 / Wed May 13 16:14:52 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3017,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3042,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3248,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3349,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3426,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3495,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3579,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3585,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3592,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3617,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3876,11076), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15076  inst.: 185183 (ipc=17.1) sim_rate=16834 (inst/sec) elapsed = 0:0:00:11 / Wed May 13 16:14:53 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4170,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4173,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4228,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4498,11076), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4499
gpu_sim_insn = 68544
gpu_ipc =      15.2354
gpu_tot_sim_cycle = 15575
gpu_tot_sim_insn = 185408
gpu_tot_ipc =      11.9042
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 170
gpu_total_sim_rate=16855

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10361
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0316
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 179, Miss_rate = 0.466, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 306, Miss = 143, Miss_rate = 0.467, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 352, Miss = 160, Miss_rate = 0.455, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 310, Miss = 142, Miss_rate = 0.458, Pending_hits = 29, Reservation_fails = 0
	L1D_cache_core[4]: Access = 236, Miss = 108, Miss_rate = 0.458, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[5]: Access = 170, Miss = 79, Miss_rate = 0.465, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[6]: Access = 359, Miss = 171, Miss_rate = 0.476, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 105, Miss_rate = 0.469, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[8]: Access = 274, Miss = 124, Miss_rate = 0.453, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[9]: Access = 308, Miss = 143, Miss_rate = 0.464, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[10]: Access = 196, Miss = 91, Miss_rate = 0.464, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[11]: Access = 448, Miss = 204, Miss_rate = 0.455, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[12]: Access = 226, Miss = 109, Miss_rate = 0.482, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[13]: Access = 162, Miss = 78, Miss_rate = 0.481, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[14]: Access = 110, Miss = 46, Miss_rate = 0.418, Pending_hits = 18, Reservation_fails = 0
	L1D_total_cache_accesses = 4065
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4630
	L1D_total_cache_pending_hits = 311
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 1716
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1588
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10034
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
383, 45, 45, 131, 243, 215, 215, 288, 
gpgpu_n_tot_thrd_icount = 584576
gpgpu_n_tot_w_icount = 18268
gpgpu_n_stall_shd_mem = 257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14694
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25637
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30	W0_Idle:17836	W0_Scoreboard:71627	W1:11275	W2:961	W3:272	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 297 
averagemflatency = 164 
max_icnt2mem_latency = 42 
max_icnt2sh_latency = 15574 
mrq_lat_table:431 	15 	13 	14 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1744 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1943 	90 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	509 	112 	8 	0 	0 	0 	0 	2 	11 	42 	1297 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626         0         0         0       700       694       524       521         0       825       869       834         0         0         0         0 
dram[1]:      1119         0         0         0       516         0       538      1146      1122       857       874       838         0         0         0         0 
dram[2]:         0         0         0         0       676      1472       706       682      1124       843       878       846         0         0         0         0 
dram[3]:         0         0         0         0         0       688       525       672       860      1163       882       857         0         0         0         0 
dram[4]:         0         0         0         0       531       709      2046       679       879      2772       850       862         0         0         0         0 
dram[5]:         0         0         0         0       534       529       519       671      1157       851       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000  2.000000  6.000000  1.000000      -nan  5.000000 28.000000 30.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  6.000000      -nan  4.000000  6.000000  6.000000  5.000000 28.000000 26.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  7.000000  3.000000  6.000000  6.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000  5.000000  5.000000  2.000000  1.000000 30.000000 25.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  1.000000  9.000000  8.000000  3.000000  2.000000 29.000000 28.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 10.000000  3.000000 27.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 481/49 = 9.816326
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         2         6         1         0         5        16        18         0         0         0         0 
dram[1]:         2         0         0         0         6         0         4         6         6         5        16        16         0         0         0         0 
dram[2]:         0         0         0         0         5         7         3         6         6         3        19        16         0         0         0         0 
dram[3]:         0         0         0         0         0         2         5         5         2         1        17        15         0         0         0         0 
dram[4]:         0         0         0         0         1         1         9         8         3         2        18        17         0         0         0         0 
dram[5]:         0         0         0         0         2         2         4         4        10         3        17        17         0         0         0         0 
total reads: 344
min_bank_accesses = 0!
chip skew: 65/47 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        12        10         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        10         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 137
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1298    none      none      none         266       264       275       272    none         269       599       789    none      none      none      none  
dram[1]:          0    none      none      none         276    none         273       268       264       270       592       743    none      none      none      none  
dram[2]:     none      none      none      none         294       273       268       277       268       269       651       643    none      none      none      none  
dram[3]:     none      none      none      none      none         263       268       268       271       268       545       639    none      none      none      none  
dram[4]:     none      none      none      none         269       275       261       267       266       270      2624       791    none      none      none      none  
dram[5]:     none      none      none      none         271       279       267       298       262       276       727       670    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268       297       272         0       282       268       270         0         0         0         0
dram[1]:          0         0         0         0       289         0       295       277       283       280       271       268         0         0         0         0
dram[2]:          0         0         0         0       271       286       277       288       290       279       268       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       280       274       273       268       268       268         0         0         0         0
dram[4]:          0         0         0         0       269       275       268       278       271       273       268       270         0         0         0         0
dram[5]:          0         0         0         0       284       282       272       268       280       289       281       295         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20557 n_nop=20415 n_act=10 n_pre=2 n_req=77 n_rd=106 n_write=24 bw_util=0.01265
n_activity=1111 dram_eff=0.234
bk0: 6a 20484i bk1: 0a 20554i bk2: 0a 20556i bk3: 0a 20557i bk4: 4a 20537i bk5: 4a 20540i bk6: 12a 20512i bk7: 2a 20544i bk8: 0a 20558i bk9: 10a 20524i bk10: 32a 20344i bk11: 36a 20301i bk12: 0a 20554i bk13: 0a 20555i bk14: 0a 20555i bk15: 0a 20556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00325923
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20557 n_nop=20405 n_act=8 n_pre=0 n_req=83 n_rd=122 n_write=22 bw_util=0.01401
n_activity=1043 dram_eff=0.2761
bk0: 4a 20536i bk1: 0a 20556i bk2: 0a 20557i bk3: 0a 20558i bk4: 12a 20498i bk5: 0a 20558i bk6: 8a 20513i bk7: 12a 20507i bk8: 12a 20522i bk9: 10a 20517i bk10: 32a 20332i bk11: 32a 20344i bk12: 0a 20554i bk13: 0a 20554i bk14: 0a 20555i bk15: 0a 20556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00792917
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20557 n_nop=20394 n_act=8 n_pre=0 n_req=90 n_rd=130 n_write=25 bw_util=0.01508
n_activity=1168 dram_eff=0.2654
bk0: 0a 20558i bk1: 0a 20559i bk2: 0a 20560i bk3: 0a 20560i bk4: 10a 20524i bk5: 14a 20490i bk6: 6a 20514i bk7: 12a 20498i bk8: 12a 20521i bk9: 6a 20529i bk10: 38a 20307i bk11: 32a 20309i bk12: 0a 20552i bk13: 0a 20553i bk14: 0a 20555i bk15: 0a 20558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00569149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20557 n_nop=20433 n_act=7 n_pre=0 n_req=70 n_rd=94 n_write=23 bw_util=0.01138
n_activity=1041 dram_eff=0.2248
bk0: 0a 20556i bk1: 0a 20557i bk2: 0a 20557i bk3: 0a 20558i bk4: 0a 20559i bk5: 4a 20538i bk6: 10a 20523i bk7: 10a 20519i bk8: 4a 20536i bk9: 2a 20542i bk10: 34a 20336i bk11: 30a 20386i bk12: 0a 20553i bk13: 0a 20554i bk14: 0a 20556i bk15: 0a 20556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000583743
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20557 n_nop=20409 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01362
n_activity=1159 dram_eff=0.2416
bk0: 0a 20556i bk1: 0a 20559i bk2: 0a 20559i bk3: 0a 20561i bk4: 2a 20544i bk5: 2a 20544i bk6: 18a 20506i bk7: 16a 20503i bk8: 6a 20531i bk9: 4a 20535i bk10: 36a 20338i bk11: 34a 20324i bk12: 0a 20552i bk13: 0a 20555i bk14: 0a 20556i bk15: 0a 20556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00325923
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20557 n_nop=20410 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01352
n_activity=1054 dram_eff=0.2638
bk0: 0a 20556i bk1: 0a 20557i bk2: 0a 20558i bk3: 0a 20558i bk4: 4a 20537i bk5: 4a 20525i bk6: 8a 20527i bk7: 8a 20527i bk8: 20a 20502i bk9: 6a 20523i bk10: 34a 20360i bk11: 34a 20315i bk12: 0a 20556i bk13: 0a 20556i bk14: 0a 20556i bk15: 0a 20556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00423214

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 27, Miss_rate = 0.173, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 34, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 103
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2041
L2_total_cache_misses = 344
L2_total_cache_miss_rate = 0.1685
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 328
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1215
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 219
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4767
icnt_total_pkts_simt_to_mem=3393
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.05834
	minimum = 6
	maximum = 39
Network latency average = 7.90615
	minimum = 6
	maximum = 37
Slowest packet = 2014
Flit latency average = 7.29728
	minimum = 6
	maximum = 37
Slowest flit = 4597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0259646
	minimum = 0.010669 (at node 14)
	maximum = 0.0953545 (at node 23)
Accepted packet rate average = 0.0259646
	minimum = 0.010669 (at node 14)
	maximum = 0.0953545 (at node 23)
Injected flit rate average = 0.0502334
	minimum = 0.0177817 (at node 14)
	maximum = 0.130029 (at node 23)
Accepted flit rate average= 0.0502334
	minimum = 0.0248944 (at node 14)
	maximum = 0.18204 (at node 23)
Injected packet length average = 1.93469
Accepted packet length average = 1.93469
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.55264 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31 (3 samples)
Network latency average = 8.15063 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.09768 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0109681 (3 samples)
	minimum = 0.00390717 (3 samples)
	maximum = 0.0407673 (3 samples)
Accepted packet rate average = 0.0109681 (3 samples)
	minimum = 0.00390717 (3 samples)
	maximum = 0.0407673 (3 samples)
Injected flit rate average = 0.0218187 (3 samples)
	minimum = 0.00632917 (3 samples)
	maximum = 0.0598088 (3 samples)
Accepted flit rate average = 0.0218187 (3 samples)
	minimum = 0.00928576 (3 samples)
	maximum = 0.0805732 (3 samples)
Injected packet size average = 1.98929 (3 samples)
Accepted packet size average = 1.98929 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 16855 (inst/sec)
gpgpu_simulation_rate = 1415 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15575)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,15575)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 16075  inst.: 241659 (ipc=112.5) sim_rate=20138 (inst/sec) elapsed = 0:0:00:12 / Wed May 13 16:14:54 2015
GPGPU-Sim uArch: cycles simulated: 16575  inst.: 245531 (ipc=60.1) sim_rate=18887 (inst/sec) elapsed = 0:0:00:13 / Wed May 13 16:14:55 2015
GPGPU-Sim uArch: cycles simulated: 17075  inst.: 253413 (ipc=45.3) sim_rate=18100 (inst/sec) elapsed = 0:0:00:14 / Wed May 13 16:14:56 2015
GPGPU-Sim uArch: cycles simulated: 17575  inst.: 261251 (ipc=37.9) sim_rate=17416 (inst/sec) elapsed = 0:0:00:15 / Wed May 13 16:14:57 2015
GPGPU-Sim uArch: cycles simulated: 18075  inst.: 269374 (ipc=33.6) sim_rate=16835 (inst/sec) elapsed = 0:0:00:16 / Wed May 13 16:14:58 2015
GPGPU-Sim uArch: cycles simulated: 18575  inst.: 276503 (ipc=30.4) sim_rate=16264 (inst/sec) elapsed = 0:0:00:17 / Wed May 13 16:14:59 2015
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 19075  inst.: 283590 (ipc=28.1) sim_rate=15755 (inst/sec) elapsed = 0:0:00:18 / Wed May 13 16:15:00 2015
GPGPU-Sim uArch: cycles simulated: 19575  inst.: 289921 (ipc=26.1) sim_rate=15259 (inst/sec) elapsed = 0:0:00:19 / Wed May 13 16:15:01 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4503,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4584,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4835,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4871,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4916,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4946,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 20575  inst.: 299350 (ipc=22.8) sim_rate=14967 (inst/sec) elapsed = 0:0:00:20 / Wed May 13 16:15:02 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5076,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5083,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5093,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5180,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5204,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5462,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5665,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5794,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 21575  inst.: 302115 (ipc=19.5) sim_rate=14386 (inst/sec) elapsed = 0:0:00:21 / Wed May 13 16:15:03 2015
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6210,15575), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7186,15575), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 7187
gpu_sim_insn = 117593
gpu_ipc =      16.3619
gpu_tot_sim_cycle = 22762
gpu_tot_sim_insn = 303001
gpu_tot_ipc =      13.3117
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 2086
gpu_total_sim_rate=14428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27493
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1097, Miss = 470, Miss_rate = 0.428, Pending_hits = 34, Reservation_fails = 1021
	L1D_cache_core[1]: Access = 1028, Miss = 430, Miss_rate = 0.418, Pending_hits = 35, Reservation_fails = 958
	L1D_cache_core[2]: Access = 1102, Miss = 465, Miss_rate = 0.422, Pending_hits = 33, Reservation_fails = 1102
	L1D_cache_core[3]: Access = 1347, Miss = 578, Miss_rate = 0.429, Pending_hits = 39, Reservation_fails = 2062
	L1D_cache_core[4]: Access = 1838, Miss = 772, Miss_rate = 0.420, Pending_hits = 43, Reservation_fails = 2253
	L1D_cache_core[5]: Access = 1045, Miss = 445, Miss_rate = 0.426, Pending_hits = 30, Reservation_fails = 1460
	L1D_cache_core[6]: Access = 1315, Miss = 585, Miss_rate = 0.445, Pending_hits = 31, Reservation_fails = 1787
	L1D_cache_core[7]: Access = 1101, Miss = 477, Miss_rate = 0.433, Pending_hits = 26, Reservation_fails = 1539
	L1D_cache_core[8]: Access = 1103, Miss = 473, Miss_rate = 0.429, Pending_hits = 26, Reservation_fails = 1207
	L1D_cache_core[9]: Access = 1039, Miss = 453, Miss_rate = 0.436, Pending_hits = 29, Reservation_fails = 1684
	L1D_cache_core[10]: Access = 1148, Miss = 499, Miss_rate = 0.435, Pending_hits = 32, Reservation_fails = 1530
	L1D_cache_core[11]: Access = 1211, Miss = 525, Miss_rate = 0.434, Pending_hits = 32, Reservation_fails = 1538
	L1D_cache_core[12]: Access = 1021, Miss = 445, Miss_rate = 0.436, Pending_hits = 35, Reservation_fails = 1415
	L1D_cache_core[13]: Access = 931, Miss = 411, Miss_rate = 0.441, Pending_hits = 37, Reservation_fails = 1539
	L1D_cache_core[14]: Access = 1066, Miss = 468, Miss_rate = 0.439, Pending_hits = 31, Reservation_fails = 2056
	L1D_total_cache_accesses = 17392
	L1D_total_cache_misses = 7496
	L1D_total_cache_miss_rate = 0.4310
	L1D_total_cache_pending_hits = 493
	L1D_total_cache_reservation_fails = 23151
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 4280
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0299
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2013
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27166
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
585, 303, 314, 146, 512, 417, 389, 602, 
gpgpu_n_tot_thrd_icount = 1618016
gpgpu_n_tot_w_icount = 50563
gpgpu_n_stall_shd_mem = 28193
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1588
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 29601
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38495
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28193
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17447	W0_Idle:20276	W0_Scoreboard:97888	W1:23840	W2:9199	W3:6062	W4:2486	W5:1039	W6:257	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12704 {8:1588,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 215968 {136:1588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 571 
averagemflatency = 245 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 22761 
mrq_lat_table:733 	60 	57 	47 	28 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3967 	3827 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3078 	429 	422 	825 	2571 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	999 	455 	132 	17 	0 	0 	0 	2 	11 	42 	1541 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626         0         0         0       700       694       524       521       760       825       869       834         0         0         0         0 
dram[1]:      1119         0         0         0       516       568       538      1146      1122       857       874       838         0         0         0         0 
dram[2]:         0         0         0         0       676      1472       706       682      1124       843       878       846         0         0         0         0 
dram[3]:         0         0         0         0       528       688       525       672       860      1163       882       857         0         0         0         0 
dram[4]:         0         0         0         0       531       709      2046       679       879      2772       850       862         0         0         0         0 
dram[5]:         0         0         0         0       534       529       519       671      1157       851       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  9.000000 10.000000 22.000000 21.000000 13.000000 18.000000 33.000000 35.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000  8.000000 20.000000 24.000000 16.000000 17.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000 11.000000 19.000000 16.000000 15.000000 13.000000 35.000000 34.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000 10.000000 22.000000 20.000000 13.000000 17.000000 32.000000 33.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000 23.000000 19.000000 15.000000 13.000000 32.000000 31.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000 10.000000 19.000000 14.000000 24.000000 16.000000 29.000000 30.000000      -nan      -nan      -nan      -nan 
average row locality = 940/52 = 18.076923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         9        10        22        21        13        18        21        23         0         0         0         0 
dram[1]:         2         0         0         0        10         8        20        24        16        17        23        21         0         0         0         0 
dram[2]:         0         0         0         0         9        11        19        16        15        13        23        21         0         0         0         0 
dram[3]:         0         0         0         0         9        10        22        20        13        17        19        21         0         0         0         0 
dram[4]:         0         0         0         0        10        10        23        19        15        13        21        20         0         0         0         0 
dram[5]:         0         0         0         0         8        10        19        14        24        16        19        19         0         0         0         0 
total reads: 799
min_bank_accesses = 0!
chip skew: 141/127 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1298    none      none      none         319       313       321       325       291       298      3136      3676    none      none      none      none  
dram[1]:          0    none      none      none         323       312       326       311       295       321      2984      4020    none      none      none      none  
dram[2]:     none      none      none      none         349       324       311       331       308       337      2901      3184    none      none      none      none  
dram[3]:     none      none      none      none         312       301       332       309       290       336      3499      3080    none      none      none      none  
dram[4]:     none      none      none      none         319       316       328       334       301       331     15377      3547    none      none      none      none  
dram[5]:     none      none      none      none         405       350       336       329       317       315      4690      3625    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       314       329       337       378       358       457       496       487         0         0         0         0
dram[1]:          0         0         0         0       330       329       448       380       471       480       486       447         0         0         0         0
dram[2]:          0         0         0         0       320       302       403       477       456       360       493       447         0         0         0         0
dram[3]:          0         0         0         0       355       322       389       391       287       499       436       499         0         0         0         0
dram[4]:          0         0         0         0       332       339       450       368       384       477       547       474         0         0         0         0
dram[5]:          0         0         0         0       364       351       571       378       517       352       496       471         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30043 n_nop=29726 n_act=11 n_pre=2 n_req=164 n_rd=280 n_write=24 bw_util=0.02024
n_activity=1750 dram_eff=0.3474
bk0: 6a 29970i bk1: 0a 30040i bk2: 0a 30042i bk3: 0a 30043i bk4: 18a 29972i bk5: 20a 29933i bk6: 44a 29814i bk7: 42a 29812i bk8: 26a 29947i bk9: 36a 29914i bk10: 42a 29781i bk11: 46a 29737i bk12: 0a 30039i bk13: 0a 30040i bk14: 0a 30041i bk15: 0a 30042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0171754
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30043 n_nop=29728 n_act=9 n_pre=0 n_req=165 n_rd=282 n_write=24 bw_util=0.02037
n_activity=1699 dram_eff=0.3602
bk0: 4a 30023i bk1: 0a 30043i bk2: 0a 30044i bk3: 0a 30045i bk4: 20a 29967i bk5: 16a 29966i bk6: 40a 29855i bk7: 48a 29811i bk8: 32a 29954i bk9: 34a 29911i bk10: 46a 29762i bk11: 42a 29778i bk12: 0a 30039i bk13: 0a 30040i bk14: 0a 30041i bk15: 0a 30043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0208035
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30043 n_nop=29756 n_act=8 n_pre=0 n_req=152 n_rd=254 n_write=25 bw_util=0.01857
n_activity=1686 dram_eff=0.331
bk0: 0a 30044i bk1: 0a 30045i bk2: 0a 30046i bk3: 0a 30046i bk4: 18a 29991i bk5: 22a 29950i bk6: 38a 29885i bk7: 32a 29859i bk8: 30a 29962i bk9: 26a 29958i bk10: 46a 29773i bk11: 42a 29725i bk12: 0a 30038i bk13: 0a 30039i bk14: 0a 30041i bk15: 0a 30044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00822155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30043 n_nop=29748 n_act=8 n_pre=0 n_req=156 n_rd=262 n_write=25 bw_util=0.01911
n_activity=1693 dram_eff=0.339
bk0: 0a 30043i bk1: 0a 30044i bk2: 0a 30044i bk3: 0a 30045i bk4: 18a 29961i bk5: 20a 29925i bk6: 44a 29844i bk7: 40a 29808i bk8: 26a 29947i bk9: 34a 29895i bk10: 38a 29806i bk11: 42a 29808i bk12: 0a 30038i bk13: 0a 30041i bk14: 0a 30043i bk15: 0a 30043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0121493
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30043 n_nop=29751 n_act=8 n_pre=0 n_req=153 n_rd=262 n_write=22 bw_util=0.01891
n_activity=1670 dram_eff=0.3401
bk0: 0a 30042i bk1: 0a 30045i bk2: 0a 30045i bk3: 0a 30047i bk4: 20a 29973i bk5: 20a 29926i bk6: 46a 29854i bk7: 38a 29834i bk8: 30a 29951i bk9: 26a 29941i bk10: 42a 29804i bk11: 40a 29798i bk12: 0a 30038i bk13: 0a 30041i bk14: 0a 30042i bk15: 0a 30042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013048
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30043 n_nop=29756 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01857
n_activity=1512 dram_eff=0.369
bk0: 0a 30042i bk1: 0a 30043i bk2: 0a 30044i bk3: 0a 30044i bk4: 16a 29980i bk5: 20a 29961i bk6: 38a 29854i bk7: 28a 29846i bk8: 48a 29899i bk9: 32a 29893i bk10: 38a 29768i bk11: 38a 29737i bk12: 0a 30042i bk13: 0a 30042i bk14: 0a 30042i bk15: 0a 30042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0210698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 523, Miss = 68, Miss_rate = 0.130, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 613, Miss = 72, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 535, Miss = 71, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 103
L2_cache_bank[3]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 479, Miss = 66, Miss_rate = 0.138, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 505, Miss = 61, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 478, Miss = 68, Miss_rate = 0.142, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1972, Miss = 69, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 532, Miss = 62, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 611, Miss = 70, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 502, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7860
L2_total_cache_misses = 799
L2_total_cache_miss_rate = 0.1017
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 328
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 219
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14482
icnt_total_pkts_simt_to_mem=14069
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.6139
	minimum = 6
	maximum = 272
Network latency average = 24.3961
	minimum = 6
	maximum = 186
Slowest packet = 6493
Flit latency average = 25.5555
	minimum = 6
	maximum = 185
Slowest flit = 15184
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0599745
	minimum = 0.0418812 (at node 1)
	maximum = 0.200362 (at node 23)
Accepted packet rate average = 0.0599745
	minimum = 0.0418812 (at node 1)
	maximum = 0.200362 (at node 23)
Injected flit rate average = 0.105082
	minimum = 0.0768053 (at node 1)
	maximum = 0.244887 (at node 23)
Accepted flit rate average= 0.105082
	minimum = 0.0695701 (at node 2)
	maximum = 0.39001 (at node 23)
Injected packet length average = 1.75211
Accepted packet length average = 1.75211
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8179 (4 samples)
	minimum = 6 (4 samples)
	maximum = 91.25 (4 samples)
Network latency average = 12.212 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.5 (4 samples)
Flit latency average = 11.7121 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0232197 (4 samples)
	minimum = 0.0134007 (4 samples)
	maximum = 0.0806659 (4 samples)
Accepted packet rate average = 0.0232197 (4 samples)
	minimum = 0.0134007 (4 samples)
	maximum = 0.0806659 (4 samples)
Injected flit rate average = 0.0426345 (4 samples)
	minimum = 0.0239482 (4 samples)
	maximum = 0.106078 (4 samples)
Accepted flit rate average = 0.0426345 (4 samples)
	minimum = 0.0243568 (4 samples)
	maximum = 0.157932 (4 samples)
Injected packet size average = 1.83613 (4 samples)
Accepted packet size average = 1.83613 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 14428 (inst/sec)
gpgpu_simulation_rate = 1083 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,22762)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,22762)
GPGPU-Sim uArch: cycles simulated: 23262  inst.: 370252 (ipc=134.5) sim_rate=16829 (inst/sec) elapsed = 0:0:00:22 / Wed May 13 16:15:04 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 23762  inst.: 383497 (ipc=80.5) sim_rate=16673 (inst/sec) elapsed = 0:0:00:23 / Wed May 13 16:15:05 2015
GPGPU-Sim uArch: cycles simulated: 24262  inst.: 399103 (ipc=64.1) sim_rate=16629 (inst/sec) elapsed = 0:0:00:24 / Wed May 13 16:15:06 2015
GPGPU-Sim uArch: cycles simulated: 24762  inst.: 413953 (ipc=55.5) sim_rate=15921 (inst/sec) elapsed = 0:0:00:26 / Wed May 13 16:15:08 2015
GPGPU-Sim uArch: cycles simulated: 25262  inst.: 430461 (ipc=51.0) sim_rate=15943 (inst/sec) elapsed = 0:0:00:27 / Wed May 13 16:15:09 2015
GPGPU-Sim uArch: cycles simulated: 25762  inst.: 447107 (ipc=48.0) sim_rate=15968 (inst/sec) elapsed = 0:0:00:28 / Wed May 13 16:15:10 2015
GPGPU-Sim uArch: cycles simulated: 26262  inst.: 461791 (ipc=45.4) sim_rate=15923 (inst/sec) elapsed = 0:0:00:29 / Wed May 13 16:15:11 2015
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(10,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 26762  inst.: 477428 (ipc=43.6) sim_rate=15914 (inst/sec) elapsed = 0:0:00:30 / Wed May 13 16:15:12 2015
GPGPU-Sim uArch: cycles simulated: 27262  inst.: 491625 (ipc=41.9) sim_rate=15858 (inst/sec) elapsed = 0:0:00:31 / Wed May 13 16:15:13 2015
GPGPU-Sim uArch: cycles simulated: 27762  inst.: 504447 (ipc=40.3) sim_rate=15763 (inst/sec) elapsed = 0:0:00:32 / Wed May 13 16:15:14 2015
GPGPU-Sim uArch: cycles simulated: 28262  inst.: 515688 (ipc=38.7) sim_rate=15626 (inst/sec) elapsed = 0:0:00:33 / Wed May 13 16:15:15 2015
GPGPU-Sim uArch: cycles simulated: 28762  inst.: 526540 (ipc=37.3) sim_rate=15486 (inst/sec) elapsed = 0:0:00:34 / Wed May 13 16:15:16 2015
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6498,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29262  inst.: 534701 (ipc=35.6) sim_rate=15277 (inst/sec) elapsed = 0:0:00:35 / Wed May 13 16:15:17 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6561,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6796,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29762  inst.: 543009 (ipc=34.3) sim_rate=15083 (inst/sec) elapsed = 0:0:00:36 / Wed May 13 16:15:18 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7014,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7053,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7159,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7383,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7459,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7693,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 30762  inst.: 553666 (ipc=31.3) sim_rate=14963 (inst/sec) elapsed = 0:0:00:37 / Wed May 13 16:15:19 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8285,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8395,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8641,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9067,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9087,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 32262  inst.: 558850 (ipc=26.9) sim_rate=14706 (inst/sec) elapsed = 0:0:00:38 / Wed May 13 16:15:20 2015
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11079,22762), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11712,22762), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11713
gpu_sim_insn = 260872
gpu_ipc =      22.2720
gpu_tot_sim_cycle = 34475
gpu_tot_sim_insn = 563873
gpu_tot_ipc =      16.3560
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1004
gpu_stall_icnt2sh    = 10249
gpu_total_sim_rate=14838

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 49474
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2928, Miss = 1154, Miss_rate = 0.394, Pending_hits = 45, Reservation_fails = 3495
	L1D_cache_core[1]: Access = 3144, Miss = 1292, Miss_rate = 0.411, Pending_hits = 85, Reservation_fails = 3133
	L1D_cache_core[2]: Access = 2868, Miss = 1143, Miss_rate = 0.399, Pending_hits = 63, Reservation_fails = 2827
	L1D_cache_core[3]: Access = 3258, Miss = 1296, Miss_rate = 0.398, Pending_hits = 57, Reservation_fails = 4882
	L1D_cache_core[4]: Access = 3636, Miss = 1437, Miss_rate = 0.395, Pending_hits = 62, Reservation_fails = 4961
	L1D_cache_core[5]: Access = 5128, Miss = 2416, Miss_rate = 0.471, Pending_hits = 243, Reservation_fails = 5962
	L1D_cache_core[6]: Access = 3554, Miss = 1450, Miss_rate = 0.408, Pending_hits = 57, Reservation_fails = 5440
	L1D_cache_core[7]: Access = 3192, Miss = 1247, Miss_rate = 0.391, Pending_hits = 44, Reservation_fails = 4767
	L1D_cache_core[8]: Access = 3003, Miss = 1251, Miss_rate = 0.417, Pending_hits = 85, Reservation_fails = 3193
	L1D_cache_core[9]: Access = 3297, Miss = 1368, Miss_rate = 0.415, Pending_hits = 77, Reservation_fails = 4710
	L1D_cache_core[10]: Access = 3187, Miss = 1246, Miss_rate = 0.391, Pending_hits = 59, Reservation_fails = 4685
	L1D_cache_core[11]: Access = 3059, Miss = 1197, Miss_rate = 0.391, Pending_hits = 45, Reservation_fails = 3930
	L1D_cache_core[12]: Access = 3002, Miss = 1229, Miss_rate = 0.409, Pending_hits = 71, Reservation_fails = 4517
	L1D_cache_core[13]: Access = 2937, Miss = 1261, Miss_rate = 0.429, Pending_hits = 88, Reservation_fails = 4185
	L1D_cache_core[14]: Access = 2987, Miss = 1163, Miss_rate = 0.389, Pending_hits = 51, Reservation_fails = 4573
	L1D_total_cache_accesses = 49180
	L1D_total_cache_misses = 20150
	L1D_total_cache_miss_rate = 0.4097
	L1D_total_cache_pending_hits = 1132
	L1D_total_cache_reservation_fails = 65260
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7418
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0173
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9686
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7290
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 55574
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 49147
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
938, 572, 510, 471, 820, 703, 770, 899, 
gpgpu_n_tot_thrd_icount = 2936576
gpgpu_n_tot_w_icount = 91768
gpgpu_n_stall_shd_mem = 91116
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3963
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69802
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60373
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91116
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56723	W0_Idle:22945	W0_Scoreboard:133556	W1:30740	W2:13585	W3:10144	W4:6480	W5:4923	W6:3375	W7:2625	W8:1790	W9:1742	W10:1496	W11:1224	W12:1505	W13:1088	W14:772	W15:378	W16:104	W17:156	W18:41	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31704 {8:3963,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 538968 {136:3963,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 571 
averagemflatency = 242 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 34474 
mrq_lat_table:1038 	104 	84 	74 	37 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12103 	8725 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4885 	1596 	1849 	5646 	6280 	638 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1647 	1546 	644 	117 	24 	0 	0 	2 	11 	42 	1541 	15027 	233 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626         0         0         0       700       694       524       521       760       825       869       834         0         0         0         0 
dram[1]:      1119         0         0         0       516       568       538      1146      1122       857       874       838         0         0         0         0 
dram[2]:         0         0         0         0       676      1472       706       682      1124       843       878       846         0         0         0         0 
dram[3]:         0         0         0         0       528       688       525       672       860      1163       882       857         0         0         0         0 
dram[4]:         0         0         0         0       531       709      2046       679       879      2772       850       862         0         0         0         0 
dram[5]:         0         0         0         0       534       529       519       671      1157       851       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 31.000000 31.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 31.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 30.000000 31.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1354/52 = 26.038462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        31        31        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        31        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        25         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        30        31        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        31        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        31        26        26         0         0         0         0 
total reads: 1213
min_bank_accesses = 0!
chip skew: 203/201 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1298    none      none      none         707       690       772       596       541       493      7459      9622    none      none      none      none  
dram[1]:          0    none      none      none         746       521       740       681       516       629      7140      9995    none      none      none      none  
dram[2]:     none      none      none      none         825       848       734       587       514       573      7609      7389    none      none      none      none  
dram[3]:     none      none      none      none         771       897       762       724       485       603      7266      7552    none      none      none      none  
dram[4]:     none      none      none      none         755       876       648       697       493       554     28085      7381    none      none      none      none  
dram[5]:     none      none      none      none         600       776       652       648       534       536     10436      7524    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       359       348       475       380       478       457       496       487         0         0         0         0
dram[1]:          0         0         0         0       330       429       448       455       471       480       486       459         0         0         0         0
dram[2]:          0         0         0         0       368       423       424       477       456       478       493       485         0         0         0         0
dram[3]:          0         0         0         0       355       355       400       413       387       499       436       499         0         0         0         0
dram[4]:          0         0         0         0       406       346       450       382       384       477       547       474         0         0         0         0
dram[5]:          0         0         0         0       364       378       571       427       517       435       496       471         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45503 n_nop=45060 n_act=11 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.0189
n_activity=2315 dram_eff=0.3715
bk0: 6a 45430i bk1: 0a 45500i bk2: 0a 45502i bk3: 0a 45503i bk4: 20a 45428i bk5: 20a 45393i bk6: 64a 45223i bk7: 64a 45216i bk8: 62a 45313i bk9: 62a 45273i bk10: 56a 45178i bk11: 52a 45181i bk12: 0a 45499i bk13: 0a 45500i bk14: 0a 45501i bk15: 0a 45502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0123069
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45503 n_nop=45064 n_act=9 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.0189
n_activity=2262 dram_eff=0.3802
bk0: 4a 45483i bk1: 0a 45503i bk2: 0a 45504i bk3: 0a 45505i bk4: 20a 45427i bk5: 20a 45418i bk6: 64a 45259i bk7: 64a 45212i bk8: 64a 45334i bk9: 62a 45275i bk10: 56a 45196i bk11: 52a 45204i bk12: 0a 45499i bk13: 0a 45500i bk14: 0a 45501i bk15: 0a 45503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0167022
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45503 n_nop=45064 n_act=8 n_pre=0 n_req=228 n_rd=406 n_write=25 bw_util=0.01894
n_activity=2282 dram_eff=0.3777
bk0: 0a 45504i bk1: 0a 45505i bk2: 0a 45506i bk3: 0a 45506i bk4: 20a 45447i bk5: 24a 45406i bk6: 64a 45277i bk7: 64a 45222i bk8: 64a 45316i bk9: 64a 45244i bk10: 56a 45145i bk11: 50a 45098i bk12: 0a 45498i bk13: 0a 45499i bk14: 0a 45501i bk15: 0a 45504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0145705
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45503 n_nop=45068 n_act=8 n_pre=0 n_req=226 n_rd=402 n_write=25 bw_util=0.01877
n_activity=2311 dram_eff=0.3695
bk0: 0a 45503i bk1: 0a 45504i bk2: 0a 45504i bk3: 0a 45505i bk4: 20a 45417i bk5: 24a 45377i bk6: 64a 45256i bk7: 64a 45208i bk8: 60a 45330i bk9: 62a 45254i bk10: 56a 45228i bk11: 52a 45205i bk12: 0a 45498i bk13: 0a 45501i bk14: 0a 45503i bk15: 0a 45503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00929609
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45503 n_nop=45069 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.01872
n_activity=2225 dram_eff=0.3829
bk0: 0a 45502i bk1: 0a 45505i bk2: 0a 45505i bk3: 0a 45507i bk4: 20a 45433i bk5: 24a 45378i bk6: 64a 45268i bk7: 64a 45210i bk8: 64a 45314i bk9: 62a 45217i bk10: 54a 45180i bk11: 52a 45214i bk12: 0a 45498i bk13: 0a 45501i bk14: 0a 45502i bk15: 0a 45502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0139331
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45503 n_nop=45072 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01859
n_activity=2089 dram_eff=0.405
bk0: 0a 45502i bk1: 0a 45503i bk2: 0a 45504i bk3: 0a 45504i bk4: 20a 45432i bk5: 24a 45411i bk6: 64a 45248i bk7: 64a 45201i bk8: 64a 45316i bk9: 62a 45236i bk10: 52a 45176i bk11: 52a 45122i bk12: 0a 45502i bk13: 0a 45502i bk14: 0a 45502i bk15: 0a 45502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0161088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1475, Miss = 104, Miss_rate = 0.071, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 1741, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1454, Miss = 104, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 103
L2_cache_bank[3]: Access = 1733, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1454, Miss = 102, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1372, Miss = 101, Miss_rate = 0.074, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1442, Miss = 100, Miss_rate = 0.069, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1418, Miss = 101, Miss_rate = 0.071, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 4349, Miss = 101, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1378, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1735, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20894
L2_total_cache_misses = 1213
L2_total_cache_miss_rate = 0.0581
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 328
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 219
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37016
icnt_total_pkts_simt_to_mem=37903
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.9838
	minimum = 6
	maximum = 256
Network latency average = 21.1301
	minimum = 6
	maximum = 191
Slowest packet = 16955
Flit latency average = 21.5051
	minimum = 6
	maximum = 187
Slowest flit = 73299
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0824282
	minimum = 0.059165 (at node 4)
	maximum = 0.202937 (at node 23)
Accepted packet rate average = 0.0824282
	minimum = 0.059165 (at node 4)
	maximum = 0.202937 (at node 23)
Injected flit rate average = 0.146618
	minimum = 0.10911 (at node 2)
	maximum = 0.289422 (at node 5)
Accepted flit rate average= 0.146618
	minimum = 0.087595 (at node 11)
	maximum = 0.396824 (at node 5)
Injected packet length average = 1.77873
Accepted packet length average = 1.77873
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2511 (5 samples)
	minimum = 6 (5 samples)
	maximum = 124.2 (5 samples)
Network latency average = 13.9956 (5 samples)
	minimum = 6 (5 samples)
	maximum = 93 (5 samples)
Flit latency average = 13.6707 (5 samples)
	minimum = 6 (5 samples)
	maximum = 92 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0350614 (5 samples)
	minimum = 0.0225535 (5 samples)
	maximum = 0.10512 (5 samples)
Accepted packet rate average = 0.0350614 (5 samples)
	minimum = 0.0225535 (5 samples)
	maximum = 0.10512 (5 samples)
Injected flit rate average = 0.0634311 (5 samples)
	minimum = 0.0409805 (5 samples)
	maximum = 0.142747 (5 samples)
Accepted flit rate average = 0.0634311 (5 samples)
	minimum = 0.0370045 (5 samples)
	maximum = 0.205711 (5 samples)
Injected packet size average = 1.80914 (5 samples)
Accepted packet size average = 1.80914 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 14838 (inst/sec)
gpgpu_simulation_rate = 907 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34475)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34475)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 34975  inst.: 637052 (ipc=146.4) sim_rate=15926 (inst/sec) elapsed = 0:0:00:40 / Wed May 13 16:15:22 2015
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(8,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 35975  inst.: 675154 (ipc=74.2) sim_rate=16467 (inst/sec) elapsed = 0:0:00:41 / Wed May 13 16:15:23 2015
GPGPU-Sim uArch: cycles simulated: 36475  inst.: 709790 (ipc=73.0) sim_rate=16506 (inst/sec) elapsed = 0:0:00:43 / Wed May 13 16:15:25 2015
GPGPU-Sim uArch: cycles simulated: 36975  inst.: 738946 (ipc=70.0) sim_rate=16794 (inst/sec) elapsed = 0:0:00:44 / Wed May 13 16:15:26 2015
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(13,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 37475  inst.: 762041 (ipc=66.1) sim_rate=16934 (inst/sec) elapsed = 0:0:00:45 / Wed May 13 16:15:27 2015
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3152,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3310,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3424,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3434,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 37975  inst.: 774488 (ipc=60.2) sim_rate=16836 (inst/sec) elapsed = 0:0:00:46 / Wed May 13 16:15:28 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3597,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3623,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3646,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3719,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3774,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3952,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4065,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4559,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4568,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4569,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 39975  inst.: 787574 (ipc=40.7) sim_rate=16756 (inst/sec) elapsed = 0:0:00:47 / Wed May 13 16:15:29 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6004,34475), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6601,34475), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 6602
gpu_sim_insn = 225642
gpu_ipc =      34.1778
gpu_tot_sim_cycle = 41077
gpu_tot_sim_insn = 789515
gpu_tot_ipc =      19.2204
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4082
gpu_stall_icnt2sh    = 19855
gpu_total_sim_rate=16798

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64765
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4292, Miss = 1387, Miss_rate = 0.323, Pending_hits = 70, Reservation_fails = 3840
	L1D_cache_core[1]: Access = 4574, Miss = 1530, Miss_rate = 0.334, Pending_hits = 107, Reservation_fails = 3562
	L1D_cache_core[2]: Access = 4148, Miss = 1360, Miss_rate = 0.328, Pending_hits = 102, Reservation_fails = 3013
	L1D_cache_core[3]: Access = 4580, Miss = 1531, Miss_rate = 0.334, Pending_hits = 100, Reservation_fails = 5142
	L1D_cache_core[4]: Access = 5109, Miss = 1670, Miss_rate = 0.327, Pending_hits = 97, Reservation_fails = 5320
	L1D_cache_core[5]: Access = 6482, Miss = 2643, Miss_rate = 0.408, Pending_hits = 269, Reservation_fails = 6165
	L1D_cache_core[6]: Access = 6364, Miss = 2219, Miss_rate = 0.349, Pending_hits = 213, Reservation_fails = 6520
	L1D_cache_core[7]: Access = 4362, Miss = 1449, Miss_rate = 0.332, Pending_hits = 69, Reservation_fails = 5159
	L1D_cache_core[8]: Access = 4282, Miss = 1459, Miss_rate = 0.341, Pending_hits = 98, Reservation_fails = 3577
	L1D_cache_core[9]: Access = 4630, Miss = 1627, Miss_rate = 0.351, Pending_hits = 108, Reservation_fails = 4795
	L1D_cache_core[10]: Access = 4517, Miss = 1506, Miss_rate = 0.333, Pending_hits = 108, Reservation_fails = 4979
	L1D_cache_core[11]: Access = 4314, Miss = 1411, Miss_rate = 0.327, Pending_hits = 69, Reservation_fails = 4224
	L1D_cache_core[12]: Access = 4230, Miss = 1434, Miss_rate = 0.339, Pending_hits = 89, Reservation_fails = 4859
	L1D_cache_core[13]: Access = 4303, Miss = 1525, Miss_rate = 0.354, Pending_hits = 120, Reservation_fails = 4530
	L1D_cache_core[14]: Access = 4295, Miss = 1418, Miss_rate = 0.330, Pending_hits = 106, Reservation_fails = 4819
	L1D_total_cache_accesses = 70482
	L1D_total_cache_misses = 24169
	L1D_total_cache_miss_rate = 0.3429
	L1D_total_cache_pending_hits = 1725
	L1D_total_cache_reservation_fails = 70504
	L1D_cache_data_port_util = 0.122
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9130
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13682
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9002
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64438
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1206, 778, 734, 711, 1004, 988, 965, 1094, 
gpgpu_n_tot_thrd_icount = 3815520
gpgpu_n_tot_w_icount = 119235
gpgpu_n_stall_shd_mem = 111260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5730
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 102767
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76077
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60098	W0_Idle:24039	W0_Scoreboard:161628	W1:38512	W2:17218	W3:11527	W4:7352	W5:5556	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45840 {8:5730,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 779280 {136:5730,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 571 
averagemflatency = 240 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 41076 
mrq_lat_table:1047 	104 	84 	74 	37 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14813 	10136 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6602 	2234 	2422 	6174 	6926 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2015 	2317 	1178 	204 	31 	0 	0 	2 	11 	42 	1541 	15027 	2591 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626         0         0         0       700       694       524       521       760       825       869       834         0         0         0         0 
dram[1]:      1119         0         0         0       516       568       538      1146      1122       857       874       838         0         0         0         0 
dram[2]:         0         0         0         0       676      1472       706       682      1124       843       878       846         0         0         0         0 
dram[3]:         0         0         0         0       528       688       525       672       860      1163       882       857         0         0         0         0 
dram[4]:         0         0         0         0       531       709      2046       679       879      2772       850       862         0         0         0         0 
dram[5]:         0         0         0         0       534       529       519       671      1157       851       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 39.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1363/52 = 26.211538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1298    none      none      none        1058       941      1218       864       883       755      8513     10783    none      none      none      none  
dram[1]:          0    none      none      none        1033       815      1148      1075       889       992      8160     11468    none      none      none      none  
dram[2]:     none      none      none      none        1183      1231      1159      1035       867       926      8591      8274    none      none      none      none  
dram[3]:     none      none      none      none        1045      1311      1082      1172       789       991      8304      8330    none      none      none      none  
dram[4]:     none      none      none      none        1047      1269       956      1055       787       845     32696      8410    none      none      none      none  
dram[5]:     none      none      none      none         913      1122       951      1124       791       941     11552      8626    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       359       348       475       380       478       457       496       487         0         0         0         0
dram[1]:          0         0         0         0       330       429       448       455       471       517       486       459         0         0         0         0
dram[2]:          0         0         0         0       368       423       424       477       456       478       493       485         0         0         0         0
dram[3]:          0         0         0         0       355       355       400       546       395       499       436       499         0         0         0         0
dram[4]:          0         0         0         0       406       346       450       391       384       477       547       474         0         0         0         0
dram[5]:          0         0         0         0       364       378       571       490       517       562       496       471         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54217 n_nop=53770 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01601
n_activity=2345 dram_eff=0.3701
bk0: 6a 54144i bk1: 0a 54214i bk2: 0a 54216i bk3: 0a 54217i bk4: 20a 54142i bk5: 20a 54107i bk6: 64a 53937i bk7: 64a 53930i bk8: 64a 54023i bk9: 64a 53983i bk10: 56a 53892i bk11: 52a 53895i bk12: 0a 54213i bk13: 0a 54214i bk14: 0a 54215i bk15: 0a 54216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0103289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54217 n_nop=53776 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01594
n_activity=2277 dram_eff=0.3794
bk0: 4a 54197i bk1: 0a 54217i bk2: 0a 54218i bk3: 0a 54219i bk4: 20a 54141i bk5: 20a 54132i bk6: 64a 53973i bk7: 64a 53926i bk8: 64a 54048i bk9: 64a 53985i bk10: 56a 53910i bk11: 52a 53918i bk12: 0a 54213i bk13: 0a 54214i bk14: 0a 54215i bk15: 0a 54217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0140177
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54217 n_nop=53776 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01597
n_activity=2297 dram_eff=0.377
bk0: 0a 54218i bk1: 0a 54219i bk2: 0a 54220i bk3: 0a 54220i bk4: 20a 54161i bk5: 24a 54120i bk6: 64a 53991i bk7: 64a 53936i bk8: 64a 54030i bk9: 64a 53958i bk10: 56a 53859i bk11: 52a 53808i bk12: 0a 54212i bk13: 0a 54213i bk14: 0a 54215i bk15: 0a 54218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0122286
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54217 n_nop=53776 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01597
n_activity=2356 dram_eff=0.3676
bk0: 0a 54217i bk1: 0a 54218i bk2: 0a 54218i bk3: 0a 54219i bk4: 20a 54131i bk5: 24a 54091i bk6: 64a 53970i bk7: 64a 53922i bk8: 64a 54036i bk9: 64a 53964i bk10: 56a 53942i bk11: 52a 53919i bk12: 0a 54212i bk13: 0a 54215i bk14: 0a 54217i bk15: 0a 54217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00780198
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54217 n_nop=53781 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.01579
n_activity=2240 dram_eff=0.3821
bk0: 0a 54216i bk1: 0a 54219i bk2: 0a 54219i bk3: 0a 54221i bk4: 20a 54147i bk5: 24a 54092i bk6: 64a 53982i bk7: 64a 53924i bk8: 64a 54028i bk9: 64a 53927i bk10: 54a 53894i bk11: 52a 53928i bk12: 0a 54212i bk13: 0a 54215i bk14: 0a 54216i bk15: 0a 54216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0116937
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54217 n_nop=53784 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01568
n_activity=2104 dram_eff=0.404
bk0: 0a 54216i bk1: 0a 54217i bk2: 0a 54218i bk3: 0a 54218i bk4: 20a 54146i bk5: 24a 54125i bk6: 64a 53962i bk7: 64a 53915i bk8: 64a 54030i bk9: 64a 53946i bk10: 52a 53890i bk11: 52a 53836i bk12: 0a 54216i bk13: 0a 54216i bk14: 0a 54216i bk15: 0a 54216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0135197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1784, Miss = 105, Miss_rate = 0.059, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 2051, Miss = 100, Miss_rate = 0.049, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1753, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 103
L2_cache_bank[3]: Access = 2079, Miss = 100, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1751, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1671, Miss = 102, Miss_rate = 0.061, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1742, Miss = 102, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1652, Miss = 102, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 5198, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1669, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2033, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1636, Miss = 102, Miss_rate = 0.062, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25019
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0488
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 328
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 219
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=48209
icnt_total_pkts_simt_to_mem=44386
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.5644
	minimum = 6
	maximum = 217
Network latency average = 21.1147
	minimum = 6
	maximum = 157
Slowest packet = 43159
Flit latency average = 19.5774
	minimum = 6
	maximum = 157
Slowest flit = 77616
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0462823
	minimum = 0.0315056 (at node 7)
	maximum = 0.128597 (at node 23)
Accepted packet rate average = 0.0462823
	minimum = 0.0315056 (at node 7)
	maximum = 0.128597 (at node 23)
Injected flit rate average = 0.0991619
	minimum = 0.0501363 (at node 7)
	maximum = 0.20615 (at node 23)
Accepted flit rate average= 0.0991619
	minimum = 0.0469555 (at node 22)
	maximum = 0.398667 (at node 6)
Injected packet length average = 2.14255
Accepted packet length average = 2.14255
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8033 (6 samples)
	minimum = 6 (6 samples)
	maximum = 139.667 (6 samples)
Network latency average = 15.1821 (6 samples)
	minimum = 6 (6 samples)
	maximum = 103.667 (6 samples)
Flit latency average = 14.6552 (6 samples)
	minimum = 6 (6 samples)
	maximum = 102.833 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0369316 (6 samples)
	minimum = 0.0240456 (6 samples)
	maximum = 0.109033 (6 samples)
Accepted packet rate average = 0.0369316 (6 samples)
	minimum = 0.0240456 (6 samples)
	maximum = 0.109033 (6 samples)
Injected flit rate average = 0.0693863 (6 samples)
	minimum = 0.0425065 (6 samples)
	maximum = 0.153314 (6 samples)
Accepted flit rate average = 0.0693863 (6 samples)
	minimum = 0.038663 (6 samples)
	maximum = 0.23787 (6 samples)
Injected packet size average = 1.87878 (6 samples)
Accepted packet size average = 1.87878 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 16798 (inst/sec)
gpgpu_simulation_rate = 873 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,41077)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,41077)
GPGPU-Sim uArch: cycles simulated: 41577  inst.: 846095 (ipc=113.2) sim_rate=17626 (inst/sec) elapsed = 0:0:00:48 / Wed May 13 16:15:30 2015
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 42077  inst.: 854781 (ipc=65.3) sim_rate=17444 (inst/sec) elapsed = 0:0:00:49 / Wed May 13 16:15:31 2015
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1109,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1125,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1133,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1192,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1193,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1262,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1281,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1365,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1367,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1456,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1492,41077), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1499,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42577  inst.: 859926 (ipc=46.9) sim_rate=17198 (inst/sec) elapsed = 0:0:00:50 / Wed May 13 16:15:32 2015
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1518,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1575,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1645,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1675,41077), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1676
gpu_sim_insn = 70772
gpu_ipc =      42.2267
gpu_tot_sim_cycle = 42753
gpu_tot_sim_insn = 860287
gpu_tot_ipc =      20.1223
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4082
gpu_stall_icnt2sh    = 20956
gpu_total_sim_rate=17205

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70209
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4449, Miss = 1424, Miss_rate = 0.320, Pending_hits = 77, Reservation_fails = 3840
	L1D_cache_core[1]: Access = 4720, Miss = 1568, Miss_rate = 0.332, Pending_hits = 113, Reservation_fails = 3562
	L1D_cache_core[2]: Access = 4294, Miss = 1400, Miss_rate = 0.326, Pending_hits = 109, Reservation_fails = 3013
	L1D_cache_core[3]: Access = 4738, Miss = 1570, Miss_rate = 0.331, Pending_hits = 106, Reservation_fails = 5142
	L1D_cache_core[4]: Access = 5283, Miss = 1713, Miss_rate = 0.324, Pending_hits = 104, Reservation_fails = 5320
	L1D_cache_core[5]: Access = 6617, Miss = 2675, Miss_rate = 0.404, Pending_hits = 275, Reservation_fails = 6165
	L1D_cache_core[6]: Access = 6526, Miss = 2262, Miss_rate = 0.347, Pending_hits = 220, Reservation_fails = 6520
	L1D_cache_core[7]: Access = 4655, Miss = 1527, Miss_rate = 0.328, Pending_hits = 88, Reservation_fails = 5159
	L1D_cache_core[8]: Access = 4419, Miss = 1495, Miss_rate = 0.338, Pending_hits = 104, Reservation_fails = 3577
	L1D_cache_core[9]: Access = 4753, Miss = 1660, Miss_rate = 0.349, Pending_hits = 115, Reservation_fails = 4795
	L1D_cache_core[10]: Access = 4680, Miss = 1547, Miss_rate = 0.331, Pending_hits = 115, Reservation_fails = 4979
	L1D_cache_core[11]: Access = 4416, Miss = 1444, Miss_rate = 0.327, Pending_hits = 76, Reservation_fails = 4224
	L1D_cache_core[12]: Access = 4309, Miss = 1459, Miss_rate = 0.339, Pending_hits = 95, Reservation_fails = 4859
	L1D_cache_core[13]: Access = 4459, Miss = 1566, Miss_rate = 0.351, Pending_hits = 126, Reservation_fails = 4530
	L1D_cache_core[14]: Access = 4473, Miss = 1468, Miss_rate = 0.328, Pending_hits = 115, Reservation_fails = 4819
	L1D_total_cache_accesses = 72791
	L1D_total_cache_misses = 24778
	L1D_total_cache_miss_rate = 0.3404
	L1D_total_cache_pending_hits = 1838
	L1D_total_cache_reservation_fails = 70504
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9722
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0132
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13682
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9594
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 69882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1284, 856, 812, 789, 1093, 1003, 1065, 1183, 
gpgpu_n_tot_thrd_icount = 4115840
gpgpu_n_tot_w_icount = 128620
gpgpu_n_stall_shd_mem = 112015
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6174
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 109082
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 85010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 112015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60102	W0_Idle:24446	W0_Scoreboard:172242	W1:42011	W2:19365	W3:12575	W4:7978	W5:5701	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49392 {8:6174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 839664 {136:6174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 571 
averagemflatency = 238 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 42752 
mrq_lat_table:1047 	104 	84 	74 	37 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15486 	10136 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7066 	2393 	2472 	6174 	6926 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2146 	2519 	1281 	212 	31 	0 	0 	2 	11 	42 	1541 	15027 	2820 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626         0         0         0       700       694       524       521       760       825       869       834         0         0         0         0 
dram[1]:      1119         0         0         0       516       568       538      1146      1122       857       874       838         0         0         0         0 
dram[2]:         0         0         0         0       676      1472       706       682      1124       843       878       846         0         0         0         0 
dram[3]:         0         0         0         0       528       688       525       672       860      1163       882       857         0         0         0         0 
dram[4]:         0         0         0         0       531       709      2046       679       879      2772       850       862         0         0         0         0 
dram[5]:         0         0         0         0       534       529       519       671      1157       851       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 39.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1363/52 = 26.211538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1298    none      none      none        1168      1031      1300       949       921       785      8598     10923    none      none      none      none  
dram[1]:          0    none      none      none        1197       900      1197      1136       914      1052      8244     11598    none      none      none      none  
dram[2]:     none      none      none      none        1296      1355      1194      1109       913       965      8675      8397    none      none      none      none  
dram[3]:     none      none      none      none        1136      1447      1128      1266       841      1055      8390      8442    none      none      none      none  
dram[4]:     none      none      none      none        1175      1373      1032      1125       867       894     32835      8547    none      none      none      none  
dram[5]:     none      none      none      none        1004      1209      1010      1211       824       991     11666      8768    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       359       348       475       380       478       457       496       487         0         0         0         0
dram[1]:          0         0         0         0       330       429       448       455       471       517       486       459         0         0         0         0
dram[2]:          0         0         0         0       368       423       424       477       456       478       493       485         0         0         0         0
dram[3]:          0         0         0         0       355       355       400       546       395       499       436       499         0         0         0         0
dram[4]:          0         0         0         0       406       346       450       391       384       477       547       474         0         0         0         0
dram[5]:          0         0         0         0       364       378       571       490       517       562       496       471         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56428 n_nop=55981 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01538
n_activity=2345 dram_eff=0.3701
bk0: 6a 56355i bk1: 0a 56425i bk2: 0a 56427i bk3: 0a 56428i bk4: 20a 56353i bk5: 20a 56318i bk6: 64a 56148i bk7: 64a 56141i bk8: 64a 56234i bk9: 64a 56194i bk10: 56a 56103i bk11: 52a 56106i bk12: 0a 56424i bk13: 0a 56425i bk14: 0a 56426i bk15: 0a 56427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00992415
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56428 n_nop=55987 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01531
n_activity=2277 dram_eff=0.3794
bk0: 4a 56408i bk1: 0a 56428i bk2: 0a 56429i bk3: 0a 56430i bk4: 20a 56352i bk5: 20a 56343i bk6: 64a 56184i bk7: 64a 56137i bk8: 64a 56259i bk9: 64a 56196i bk10: 56a 56121i bk11: 52a 56129i bk12: 0a 56424i bk13: 0a 56425i bk14: 0a 56426i bk15: 0a 56428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0134685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56428 n_nop=55987 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01535
n_activity=2297 dram_eff=0.377
bk0: 0a 56429i bk1: 0a 56430i bk2: 0a 56431i bk3: 0a 56431i bk4: 20a 56372i bk5: 24a 56331i bk6: 64a 56202i bk7: 64a 56147i bk8: 64a 56241i bk9: 64a 56169i bk10: 56a 56070i bk11: 52a 56019i bk12: 0a 56423i bk13: 0a 56424i bk14: 0a 56426i bk15: 0a 56429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0117495
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56428 n_nop=55987 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01535
n_activity=2356 dram_eff=0.3676
bk0: 0a 56428i bk1: 0a 56429i bk2: 0a 56429i bk3: 0a 56430i bk4: 20a 56342i bk5: 24a 56302i bk6: 64a 56181i bk7: 64a 56133i bk8: 64a 56247i bk9: 64a 56175i bk10: 56a 56153i bk11: 52a 56130i bk12: 0a 56423i bk13: 0a 56426i bk14: 0a 56428i bk15: 0a 56428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00749628
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56428 n_nop=55992 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.01517
n_activity=2240 dram_eff=0.3821
bk0: 0a 56427i bk1: 0a 56430i bk2: 0a 56430i bk3: 0a 56432i bk4: 20a 56358i bk5: 24a 56303i bk6: 64a 56193i bk7: 64a 56135i bk8: 64a 56239i bk9: 64a 56138i bk10: 54a 56105i bk11: 52a 56139i bk12: 0a 56423i bk13: 0a 56426i bk14: 0a 56427i bk15: 0a 56427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0112356
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56428 n_nop=55995 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01506
n_activity=2104 dram_eff=0.404
bk0: 0a 56427i bk1: 0a 56428i bk2: 0a 56429i bk3: 0a 56429i bk4: 20a 56357i bk5: 24a 56336i bk6: 64a 56173i bk7: 64a 56126i bk8: 64a 56241i bk9: 64a 56157i bk10: 52a 56101i bk11: 52a 56047i bk12: 0a 56427i bk13: 0a 56427i bk14: 0a 56427i bk15: 0a 56427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.01299

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1833, Miss = 105, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 2111, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1798, Miss = 104, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 103
L2_cache_bank[3]: Access = 2139, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1730, Miss = 102, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1790, Miss = 102, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1717, Miss = 102, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 5267, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1730, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2083, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1698, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25692
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0476
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 328
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 219
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50658
icnt_total_pkts_simt_to_mem=45288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.2199
	minimum = 6
	maximum = 92
Network latency average = 14.084
	minimum = 6
	maximum = 89
Slowest packet = 50892
Flit latency average = 12.9913
	minimum = 6
	maximum = 89
Slowest flit = 94373
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0297445
	minimum = 0.0173031 (at node 12)
	maximum = 0.0513126 (at node 7)
Accepted packet rate average = 0.0297445
	minimum = 0.0173031 (at node 12)
	maximum = 0.0513126 (at node 7)
Injected flit rate average = 0.074052
	minimum = 0.024463 (at node 12)
	maximum = 0.150955 (at node 22)
Accepted flit rate average= 0.074052
	minimum = 0.0352029 (at node 17)
	maximum = 0.189737 (at node 7)
Injected packet length average = 2.4896
Accepted packet length average = 2.4896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0057 (7 samples)
	minimum = 6 (7 samples)
	maximum = 132.857 (7 samples)
Network latency average = 15.0252 (7 samples)
	minimum = 6 (7 samples)
	maximum = 101.571 (7 samples)
Flit latency average = 14.4175 (7 samples)
	minimum = 6 (7 samples)
	maximum = 100.857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0359048 (7 samples)
	minimum = 0.0230823 (7 samples)
	maximum = 0.100787 (7 samples)
Accepted packet rate average = 0.0359048 (7 samples)
	minimum = 0.0230823 (7 samples)
	maximum = 0.100787 (7 samples)
Injected flit rate average = 0.0700528 (7 samples)
	minimum = 0.0399288 (7 samples)
	maximum = 0.152977 (7 samples)
Accepted flit rate average = 0.0700528 (7 samples)
	minimum = 0.0381687 (7 samples)
	maximum = 0.230994 (7 samples)
Injected packet size average = 1.95107 (7 samples)
Accepted packet size average = 1.95107 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 50 sec (50 sec)
gpgpu_simulation_rate = 17205 (inst/sec)
gpgpu_simulation_rate = 855 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,42753)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,42753)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (241,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (242,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (242,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (242,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (242,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (243,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (243,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (243,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (244,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (249,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (249,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (251,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (255,42753), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (343,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (675,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (752,42753), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 753
gpu_sim_insn = 57409
gpu_ipc =      76.2404
gpu_tot_sim_cycle = 43506
gpu_tot_sim_insn = 917696
gpu_tot_ipc =      21.0935
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4082
gpu_stall_icnt2sh    = 20956
gpu_total_sim_rate=18353

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71398
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4457, Miss = 1426, Miss_rate = 0.320, Pending_hits = 83, Reservation_fails = 3840
	L1D_cache_core[1]: Access = 4728, Miss = 1570, Miss_rate = 0.332, Pending_hits = 119, Reservation_fails = 3562
	L1D_cache_core[2]: Access = 4308, Miss = 1404, Miss_rate = 0.326, Pending_hits = 115, Reservation_fails = 3013
	L1D_cache_core[3]: Access = 4754, Miss = 1574, Miss_rate = 0.331, Pending_hits = 112, Reservation_fails = 5142
	L1D_cache_core[4]: Access = 5291, Miss = 1715, Miss_rate = 0.324, Pending_hits = 110, Reservation_fails = 5320
	L1D_cache_core[5]: Access = 6625, Miss = 2677, Miss_rate = 0.404, Pending_hits = 281, Reservation_fails = 6165
	L1D_cache_core[6]: Access = 6534, Miss = 2264, Miss_rate = 0.346, Pending_hits = 226, Reservation_fails = 6520
	L1D_cache_core[7]: Access = 4663, Miss = 1529, Miss_rate = 0.328, Pending_hits = 94, Reservation_fails = 5159
	L1D_cache_core[8]: Access = 4435, Miss = 1499, Miss_rate = 0.338, Pending_hits = 116, Reservation_fails = 3577
	L1D_cache_core[9]: Access = 4761, Miss = 1662, Miss_rate = 0.349, Pending_hits = 121, Reservation_fails = 4795
	L1D_cache_core[10]: Access = 4688, Miss = 1549, Miss_rate = 0.330, Pending_hits = 121, Reservation_fails = 4979
	L1D_cache_core[11]: Access = 4424, Miss = 1446, Miss_rate = 0.327, Pending_hits = 82, Reservation_fails = 4224
	L1D_cache_core[12]: Access = 4317, Miss = 1461, Miss_rate = 0.338, Pending_hits = 101, Reservation_fails = 4859
	L1D_cache_core[13]: Access = 4467, Miss = 1568, Miss_rate = 0.351, Pending_hits = 132, Reservation_fails = 4530
	L1D_cache_core[14]: Access = 4481, Miss = 1470, Miss_rate = 0.328, Pending_hits = 121, Reservation_fails = 4819
	L1D_total_cache_accesses = 72933
	L1D_total_cache_misses = 24814
	L1D_total_cache_miss_rate = 0.3402
	L1D_total_cache_pending_hits = 1934
	L1D_total_cache_reservation_fails = 70504
	L1D_cache_data_port_util = 0.118
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9984
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0128
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13682
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9856
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71071
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1299, 871, 827, 804, 1108, 1018, 1080, 1198, 
gpgpu_n_tot_thrd_icount = 4179552
gpgpu_n_tot_w_icount = 130611
gpgpu_n_stall_shd_mem = 112015
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6210
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 113188
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 112015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60102	W0_Idle:24647	W0_Scoreboard:174766	W1:42082	W2:19365	W3:12575	W4:7978	W5:5701	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15360
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49680 {8:6210,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 844560 {136:6210,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 571 
averagemflatency = 238 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 43154 
mrq_lat_table:1047 	104 	84 	74 	37 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15526 	10136 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7106 	2393 	2472 	6174 	6926 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2176 	2525 	1281 	212 	31 	0 	0 	2 	11 	42 	1541 	15027 	2824 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626         0         0         0       700       694       524       521       760       825       869       834         0         0         0         0 
dram[1]:      1119         0         0         0       516       568       538      1146      1122       857       874       838         0         0         0         0 
dram[2]:         0         0         0         0       676      1472       706       682      1124       843       878       846         0         0         0         0 
dram[3]:         0         0         0         0       528       688       525       672       860      1163       882       857         0         0         0         0 
dram[4]:         0         0         0         0       531       709      2046       679       879      2772       850       862         0         0         0         0 
dram[5]:         0         0         0         0       534       529       519       671      1157       851       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 39.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1363/52 = 26.211538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1298    none      none      none        1168      1031      1300       949       925       785      8605     10942    none      none      none      none  
dram[1]:          0    none      none      none        1197       900      1197      1136       914      1057      8254     11613    none      none      none      none  
dram[2]:     none      none      none      none        1296      1355      1194      1109       913       965      8685      8404    none      none      none      none  
dram[3]:     none      none      none      none        1136      1447      1128      1270       841      1055      8397      8450    none      none      none      none  
dram[4]:     none      none      none      none        1175      1373      1032      1129       867       894     32851      8555    none      none      none      none  
dram[5]:     none      none      none      none        1004      1209      1010      1211       824       991     11686      8776    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       359       348       475       380       478       457       496       487         0         0         0         0
dram[1]:          0         0         0         0       330       429       448       455       471       517       486       459         0         0         0         0
dram[2]:          0         0         0         0       368       423       424       477       456       478       493       485         0         0         0         0
dram[3]:          0         0         0         0       355       355       400       546       395       499       436       499         0         0         0         0
dram[4]:          0         0         0         0       406       346       450       391       384       477       547       474         0         0         0         0
dram[5]:          0         0         0         0       364       378       571       490       517       562       496       471         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57421 n_nop=56974 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01512
n_activity=2345 dram_eff=0.3701
bk0: 6a 57348i bk1: 0a 57418i bk2: 0a 57420i bk3: 0a 57421i bk4: 20a 57346i bk5: 20a 57311i bk6: 64a 57141i bk7: 64a 57134i bk8: 64a 57227i bk9: 64a 57187i bk10: 56a 57096i bk11: 52a 57099i bk12: 0a 57417i bk13: 0a 57418i bk14: 0a 57419i bk15: 0a 57420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00975253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57421 n_nop=56980 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01505
n_activity=2277 dram_eff=0.3794
bk0: 4a 57401i bk1: 0a 57421i bk2: 0a 57422i bk3: 0a 57423i bk4: 20a 57345i bk5: 20a 57336i bk6: 64a 57177i bk7: 64a 57130i bk8: 64a 57252i bk9: 64a 57189i bk10: 56a 57114i bk11: 52a 57122i bk12: 0a 57417i bk13: 0a 57418i bk14: 0a 57419i bk15: 0a 57421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0132356
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57421 n_nop=56980 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01508
n_activity=2297 dram_eff=0.377
bk0: 0a 57422i bk1: 0a 57423i bk2: 0a 57424i bk3: 0a 57424i bk4: 20a 57365i bk5: 24a 57324i bk6: 64a 57195i bk7: 64a 57140i bk8: 64a 57234i bk9: 64a 57162i bk10: 56a 57063i bk11: 52a 57012i bk12: 0a 57416i bk13: 0a 57417i bk14: 0a 57419i bk15: 0a 57422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0115463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57421 n_nop=56980 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01508
n_activity=2356 dram_eff=0.3676
bk0: 0a 57421i bk1: 0a 57422i bk2: 0a 57422i bk3: 0a 57423i bk4: 20a 57335i bk5: 24a 57295i bk6: 64a 57174i bk7: 64a 57126i bk8: 64a 57240i bk9: 64a 57168i bk10: 56a 57146i bk11: 52a 57123i bk12: 0a 57416i bk13: 0a 57419i bk14: 0a 57421i bk15: 0a 57421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00736664
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57421 n_nop=56985 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.01491
n_activity=2240 dram_eff=0.3821
bk0: 0a 57420i bk1: 0a 57423i bk2: 0a 57423i bk3: 0a 57425i bk4: 20a 57351i bk5: 24a 57296i bk6: 64a 57186i bk7: 64a 57128i bk8: 64a 57232i bk9: 64a 57131i bk10: 54a 57098i bk11: 52a 57132i bk12: 0a 57416i bk13: 0a 57419i bk14: 0a 57420i bk15: 0a 57420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0110413
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57421 n_nop=56988 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.0148
n_activity=2104 dram_eff=0.404
bk0: 0a 57420i bk1: 0a 57421i bk2: 0a 57422i bk3: 0a 57422i bk4: 20a 57350i bk5: 24a 57329i bk6: 64a 57166i bk7: 64a 57119i bk8: 64a 57234i bk9: 64a 57150i bk10: 52a 57094i bk11: 52a 57040i bk12: 0a 57420i bk13: 0a 57420i bk14: 0a 57420i bk15: 0a 57420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0127654

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1836, Miss = 105, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 2116, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1801, Miss = 104, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 103
L2_cache_bank[3]: Access = 2144, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1799, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1732, Miss = 102, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1792, Miss = 102, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1720, Miss = 102, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 5271, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1733, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2088, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1700, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25732
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0475
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 328
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 219
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=50842
icnt_total_pkts_simt_to_mem=45332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5125
	minimum = 6
	maximum = 16
Network latency average = 8.2375
	minimum = 6
	maximum = 13
Slowest packet = 51428
Flit latency average = 6.53947
	minimum = 6
	maximum = 9
Slowest flit = 96108
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00393488
	minimum = 0.00265604 (at node 0)
	maximum = 0.00796813 (at node 2)
Accepted packet rate average = 0.00393488
	minimum = 0.00265604 (at node 0)
	maximum = 0.00796813 (at node 2)
Injected flit rate average = 0.0112144
	minimum = 0.00265604 (at node 0)
	maximum = 0.0332005 (at node 18)
Accepted flit rate average= 0.0112144
	minimum = 0.00265604 (at node 20)
	maximum = 0.0292165 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.444 (8 samples)
	minimum = 6 (8 samples)
	maximum = 118.25 (8 samples)
Network latency average = 14.1768 (8 samples)
	minimum = 6 (8 samples)
	maximum = 90.5 (8 samples)
Flit latency average = 13.4327 (8 samples)
	minimum = 6 (8 samples)
	maximum = 89.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0319086 (8 samples)
	minimum = 0.0205291 (8 samples)
	maximum = 0.0891848 (8 samples)
Accepted packet rate average = 0.0319086 (8 samples)
	minimum = 0.0205291 (8 samples)
	maximum = 0.0891848 (8 samples)
Injected flit rate average = 0.062698 (8 samples)
	minimum = 0.0352697 (8 samples)
	maximum = 0.138005 (8 samples)
Accepted flit rate average = 0.062698 (8 samples)
	minimum = 0.0337296 (8 samples)
	maximum = 0.205772 (8 samples)
Injected packet size average = 1.96492 (8 samples)
Accepted packet size average = 1.96492 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 50 sec (50 sec)
gpgpu_simulation_rate = 18353 (inst/sec)
gpgpu_simulation_rate = 870 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 50565.511719 (ms)
Result stored in result.txt
