#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  4 18:08:13 2020
# Process ID: 21128
# Current directory: C:/Users/dell/RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20160 C:\Users\dell\RAM\microprocessor.xpr
# Log file: C:/Users/dell/RAM/vivado.log
# Journal file: C:/Users/dell/RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dell/RAM/microprocessor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dell/RAM/microprocessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dell/RAM/microprocessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/8bitscter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/Dcode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dcode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/RAM128_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/RAM168.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM16_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/RAM2-8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM2_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/RAM32_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/RAM4_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM4_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/RAM64_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM64_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/RAM8_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM8_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/RMblock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RMblock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/dff8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/dmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/muxx16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxx16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/muxx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxx32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/muxx4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxx4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/muxx8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxx8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/opblock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mblock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/reg2_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg2_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.srcs/sim_1/new/testCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/RAM/microprocessor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dell/RAM/microprocessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ed522b9555174f268cea29d4b18a23b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testCPU_behav xil_defaultlib.testCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port A [C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/8bitscter.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CarryIn [C:/Users/dell/multiplier/multiplier.srcs/sources_1/new/FA16.v:32]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 1024 for port Mreg [C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/CPU.v:74]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 1024 for port Rreg [C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sky [C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/RMblock.v:46]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port add [C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/RMblock.v:50]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port add [C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/opblock.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sky [C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/opblock.v:43]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port A [C:/Users/dell/RAM/microprocessor.srcs/sources_1/new/opblock.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.FA16
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.dff8
Compiling module xil_defaultlib.cter
Compiling module xil_defaultlib.muxx
Compiling module xil_defaultlib.muxx4
Compiling module xil_defaultlib.muxx8
Compiling module xil_defaultlib.muxx16
Compiling module xil_defaultlib.muxx32
Compiling module xil_defaultlib.Dcode
Compiling module xil_defaultlib.dmux
Compiling module xil_defaultlib.reg2_8
Compiling module xil_defaultlib.RAM2_8
Compiling module xil_defaultlib.RAM4_8
Compiling module xil_defaultlib.RAM8_8
Compiling module xil_defaultlib.RAM16_8
Compiling module xil_defaultlib.RAM32_8
Compiling module xil_defaultlib.RAM64_8
Compiling module xil_defaultlib.RAM128_8
Compiling module xil_defaultlib.Mblock
Compiling module xil_defaultlib.RMblock
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testCPU_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/dell/RAM/microprocessor.sim/sim_1/behav/xsim/xsim.dir/testCPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dell/RAM/microprocessor.sim/sim_1/behav/xsim/xsim.dir/testCPU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb  4 18:08:59 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  4 18:08:59 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 862.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dell/RAM/microprocessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testCPU_behav -key {Behavioral:sim_1:Functional:testCPU} -tclbatch {testCPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testCPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testCPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 889.301 ; gain = 28.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 18:10:27 2020...
