INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'block_ram_3' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'block_ram_3'...
WARNING:sim - A core named 'block_ram_3' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'block_ram_3'...
Delivering associated files for 'block_ram_3'...
Delivering EJava files for 'block_ram_3'...
Generating implementation netlist for 'block_ram_3'...
INFO:sim - Pre-processing HDL files for 'block_ram_3'...
Running synthesis for 'block_ram_3'
Running ngcbuild...
Writing VEO instantiation template for 'block_ram_3'...
Writing Verilog behavioral simulation model for 'block_ram_3'...
WARNING:sim - Overwriting existing file
   /home/santi/VLSI/xilinx/image_add/ipcore_dir/tmp/_cg/block_ram_3/doc/blk_mem_
   gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/santi/VLSI/xilinx/image_add/ipcore_dir/tmp/_cg/block_ram_3
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'block_ram_3'...
Generating metadata file...
Regenerating ISE project file for 'block_ram_3'...
Generating ISE project...
XCO file found: block_ram_3.xco
XMDF file found: block_ram_3_xmdf.tcl
Adding /home/santi/VLSI/xilinx/image_add/ipcore_dir/tmp/_cg/block_ram_3.asy
-view all -origin_type imported
Adding /home/santi/VLSI/xilinx/image_add/ipcore_dir/tmp/_cg/block_ram_3.ngc
-view all -origin_type created
Checking file
"/home/santi/VLSI/xilinx/image_add/ipcore_dir/tmp/_cg/block_ram_3.ngc" for
project device match ...
File "/home/santi/VLSI/xilinx/image_add/ipcore_dir/tmp/_cg/block_ram_3.ngc"
device information matches project device.
Adding /home/santi/VLSI/xilinx/image_add/ipcore_dir/tmp/_cg/block_ram_3.sym
-view all -origin_type imported
Adding /home/santi/VLSI/xilinx/image_add/ipcore_dir/tmp/_cg/block_ram_3.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/santi/VLSI/xilinx/image_add/ipcore_dir/tmp/_cg/block_ram_3.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/santi/VLSI/xilinx/image_add/ipcore_dir/tmp/_cg/block_ram_3.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/block_ram_3"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'block_ram_3'.
