INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA/assignment_2/adder/question1/question1.srcs/sources_1/new/full_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA/assignment_2/adder/question1/question1.srcs/sources_1/new/full_adder_4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4bit_tb
