EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993

Log file for galnew2a.eqn
Device: 16V8

Pin   Label               Type
---   -----               ----
1     ZA15                pos,com input
2     ZA14                pos,com input
3     ZA01                pos,com input
4     IORQL               pos,com input
5     B0                  pos,com input
6     B1                  pos,com input
7     B2                  pos,com input
8     RDL                 pos,com input
9     WRL                 pos,com input
10    GND                 ground pin
11    RFSHL               pos,com input
12    PSG                 pos,com output
13    BANK                pos,com output
14    UA14                pos,com output
15    UA15                pos,com output
16    ULA14               pos,com output
17    ULA15               pos,com output
18    VA15                pos,com output
19    VA14                pos,com output
20    VCC                 power pin

EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993

Device Utilization:

No of dedicated inputs used               : 10/10 (100.0%)
No of dedicated outputs used              :  2/2  (100.0%)
No of feedbacks used as dedicated outputs :  6/6  (100.0%)

		------------------------------------------
		Pin   Label                 Terms Usage
		------------------------------------------
		19    VA14                  2/8   (25.0%)
		18    VA15                  1/8   (12.5%)
		17    ULA15                 3/8   (37.5%)
		16    ULA14                 2/8   (25.0%)
		15    UA15                  2/8   (25.0%)
		14    UA14                  1/8   (12.5%)
		13    BANK                  1/8   (12.5%)
		12    PSG                   2/8   (25.0%)
		------------------------------------------
		Total Terms                14/64  (21.9%)
		------------------------------------------

EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993

                            Chip diagram (DIP)

                             ._____    _____.
                             |     \__/     |
                        ZA15 |  1        20 | VCC
                        ZA14 |  2        19 | VA14
                        ZA01 |  3        18 | VA15
                       IORQL |  4        17 | ULA15
                          B0 |  5        16 | ULA14
                          B1 |  6        15 | UA15
                          B2 |  7        14 | UA14
                         RDL |  8        13 | BANK
                         WRL |  9        12 | PSG
                         GND | 10        11 | RFSHL
                             |______________|
