{
  "repacking_rules": [
    {
      "src_pbtype": "io[io_input].io_input.inpad",
      "dst_pbtype": "io[physical].iopad.pad[inpad].inpad",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "1",
      "port_map": {}
    },
    {
      "src_pbtype": "io[io_output].io_output.outpad",
      "dst_pbtype": "io[physical].iopad.pad[outpad].outpad",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "0",
      "port_map": {}
    },
    {
      "src_pbtype": "io[io_input].io_input.ff[LATCH].LATCH",
      "dst_pbtype": "io[physical].iopad.ff",
      "index_map": [
        1,
        1
      ],
      "mode_bits": "1",
      "port_map": {}
    },
    {
      "src_pbtype": "io[io_input].io_input.ff[DFF].DFF",
      "dst_pbtype": "io[physical].iopad.ff",
      "index_map": [
        1,
        1
      ],
      "mode_bits": "1",
      "port_map": {
        "C": "clk"
      }
    },
    {
      "src_pbtype": "io[io_input].io_input.ff[DFFN].DFFN",
      "dst_pbtype": "io[physical].iopad.ff",
      "index_map": [
        1,
        1
      ],
      "mode_bits": "0",
      "port_map": {
        "C": "clk"
      }
    },
    {
      "src_pbtype": "io[io_output].io_output.ff[LATCH].LATCH",
      "dst_pbtype": "io[physical].iopad.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "1",
      "port_map": {}
    },
    {
      "src_pbtype": "io[io_output].io_output.ff[DFF].DFF",
      "dst_pbtype": "io[physical].iopad.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "1",
      "port_map": {
        "C": "clk"
      }
    },
    {
      "src_pbtype": "io[io_output].io_output.ff[DFFN].DFFN",
      "dst_pbtype": "io[physical].iopad.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "0",
      "port_map": {
        "C": "clk"
      }
    },
    {
      "src_pbtype": "clb.fle[n1_lut4].ble4.lut4",
      "dst_pbtype": "clb.fle[physical].fabric.frac_logic.frac_lut4_arith",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "0",
      "port_map": {
        "in": "in[0:3]",
        "out": "lut4_out"
      }
    },
    {
      "src_pbtype": "clb.fle[n1_lut4].ble4.ff[LATCH].LATCH",
      "dst_pbtype": "clb.fle[physical].fabric.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "1",
      "port_map": {}
    },
    {
      "src_pbtype": "clb.fle[n1_lut4].ble4.ff[DFF].DFF",
      "dst_pbtype": "clb.fle[physical].fabric.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "1",
      "port_map": {
        "C": "clk"
      }
    },
    {
      "src_pbtype": "clb.fle[n1_lut4].ble4.ff[DFFN].DFFN",
      "dst_pbtype": "clb.fle[physical].fabric.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "0",
      "port_map": {
        "C": "clk"
      }
    },
    {
      "src_pbtype": "clb.fle[n1_lut4].ble4.ff[DFFR].DFFR",
      "dst_pbtype": "clb.fle[physical].fabric.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "1",
      "port_map": {
        "C": "clk",
        "R": "reset"
      }
    },
    {
      "src_pbtype": "clb.fle[n1_lut4].ble4.ff[DFFNR].DFFNR",
      "dst_pbtype": "clb.fle[physical].fabric.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "0",
      "port_map": {
        "C": "clk",
        "R": "reset"
      }
    },
    {
      "src_pbtype": "clb.fle[n1_lut4].ble4.ff[DFFS].DFFS",
      "dst_pbtype": "clb.fle[physical].fabric.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "1",
      "port_map": {
        "C": "clk",
        "S": "preset"
      }
    },
    {
      "src_pbtype": "clb.fle[n1_lut4].ble4.ff[DFFNS].DFFNS",
      "dst_pbtype": "clb.fle[physical].fabric.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "0",
      "port_map": {
        "C": "clk",
        "S": "preset"
      }
    },
    {
      "src_pbtype": "clb.fle[shift_register].shift_reg.ff[DFF].DFF",
      "dst_pbtype": "clb.fle[physical].fabric.ff",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "1",
      "port_map": {
        "C": "clk"
      }
    },
    {
      "src_pbtype": "clb.fle[arithmetic].soft_adder.adder_lut4",
      "dst_pbtype": "clb.fle[physical].fabric.frac_logic.frac_lut4_arith",
      "index_map": [
        1,
        0
      ],
      "mode_bits": "1",
      "port_map": {
        "cin": "cin",
        "in": "in[0:3]",
        "lut4_out": "lut4_out",
        "cout": "cout"
      }
    }
  ]
}