;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/7/2016 4:15:12 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x113D0000  	4413
0x0008	0x11350000  	4405
0x000C	0x11350000  	4405
0x0010	0x11350000  	4405
0x0014	0x11350000  	4405
0x0018	0x11350000  	4405
0x001C	0x11350000  	4405
0x0020	0x11350000  	4405
0x0024	0x11350000  	4405
0x0028	0x11350000  	4405
0x002C	0x11350000  	4405
0x0030	0x11350000  	4405
0x0034	0x11350000  	4405
0x0038	0x11350000  	4405
0x003C	0x11350000  	4405
0x0040	0x11350000  	4405
0x0044	0x11350000  	4405
0x0048	0x11350000  	4405
0x004C	0x11350000  	4405
0x0050	0x11350000  	4405
0x0054	0x11350000  	4405
0x0058	0x11350000  	4405
0x005C	0x11350000  	4405
0x0060	0x11350000  	4405
0x0064	0x11350000  	4405
0x0068	0x11350000  	4405
0x006C	0x11350000  	4405
0x0070	0x11350000  	4405
0x0074	0x11350000  	4405
0x0078	0x11350000  	4405
0x007C	0x11350000  	4405
0x0080	0x11350000  	4405
0x0084	0x11350000  	4405
0x0088	0x11350000  	4405
0x008C	0x11350000  	4405
0x0090	0x11350000  	4405
0x0094	0x11350000  	4405
0x0098	0x11350000  	4405
0x009C	0x11350000  	4405
0x00A0	0x11350000  	4405
0x00A4	0x11350000  	4405
0x00A8	0x11350000  	4405
0x00AC	0x11350000  	4405
0x00B0	0x11350000  	4405
0x00B4	0x11350000  	4405
0x00B8	0x11350000  	4405
0x00BC	0x11350000  	4405
0x00C0	0x11350000  	4405
0x00C4	0x11350000  	4405
0x00C8	0x11350000  	4405
0x00CC	0x11350000  	4405
0x00D0	0x11350000  	4405
0x00D4	0x11350000  	4405
0x00D8	0x11350000  	4405
0x00DC	0x11110000  	4369
0x00E0	0x11350000  	4405
0x00E4	0x11350000  	4405
0x00E8	0x11350000  	4405
0x00EC	0x11350000  	4405
0x00F0	0x11350000  	4405
0x00F4	0x11350000  	4405
0x00F8	0x11350000  	4405
0x00FC	0x11350000  	4405
0x0100	0x11350000  	4405
0x0104	0x11350000  	4405
0x0108	0x11350000  	4405
0x010C	0x11350000  	4405
0x0110	0x11350000  	4405
0x0114	0x11350000  	4405
0x0118	0x11350000  	4405
0x011C	0x11350000  	4405
0x0120	0x11350000  	4405
0x0124	0x11350000  	4405
0x0128	0x11350000  	4405
0x012C	0x11350000  	4405
0x0130	0x11350000  	4405
0x0134	0x11350000  	4405
0x0138	0x11350000  	4405
0x013C	0x11350000  	4405
0x0140	0x11350000  	4405
0x0144	0x11350000  	4405
0x0148	0x11350000  	4405
0x014C	0x11350000  	4405
0x0150	0x11350000  	4405
0x0154	0x11350000  	4405
0x0158	0x11350000  	4405
0x015C	0x11350000  	4405
0x0160	0x11350000  	4405
0x0164	0x11350000  	4405
0x0168	0x11350000  	4405
0x016C	0x11350000  	4405
0x0170	0x11350000  	4405
0x0174	0x11350000  	4405
0x0178	0x11350000  	4405
0x017C	0x11350000  	4405
0x0180	0x11350000  	4405
0x0184	0x11350000  	4405
; end of ____SysVT
_main:
;LoRa_ARM.c, 46 :: 		void main()
0x113C	0xB081    SUB	SP, SP, #4
0x113E	0xF000F83D  BL	4540
0x1142	0xF7FFFFCF  BL	4324
0x1146	0xF000FBC7  BL	6360
0x114A	0xF000F9E7  BL	5404
0x114E	0xF000FB83  BL	6232
;LoRa_ARM.c, 48 :: 		sys_init();
0x1152	0xF7FFFF75  BL	_sys_init+0
;LoRa_ARM.c, 49 :: 		lora_init( false, false, false, lora_cb );
0x1156	0x4811    LDR	R0, [PC, #68]
0x1158	0x4603    MOV	R3, R0
0x115A	0x2200    MOVS	R2, #0
0x115C	0x2100    MOVS	R1, #0
0x115E	0x2000    MOVS	R0, #0
0x1160	0xF7FFFEDE  BL	_lora_init+0
;LoRa_ARM.c, 51 :: 		lora_cmd( "sys get ver", "", text );
0x1164	0x490E    LDR	R1, [PC, #56]
0x1166	0x480F    LDR	R0, [PC, #60]
0x1168	0x4A0F    LDR	R2, [PC, #60]
0x116A	0xF7FFFE91  BL	_lora_cmd+0
;LoRa_ARM.c, 52 :: 		LOG( text );
0x116E	0x480E    LDR	R0, [PC, #56]
0x1170	0xF7FFFDAA  BL	_UART1_Write_Text+0
;LoRa_ARM.c, 54 :: 		lora_cmd( "sys sleep", "2000", text );
0x1174	0x490D    LDR	R1, [PC, #52]
0x1176	0x480E    LDR	R0, [PC, #56]
0x1178	0x4A0B    LDR	R2, [PC, #44]
0x117A	0xF7FFFE89  BL	_lora_cmd+0
;LoRa_ARM.c, 55 :: 		LOG( text );
0x117E	0x480A    LDR	R0, [PC, #40]
0x1180	0xF7FFFDA2  BL	_UART1_Write_Text+0
;LoRa_ARM.c, 57 :: 		lora_cmd( "sys get ver", "", text );
0x1184	0x490B    LDR	R1, [PC, #44]
0x1186	0x480C    LDR	R0, [PC, #48]
0x1188	0x4A07    LDR	R2, [PC, #28]
0x118A	0xF7FFFE81  BL	_lora_cmd+0
;LoRa_ARM.c, 58 :: 		LOG( text );
0x118E	0x4806    LDR	R0, [PC, #24]
0x1190	0xF7FFFD9A  BL	_UART1_Write_Text+0
;LoRa_ARM.c, 60 :: 		while( 1 )
L_main2:
;LoRa_ARM.c, 61 :: 		lora_process();
0x1194	0xF7FFFCDA  BL	_lora_process+0
0x1198	0xE7FC    B	L_main2
;LoRa_ARM.c, 62 :: 		}
L_end_main:
L__main_end_loop:
0x119A	0xE7FE    B	L__main_end_loop
0x119C	0x04050000  	_lora_cb+0
0x11A0	0x007A2000  	?lstr6_LoRa_ARM+0
0x11A4	0x006E2000  	?lstr5_LoRa_ARM+0
0x11A8	0x007B2000  	_text+0
0x11AC	0x02052000  	?lstr8_LoRa_ARM+0
0x11B0	0x01FB2000  	?lstr7_LoRa_ARM+0
0x11B4	0x02162000  	?lstr10_LoRa_ARM+0
0x11B8	0x020A2000  	?lstr9_LoRa_ARM+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0D64	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x0D66	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x0D6A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0D6E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x0D72	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0D74	0xB001    ADD	SP, SP, #4
0x0D76	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x0E54	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x0E56	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x0E5A	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x0E5E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x0E62	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x0E64	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x0E68	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x0E6A	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0E6C	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x0E6E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x0E72	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x0E76	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x0E78	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0E7C	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x0E7E	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0E80	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x0E84	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0E88	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0E8A	0xB001    ADD	SP, SP, #4
0x0E8C	0x4770    BX	LR
; end of ___FillZeros
_sys_init:
;LoRa_ARM.c, 22 :: 		void sys_init( void )
0x1040	0xB081    SUB	SP, SP, #4
0x1042	0xF8CDE000  STR	LR, [SP, #0]
;LoRa_ARM.c, 24 :: 		GPIO_Digital_Output( &GPIOA_BASE, _GPIO_PINMASK_4 );
0x1046	0xF2400110  MOVW	R1, #16
0x104A	0x4820    LDR	R0, [PC, #128]
0x104C	0xF7FFFE2E  BL	_GPIO_Digital_Output+0
;LoRa_ARM.c, 25 :: 		GPIO_Digital_Input( &GPIOD_BASE, _GPIO_PINMASK_13 );
0x1050	0xF2420100  MOVW	R1, #8192
0x1054	0x481E    LDR	R0, [PC, #120]
0x1056	0xF7FFFDE1  BL	_GPIO_Digital_Input+0
;LoRa_ARM.c, 26 :: 		GPIO_Digital_Output( &GPIOD_BASE, _GPIO_PINMASK_10 );
0x105A	0xF2404100  MOVW	R1, #1024
0x105E	0x481C    LDR	R0, [PC, #112]
0x1060	0xF7FFFE24  BL	_GPIO_Digital_Output+0
;LoRa_ARM.c, 31 :: 		&_GPIO_MODULE_USART1_PA9_10 );
0x1064	0x481B    LDR	R0, [PC, #108]
0x1066	0xB401    PUSH	(R0)
;LoRa_ARM.c, 30 :: 		_UART_ONE_STOPBIT,
0x1068	0xF2400300  MOVW	R3, #0
;LoRa_ARM.c, 29 :: 		_UART_NOPARITY,
0x106C	0xF2400200  MOVW	R2, #0
;LoRa_ARM.c, 28 :: 		UART1_Init_Advanced( 115200, _UART_8_BIT_DATA,
0x1070	0xF2400100  MOVW	R1, #0
0x1074	0xF44F30E1  MOV	R0, #115200
;LoRa_ARM.c, 31 :: 		&_GPIO_MODULE_USART1_PA9_10 );
0x1078	0xF7FFFDA8  BL	_UART1_Init_Advanced+0
0x107C	0xB001    ADD	SP, SP, #4
;LoRa_ARM.c, 36 :: 		&_GPIO_MODULE_USART3_PD89);
0x107E	0x4816    LDR	R0, [PC, #88]
0x1080	0xB401    PUSH	(R0)
;LoRa_ARM.c, 35 :: 		_UART_ONE_STOPBIT,
0x1082	0xF2400300  MOVW	R3, #0
;LoRa_ARM.c, 34 :: 		_UART_NOPARITY,
0x1086	0xF2400200  MOVW	R2, #0
;LoRa_ARM.c, 33 :: 		UART3_Init_Advanced( 57600, _UART_8_BIT_DATA,
0x108A	0xF2400100  MOVW	R1, #0
0x108E	0xF24E1000  MOVW	R0, #57600
;LoRa_ARM.c, 36 :: 		&_GPIO_MODULE_USART3_PD89);
0x1092	0xF7FFFDAF  BL	_UART3_Init_Advanced+0
0x1096	0xB001    ADD	SP, SP, #4
;LoRa_ARM.c, 38 :: 		Delay_ms( 100 );
0x1098	0xF2435729  MOVW	R7, #13609
0x109C	0xF2C00747  MOVT	R7, #71
L_sys_init0:
0x10A0	0x1E7F    SUBS	R7, R7, #1
0x10A2	0xD1FD    BNE	L_sys_init0
0x10A4	0xBF00    NOP
0x10A6	0xBF00    NOP
0x10A8	0xBF00    NOP
0x10AA	0xBF00    NOP
;LoRa_ARM.c, 40 :: 		RXNEIE_USART3_CR1_bit = 1;
0x10AC	0x2101    MOVS	R1, #1
0x10AE	0xB249    SXTB	R1, R1
0x10B0	0x480A    LDR	R0, [PC, #40]
0x10B2	0x6001    STR	R1, [R0, #0]
;LoRa_ARM.c, 41 :: 		NVIC_IntEnable( IVT_INT_USART3 );
0x10B4	0xF2400037  MOVW	R0, #55
0x10B8	0xF7FFFDBC  BL	_NVIC_IntEnable+0
;LoRa_ARM.c, 43 :: 		LOG( "\r\n< < INIT DONE > >\r\n" );
0x10BC	0x4808    LDR	R0, [PC, #32]
0x10BE	0xF7FFFE03  BL	_UART1_Write_Text+0
;LoRa_ARM.c, 44 :: 		}
L_end_sys_init:
0x10C2	0xF8DDE000  LDR	LR, [SP, #0]
0x10C6	0xB001    ADD	SP, SP, #4
0x10C8	0x4770    BX	LR
0x10CA	0xBF00    NOP
0x10CC	0x00004002  	GPIOA_BASE+0
0x10D0	0x0C004002  	GPIOD_BASE+0
0x10D4	0x17EC0000  	__GPIO_MODULE_USART1_PA9_10+0
0x10D8	0x17800000  	__GPIO_MODULE_USART3_PD89+0
0x10DC	0x01944209  	RXNEIE_USART3_CR1_bit+0
0x10E0	0x02172000  	?lstr4_LoRa_ARM+0
; end of _sys_init
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x0C34	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x0C36	0x2804    CMP	R0, #4
0x0C38	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x0C3A	0x4919    LDR	R1, [PC, #100]
0x0C3C	0x6809    LDR	R1, [R1, #0]
0x0C3E	0xF4413280  ORR	R2, R1, #65536
0x0C42	0x4917    LDR	R1, [PC, #92]
0x0C44	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x0C46	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x0C48	0x2805    CMP	R0, #5
0x0C4A	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x0C4C	0x4914    LDR	R1, [PC, #80]
0x0C4E	0x6809    LDR	R1, [R1, #0]
0x0C50	0xF4413200  ORR	R2, R1, #131072
0x0C54	0x4912    LDR	R1, [PC, #72]
0x0C56	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x0C58	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x0C5A	0x2806    CMP	R0, #6
0x0C5C	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x0C5E	0x4910    LDR	R1, [PC, #64]
0x0C60	0x6809    LDR	R1, [R1, #0]
0x0C62	0xF4412280  ORR	R2, R1, #262144
0x0C66	0x490E    LDR	R1, [PC, #56]
0x0C68	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x0C6A	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x0C6C	0x280F    CMP	R0, #15
0x0C6E	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x0C70	0x490C    LDR	R1, [PC, #48]
0x0C72	0x6809    LDR	R1, [R1, #0]
0x0C74	0xF0410202  ORR	R2, R1, #2
0x0C78	0x490A    LDR	R1, [PC, #40]
0x0C7A	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x0C7C	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x0C7E	0x2810    CMP	R0, #16
0x0C80	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x0C82	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0C86	0x0961    LSRS	R1, R4, #5
0x0C88	0x008A    LSLS	R2, R1, #2
0x0C8A	0x4907    LDR	R1, [PC, #28]
0x0C8C	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x0C8E	0xF004021F  AND	R2, R4, #31
0x0C92	0xF04F0101  MOV	R1, #1
0x0C96	0x4091    LSLS	R1, R2
0x0C98	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x0C9A	0xB001    ADD	SP, SP, #4
0x0C9C	0x4770    BX	LR
0x0C9E	0xBF00    NOP
0x0CA0	0xED24E000  	SCB_SHCRS+0
0x0CA4	0xE010E000  	STK_CTRL+0
0x0CA8	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0CAC	0xB081    SUB	SP, SP, #4
0x0CAE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x0CB2	0x4A04    LDR	R2, [PC, #16]
0x0CB4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0CB6	0xF7FFFDF1  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x0CBA	0xF8DDE000  LDR	LR, [SP, #0]
0x0CBE	0xB001    ADD	SP, SP, #4
0x0CC0	0x4770    BX	LR
0x0CC2	0xBF00    NOP
0x0CC4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x089C	0xB084    SUB	SP, SP, #16
0x089E	0xF8CDE000  STR	LR, [SP, #0]
0x08A2	0xB28D    UXTH	R5, R1
0x08A4	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x08A6	0x4B86    LDR	R3, [PC, #536]
0x08A8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x08AC	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x08AE	0x4618    MOV	R0, R3
0x08B0	0xF7FFFDC6  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x08B4	0xF1B50FFF  CMP	R5, #255
0x08B8	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x08BA	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x08BC	0x4B81    LDR	R3, [PC, #516]
0x08BE	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x08C2	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x08C4	0x4B80    LDR	R3, [PC, #512]
0x08C6	0x429E    CMP	R6, R3
0x08C8	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x08CA	0xF2455355  MOVW	R3, #21845
0x08CE	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x08D2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x08D4	0x1D3D    ADDS	R5, R7, #4
0x08D6	0x682C    LDR	R4, [R5, #0]
0x08D8	0xF06F03FF  MVN	R3, #255
0x08DC	0xEA040303  AND	R3, R4, R3, LSL #0
0x08E0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x08E2	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x08E6	0x682C    LDR	R4, [R5, #0]
0x08E8	0xF64F73FF  MOVW	R3, #65535
0x08EC	0xEA440303  ORR	R3, R4, R3, LSL #0
0x08F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x08F2	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x08F4	0x2E42    CMP	R6, #66
0x08F6	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x08F8	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x08FA	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x08FC	0xF64F73FF  MOVW	R3, #65535
0x0900	0x429D    CMP	R5, R3
0x0902	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0904	0x4B70    LDR	R3, [PC, #448]
0x0906	0x429E    CMP	R6, R3
0x0908	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x090A	0xF04F3355  MOV	R3, #1431655765
0x090E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0910	0x1D3C    ADDS	R4, R7, #4
0x0912	0x2300    MOVS	R3, #0
0x0914	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0916	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x091A	0xF04F33FF  MOV	R3, #-1
0x091E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0920	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0922	0x2E42    CMP	R6, #66
0x0924	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0926	0x2300    MOVS	R3, #0
0x0928	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x092A	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x092C	0xF0060301  AND	R3, R6, #1
0x0930	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0932	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0934	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x0936	0xF0060308  AND	R3, R6, #8
0x093A	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x093C	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x093E	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0940	0xF0060304  AND	R3, R6, #4
0x0944	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x0946	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0948	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x094A	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x094C	0xF4062301  AND	R3, R6, #528384
0x0950	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0952	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0954	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0956	0xF4066300  AND	R3, R6, #2048
0x095A	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x095C	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x095E	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0960	0xF4066380  AND	R3, R6, #1024
0x0964	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0966	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0968	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x096A	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x096C	0xF0060320  AND	R3, R6, #32
0x0970	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0972	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0974	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0976	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0978	0xF4067380  AND	R3, R6, #256
0x097C	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x097E	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0980	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0982	0xF0060380  AND	R3, R6, #128
0x0986	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0988	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x098A	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x098C	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x098E	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0992	0x9201    STR	R2, [SP, #4]
0x0994	0xFA1FF985  UXTH	R9, R5
0x0998	0x46B0    MOV	R8, R6
0x099A	0x4606    MOV	R6, R0
0x099C	0x4618    MOV	R0, R3
0x099E	0x460A    MOV	R2, R1
0x09A0	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x09A2	0xF1BA0F10  CMP	R10, #16
0x09A6	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x09AA	0xF04F0301  MOV	R3, #1
0x09AE	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x09B2	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x09B6	0x42A3    CMP	R3, R4
0x09B8	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x09BC	0xEA4F044A  LSL	R4, R10, #1
0x09C0	0xF04F0303  MOV	R3, #3
0x09C4	0x40A3    LSLS	R3, R4
0x09C6	0x43DC    MVN	R4, R3
0x09C8	0x683B    LDR	R3, [R7, #0]
0x09CA	0x4023    ANDS	R3, R4
0x09CC	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x09CE	0xEA4F034A  LSL	R3, R10, #1
0x09D2	0xFA06F403  LSL	R4, R6, R3
0x09D6	0x683B    LDR	R3, [R7, #0]
0x09D8	0x4323    ORRS	R3, R4
0x09DA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x09DC	0xF008030C  AND	R3, R8, #12
0x09E0	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x09E2	0xF2070508  ADDW	R5, R7, #8
0x09E6	0xEA4F044A  LSL	R4, R10, #1
0x09EA	0xF04F0303  MOV	R3, #3
0x09EE	0x40A3    LSLS	R3, R4
0x09F0	0x43DC    MVN	R4, R3
0x09F2	0x682B    LDR	R3, [R5, #0]
0x09F4	0x4023    ANDS	R3, R4
0x09F6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x09F8	0xF2070508  ADDW	R5, R7, #8
0x09FC	0xEA4F034A  LSL	R3, R10, #1
0x0A00	0xFA02F403  LSL	R4, R2, R3
0x0A04	0x682B    LDR	R3, [R5, #0]
0x0A06	0x4323    ORRS	R3, R4
0x0A08	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x0A0A	0x1D3D    ADDS	R5, R7, #4
0x0A0C	0xFA1FF48A  UXTH	R4, R10
0x0A10	0xF04F0301  MOV	R3, #1
0x0A14	0x40A3    LSLS	R3, R4
0x0A16	0x43DC    MVN	R4, R3
0x0A18	0x682B    LDR	R3, [R5, #0]
0x0A1A	0x4023    ANDS	R3, R4
0x0A1C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x0A1E	0x1D3D    ADDS	R5, R7, #4
0x0A20	0xFA1FF48A  UXTH	R4, R10
0x0A24	0xB28B    UXTH	R3, R1
0x0A26	0xFA03F404  LSL	R4, R3, R4
0x0A2A	0xB2A4    UXTH	R4, R4
0x0A2C	0x682B    LDR	R3, [R5, #0]
0x0A2E	0x4323    ORRS	R3, R4
0x0A30	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x0A32	0xF207050C  ADDW	R5, R7, #12
0x0A36	0xFA1FF38A  UXTH	R3, R10
0x0A3A	0x005C    LSLS	R4, R3, #1
0x0A3C	0xB2A4    UXTH	R4, R4
0x0A3E	0xF04F0303  MOV	R3, #3
0x0A42	0x40A3    LSLS	R3, R4
0x0A44	0x43DC    MVN	R4, R3
0x0A46	0x682B    LDR	R3, [R5, #0]
0x0A48	0x4023    ANDS	R3, R4
0x0A4A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0A4C	0xF207050C  ADDW	R5, R7, #12
0x0A50	0xEA4F034A  LSL	R3, R10, #1
0x0A54	0xFA00F403  LSL	R4, R0, R3
0x0A58	0x682B    LDR	R3, [R5, #0]
0x0A5A	0x4323    ORRS	R3, R4
0x0A5C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x0A5E	0xF0080308  AND	R3, R8, #8
0x0A62	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0A64	0xF4080370  AND	R3, R8, #15728640
0x0A68	0x0D1B    LSRS	R3, R3, #20
0x0A6A	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0A6E	0xF1BA0F07  CMP	R10, #7
0x0A72	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0A74	0xF2070324  ADDW	R3, R7, #36
0x0A78	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x0A7A	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0A7E	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0A80	0xF2070320  ADDW	R3, R7, #32
0x0A84	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x0A86	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x0A88	0x00AC    LSLS	R4, R5, #2
0x0A8A	0xF04F030F  MOV	R3, #15
0x0A8E	0x40A3    LSLS	R3, R4
0x0A90	0x43DC    MVN	R4, R3
0x0A92	0x9B02    LDR	R3, [SP, #8]
0x0A94	0x681B    LDR	R3, [R3, #0]
0x0A96	0xEA030404  AND	R4, R3, R4, LSL #0
0x0A9A	0x9B02    LDR	R3, [SP, #8]
0x0A9C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0A9E	0xF89D400C  LDRB	R4, [SP, #12]
0x0AA2	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0AA4	0x409C    LSLS	R4, R3
0x0AA6	0x9B02    LDR	R3, [SP, #8]
0x0AA8	0x681B    LDR	R3, [R3, #0]
0x0AAA	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0AAE	0x9B02    LDR	R3, [SP, #8]
0x0AB0	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0AB2	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0AB6	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0AB8	0xF8DDE000  LDR	LR, [SP, #0]
0x0ABC	0xB004    ADD	SP, SP, #16
0x0ABE	0x4770    BX	LR
0x0AC0	0xFC00FFFF  	#-1024
0x0AC4	0x0000FFFF  	#-65536
0x0AC8	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0440	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0442	0x491E    LDR	R1, [PC, #120]
0x0444	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0448	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x044A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x044C	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x044E	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0450	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0452	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0454	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0456	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0458	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x045A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x045C	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x045E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0460	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0462	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0464	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0466	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0468	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x046A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x046C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x046E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0472	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0474	0x4912    LDR	R1, [PC, #72]
0x0476	0x4288    CMP	R0, R1
0x0478	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x047A	0x4912    LDR	R1, [PC, #72]
0x047C	0x4288    CMP	R0, R1
0x047E	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0480	0x4911    LDR	R1, [PC, #68]
0x0482	0x4288    CMP	R0, R1
0x0484	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x0486	0x4911    LDR	R1, [PC, #68]
0x0488	0x4288    CMP	R0, R1
0x048A	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x048C	0x4910    LDR	R1, [PC, #64]
0x048E	0x4288    CMP	R0, R1
0x0490	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x0492	0x4910    LDR	R1, [PC, #64]
0x0494	0x4288    CMP	R0, R1
0x0496	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x0498	0x490F    LDR	R1, [PC, #60]
0x049A	0x4288    CMP	R0, R1
0x049C	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x049E	0x490F    LDR	R1, [PC, #60]
0x04A0	0x4288    CMP	R0, R1
0x04A2	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x04A4	0x490E    LDR	R1, [PC, #56]
0x04A6	0x4288    CMP	R0, R1
0x04A8	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x04AA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x04AC	0x490D    LDR	R1, [PC, #52]
0x04AE	0x6809    LDR	R1, [R1, #0]
0x04B0	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x04B4	0x490B    LDR	R1, [PC, #44]
0x04B6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x04B8	0xB001    ADD	SP, SP, #4
0x04BA	0x4770    BX	LR
0x04BC	0xFC00FFFF  	#-1024
0x04C0	0x00004002  	#1073872896
0x04C4	0x04004002  	#1073873920
0x04C8	0x08004002  	#1073874944
0x04CC	0x0C004002  	#1073875968
0x04D0	0x10004002  	#1073876992
0x04D4	0x14004002  	#1073878016
0x04D8	0x18004002  	#1073879040
0x04DC	0x1C004002  	#1073880064
0x04E0	0x20004002  	#1073881088
0x04E4	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C1C	0xB081    SUB	SP, SP, #4
0x0C1E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x0C22	0xF04F0242  MOV	R2, #66
0x0C26	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0C28	0xF7FFFE38  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x0C2C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C30	0xB001    ADD	SP, SP, #4
0x0C32	0x4770    BX	LR
; end of _GPIO_Digital_Input
_UART1_Init_Advanced:
;__Lib_UART_123_45_6.c, 404 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0BCC	0xB081    SUB	SP, SP, #4
0x0BCE	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0BD2	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 406 :: 		
0x0BD4	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0BD6	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0BD8	0xB408    PUSH	(R3)
0x0BDA	0xB293    UXTH	R3, R2
0x0BDC	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0BDE	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0BE0	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0BE2	0xF7FFFD11  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x0BE6	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 407 :: 		
L_end_UART1_Init_Advanced:
0x0BE8	0xF8DDE000  LDR	LR, [SP, #0]
0x0BEC	0xB001    ADD	SP, SP, #4
0x0BEE	0x4770    BX	LR
0x0BF0	0x10004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0608	0xB08B    SUB	SP, SP, #44
0x060A	0xF8CDE000  STR	LR, [SP, #0]
0x060E	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0610	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x0614	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x0616	0xAC06    ADD	R4, SP, #24
0x0618	0xF8AD3004  STRH	R3, [SP, #4]
0x061C	0xF8AD2008  STRH	R2, [SP, #8]
0x0620	0x9103    STR	R1, [SP, #12]
0x0622	0x9004    STR	R0, [SP, #16]
0x0624	0x4620    MOV	R0, R4
0x0626	0xF7FFFF5F  BL	_RCC_GetClocksFrequency+0
0x062A	0x9804    LDR	R0, [SP, #16]
0x062C	0x9903    LDR	R1, [SP, #12]
0x062E	0xF8BD2008  LDRH	R2, [SP, #8]
0x0632	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x0636	0x4C71    LDR	R4, [PC, #452]
0x0638	0x42A0    CMP	R0, R4
0x063A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x063C	0x2501    MOVS	R5, #1
0x063E	0xB26D    SXTB	R5, R5
0x0640	0x4C6F    LDR	R4, [PC, #444]
0x0642	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0644	0x4D6F    LDR	R5, [PC, #444]
0x0646	0x4C70    LDR	R4, [PC, #448]
0x0648	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x064A	0x4D70    LDR	R5, [PC, #448]
0x064C	0x4C70    LDR	R4, [PC, #448]
0x064E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0650	0x4D70    LDR	R5, [PC, #448]
0x0652	0x4C71    LDR	R4, [PC, #452]
0x0654	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x0656	0x4D71    LDR	R5, [PC, #452]
0x0658	0x4C71    LDR	R4, [PC, #452]
0x065A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x065C	0x9C09    LDR	R4, [SP, #36]
0x065E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0660	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x0662	0x4C70    LDR	R4, [PC, #448]
0x0664	0x42A0    CMP	R0, R4
0x0666	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0668	0x2501    MOVS	R5, #1
0x066A	0xB26D    SXTB	R5, R5
0x066C	0x4C6E    LDR	R4, [PC, #440]
0x066E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0670	0x4D6E    LDR	R5, [PC, #440]
0x0672	0x4C65    LDR	R4, [PC, #404]
0x0674	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x0676	0x4D6E    LDR	R5, [PC, #440]
0x0678	0x4C65    LDR	R4, [PC, #404]
0x067A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x067C	0x4D6D    LDR	R5, [PC, #436]
0x067E	0x4C66    LDR	R4, [PC, #408]
0x0680	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x0682	0x4D6D    LDR	R5, [PC, #436]
0x0684	0x4C66    LDR	R4, [PC, #408]
0x0686	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x0688	0x9C08    LDR	R4, [SP, #32]
0x068A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x068C	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x068E	0x4C6B    LDR	R4, [PC, #428]
0x0690	0x42A0    CMP	R0, R4
0x0692	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x0694	0x2501    MOVS	R5, #1
0x0696	0xB26D    SXTB	R5, R5
0x0698	0x4C69    LDR	R4, [PC, #420]
0x069A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x069C	0x4D69    LDR	R5, [PC, #420]
0x069E	0x4C5A    LDR	R4, [PC, #360]
0x06A0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x06A2	0x4D69    LDR	R5, [PC, #420]
0x06A4	0x4C5A    LDR	R4, [PC, #360]
0x06A6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x06A8	0x4D68    LDR	R5, [PC, #416]
0x06AA	0x4C5B    LDR	R4, [PC, #364]
0x06AC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x06AE	0x4D68    LDR	R5, [PC, #416]
0x06B0	0x4C5B    LDR	R4, [PC, #364]
0x06B2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x06B4	0x9C08    LDR	R4, [SP, #32]
0x06B6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x06B8	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x06BA	0x4C66    LDR	R4, [PC, #408]
0x06BC	0x42A0    CMP	R0, R4
0x06BE	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x06C0	0x2501    MOVS	R5, #1
0x06C2	0xB26D    SXTB	R5, R5
0x06C4	0x4C64    LDR	R4, [PC, #400]
0x06C6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x06C8	0x4D64    LDR	R5, [PC, #400]
0x06CA	0x4C4F    LDR	R4, [PC, #316]
0x06CC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x06CE	0x4D64    LDR	R5, [PC, #400]
0x06D0	0x4C4F    LDR	R4, [PC, #316]
0x06D2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x06D4	0x4D63    LDR	R5, [PC, #396]
0x06D6	0x4C50    LDR	R4, [PC, #320]
0x06D8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x06DA	0x4D63    LDR	R5, [PC, #396]
0x06DC	0x4C50    LDR	R4, [PC, #320]
0x06DE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x06E0	0x9C08    LDR	R4, [SP, #32]
0x06E2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x06E4	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x06E6	0x4C61    LDR	R4, [PC, #388]
0x06E8	0x42A0    CMP	R0, R4
0x06EA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x06EC	0x2501    MOVS	R5, #1
0x06EE	0xB26D    SXTB	R5, R5
0x06F0	0x4C5F    LDR	R4, [PC, #380]
0x06F2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x06F4	0x4D5F    LDR	R5, [PC, #380]
0x06F6	0x4C44    LDR	R4, [PC, #272]
0x06F8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x06FA	0x4D5F    LDR	R5, [PC, #380]
0x06FC	0x4C44    LDR	R4, [PC, #272]
0x06FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0700	0x4D5E    LDR	R5, [PC, #376]
0x0702	0x4C45    LDR	R4, [PC, #276]
0x0704	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x0706	0x4D5E    LDR	R5, [PC, #376]
0x0708	0x4C45    LDR	R4, [PC, #276]
0x070A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x070C	0x9C08    LDR	R4, [SP, #32]
0x070E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0710	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x0712	0x4C5C    LDR	R4, [PC, #368]
0x0714	0x42A0    CMP	R0, R4
0x0716	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0718	0x2501    MOVS	R5, #1
0x071A	0xB26D    SXTB	R5, R5
0x071C	0x4C5A    LDR	R4, [PC, #360]
0x071E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0720	0x4D5A    LDR	R5, [PC, #360]
0x0722	0x4C39    LDR	R4, [PC, #228]
0x0724	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x0726	0x4D5A    LDR	R5, [PC, #360]
0x0728	0x4C39    LDR	R4, [PC, #228]
0x072A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x072C	0x4D59    LDR	R5, [PC, #356]
0x072E	0x4C3A    LDR	R4, [PC, #232]
0x0730	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x0732	0x4D59    LDR	R5, [PC, #356]
0x0734	0x4C3A    LDR	R4, [PC, #232]
0x0736	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0738	0x9C09    LDR	R4, [SP, #36]
0x073A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x073C	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0740	0xF8AD2008  STRH	R2, [SP, #8]
0x0744	0x9103    STR	R1, [SP, #12]
0x0746	0x9004    STR	R0, [SP, #16]
0x0748	0x4630    MOV	R0, R6
0x074A	0xF7FFFDF7  BL	_GPIO_Alternate_Function_Enable+0
0x074E	0x9804    LDR	R0, [SP, #16]
0x0750	0x9903    LDR	R1, [SP, #12]
0x0752	0xF8BD2008  LDRH	R2, [SP, #8]
0x0756	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x075A	0xF2000510  ADDW	R5, R0, #16
0x075E	0x2400    MOVS	R4, #0
0x0760	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0762	0xF2000510  ADDW	R5, R0, #16
0x0766	0x682C    LDR	R4, [R5, #0]
0x0768	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x076A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x076C	0xF200050C  ADDW	R5, R0, #12
0x0770	0x2400    MOVS	R4, #0
0x0772	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0774	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0776	0xF4426280  ORR	R2, R2, #1024
0x077A	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x077C	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x077E	0xF200050C  ADDW	R5, R0, #12
0x0782	0x682C    LDR	R4, [R5, #0]
0x0784	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x0786	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0788	0xF200060C  ADDW	R6, R0, #12
0x078C	0x2501    MOVS	R5, #1
0x078E	0x6834    LDR	R4, [R6, #0]
0x0790	0xF365344D  BFI	R4, R5, #13, #1
0x0794	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x0796	0xF200060C  ADDW	R6, R0, #12
0x079A	0x2501    MOVS	R5, #1
0x079C	0x6834    LDR	R4, [R6, #0]
0x079E	0xF36504C3  BFI	R4, R5, #3, #1
0x07A2	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x07A4	0xF200060C  ADDW	R6, R0, #12
0x07A8	0x2501    MOVS	R5, #1
0x07AA	0x6834    LDR	R4, [R6, #0]
0x07AC	0xF3650482  BFI	R4, R5, #2, #1
0x07B0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x07B2	0xF2000514  ADDW	R5, R0, #20
0x07B6	0x2400    MOVS	R4, #0
0x07B8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x07BA	0x9D05    LDR	R5, [SP, #20]
0x07BC	0x2419    MOVS	R4, #25
0x07BE	0x4365    MULS	R5, R4, R5
0x07C0	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x07C2	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x07C6	0x2464    MOVS	R4, #100
0x07C8	0xFBB7F4F4  UDIV	R4, R7, R4
0x07CC	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x07CE	0x0935    LSRS	R5, R6, #4
0x07D0	0x2464    MOVS	R4, #100
0x07D2	0x436C    MULS	R4, R5, R4
0x07D4	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x07D6	0x0124    LSLS	R4, R4, #4
0x07D8	0xF2040532  ADDW	R5, R4, #50
0x07DC	0x2464    MOVS	R4, #100
0x07DE	0xFBB5F4F4  UDIV	R4, R5, R4
0x07E2	0xF004040F  AND	R4, R4, #15
0x07E6	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x07EA	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x07EE	0xB2A4    UXTH	R4, R4
0x07F0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x07F2	0xF8DDE000  LDR	LR, [SP, #0]
0x07F6	0xB00B    ADD	SP, SP, #44
0x07F8	0x4770    BX	LR
0x07FA	0xBF00    NOP
0x07FC	0x10004001  	USART1_SR+0
0x0800	0x08904247  	RCC_APB2ENR+0
0x0804	0x03050000  	_UART1_Write+0
0x0808	0x055C2000  	_UART_Wr_Ptr+0
0x080C	0xFFFFFFFF  	_UART1_Read+0
0x0810	0x056C2000  	_UART_Rd_Ptr+0
0x0814	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0818	0x05702000  	_UART_Rdy_Ptr+0
0x081C	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0820	0x05742000  	_UART_Tx_Idle_Ptr+0
0x0824	0x44004000  	USART2_SR+0
0x0828	0x08444247  	RCC_APB1ENR+0
0x082C	0x02850000  	_UART2_Write+0
0x0830	0xFFFFFFFF  	_UART2_Read+0
0x0834	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0838	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x083C	0x48004000  	USART3_SR+0
0x0840	0x08484247  	RCC_APB1ENR+0
0x0844	0x02CD0000  	_UART3_Write+0
0x0848	0xFFFFFFFF  	_UART3_Read+0
0x084C	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0850	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0854	0x4C004000  	UART4_SR+0
0x0858	0x084C4247  	RCC_APB1ENR+0
0x085C	0x02A10000  	_UART4_Write+0
0x0860	0xFFFFFFFF  	_UART4_Read+0
0x0864	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0868	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x086C	0x50004000  	UART5_SR+0
0x0870	0x08504247  	RCC_APB1ENR+0
0x0874	0x02E90000  	_UART5_Write+0
0x0878	0xFFFFFFFF  	_UART5_Read+0
0x087C	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0880	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0884	0x14004001  	USART6_SR+0
0x0888	0x08944247  	RCC_APB2ENR+0
0x088C	0x03210000  	_UART6_Write+0
0x0890	0xFFFFFFFF  	_UART6_Read+0
0x0894	0xFFFFFFFF  	_UART6_Data_Ready+0
0x0898	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x04E8	0xB082    SUB	SP, SP, #8
0x04EA	0xF8CDE000  STR	LR, [SP, #0]
0x04EE	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x04F0	0x4619    MOV	R1, R3
0x04F2	0x9101    STR	R1, [SP, #4]
0x04F4	0xF7FFFEE2  BL	_Get_Fosc_kHz+0
0x04F8	0xF24031E8  MOVW	R1, #1000
0x04FC	0xFB00F201  MUL	R2, R0, R1
0x0500	0x9901    LDR	R1, [SP, #4]
0x0502	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0504	0x4917    LDR	R1, [PC, #92]
0x0506	0x6809    LDR	R1, [R1, #0]
0x0508	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x050C	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x050E	0x4916    LDR	R1, [PC, #88]
0x0510	0x1889    ADDS	R1, R1, R2
0x0512	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0514	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x0516	0x1D1A    ADDS	R2, R3, #4
0x0518	0x6819    LDR	R1, [R3, #0]
0x051A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x051C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x051E	0x4911    LDR	R1, [PC, #68]
0x0520	0x6809    LDR	R1, [R1, #0]
0x0522	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x0526	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x0528	0x490F    LDR	R1, [PC, #60]
0x052A	0x1889    ADDS	R1, R1, R2
0x052C	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x052E	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0530	0xF2030208  ADDW	R2, R3, #8
0x0534	0x1D19    ADDS	R1, R3, #4
0x0536	0x6809    LDR	R1, [R1, #0]
0x0538	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x053A	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x053C	0x4909    LDR	R1, [PC, #36]
0x053E	0x6809    LDR	R1, [R1, #0]
0x0540	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0544	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x0546	0x4908    LDR	R1, [PC, #32]
0x0548	0x1889    ADDS	R1, R1, R2
0x054A	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x054C	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x054E	0xF203020C  ADDW	R2, R3, #12
0x0552	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0554	0x6809    LDR	R1, [R1, #0]
0x0556	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0558	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x055A	0xF8DDE000  LDR	LR, [SP, #0]
0x055E	0xB002    ADD	SP, SP, #8
0x0560	0x4770    BX	LR
0x0562	0xBF00    NOP
0x0564	0x38084002  	RCC_CFGR+0
0x0568	0x022D2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x02BC	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x02BE	0x4802    LDR	R0, [PC, #8]
0x02C0	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x02C2	0xB001    ADD	SP, SP, #4
0x02C4	0x4770    BX	LR
0x02C6	0xBF00    NOP
0x02C8	0x05642000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x033C	0xB083    SUB	SP, SP, #12
0x033E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x0342	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0344	0x00A1    LSLS	R1, R4, #2
0x0346	0x1841    ADDS	R1, R0, R1
0x0348	0x6809    LDR	R1, [R1, #0]
0x034A	0xF1B13FFF  CMP	R1, #-1
0x034E	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0350	0xF2000134  ADDW	R1, R0, #52
0x0354	0x00A3    LSLS	R3, R4, #2
0x0356	0x18C9    ADDS	R1, R1, R3
0x0358	0x6809    LDR	R1, [R1, #0]
0x035A	0x460A    MOV	R2, R1
0x035C	0x18C1    ADDS	R1, R0, R3
0x035E	0x6809    LDR	R1, [R1, #0]
0x0360	0x9001    STR	R0, [SP, #4]
0x0362	0xF8AD4008  STRH	R4, [SP, #8]
0x0366	0x4608    MOV	R0, R1
0x0368	0x4611    MOV	R1, R2
0x036A	0xF7FFFF0D  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x036E	0xF8BD4008  LDRH	R4, [SP, #8]
0x0372	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0374	0x1C64    ADDS	R4, R4, #1
0x0376	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0378	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x037A	0xF8DDE000  LDR	LR, [SP, #0]
0x037E	0xB003    ADD	SP, SP, #12
0x0380	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0188	0xB083    SUB	SP, SP, #12
0x018A	0xF8CDE000  STR	LR, [SP, #0]
0x018E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0190	0xF00403FF  AND	R3, R4, #255
0x0194	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0196	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0198	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x019C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x019E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01A0	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01A4	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01A6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01A8	0x4A2D    LDR	R2, [PC, #180]
0x01AA	0x9202    STR	R2, [SP, #8]
0x01AC	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01AE	0x4A2D    LDR	R2, [PC, #180]
0x01B0	0x9202    STR	R2, [SP, #8]
0x01B2	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01B4	0x4A2C    LDR	R2, [PC, #176]
0x01B6	0x9202    STR	R2, [SP, #8]
0x01B8	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01BA	0x4A2C    LDR	R2, [PC, #176]
0x01BC	0x9202    STR	R2, [SP, #8]
0x01BE	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01C0	0x4A2B    LDR	R2, [PC, #172]
0x01C2	0x9202    STR	R2, [SP, #8]
0x01C4	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01C6	0x4A2B    LDR	R2, [PC, #172]
0x01C8	0x9202    STR	R2, [SP, #8]
0x01CA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01CC	0x4A2A    LDR	R2, [PC, #168]
0x01CE	0x9202    STR	R2, [SP, #8]
0x01D0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01D2	0x4A2A    LDR	R2, [PC, #168]
0x01D4	0x9202    STR	R2, [SP, #8]
0x01D6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01D8	0x4A29    LDR	R2, [PC, #164]
0x01DA	0x9202    STR	R2, [SP, #8]
0x01DC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01DE	0x2800    CMP	R0, #0
0x01E0	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x01E2	0x2801    CMP	R0, #1
0x01E4	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x01E6	0x2802    CMP	R0, #2
0x01E8	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x01EA	0x2803    CMP	R0, #3
0x01EC	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x01EE	0x2804    CMP	R0, #4
0x01F0	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x01F2	0x2805    CMP	R0, #5
0x01F4	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x01F6	0x2806    CMP	R0, #6
0x01F8	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x01FA	0x2807    CMP	R0, #7
0x01FC	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x01FE	0x2808    CMP	R0, #8
0x0200	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0202	0x2201    MOVS	R2, #1
0x0204	0xB212    SXTH	R2, R2
0x0206	0xFA02F20C  LSL	R2, R2, R12
0x020A	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x020E	0x9802    LDR	R0, [SP, #8]
0x0210	0x460A    MOV	R2, R1
0x0212	0xF8BD1004  LDRH	R1, [SP, #4]
0x0216	0xF000FB41  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x021A	0x9A02    LDR	R2, [SP, #8]
0x021C	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0220	0xF1BC0F07  CMP	R12, #7
0x0224	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0226	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0228	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x022A	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x022E	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0230	0x9101    STR	R1, [SP, #4]
0x0232	0x4601    MOV	R1, R0
0x0234	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0236	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0238	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x023A	0x0083    LSLS	R3, R0, #2
0x023C	0xF04F020F  MOV	R2, #15
0x0240	0x409A    LSLS	R2, R3
0x0242	0x43D3    MVN	R3, R2
0x0244	0x680A    LDR	R2, [R1, #0]
0x0246	0x401A    ANDS	R2, R3
0x0248	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x024A	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x024C	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0250	0x680A    LDR	R2, [R1, #0]
0x0252	0x431A    ORRS	R2, R3
0x0254	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0256	0xF8DDE000  LDR	LR, [SP, #0]
0x025A	0xB003    ADD	SP, SP, #12
0x025C	0x4770    BX	LR
0x025E	0xBF00    NOP
0x0260	0x00004002  	#1073872896
0x0264	0x04004002  	#1073873920
0x0268	0x08004002  	#1073874944
0x026C	0x0C004002  	#1073875968
0x0270	0x10004002  	#1073876992
0x0274	0x14004002  	#1073878016
0x0278	0x18004002  	#1073879040
0x027C	0x1C004002  	#1073880064
0x0280	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_UART3_Init_Advanced:
;__Lib_UART_123_45_6.c, 416 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0BF4	0xB081    SUB	SP, SP, #4
0x0BF6	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0BFA	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 418 :: 		
0x0BFC	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0BFE	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0C00	0xB408    PUSH	(R3)
0x0C02	0xB293    UXTH	R3, R2
0x0C04	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0C06	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0C08	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0C0A	0xF7FFFCFD  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x0C0E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 419 :: 		
L_end_UART3_Init_Advanced:
0x0C10	0xF8DDE000  LDR	LR, [SP, #0]
0x0C14	0xB001    ADD	SP, SP, #4
0x0C16	0x4770    BX	LR
0x0C18	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
_UART1_Write_Text:
;__Lib_UART_123_45_6.c, 78 :: 		
; uart_text start address is: 0 (R0)
0x0CC8	0xB081    SUB	SP, SP, #4
0x0CCA	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 79 :: 		
0x0CCE	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x0CD0	0x4803    LDR	R0, [PC, #12]
0x0CD2	0xF7FFFC7F  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 80 :: 		
L_end_UART1_Write_Text:
0x0CD6	0xF8DDE000  LDR	LR, [SP, #0]
0x0CDA	0xB001    ADD	SP, SP, #4
0x0CDC	0x4770    BX	LR
0x0CDE	0xBF00    NOP
0x0CE0	0x10004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x05D4	0xB081    SUB	SP, SP, #4
0x05D6	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x05DA	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x05DC	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x05DE	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x05E0	0x4605    MOV	R5, R0
0x05E2	0xB2D8    UXTB	R0, R3
0x05E4	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x05E6	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x05E8	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x05EA	0x4628    MOV	R0, R5
0x05EC	0xF7FFFEDA  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x05F0	0x1C72    ADDS	R2, R6, #1
0x05F2	0xB2D2    UXTB	R2, R2
0x05F4	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x05F6	0x18A2    ADDS	R2, R4, R2
0x05F8	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x05FA	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x05FC	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x05FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0602	0xB001    ADD	SP, SP, #4
0x0604	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x03A4	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x03A6	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x03AA	0x4601    MOV	R1, R0
0x03AC	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x03B0	0x680B    LDR	R3, [R1, #0]
0x03B2	0xF3C312C0  UBFX	R2, R3, #7, #1
0x03B6	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x03B8	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x03BA	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x03BC	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x03BE	0xB001    ADD	SP, SP, #4
0x03C0	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_lora_init:
;lora.c, 148 :: 		)
; CTS_line start address is: 4 (R1)
; RTS_line start address is: 0 (R0)
0x0F20	0xB083    SUB	SP, SP, #12
0x0F22	0xF8CDE000  STR	LR, [SP, #0]
0x0F26	0xF88D2004  STRB	R2, [SP, #4]
0x0F2A	0x9302    STR	R3, [SP, #8]
; CTS_line end address is: 4 (R1)
; RTS_line end address is: 0 (R0)
; RTS_line start address is: 0 (R0)
; CTS_line start address is: 4 (R1)
;lora.c, 150 :: 		lora_hal_init( RTS_line, CTS_line );
; CTS_line end address is: 4 (R1)
; RTS_line end address is: 0 (R0)
0x0F2C	0xF7FFFF06  BL	_lora_hal_init+0
;lora.c, 151 :: 		lora_hal_rst( 1 );
0x0F30	0x2001    MOVS	R0, #1
0x0F32	0xB200    SXTH	R0, R0
0x0F34	0xF7FFFED6  BL	_lora_hal_rst+0
;lora.c, 152 :: 		Delay_ms( 100 );
0x0F38	0xF2435729  MOVW	R7, #13609
0x0F3C	0xF2C00747  MOVT	R7, #71
L_lora_init8:
0x0F40	0x1E7F    SUBS	R7, R7, #1
0x0F42	0xD1FD    BNE	L_lora_init8
0x0F44	0xBF00    NOP
0x0F46	0xBF00    NOP
0x0F48	0xBF00    NOP
0x0F4A	0xBF00    NOP
;lora.c, 153 :: 		lora_hal_rst( 0 );
0x0F4C	0x2000    MOVS	R0, #0
0x0F4E	0xB200    SXTH	R0, R0
0x0F50	0xF7FFFEC8  BL	_lora_hal_rst+0
;lora.c, 154 :: 		Delay_ms( 100 );
0x0F54	0xF2435729  MOVW	R7, #13609
0x0F58	0xF2C00747  MOVT	R7, #71
0x0F5C	0xBF00    NOP
0x0F5E	0xBF00    NOP
L_lora_init10:
0x0F60	0x1E7F    SUBS	R7, R7, #1
0x0F62	0xD1FD    BNE	L_lora_init10
0x0F64	0xBF00    NOP
0x0F66	0xBF00    NOP
;lora.c, 155 :: 		lora_hal_rst( 1 );
0x0F68	0x2001    MOVS	R0, #1
0x0F6A	0xB200    SXTH	R0, R0
0x0F6C	0xF7FFFEBA  BL	_lora_hal_rst+0
;lora.c, 156 :: 		Delay_ms( 500 );
0x0F70	0xF64017D3  MOVW	R7, #2515
0x0F74	0xF2C01764  MOVT	R7, #356
L_lora_init12:
0x0F78	0x1E7F    SUBS	R7, R7, #1
0x0F7A	0xD1FD    BNE	L_lora_init12
0x0F7C	0xBF00    NOP
0x0F7E	0xBF00    NOP
0x0F80	0xBF00    NOP
0x0F82	0xBF00    NOP
0x0F84	0xBF00    NOP
0x0F86	0xBF00    NOP
;lora.c, 157 :: 		lora_hal_cts( 1 );
0x0F88	0x2001    MOVS	R0, #1
0x0F8A	0xB200    SXTH	R0, R0
0x0F8C	0xF7FFFEBC  BL	_lora_hal_cts+0
;lora.c, 159 :: 		memset( _tx_buffer, 0, MAX_CMD_SIZE + MAX_DATA_SIZE );
0x0F90	0xF2401240  MOVW	R2, #320
0x0F94	0xB212    SXTH	R2, R2
0x0F96	0x2100    MOVS	R1, #0
0x0F98	0x481A    LDR	R0, [PC, #104]
0x0F9A	0xF7FFFE07  BL	_memset+0
;lora.c, 160 :: 		memset( _rx_buffer, 0, MAX_RSP_SIZE + MAX_DATA_SIZE );
0x0F9E	0xF2401214  MOVW	R2, #276
0x0FA2	0xB212    SXTH	R2, R2
0x0FA4	0x2100    MOVS	R1, #0
0x0FA6	0x4818    LDR	R0, [PC, #96]
0x0FA8	0xF7FFFE00  BL	_memset+0
;lora.c, 162 :: 		_timer_max          = TIMER_EXPIRED;
0x0FAC	0xF6446520  MOVW	R5, #20000
0x0FB0	0x4C16    LDR	R4, [PC, #88]
0x0FB2	0x6025    STR	R5, [R4, #0]
;lora.c, 163 :: 		_rx_buffer_len      = 0;
0x0FB4	0x2500    MOVS	R5, #0
0x0FB6	0xB22D    SXTH	R5, R5
0x0FB8	0x4C15    LDR	R4, [PC, #84]
0x0FBA	0x8025    STRH	R5, [R4, #0]
;lora.c, 164 :: 		_ticker             = 0;
0x0FBC	0x2500    MOVS	R5, #0
0x0FBE	0x4C15    LDR	R4, [PC, #84]
0x0FC0	0x6025    STR	R5, [R4, #0]
;lora.c, 165 :: 		_timer_f            = false;
0x0FC2	0x2500    MOVS	R5, #0
0x0FC4	0x4C14    LDR	R4, [PC, #80]
0x0FC6	0x7025    STRB	R5, [R4, #0]
;lora.c, 166 :: 		_timeout_f          = false;
0x0FC8	0x2500    MOVS	R5, #0
0x0FCA	0x4C14    LDR	R4, [PC, #80]
0x0FCC	0x7025    STRB	R5, [R4, #0]
;lora.c, 167 :: 		_timer_use_f        = true;
0x0FCE	0x2501    MOVS	R5, #1
0x0FD0	0x4C13    LDR	R4, [PC, #76]
0x0FD2	0x7025    STRB	R5, [R4, #0]
;lora.c, 168 :: 		_rsp_f              = false;
0x0FD4	0x2500    MOVS	R5, #0
0x0FD6	0x4C13    LDR	R4, [PC, #76]
0x0FD8	0x7025    STRB	R5, [R4, #0]
;lora.c, 169 :: 		_cmd_rdy_f          = false;
0x0FDA	0x2500    MOVS	R5, #0
0x0FDC	0x4C12    LDR	R4, [PC, #72]
0x0FDE	0x7025    STRB	R5, [R4, #0]
;lora.c, 170 :: 		_rsp_rdy_f          = false;
0x0FE0	0x2500    MOVS	R5, #0
0x0FE2	0x4C12    LDR	R4, [PC, #72]
0x0FE4	0x7025    STRB	R5, [R4, #0]
;lora.c, 171 :: 		_lora_rdy_f         = true;
0x0FE6	0x2501    MOVS	R5, #1
0x0FE8	0x4C11    LDR	R4, [PC, #68]
0x0FEA	0x7025    STRB	R5, [R4, #0]
;lora.c, 172 :: 		_callback_resp      = response_p;
0x0FEC	0x9D02    LDR	R5, [SP, #8]
0x0FEE	0x4C11    LDR	R4, [PC, #68]
0x0FF0	0x6025    STR	R5, [R4, #0]
;lora.c, 173 :: 		_callback_default   = CB_default;
0x0FF2	0xF89D5004  LDRB	R5, [SP, #4]
0x0FF6	0x4C10    LDR	R4, [PC, #64]
0x0FF8	0x7025    STRB	R5, [R4, #0]
;lora.c, 174 :: 		}
L_end_lora_init:
0x0FFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0FFE	0xB003    ADD	SP, SP, #12
0x1000	0x4770    BX	LR
0x1002	0xBF00    NOP
0x1004	0x02402000  	lora__tx_buffer+0
0x1008	0x03C42000  	lora__rx_buffer+0
0x100C	0x05442000  	lora__timer_max+0
0x1010	0x03C02000  	lora__rx_buffer_len+0
0x1014	0x05482000  	lora__ticker+0
0x1018	0x03C32000  	lora__timer_f+0
0x101C	0x023F2000  	lora__timeout_f+0
0x1020	0x054C2000  	lora__timer_use_f+0
0x1024	0x054D2000  	lora__rsp_f+0
0x1028	0x023D2000  	lora__cmd_rdy_f+0
0x102C	0x023E2000  	lora__rsp_rdy_f+0
0x1030	0x03C22000  	lora__lora_rdy_f+0
0x1034	0x05502000  	lora__callback_resp+0
0x1038	0x054E2000  	lora__callback_default+0
; end of _lora_init
_lora_hal_init:
;lora_hal.c, 147 :: 		)
; cts_use start address is: 4 (R1)
; rts_use start address is: 0 (R0)
0x0D3C	0xB081    SUB	SP, SP, #4
; cts_use end address is: 4 (R1)
; rts_use end address is: 0 (R0)
; rts_use start address is: 0 (R0)
; cts_use start address is: 4 (R1)
;lora_hal.c, 156 :: 		write_uart_p = UART_Wr_Ptr;
0x0D3E	0x4A05    LDR	R2, [PC, #20]
0x0D40	0x6813    LDR	R3, [R2, #0]
0x0D42	0x4A05    LDR	R2, [PC, #20]
0x0D44	0x6013    STR	R3, [R2, #0]
;lora_hal.c, 159 :: 		use_rts = rts_use;
0x0D46	0x4A05    LDR	R2, [PC, #20]
0x0D48	0x8010    STRH	R0, [R2, #0]
; rts_use end address is: 0 (R0)
;lora_hal.c, 160 :: 		use_cts = cts_use;
0x0D4A	0x4A05    LDR	R2, [PC, #20]
0x0D4C	0x8011    STRH	R1, [R2, #0]
; cts_use end address is: 4 (R1)
;lora_hal.c, 161 :: 		}
L_end_lora_hal_init:
0x0D4E	0xB001    ADD	SP, SP, #4
0x0D50	0x4770    BX	LR
0x0D52	0xBF00    NOP
0x0D54	0x055C2000  	_UART_Wr_Ptr+0
0x0D58	0x05582000  	lora_hal_write_uart_p+0
0x0D5C	0x05602000  	lora_hal_use_rts+0
0x0D60	0x05622000  	lora_hal_use_cts+0
; end of _lora_hal_init
_lora_hal_rst:
;lora_hal.c, 73 :: 		)
; logic start address is: 0 (R0)
0x0CE4	0xB081    SUB	SP, SP, #4
; logic end address is: 0 (R0)
; logic start address is: 0 (R0)
;lora_hal.c, 82 :: 		if( logic )
0x0CE6	0xB120    CBZ	R0, L_lora_hal_rst0
; logic end address is: 0 (R0)
;lora_hal.c, 83 :: 		LORA_RST = 1;
0x0CE8	0x2201    MOVS	R2, #1
0x0CEA	0xB252    SXTB	R2, R2
0x0CEC	0x4904    LDR	R1, [PC, #16]
0x0CEE	0x600A    STR	R2, [R1, #0]
0x0CF0	0xE003    B	L_lora_hal_rst1
L_lora_hal_rst0:
;lora_hal.c, 85 :: 		LORA_RTS = 0;
0x0CF2	0x2200    MOVS	R2, #0
0x0CF4	0xB252    SXTB	R2, R2
0x0CF6	0x4903    LDR	R1, [PC, #12]
0x0CF8	0x600A    STR	R2, [R1, #0]
L_lora_hal_rst1:
;lora_hal.c, 87 :: 		}
L_end_lora_hal_rst:
0x0CFA	0xB001    ADD	SP, SP, #4
0x0CFC	0x4770    BX	LR
0x0CFE	0xBF00    NOP
0x0D00	0x02904240  	LORA_RST+0
0x0D04	0x82344241  	LORA_RTS+0
; end of _lora_hal_rst
_lora_hal_cts:
;lora_hal.c, 113 :: 		)
; stop start address is: 0 (R0)
0x0D08	0xB081    SUB	SP, SP, #4
; stop end address is: 0 (R0)
; stop start address is: 0 (R0)
;lora_hal.c, 115 :: 		if( use_cts )
0x0D0A	0x490A    LDR	R1, [PC, #40]
0x0D0C	0xF9B11000  LDRSH	R1, [R1, #0]
0x0D10	0xB151    CBZ	R1, L_lora_hal_cts4
;lora_hal.c, 124 :: 		if( stop )
0x0D12	0xB120    CBZ	R0, L_lora_hal_cts5
; stop end address is: 0 (R0)
;lora_hal.c, 125 :: 		LORA_CTS = 1;
0x0D14	0x2201    MOVS	R2, #1
0x0D16	0xB252    SXTB	R2, R2
0x0D18	0x4907    LDR	R1, [PC, #28]
0x0D1A	0x600A    STR	R2, [R1, #0]
0x0D1C	0xE003    B	L_lora_hal_cts6
L_lora_hal_cts5:
;lora_hal.c, 127 :: 		LORA_CTS = 0;
0x0D1E	0x2200    MOVS	R2, #0
0x0D20	0xB252    SXTB	R2, R2
0x0D22	0x4905    LDR	R1, [PC, #20]
0x0D24	0x600A    STR	R2, [R1, #0]
L_lora_hal_cts6:
;lora_hal.c, 129 :: 		}
0x0D26	0xE003    B	L_lora_hal_cts7
L_lora_hal_cts4:
;lora_hal.c, 138 :: 		LORA_CTS = 0;
0x0D28	0x2200    MOVS	R2, #0
0x0D2A	0xB252    SXTB	R2, R2
0x0D2C	0x4902    LDR	R1, [PC, #8]
0x0D2E	0x600A    STR	R2, [R1, #0]
;lora_hal.c, 140 :: 		}
L_lora_hal_cts7:
;lora_hal.c, 141 :: 		}
L_end_lora_hal_cts:
0x0D30	0xB001    ADD	SP, SP, #4
0x0D32	0x4770    BX	LR
0x0D34	0x05622000  	lora_hal_use_cts+0
0x0D38	0x82A84241  	LORA_CTS+0
; end of _lora_hal_cts
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x0BAC	0xB081    SUB	SP, SP, #4
0x0BAE	0xB213    SXTH	R3, R2
0x0BB0	0x4602    MOV	R2, R0
0x0BB2	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x0BB4	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x0BB6	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x0BB8	0xB22C    SXTH	R4, R5
0x0BBA	0x1E6B    SUBS	R3, R5, #1
0x0BBC	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x0BBE	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x0BC0	0x7008    STRB	R0, [R1, #0]
0x0BC2	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x0BC4	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x0BC6	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x0BC8	0xB001    ADD	SP, SP, #4
0x0BCA	0x4770    BX	LR
; end of _memset
_lora_cmd:
;lora.c, 196 :: 		)
0x0E90	0xB084    SUB	SP, SP, #16
0x0E92	0xF8CDE000  STR	LR, [SP, #0]
0x0E96	0x9001    STR	R0, [SP, #4]
0x0E98	0x9102    STR	R1, [SP, #8]
0x0E9A	0x9203    STR	R2, [SP, #12]
;lora.c, 198 :: 		while( !_lora_rdy_f )
L_lora_cmd17:
0x0E9C	0x4B19    LDR	R3, [PC, #100]
0x0E9E	0x781B    LDRB	R3, [R3, #0]
0x0EA0	0xB913    CBNZ	R3, L_lora_cmd18
;lora.c, 199 :: 		lora_process();
0x0EA2	0xF7FFFE53  BL	_lora_process+0
0x0EA6	0xE7F9    B	L_lora_cmd17
L_lora_cmd18:
;lora.c, 201 :: 		strcpy( _tx_buffer, cmd );
0x0EA8	0x9901    LDR	R1, [SP, #4]
0x0EAA	0x4817    LDR	R0, [PC, #92]
0x0EAC	0xF7FFFA96  BL	_strcpy+0
;lora.c, 203 :: 		if( *args != 0 )
0x0EB0	0x9B02    LDR	R3, [SP, #8]
0x0EB2	0x781B    LDRB	R3, [R3, #0]
0x0EB4	0xB143    CBZ	R3, L_lora_cmd19
;lora.c, 205 :: 		strcat( _tx_buffer, " " );
0x0EB6	0x4B15    LDR	R3, [PC, #84]
0x0EB8	0x4619    MOV	R1, R3
0x0EBA	0x4813    LDR	R0, [PC, #76]
0x0EBC	0xF7FFFE62  BL	_strcat+0
;lora.c, 206 :: 		strcat( _tx_buffer, args );
0x0EC0	0x9902    LDR	R1, [SP, #8]
0x0EC2	0x4811    LDR	R0, [PC, #68]
0x0EC4	0xF7FFFE5E  BL	_strcat+0
;lora.c, 207 :: 		}
L_lora_cmd19:
;lora.c, 209 :: 		strcat( _tx_buffer, "\r\n" );
0x0EC8	0x4B11    LDR	R3, [PC, #68]
0x0ECA	0x4619    MOV	R1, R3
0x0ECC	0x480E    LDR	R0, [PC, #56]
0x0ECE	0xF7FFFE59  BL	_strcat+0
;lora.c, 211 :: 		_rsp_f      = true;
0x0ED2	0x2401    MOVS	R4, #1
0x0ED4	0x4B0F    LDR	R3, [PC, #60]
0x0ED6	0x701C    STRB	R4, [R3, #0]
;lora.c, 212 :: 		_cmd_rdy_f  = true;
0x0ED8	0x2401    MOVS	R4, #1
0x0EDA	0x4B0F    LDR	R3, [PC, #60]
0x0EDC	0x701C    STRB	R4, [R3, #0]
;lora.c, 213 :: 		_lora_rdy_f = false;
0x0EDE	0x2400    MOVS	R4, #0
0x0EE0	0x4B08    LDR	R3, [PC, #32]
0x0EE2	0x701C    STRB	R4, [R3, #0]
;lora.c, 214 :: 		_rsp_buffer = &response;
0x0EE4	0xAC03    ADD	R4, SP, #12
0x0EE6	0x4B0D    LDR	R3, [PC, #52]
0x0EE8	0x601C    STR	R4, [R3, #0]
;lora.c, 216 :: 		while( !_lora_rdy_f )
L_lora_cmd20:
0x0EEA	0x4B06    LDR	R3, [PC, #24]
0x0EEC	0x781B    LDRB	R3, [R3, #0]
0x0EEE	0xB913    CBNZ	R3, L_lora_cmd21
;lora.c, 218 :: 		lora_process();
0x0EF0	0xF7FFFE2C  BL	_lora_process+0
;lora.c, 219 :: 		}
0x0EF4	0xE7F9    B	L_lora_cmd20
L_lora_cmd21:
;lora.c, 221 :: 		_rsp_f      = false;
0x0EF6	0x2400    MOVS	R4, #0
0x0EF8	0x4B06    LDR	R3, [PC, #24]
0x0EFA	0x701C    STRB	R4, [R3, #0]
;lora.c, 222 :: 		}
L_end_lora_cmd:
0x0EFC	0xF8DDE000  LDR	LR, [SP, #0]
0x0F00	0xB004    ADD	SP, SP, #16
0x0F02	0x4770    BX	LR
0x0F04	0x03C22000  	lora__lora_rdy_f+0
0x0F08	0x02402000  	lora__tx_buffer+0
0x0F0C	0x00002000  	?lstr1_lora+0
0x0F10	0x00022000  	?lstr2_lora+0
0x0F14	0x054D2000  	lora__rsp_f+0
0x0F18	0x023D2000  	lora__cmd_rdy_f+0
0x0F1C	0x05542000  	lora__rsp_buffer+0
; end of _lora_cmd
_lora_process:
;lora.c, 179 :: 		)
0x0B4C	0xB081    SUB	SP, SP, #4
0x0B4E	0xF8CDE000  STR	LR, [SP, #0]
;lora.c, 181 :: 		if ( _cmd_rdy_f )
0x0B52	0x4809    LDR	R0, [PC, #36]
0x0B54	0x7800    LDRB	R0, [R0, #0]
0x0B56	0xB108    CBZ	R0, L_lora_process14
;lora.c, 182 :: 		_lora_write();
0x0B58	0xF7FFFD08  BL	lora__lora_write+0
L_lora_process14:
;lora.c, 184 :: 		if ( _rsp_rdy_f )
0x0B5C	0x4807    LDR	R0, [PC, #28]
0x0B5E	0x7800    LDRB	R0, [R0, #0]
0x0B60	0xB108    CBZ	R0, L_lora_process15
;lora.c, 185 :: 		_lora_read();
0x0B62	0xF7FFFFB3  BL	lora__lora_read+0
L_lora_process15:
;lora.c, 187 :: 		if ( _timeout_f )
0x0B66	0x4806    LDR	R0, [PC, #24]
0x0B68	0x7800    LDRB	R0, [R0, #0]
0x0B6A	0xB108    CBZ	R0, L_lora_process16
;lora.c, 188 :: 		_lora_read();
0x0B6C	0xF7FFFFAE  BL	lora__lora_read+0
L_lora_process16:
;lora.c, 189 :: 		}
L_end_lora_process:
0x0B70	0xF8DDE000  LDR	LR, [SP, #0]
0x0B74	0xB001    ADD	SP, SP, #4
0x0B76	0x4770    BX	LR
0x0B78	0x023D2000  	lora__cmd_rdy_f+0
0x0B7C	0x023E2000  	lora__rsp_rdy_f+0
0x0B80	0x023F2000  	lora__timeout_f+0
; end of _lora_process
lora__lora_write:
;lora.c, 101 :: 		)
0x056C	0xB082    SUB	SP, SP, #8
0x056E	0xF8CDE000  STR	LR, [SP, #0]
;lora.c, 103 :: 		char *ptr = _tx_buffer;
; ptr start address is: 4 (R1)
0x0572	0x4912    LDR	R1, [PC, #72]
; ptr end address is: 4 (R1)
;lora.c, 105 :: 		while( *ptr )
L_lora__lora_write2:
; ptr start address is: 4 (R1)
0x0574	0x7808    LDRB	R0, [R1, #0]
0x0576	0xB160    CBZ	R0, L_lora__lora_write3
;lora.c, 106 :: 		if( !lora_hal_rts() )
0x0578	0x9101    STR	R1, [SP, #4]
0x057A	0xF7FFFF03  BL	_lora_hal_rts+0
0x057E	0x9901    LDR	R1, [SP, #4]
0x0580	0xB930    CBNZ	R0, L_lora__lora_write72
;lora.c, 107 :: 		lora_hal_write( *ptr++ );
0x0582	0x7808    LDRB	R0, [R1, #0]
0x0584	0x9101    STR	R1, [SP, #4]
0x0586	0xF7FFFF1D  BL	_lora_hal_write+0
0x058A	0x9901    LDR	R1, [SP, #4]
0x058C	0x1C49    ADDS	R1, R1, #1
; ptr end address is: 4 (R1)
0x058E	0xE7FF    B	L_lora__lora_write4
L_lora__lora_write72:
;lora.c, 106 :: 		if( !lora_hal_rts() )
;lora.c, 107 :: 		lora_hal_write( *ptr++ );
L_lora__lora_write4:
; ptr start address is: 4 (R1)
; ptr end address is: 4 (R1)
0x0590	0xE7F0    B	L_lora__lora_write2
L_lora__lora_write3:
;lora.c, 109 :: 		_rx_buffer_len  = 0;
0x0592	0x2100    MOVS	R1, #0
0x0594	0xB209    SXTH	R1, R1
0x0596	0x480A    LDR	R0, [PC, #40]
0x0598	0x8001    STRH	R1, [R0, #0]
;lora.c, 110 :: 		_lora_rdy_f     = false;
0x059A	0x2100    MOVS	R1, #0
0x059C	0x4809    LDR	R0, [PC, #36]
0x059E	0x7001    STRB	R1, [R0, #0]
;lora.c, 111 :: 		_cmd_rdy_f      = false;
0x05A0	0x2100    MOVS	R1, #0
0x05A2	0x4809    LDR	R0, [PC, #36]
0x05A4	0x7001    STRB	R1, [R0, #0]
;lora.c, 112 :: 		_rsp_rdy_f      = false;
0x05A6	0x2100    MOVS	R1, #0
0x05A8	0x4808    LDR	R0, [PC, #32]
0x05AA	0x7001    STRB	R1, [R0, #0]
;lora.c, 113 :: 		_timer_f        = true;
0x05AC	0x2101    MOVS	R1, #1
0x05AE	0x4808    LDR	R0, [PC, #32]
0x05B0	0x7001    STRB	R1, [R0, #0]
;lora.c, 114 :: 		}
L_end__lora_write:
0x05B2	0xF8DDE000  LDR	LR, [SP, #0]
0x05B6	0xB002    ADD	SP, SP, #8
0x05B8	0x4770    BX	LR
0x05BA	0xBF00    NOP
0x05BC	0x02402000  	lora__tx_buffer+0
0x05C0	0x03C02000  	lora__rx_buffer_len+0
0x05C4	0x03C22000  	lora__lora_rdy_f+0
0x05C8	0x023D2000  	lora__cmd_rdy_f+0
0x05CC	0x023E2000  	lora__rsp_rdy_f+0
0x05D0	0x03C32000  	lora__timer_f+0
; end of lora__lora_write
_lora_hal_rts:
;lora_hal.c, 92 :: 		)
0x0384	0xB081    SUB	SP, SP, #4
;lora_hal.c, 94 :: 		if( use_rts )
0x0386	0x4805    LDR	R0, [PC, #20]
0x0388	0xF9B00000  LDRSH	R0, [R0, #0]
0x038C	0xB110    CBZ	R0, L_lora_hal_rts2
;lora_hal.c, 103 :: 		return ( int )LORA_RTS;
0x038E	0x4904    LDR	R1, [PC, #16]
0x0390	0x6808    LDR	R0, [R1, #0]
0x0392	0xE001    B	L_end_lora_hal_rts
;lora_hal.c, 105 :: 		}
L_lora_hal_rts2:
;lora_hal.c, 107 :: 		return 0;
0x0394	0x2000    MOVS	R0, #0
0x0396	0xB200    SXTH	R0, R0
;lora_hal.c, 108 :: 		}
L_end_lora_hal_rts:
0x0398	0xB001    ADD	SP, SP, #4
0x039A	0x4770    BX	LR
0x039C	0x05602000  	lora_hal_use_rts+0
0x03A0	0x82344241  	LORA_RTS+0
; end of _lora_hal_rts
_lora_hal_write:
;lora_hal.c, 166 :: 		)
; ch start address is: 0 (R0)
0x03C4	0xB081    SUB	SP, SP, #4
0x03C6	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;lora_hal.c, 168 :: 		write_uart_p( ch );
; ch end address is: 0 (R0)
0x03CA	0x4C03    LDR	R4, [PC, #12]
0x03CC	0x6824    LDR	R4, [R4, #0]
0x03CE	0x47A0    BLX	R4
;lora_hal.c, 169 :: 		}
L_end_lora_hal_write:
0x03D0	0xF8DDE000  LDR	LR, [SP, #0]
0x03D4	0xB001    ADD	SP, SP, #4
0x03D6	0x4770    BX	LR
0x03D8	0x05582000  	lora_hal_write_uart_p+0
; end of _lora_hal_write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x0304	0xB081    SUB	SP, SP, #4
0x0306	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x030A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x030C	0x4803    LDR	R0, [PC, #12]
0x030E	0xF000F849  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x0312	0xF8DDE000  LDR	LR, [SP, #0]
0x0316	0xB001    ADD	SP, SP, #4
0x0318	0x4770    BX	LR
0x031A	0xBF00    NOP
0x031C	0x10004001  	USART1_SR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x0284	0xB081    SUB	SP, SP, #4
0x0286	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x028A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x028C	0x4803    LDR	R0, [PC, #12]
0x028E	0xF000F889  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x0292	0xF8DDE000  LDR	LR, [SP, #0]
0x0296	0xB001    ADD	SP, SP, #4
0x0298	0x4770    BX	LR
0x029A	0xBF00    NOP
0x029C	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x02CC	0xB081    SUB	SP, SP, #4
0x02CE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x02D2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x02D4	0x4803    LDR	R0, [PC, #12]
0x02D6	0xF000F865  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x02DA	0xF8DDE000  LDR	LR, [SP, #0]
0x02DE	0xB001    ADD	SP, SP, #4
0x02E0	0x4770    BX	LR
0x02E2	0xBF00    NOP
0x02E4	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x02A0	0xB081    SUB	SP, SP, #4
0x02A2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x02A6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x02A8	0x4803    LDR	R0, [PC, #12]
0x02AA	0xF000F87B  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x02AE	0xF8DDE000  LDR	LR, [SP, #0]
0x02B2	0xB001    ADD	SP, SP, #4
0x02B4	0x4770    BX	LR
0x02B6	0xBF00    NOP
0x02B8	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x02E8	0xB081    SUB	SP, SP, #4
0x02EA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x02EE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x02F0	0x4803    LDR	R0, [PC, #12]
0x02F2	0xF000F857  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x02F6	0xF8DDE000  LDR	LR, [SP, #0]
0x02FA	0xB001    ADD	SP, SP, #4
0x02FC	0x4770    BX	LR
0x02FE	0xBF00    NOP
0x0300	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x0320	0xB081    SUB	SP, SP, #4
0x0322	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x0326	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0328	0x4803    LDR	R0, [PC, #12]
0x032A	0xF000F83B  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x032E	0xF8DDE000  LDR	LR, [SP, #0]
0x0332	0xB001    ADD	SP, SP, #4
0x0334	0x4770    BX	LR
0x0336	0xBF00    NOP
0x0338	0x14004001  	USART6_SR+0
; end of _UART6_Write
lora__lora_read:
;lora.c, 119 :: 		)
0x0ACC	0xB081    SUB	SP, SP, #4
0x0ACE	0xF8CDE000  STR	LR, [SP, #0]
;lora.c, 121 :: 		if( !_rsp_f )
0x0AD2	0x4817    LDR	R0, [PC, #92]
0x0AD4	0x7800    LDRB	R0, [R0, #0]
0x0AD6	0xB960    CBNZ	R0, L_lora__lora_read5
;lora.c, 123 :: 		lora_hal_cts( true );
0x0AD8	0x2001    MOVS	R0, #1
0x0ADA	0xB200    SXTH	R0, R0
0x0ADC	0xF000F914  BL	_lora_hal_cts+0
;lora.c, 124 :: 		_callback_resp( _rx_buffer );
0x0AE0	0x4814    LDR	R0, [PC, #80]
0x0AE2	0x4C15    LDR	R4, [PC, #84]
0x0AE4	0x6824    LDR	R4, [R4, #0]
0x0AE6	0x47A0    BLX	R4
;lora.c, 125 :: 		lora_hal_cts( false );
0x0AE8	0x2000    MOVS	R0, #0
0x0AEA	0xB200    SXTH	R0, R0
0x0AEC	0xF000F90C  BL	_lora_hal_cts+0
;lora.c, 127 :: 		} else if( _rsp_f ) {
0x0AF0	0xE010    B	L_lora__lora_read6
L_lora__lora_read5:
0x0AF2	0x480F    LDR	R0, [PC, #60]
0x0AF4	0x7800    LDRB	R0, [R0, #0]
0x0AF6	0xB168    CBZ	R0, L_lora__lora_read7
;lora.c, 129 :: 		lora_hal_cts( true );
0x0AF8	0x2001    MOVS	R0, #1
0x0AFA	0xB200    SXTH	R0, R0
0x0AFC	0xF000F904  BL	_lora_hal_cts+0
;lora.c, 130 :: 		strcpy( *_rsp_buffer, _rx_buffer );
0x0B00	0x480E    LDR	R0, [PC, #56]
0x0B02	0x6800    LDR	R0, [R0, #0]
0x0B04	0x6800    LDR	R0, [R0, #0]
0x0B06	0x490B    LDR	R1, [PC, #44]
0x0B08	0xF7FFFC68  BL	_strcpy+0
;lora.c, 131 :: 		lora_hal_cts( false );
0x0B0C	0x2000    MOVS	R0, #0
0x0B0E	0xB200    SXTH	R0, R0
0x0B10	0xF000F8FA  BL	_lora_hal_cts+0
;lora.c, 132 :: 		}
L_lora__lora_read7:
L_lora__lora_read6:
;lora.c, 134 :: 		_lora_rdy_f     = true;
0x0B14	0x2101    MOVS	R1, #1
0x0B16	0x480A    LDR	R0, [PC, #40]
0x0B18	0x7001    STRB	R1, [R0, #0]
;lora.c, 135 :: 		_rsp_rdy_f      = false;
0x0B1A	0x2100    MOVS	R1, #0
0x0B1C	0x4809    LDR	R0, [PC, #36]
0x0B1E	0x7001    STRB	R1, [R0, #0]
;lora.c, 136 :: 		_timer_f        = false;
0x0B20	0x2100    MOVS	R1, #0
0x0B22	0x4809    LDR	R0, [PC, #36]
0x0B24	0x7001    STRB	R1, [R0, #0]
;lora.c, 137 :: 		}
L_end__lora_read:
0x0B26	0xF8DDE000  LDR	LR, [SP, #0]
0x0B2A	0xB001    ADD	SP, SP, #4
0x0B2C	0x4770    BX	LR
0x0B2E	0xBF00    NOP
0x0B30	0x054D2000  	lora__rsp_f+0
0x0B34	0x03C42000  	lora__rx_buffer+0
0x0B38	0x05502000  	lora__callback_resp+0
0x0B3C	0x05542000  	lora__rsp_buffer+0
0x0B40	0x03C22000  	lora__lora_rdy_f+0
0x0B44	0x023E2000  	lora__rsp_rdy_f+0
0x0B48	0x03C32000  	lora__timer_f+0
; end of lora__lora_read
_lora_cb:
;LoRa_ARM.c, 14 :: 		void lora_cb( char *response )
; response start address is: 0 (R0)
0x0404	0xB081    SUB	SP, SP, #4
0x0406	0xF8CDE000  STR	LR, [SP, #0]
0x040A	0x4607    MOV	R7, R0
; response end address is: 0 (R0)
; response start address is: 28 (R7)
;LoRa_ARM.c, 16 :: 		LOG( "< < CB > >" );
0x040C	0x4909    LDR	R1, [PC, #36]
0x040E	0x4608    MOV	R0, R1
0x0410	0xF000FC5A  BL	_UART1_Write_Text+0
;LoRa_ARM.c, 17 :: 		LOG( "\r\n_________________________________________\r\n\r\n" );
0x0414	0x4908    LDR	R1, [PC, #32]
0x0416	0x4608    MOV	R0, R1
0x0418	0xF000FC56  BL	_UART1_Write_Text+0
;LoRa_ARM.c, 18 :: 		LOG( response );
0x041C	0x4638    MOV	R0, R7
; response end address is: 28 (R7)
0x041E	0xF000FC53  BL	_UART1_Write_Text+0
;LoRa_ARM.c, 19 :: 		LOG( "\r\n_________________________________________\r\n" );
0x0422	0x4906    LDR	R1, [PC, #24]
0x0424	0x4608    MOV	R0, R1
0x0426	0xF000FC4F  BL	_UART1_Write_Text+0
;LoRa_ARM.c, 20 :: 		}
L_end_lora_cb:
0x042A	0xF8DDE000  LDR	LR, [SP, #0]
0x042E	0xB001    ADD	SP, SP, #4
0x0430	0x4770    BX	LR
0x0432	0xBF00    NOP
0x0434	0x00052000  	?lstr1_LoRa_ARM+0
0x0438	0x00102000  	?lstr2_LoRa_ARM+0
0x043C	0x00402000  	?lstr3_LoRa_ARM+0
; end of _lora_cb
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x03DC	0xB081    SUB	SP, SP, #4
0x03DE	0x9100    STR	R1, [SP, #0]
0x03E0	0x4601    MOV	R1, R0
0x03E2	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x03E4	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x03E6	0x461C    MOV	R4, R3
0x03E8	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x03EA	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x03EC	0x4603    MOV	R3, R0
0x03EE	0x1C42    ADDS	R2, R0, #1
0x03F0	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x03F2	0x781A    LDRB	R2, [R3, #0]
0x03F4	0x7022    STRB	R2, [R4, #0]
0x03F6	0x7822    LDRB	R2, [R4, #0]
0x03F8	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x03FA	0x462B    MOV	R3, R5
0x03FC	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x03FE	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0400	0xB001    ADD	SP, SP, #4
0x0402	0x4770    BX	LR
; end of _strcpy
_strcat:
;__Lib_CString.c, 94 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0B84	0xB081    SUB	SP, SP, #4
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 97 :: 		
; cp start address is: 12 (R3)
0x0B86	0x4603    MOV	R3, R0
; to end address is: 0 (R0)
; cp end address is: 12 (R3)
; from end address is: 4 (R1)
;__Lib_CString.c, 98 :: 		
L_strcat22:
; cp start address is: 12 (R3)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0B88	0x781A    LDRB	R2, [R3, #0]
0x0B8A	0xB10A    CBZ	R2, L_strcat23
;__Lib_CString.c, 99 :: 		
0x0B8C	0x1C5B    ADDS	R3, R3, #1
0x0B8E	0xE7FB    B	L_strcat22
L_strcat23:
;__Lib_CString.c, 100 :: 		
; cp end address is: 12 (R3)
L_strcat24:
; to end address is: 0 (R0)
; cp start address is: 20 (R5)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; cp start address is: 12 (R3)
0x0B90	0x461C    MOV	R4, R3
0x0B92	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x0B94	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0B96	0x460B    MOV	R3, R1
0x0B98	0x1C4A    ADDS	R2, R1, #1
0x0B9A	0x4611    MOV	R1, R2
; from end address is: 4 (R1)
0x0B9C	0x781A    LDRB	R2, [R3, #0]
0x0B9E	0x7022    STRB	R2, [R4, #0]
0x0BA0	0x7822    LDRB	R2, [R4, #0]
0x0BA2	0xB10A    CBZ	R2, L_strcat25
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
;__Lib_CString.c, 101 :: 		
; from start address is: 4 (R1)
; cp start address is: 20 (R5)
0x0BA4	0x462B    MOV	R3, R5
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
0x0BA6	0xE7F3    B	L_strcat24
L_strcat25:
;__Lib_CString.c, 102 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 103 :: 		
L_end_strcat:
0x0BA8	0xB001    ADD	SP, SP, #4
0x0BAA	0x4770    BX	LR
; end of _strcat
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x11BC	0xB082    SUB	SP, SP, #8
0x11BE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x11C2	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x11C4	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x11C6	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x11C8	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11CA	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x11CC	0x2803    CMP	R0, #3
0x11CE	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x11D2	0x4893    LDR	R0, [PC, #588]
0x11D4	0x4281    CMP	R1, R0
0x11D6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x11D8	0x4892    LDR	R0, [PC, #584]
0x11DA	0x6800    LDR	R0, [R0, #0]
0x11DC	0xF0400105  ORR	R1, R0, #5
0x11E0	0x4890    LDR	R0, [PC, #576]
0x11E2	0x6001    STR	R1, [R0, #0]
0x11E4	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11E6	0x4890    LDR	R0, [PC, #576]
0x11E8	0x4281    CMP	R1, R0
0x11EA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x11EC	0x488D    LDR	R0, [PC, #564]
0x11EE	0x6800    LDR	R0, [R0, #0]
0x11F0	0xF0400104  ORR	R1, R0, #4
0x11F4	0x488B    LDR	R0, [PC, #556]
0x11F6	0x6001    STR	R1, [R0, #0]
0x11F8	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11FA	0x488C    LDR	R0, [PC, #560]
0x11FC	0x4281    CMP	R1, R0
0x11FE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x1200	0x4888    LDR	R0, [PC, #544]
0x1202	0x6800    LDR	R0, [R0, #0]
0x1204	0xF0400103  ORR	R1, R0, #3
0x1208	0x4886    LDR	R0, [PC, #536]
0x120A	0x6001    STR	R1, [R0, #0]
0x120C	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x120E	0xF64E2060  MOVW	R0, #60000
0x1212	0x4281    CMP	R1, R0
0x1214	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x1216	0x4883    LDR	R0, [PC, #524]
0x1218	0x6800    LDR	R0, [R0, #0]
0x121A	0xF0400102  ORR	R1, R0, #2
0x121E	0x4881    LDR	R0, [PC, #516]
0x1220	0x6001    STR	R1, [R0, #0]
0x1222	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1224	0xF2475030  MOVW	R0, #30000
0x1228	0x4281    CMP	R1, R0
0x122A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x122C	0x487D    LDR	R0, [PC, #500]
0x122E	0x6800    LDR	R0, [R0, #0]
0x1230	0xF0400101  ORR	R1, R0, #1
0x1234	0x487B    LDR	R0, [PC, #492]
0x1236	0x6001    STR	R1, [R0, #0]
0x1238	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x123A	0x487A    LDR	R0, [PC, #488]
0x123C	0x6801    LDR	R1, [R0, #0]
0x123E	0xF06F0007  MVN	R0, #7
0x1242	0x4001    ANDS	R1, R0
0x1244	0x4877    LDR	R0, [PC, #476]
0x1246	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x1248	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x124A	0x2802    CMP	R0, #2
0x124C	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x1250	0x4877    LDR	R0, [PC, #476]
0x1252	0x4281    CMP	R1, R0
0x1254	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x1256	0x4873    LDR	R0, [PC, #460]
0x1258	0x6800    LDR	R0, [R0, #0]
0x125A	0xF0400106  ORR	R1, R0, #6
0x125E	0x4871    LDR	R0, [PC, #452]
0x1260	0x6001    STR	R1, [R0, #0]
0x1262	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1264	0x4870    LDR	R0, [PC, #448]
0x1266	0x4281    CMP	R1, R0
0x1268	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x126A	0x486E    LDR	R0, [PC, #440]
0x126C	0x6800    LDR	R0, [R0, #0]
0x126E	0xF0400105  ORR	R1, R0, #5
0x1272	0x486C    LDR	R0, [PC, #432]
0x1274	0x6001    STR	R1, [R0, #0]
0x1276	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1278	0x486E    LDR	R0, [PC, #440]
0x127A	0x4281    CMP	R1, R0
0x127C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x127E	0x4869    LDR	R0, [PC, #420]
0x1280	0x6800    LDR	R0, [R0, #0]
0x1282	0xF0400104  ORR	R1, R0, #4
0x1286	0x4867    LDR	R0, [PC, #412]
0x1288	0x6001    STR	R1, [R0, #0]
0x128A	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x128C	0x486A    LDR	R0, [PC, #424]
0x128E	0x4281    CMP	R1, R0
0x1290	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x1292	0x4864    LDR	R0, [PC, #400]
0x1294	0x6800    LDR	R0, [R0, #0]
0x1296	0xF0400103  ORR	R1, R0, #3
0x129A	0x4862    LDR	R0, [PC, #392]
0x129C	0x6001    STR	R1, [R0, #0]
0x129E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12A0	0xF64B3080  MOVW	R0, #48000
0x12A4	0x4281    CMP	R1, R0
0x12A6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x12A8	0x485E    LDR	R0, [PC, #376]
0x12AA	0x6800    LDR	R0, [R0, #0]
0x12AC	0xF0400102  ORR	R1, R0, #2
0x12B0	0x485C    LDR	R0, [PC, #368]
0x12B2	0x6001    STR	R1, [R0, #0]
0x12B4	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12B6	0xF64550C0  MOVW	R0, #24000
0x12BA	0x4281    CMP	R1, R0
0x12BC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x12BE	0x4859    LDR	R0, [PC, #356]
0x12C0	0x6800    LDR	R0, [R0, #0]
0x12C2	0xF0400101  ORR	R1, R0, #1
0x12C6	0x4857    LDR	R0, [PC, #348]
0x12C8	0x6001    STR	R1, [R0, #0]
0x12CA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x12CC	0x4855    LDR	R0, [PC, #340]
0x12CE	0x6801    LDR	R1, [R0, #0]
0x12D0	0xF06F0007  MVN	R0, #7
0x12D4	0x4001    ANDS	R1, R0
0x12D6	0x4853    LDR	R0, [PC, #332]
0x12D8	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x12DA	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x12DC	0x2801    CMP	R0, #1
0x12DE	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x12E2	0x4851    LDR	R0, [PC, #324]
0x12E4	0x4281    CMP	R1, R0
0x12E6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x12E8	0x484E    LDR	R0, [PC, #312]
0x12EA	0x6800    LDR	R0, [R0, #0]
0x12EC	0xF0400107  ORR	R1, R0, #7
0x12F0	0x484C    LDR	R0, [PC, #304]
0x12F2	0x6001    STR	R1, [R0, #0]
0x12F4	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12F6	0x4851    LDR	R0, [PC, #324]
0x12F8	0x4281    CMP	R1, R0
0x12FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x12FC	0x4849    LDR	R0, [PC, #292]
0x12FE	0x6800    LDR	R0, [R0, #0]
0x1300	0xF0400106  ORR	R1, R0, #6
0x1304	0x4847    LDR	R0, [PC, #284]
0x1306	0x6001    STR	R1, [R0, #0]
0x1308	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x130A	0x4848    LDR	R0, [PC, #288]
0x130C	0x4281    CMP	R1, R0
0x130E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1310	0x4844    LDR	R0, [PC, #272]
0x1312	0x6800    LDR	R0, [R0, #0]
0x1314	0xF0400105  ORR	R1, R0, #5
0x1318	0x4842    LDR	R0, [PC, #264]
0x131A	0x6001    STR	R1, [R0, #0]
0x131C	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x131E	0x4846    LDR	R0, [PC, #280]
0x1320	0x4281    CMP	R1, R0
0x1322	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1324	0x483F    LDR	R0, [PC, #252]
0x1326	0x6800    LDR	R0, [R0, #0]
0x1328	0xF0400104  ORR	R1, R0, #4
0x132C	0x483D    LDR	R0, [PC, #244]
0x132E	0x6001    STR	R1, [R0, #0]
0x1330	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1332	0xF24D20F0  MOVW	R0, #54000
0x1336	0x4281    CMP	R1, R0
0x1338	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x133A	0x483A    LDR	R0, [PC, #232]
0x133C	0x6800    LDR	R0, [R0, #0]
0x133E	0xF0400103  ORR	R1, R0, #3
0x1342	0x4838    LDR	R0, [PC, #224]
0x1344	0x6001    STR	R1, [R0, #0]
0x1346	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1348	0xF64840A0  MOVW	R0, #36000
0x134C	0x4281    CMP	R1, R0
0x134E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x1350	0x4834    LDR	R0, [PC, #208]
0x1352	0x6800    LDR	R0, [R0, #0]
0x1354	0xF0400102  ORR	R1, R0, #2
0x1358	0x4832    LDR	R0, [PC, #200]
0x135A	0x6001    STR	R1, [R0, #0]
0x135C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x135E	0xF2446050  MOVW	R0, #18000
0x1362	0x4281    CMP	R1, R0
0x1364	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x1366	0x482F    LDR	R0, [PC, #188]
0x1368	0x6800    LDR	R0, [R0, #0]
0x136A	0xF0400101  ORR	R1, R0, #1
0x136E	0x482D    LDR	R0, [PC, #180]
0x1370	0x6001    STR	R1, [R0, #0]
0x1372	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x1374	0x482B    LDR	R0, [PC, #172]
0x1376	0x6801    LDR	R1, [R0, #0]
0x1378	0xF06F0007  MVN	R0, #7
0x137C	0x4001    ANDS	R1, R0
0x137E	0x4829    LDR	R0, [PC, #164]
0x1380	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x1382	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1384	0x2800    CMP	R0, #0
0x1386	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x138A	0x482D    LDR	R0, [PC, #180]
0x138C	0x4281    CMP	R1, R0
0x138E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x1390	0x4824    LDR	R0, [PC, #144]
0x1392	0x6800    LDR	R0, [R0, #0]
0x1394	0xF0400107  ORR	R1, R0, #7
0x1398	0x4822    LDR	R0, [PC, #136]
0x139A	0x6001    STR	R1, [R0, #0]
0x139C	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x139E	0x4825    LDR	R0, [PC, #148]
0x13A0	0x4281    CMP	R1, R0
0x13A2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x13A4	0x481F    LDR	R0, [PC, #124]
0x13A6	0x6800    LDR	R0, [R0, #0]
0x13A8	0xF0400106  ORR	R1, R0, #6
0x13AC	0x481D    LDR	R0, [PC, #116]
0x13AE	0x6001    STR	R1, [R0, #0]
0x13B0	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13B2	0x4824    LDR	R0, [PC, #144]
0x13B4	0x4281    CMP	R1, R0
0x13B6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x13B8	0x481A    LDR	R0, [PC, #104]
0x13BA	0x6800    LDR	R0, [R0, #0]
0x13BC	0xF0400105  ORR	R1, R0, #5
0x13C0	0x4818    LDR	R0, [PC, #96]
0x13C2	0x6001    STR	R1, [R0, #0]
0x13C4	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13C6	0xF5B14F7A  CMP	R1, #64000
0x13CA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x13CC	0x4815    LDR	R0, [PC, #84]
0x13CE	0x6800    LDR	R0, [R0, #0]
0x13D0	0xF0400104  ORR	R1, R0, #4
0x13D4	0x4813    LDR	R0, [PC, #76]
0x13D6	0x6001    STR	R1, [R0, #0]
0x13D8	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13DA	0xF64B3080  MOVW	R0, #48000
0x13DE	0x4281    CMP	R1, R0
0x13E0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x13E2	0x4810    LDR	R0, [PC, #64]
0x13E4	0x6800    LDR	R0, [R0, #0]
0x13E6	0xF0400103  ORR	R1, R0, #3
0x13EA	0x480E    LDR	R0, [PC, #56]
0x13EC	0x6001    STR	R1, [R0, #0]
0x13EE	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13F0	0xF5B14FFA  CMP	R1, #32000
0x13F4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x13F6	0x480B    LDR	R0, [PC, #44]
0x13F8	0x6800    LDR	R0, [R0, #0]
0x13FA	0xF0400102  ORR	R1, R0, #2
0x13FE	0x4809    LDR	R0, [PC, #36]
0x1400	0x6001    STR	R1, [R0, #0]
0x1402	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1404	0xF5B15F7A  CMP	R1, #16000
0x1408	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x140A	0xE01D    B	#58
0x140C	0x00810100  	#16777345
0x1410	0x348C0600  	#100676748
0x1414	0x94020000  	#37890
0x1418	0x00030000  	#3
0x141C	0x22E00002  	#140000
0x1420	0x49F00002  	#150000
0x1424	0x3C004002  	FLASH_ACR+0
0x1428	0xD4C00001  	#120000
0x142C	0x5F900001  	#90000
0x1430	0x32800002  	#144000
0x1434	0x77000001  	#96000
0x1438	0x19400001  	#72000
0x143C	0xA5E00001  	#108000
0x1440	0xB5800001  	#112000
0x1444	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x1448	0x482D    LDR	R0, [PC, #180]
0x144A	0x6800    LDR	R0, [R0, #0]
0x144C	0xF0400101  ORR	R1, R0, #1
0x1450	0x482B    LDR	R0, [PC, #172]
0x1452	0x6001    STR	R1, [R0, #0]
0x1454	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x1456	0x482A    LDR	R0, [PC, #168]
0x1458	0x6801    LDR	R1, [R0, #0]
0x145A	0xF06F0007  MVN	R0, #7
0x145E	0x4001    ANDS	R1, R0
0x1460	0x4827    LDR	R0, [PC, #156]
0x1462	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x1464	0x2101    MOVS	R1, #1
0x1466	0xB249    SXTB	R1, R1
0x1468	0x4826    LDR	R0, [PC, #152]
0x146A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x146C	0x4826    LDR	R0, [PC, #152]
0x146E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1470	0xF7FFFC82  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x1474	0x4825    LDR	R0, [PC, #148]
0x1476	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x1478	0x4825    LDR	R0, [PC, #148]
0x147A	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x147C	0x4825    LDR	R0, [PC, #148]
0x147E	0xEA020100  AND	R1, R2, R0, LSL #0
0x1482	0x4825    LDR	R0, [PC, #148]
0x1484	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x1486	0xF0020001  AND	R0, R2, #1
0x148A	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x148C	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x148E	0x4822    LDR	R0, [PC, #136]
0x1490	0x6800    LDR	R0, [R0, #0]
0x1492	0xF0000002  AND	R0, R0, #2
0x1496	0x2800    CMP	R0, #0
0x1498	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x149A	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x149C	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x149E	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x14A0	0xF4023080  AND	R0, R2, #65536
0x14A4	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x14A6	0x481C    LDR	R0, [PC, #112]
0x14A8	0x6800    LDR	R0, [R0, #0]
0x14AA	0xF4003000  AND	R0, R0, #131072
0x14AE	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x14B0	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x14B2	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x14B4	0x460A    MOV	R2, R1
0x14B6	0x9901    LDR	R1, [SP, #4]
0x14B8	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x14BA	0x9101    STR	R1, [SP, #4]
0x14BC	0x4611    MOV	R1, R2
0x14BE	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x14C0	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x14C4	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x14C6	0x4814    LDR	R0, [PC, #80]
0x14C8	0x6800    LDR	R0, [R0, #0]
0x14CA	0xF0407180  ORR	R1, R0, #16777216
0x14CE	0x4812    LDR	R0, [PC, #72]
0x14D0	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x14D2	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x14D4	0x4810    LDR	R0, [PC, #64]
0x14D6	0x6800    LDR	R0, [R0, #0]
0x14D8	0xF0007000  AND	R0, R0, #33554432
0x14DC	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x14DE	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x14E0	0x460A    MOV	R2, R1
0x14E2	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x14E4	0x480A    LDR	R0, [PC, #40]
0x14E6	0x6800    LDR	R0, [R0, #0]
0x14E8	0xF000010C  AND	R1, R0, #12
0x14EC	0x0090    LSLS	R0, R2, #2
0x14EE	0xF000000C  AND	R0, R0, #12
0x14F2	0x4281    CMP	R1, R0
0x14F4	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x14F6	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x14F8	0xF8DDE000  LDR	LR, [SP, #0]
0x14FC	0xB002    ADD	SP, SP, #8
0x14FE	0x4770    BX	LR
0x1500	0x3C004002  	FLASH_ACR+0
0x1504	0x80204247  	FLASH_ACR+0
0x1508	0x80244247  	FLASH_ACR+0
0x150C	0x38044002  	RCC_PLLCFGR+0
0x1510	0x38084002  	RCC_CFGR+0
0x1514	0xFFFF000F  	#1048575
0x1518	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0D78	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0D7A	0x480D    LDR	R0, [PC, #52]
0x0D7C	0x6800    LDR	R0, [R0, #0]
0x0D7E	0xF0400101  ORR	R1, R0, #1
0x0D82	0x480B    LDR	R0, [PC, #44]
0x0D84	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x0D86	0x2100    MOVS	R1, #0
0x0D88	0x480A    LDR	R0, [PC, #40]
0x0D8A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x0D8C	0x4808    LDR	R0, [PC, #32]
0x0D8E	0x6801    LDR	R1, [R0, #0]
0x0D90	0x4809    LDR	R0, [PC, #36]
0x0D92	0x4001    ANDS	R1, R0
0x0D94	0x4806    LDR	R0, [PC, #24]
0x0D96	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x0D98	0x4908    LDR	R1, [PC, #32]
0x0D9A	0x4809    LDR	R0, [PC, #36]
0x0D9C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0D9E	0x4804    LDR	R0, [PC, #16]
0x0DA0	0x6801    LDR	R1, [R0, #0]
0x0DA2	0xF46F2080  MVN	R0, #262144
0x0DA6	0x4001    ANDS	R1, R0
0x0DA8	0x4801    LDR	R0, [PC, #4]
0x0DAA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x0DAC	0xB001    ADD	SP, SP, #4
0x0DAE	0x4770    BX	LR
0x0DB0	0x38004002  	RCC_CR+0
0x0DB4	0x38084002  	RCC_CFGR+0
0x0DB8	0xFFFFFEF6  	#-17367041
0x0DBC	0x30102400  	#603992080
0x0DC0	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x151C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x151E	0x4904    LDR	R1, [PC, #16]
0x1520	0x4804    LDR	R0, [PC, #16]
0x1522	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1524	0x4904    LDR	R1, [PC, #16]
0x1526	0x4805    LDR	R0, [PC, #20]
0x1528	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x152A	0xB001    ADD	SP, SP, #4
0x152C	0x4770    BX	LR
0x152E	0xBF00    NOP
0x1530	0x22E00002  	#140000
0x1534	0x05642000  	___System_CLOCK_IN_KHZ+0
0x1538	0x00030000  	#3
0x153C	0x05682000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1134	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x1136	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x1138	0xB001    ADD	SP, SP, #4
0x113A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x10E4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x10E6	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x10EA	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x10EE	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x10F0	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x10F4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x10F6	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x10F8	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x10FA	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x10FC	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x10FE	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x1102	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x1106	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x110A	0xB001    ADD	SP, SP, #4
0x110C	0x4770    BX	LR
; end of ___EnableFPU
0x1858	0xB500    PUSH	(R14)
0x185A	0xF8DFB014  LDR	R11, [PC, #20]
0x185E	0xF8DFA014  LDR	R10, [PC, #20]
0x1862	0xF8DFC014  LDR	R12, [PC, #20]
0x1866	0xF7FFFA7D  BL	3428
0x186A	0xBD00    POP	(R15)
0x186C	0x4770    BX	LR
0x186E	0xBF00    NOP
0x1870	0x00002000  	#536870912
0x1874	0x023D2000  	#536871485
0x1878	0x15400000  	#5440
0x18D8	0xB500    PUSH	(R14)
0x18DA	0xF8DFB010  LDR	R11, [PC, #16]
0x18DE	0xF8DFA010  LDR	R10, [PC, #16]
0x18E2	0xF7FFFAB7  BL	3668
0x18E6	0xBD00    POP	(R15)
0x18E8	0x4770    BX	LR
0x18EA	0xBF00    NOP
0x18EC	0x00002000  	#536870912
0x18F0	0x05782000  	#536872312
_LO_RX_ISR:
;LoRa_ARM.c, 64 :: 		void LO_RX_ISR() iv IVT_INT_USART3 ics ICS_AUTO
0x1110	0xB081    SUB	SP, SP, #4
0x1112	0xF8CDE000  STR	LR, [SP, #0]
;LoRa_ARM.c, 66 :: 		if( RXNE_USART3_SR_bit )
0x1116	0x4905    LDR	R1, [PC, #20]
0x1118	0x6808    LDR	R0, [R1, #0]
0x111A	0xB118    CBZ	R0, L_LO_RX_ISR4
;LoRa_ARM.c, 68 :: 		char tmp = USART3_DR;
0x111C	0x4804    LDR	R0, [PC, #16]
; tmp start address is: 0 (R0)
0x111E	0x6800    LDR	R0, [R0, #0]
;LoRa_ARM.c, 69 :: 		lora_rx_isr( tmp );
; tmp end address is: 0 (R0)
0x1120	0xF7FFFE50  BL	_lora_rx_isr+0
;LoRa_ARM.c, 70 :: 		}
L_LO_RX_ISR4:
;LoRa_ARM.c, 71 :: 		}
L_end_LO_RX_ISR:
0x1124	0xF8DDE000  LDR	LR, [SP, #0]
0x1128	0xB001    ADD	SP, SP, #4
0x112A	0x4770    BX	LR
0x112C	0x00144209  	RXNE_USART3_SR_bit+0
0x1130	0x48044000  	USART3_DR+0
; end of _LO_RX_ISR
_lora_rx_isr:
;lora.c, 382 :: 		void lora_rx_isr( char rx_input )
; rx_input start address is: 0 (R0)
0x0DC4	0xB081    SUB	SP, SP, #4
; rx_input end address is: 0 (R0)
; rx_input start address is: 0 (R0)
;lora.c, 386 :: 		if( _lora_rdy_f )
0x0DC6	0x491E    LDR	R1, [PC, #120]
0x0DC8	0x7809    LDRB	R1, [R1, #0]
0x0DCA	0xB131    CBZ	R1, L_lora_rx_isr55
;lora.c, 388 :: 		_rx_buffer_len = 0;
0x0DCC	0x2200    MOVS	R2, #0
0x0DCE	0xB212    SXTH	R2, R2
0x0DD0	0x491C    LDR	R1, [PC, #112]
0x0DD2	0x800A    STRH	R2, [R1, #0]
;lora.c, 389 :: 		_lora_rdy_f = false;
0x0DD4	0x2200    MOVS	R2, #0
0x0DD6	0x491A    LDR	R1, [PC, #104]
0x0DD8	0x700A    STRB	R2, [R1, #0]
;lora.c, 390 :: 		}
L_lora_rx_isr55:
;lora.c, 392 :: 		if( rx_input != '\r' && rx_input != '\n' )
0x0DDA	0x280D    CMP	R0, #13
0x0DDC	0xD00E    BEQ	L__lora_rx_isr80
0x0DDE	0x280A    CMP	R0, #10
0x0DE0	0xD00C    BEQ	L__lora_rx_isr79
L__lora_rx_isr78:
;lora.c, 394 :: 		_rx_buffer[ _rx_buffer_len++ ] = rx_input;
0x0DE2	0x4918    LDR	R1, [PC, #96]
0x0DE4	0xF9B12000  LDRSH	R2, [R1, #0]
0x0DE8	0x4917    LDR	R1, [PC, #92]
0x0DEA	0x1889    ADDS	R1, R1, R2
0x0DEC	0x7008    STRB	R0, [R1, #0]
; rx_input end address is: 0 (R0)
0x0DEE	0x4915    LDR	R1, [PC, #84]
0x0DF0	0xF9B11000  LDRSH	R1, [R1, #0]
0x0DF4	0x1C4A    ADDS	R2, R1, #1
0x0DF6	0x4913    LDR	R1, [PC, #76]
0x0DF8	0x800A    STRH	R2, [R1, #0]
;lora.c, 396 :: 		} else if ( rx_input == '\r' ) {
0x0DFA	0xE01E    B	L_lora_rx_isr59
;lora.c, 392 :: 		if( rx_input != '\r' && rx_input != '\n' )
L__lora_rx_isr80:
; rx_input start address is: 0 (R0)
L__lora_rx_isr79:
;lora.c, 396 :: 		} else if ( rx_input == '\r' ) {
0x0DFC	0x280D    CMP	R0, #13
0x0DFE	0xD103    BNE	L_lora_rx_isr60
; rx_input end address is: 0 (R0)
;lora.c, 398 :: 		_rx_sentence_f = true;
0x0E00	0x2201    MOVS	R2, #1
0x0E02	0x4912    LDR	R1, [PC, #72]
0x0E04	0x700A    STRB	R2, [R1, #0]
;lora.c, 400 :: 		} else if ( rx_input == '\n' && _rx_sentence_f ) {
0x0E06	0xE018    B	L_lora_rx_isr61
L_lora_rx_isr60:
; rx_input start address is: 0 (R0)
0x0E08	0x280A    CMP	R0, #10
0x0E0A	0xD116    BNE	L__lora_rx_isr82
; rx_input end address is: 0 (R0)
0x0E0C	0x490F    LDR	R1, [PC, #60]
0x0E0E	0x7809    LDRB	R1, [R1, #0]
0x0E10	0xB199    CBZ	R1, L__lora_rx_isr81
L__lora_rx_isr77:
;lora.c, 402 :: 		_rx_buffer[ _rx_buffer_len++ ] = '\0';
0x0E12	0x490C    LDR	R1, [PC, #48]
0x0E14	0xF9B12000  LDRSH	R2, [R1, #0]
0x0E18	0x490B    LDR	R1, [PC, #44]
0x0E1A	0x188A    ADDS	R2, R1, R2
0x0E1C	0x2100    MOVS	R1, #0
0x0E1E	0x7011    STRB	R1, [R2, #0]
0x0E20	0x4908    LDR	R1, [PC, #32]
0x0E22	0xF9B11000  LDRSH	R1, [R1, #0]
0x0E26	0x1C4A    ADDS	R2, R1, #1
0x0E28	0x4906    LDR	R1, [PC, #24]
0x0E2A	0x800A    STRH	R2, [R1, #0]
;lora.c, 403 :: 		_rx_sentence_f = false;
0x0E2C	0x2200    MOVS	R2, #0
0x0E2E	0x4907    LDR	R1, [PC, #28]
0x0E30	0x700A    STRB	R2, [R1, #0]
;lora.c, 405 :: 		_rsp_rdy_f = true;
0x0E32	0x2201    MOVS	R2, #1
0x0E34	0x4906    LDR	R1, [PC, #24]
0x0E36	0x700A    STRB	R2, [R1, #0]
;lora.c, 407 :: 		} else {
0x0E38	0xE7FF    B	L_lora_rx_isr65
;lora.c, 400 :: 		} else if ( rx_input == '\n' && _rx_sentence_f ) {
L__lora_rx_isr82:
L__lora_rx_isr81:
;lora.c, 409 :: 		}
L_lora_rx_isr65:
L_lora_rx_isr61:
L_lora_rx_isr59:
;lora.c, 410 :: 		}
L_end_lora_rx_isr:
0x0E3A	0xB001    ADD	SP, SP, #4
0x0E3C	0x4770    BX	LR
0x0E3E	0xBF00    NOP
0x0E40	0x03C22000  	lora__lora_rdy_f+0
0x0E44	0x03C02000  	lora__rx_buffer_len+0
0x0E48	0x03C42000  	lora__rx_buffer+0
0x0E4C	0x054F2000  	lora_rx_isr__rx_sentence_f_L0+0
0x0E50	0x023E2000  	lora__rsp_rdy_f+0
; end of _lora_rx_isr
;lora.c,0 :: ?ICS?lstr1_lora [2]
0x1540	0x0020 ;?ICS?lstr1_lora+0
; end of ?ICS?lstr1_lora
;,0 :: _initBlock_1 [14]
; Containing: ?ICS?lstr2_lora [3]
;             ?ICS?lstr1_LoRa_ARM [11]
0x1542	0x3C000A0D ;_initBlock_1+0 : ?ICS?lstr2_lora at 0x1542 : ?ICS?lstr1_LoRa_ARM at 0x1545
0x1546	0x43203C20 ;_initBlock_1+4
0x154A	0x203E2042 ;_initBlock_1+8
0x154E	0x003E ;_initBlock_1+12
; end of _initBlock_1
;LoRa_ARM.c,0 :: ?ICS?lstr2_LoRa_ARM [48]
0x1550	0x5F5F0A0D ;?ICS?lstr2_LoRa_ARM+0
0x1554	0x5F5F5F5F ;?ICS?lstr2_LoRa_ARM+4
0x1558	0x5F5F5F5F ;?ICS?lstr2_LoRa_ARM+8
0x155C	0x5F5F5F5F ;?ICS?lstr2_LoRa_ARM+12
0x1560	0x5F5F5F5F ;?ICS?lstr2_LoRa_ARM+16
0x1564	0x5F5F5F5F ;?ICS?lstr2_LoRa_ARM+20
0x1568	0x5F5F5F5F ;?ICS?lstr2_LoRa_ARM+24
0x156C	0x5F5F5F5F ;?ICS?lstr2_LoRa_ARM+28
0x1570	0x5F5F5F5F ;?ICS?lstr2_LoRa_ARM+32
0x1574	0x5F5F5F5F ;?ICS?lstr2_LoRa_ARM+36
0x1578	0x0D5F5F5F ;?ICS?lstr2_LoRa_ARM+40
0x157C	0x000A0D0A ;?ICS?lstr2_LoRa_ARM+44
; end of ?ICS?lstr2_LoRa_ARM
;LoRa_ARM.c,0 :: ?ICS?lstr3_LoRa_ARM [46]
0x1580	0x5F5F0A0D ;?ICS?lstr3_LoRa_ARM+0
0x1584	0x5F5F5F5F ;?ICS?lstr3_LoRa_ARM+4
0x1588	0x5F5F5F5F ;?ICS?lstr3_LoRa_ARM+8
0x158C	0x5F5F5F5F ;?ICS?lstr3_LoRa_ARM+12
0x1590	0x5F5F5F5F ;?ICS?lstr3_LoRa_ARM+16
0x1594	0x5F5F5F5F ;?ICS?lstr3_LoRa_ARM+20
0x1598	0x5F5F5F5F ;?ICS?lstr3_LoRa_ARM+24
0x159C	0x5F5F5F5F ;?ICS?lstr3_LoRa_ARM+28
0x15A0	0x5F5F5F5F ;?ICS?lstr3_LoRa_ARM+32
0x15A4	0x5F5F5F5F ;?ICS?lstr3_LoRa_ARM+36
0x15A8	0x0D5F5F5F ;?ICS?lstr3_LoRa_ARM+40
0x15AC	0x000A ;?ICS?lstr3_LoRa_ARM+44
; end of ?ICS?lstr3_LoRa_ARM
;LoRa_ARM.c,0 :: ?ICS?lstr5_LoRa_ARM [12]
0x15AE	0x20737973 ;?ICS?lstr5_LoRa_ARM+0
0x15B2	0x20746567 ;?ICS?lstr5_LoRa_ARM+4
0x15B6	0x00726576 ;?ICS?lstr5_LoRa_ARM+8
; end of ?ICS?lstr5_LoRa_ARM
;,0 :: _initBlock_5 [400]
; Containing: ?ICS?lstr6_LoRa_ARM [1]
;             ?ICS_text [384]
;             ?ICS?lstr7_LoRa_ARM [10]
;             ?ICS?lstr8_LoRa_ARM [5]
0x15BA	0x00000000 ;_initBlock_5+0 : ?ICS?lstr6_LoRa_ARM at 0x15BA : ?ICS_text at 0x15BB
0x15BE	0x00000000 ;_initBlock_5+4
0x15C2	0x00000000 ;_initBlock_5+8
0x15C6	0x00000000 ;_initBlock_5+12
0x15CA	0x00000000 ;_initBlock_5+16
0x15CE	0x00000000 ;_initBlock_5+20
0x15D2	0x00000000 ;_initBlock_5+24
0x15D6	0x00000000 ;_initBlock_5+28
0x15DA	0x00000000 ;_initBlock_5+32
0x15DE	0x00000000 ;_initBlock_5+36
0x15E2	0x00000000 ;_initBlock_5+40
0x15E6	0x00000000 ;_initBlock_5+44
0x15EA	0x00000000 ;_initBlock_5+48
0x15EE	0x00000000 ;_initBlock_5+52
0x15F2	0x00000000 ;_initBlock_5+56
0x15F6	0x00000000 ;_initBlock_5+60
0x15FA	0x00000000 ;_initBlock_5+64
0x15FE	0x00000000 ;_initBlock_5+68
0x1602	0x00000000 ;_initBlock_5+72
0x1606	0x00000000 ;_initBlock_5+76
0x160A	0x00000000 ;_initBlock_5+80
0x160E	0x00000000 ;_initBlock_5+84
0x1612	0x00000000 ;_initBlock_5+88
0x1616	0x00000000 ;_initBlock_5+92
0x161A	0x00000000 ;_initBlock_5+96
0x161E	0x00000000 ;_initBlock_5+100
0x1622	0x00000000 ;_initBlock_5+104
0x1626	0x00000000 ;_initBlock_5+108
0x162A	0x00000000 ;_initBlock_5+112
0x162E	0x00000000 ;_initBlock_5+116
0x1632	0x00000000 ;_initBlock_5+120
0x1636	0x00000000 ;_initBlock_5+124
0x163A	0x00000000 ;_initBlock_5+128
0x163E	0x00000000 ;_initBlock_5+132
0x1642	0x00000000 ;_initBlock_5+136
0x1646	0x00000000 ;_initBlock_5+140
0x164A	0x00000000 ;_initBlock_5+144
0x164E	0x00000000 ;_initBlock_5+148
0x1652	0x00000000 ;_initBlock_5+152
0x1656	0x00000000 ;_initBlock_5+156
0x165A	0x00000000 ;_initBlock_5+160
0x165E	0x00000000 ;_initBlock_5+164
0x1662	0x00000000 ;_initBlock_5+168
0x1666	0x00000000 ;_initBlock_5+172
0x166A	0x00000000 ;_initBlock_5+176
0x166E	0x00000000 ;_initBlock_5+180
0x1672	0x00000000 ;_initBlock_5+184
0x1676	0x00000000 ;_initBlock_5+188
0x167A	0x00000000 ;_initBlock_5+192
0x167E	0x00000000 ;_initBlock_5+196
0x1682	0x00000000 ;_initBlock_5+200
0x1686	0x00000000 ;_initBlock_5+204
0x168A	0x00000000 ;_initBlock_5+208
0x168E	0x00000000 ;_initBlock_5+212
0x1692	0x00000000 ;_initBlock_5+216
0x1696	0x00000000 ;_initBlock_5+220
0x169A	0x00000000 ;_initBlock_5+224
0x169E	0x00000000 ;_initBlock_5+228
0x16A2	0x00000000 ;_initBlock_5+232
0x16A6	0x00000000 ;_initBlock_5+236
0x16AA	0x00000000 ;_initBlock_5+240
0x16AE	0x00000000 ;_initBlock_5+244
0x16B2	0x00000000 ;_initBlock_5+248
0x16B6	0x00000000 ;_initBlock_5+252
0x16BA	0x00000000 ;_initBlock_5+256
0x16BE	0x00000000 ;_initBlock_5+260
0x16C2	0x00000000 ;_initBlock_5+264
0x16C6	0x00000000 ;_initBlock_5+268
0x16CA	0x00000000 ;_initBlock_5+272
0x16CE	0x00000000 ;_initBlock_5+276
0x16D2	0x00000000 ;_initBlock_5+280
0x16D6	0x00000000 ;_initBlock_5+284
0x16DA	0x00000000 ;_initBlock_5+288
0x16DE	0x00000000 ;_initBlock_5+292
0x16E2	0x00000000 ;_initBlock_5+296
0x16E6	0x00000000 ;_initBlock_5+300
0x16EA	0x00000000 ;_initBlock_5+304
0x16EE	0x00000000 ;_initBlock_5+308
0x16F2	0x00000000 ;_initBlock_5+312
0x16F6	0x00000000 ;_initBlock_5+316
0x16FA	0x00000000 ;_initBlock_5+320
0x16FE	0x00000000 ;_initBlock_5+324
0x1702	0x00000000 ;_initBlock_5+328
0x1706	0x00000000 ;_initBlock_5+332
0x170A	0x00000000 ;_initBlock_5+336
0x170E	0x00000000 ;_initBlock_5+340
0x1712	0x00000000 ;_initBlock_5+344
0x1716	0x00000000 ;_initBlock_5+348
0x171A	0x00000000 ;_initBlock_5+352
0x171E	0x00000000 ;_initBlock_5+356
0x1722	0x00000000 ;_initBlock_5+360
0x1726	0x00000000 ;_initBlock_5+364
0x172A	0x00000000 ;_initBlock_5+368
0x172E	0x00000000 ;_initBlock_5+372
0x1732	0x00000000 ;_initBlock_5+376
0x1736	0x00000000 ;_initBlock_5+380
0x173A	0x73797300 ;_initBlock_5+384 : ?ICS?lstr7_LoRa_ARM at 0x173B
0x173E	0x656C7320 ;_initBlock_5+388
0x1742	0x32007065 ;_initBlock_5+392 : ?ICS?lstr8_LoRa_ARM at 0x1745
0x1746	0x00303030 ;_initBlock_5+396
; end of _initBlock_5
;LoRa_ARM.c,0 :: ?ICS?lstr9_LoRa_ARM [12]
0x174A	0x20737973 ;?ICS?lstr9_LoRa_ARM+0
0x174E	0x20746567 ;?ICS?lstr9_LoRa_ARM+4
0x1752	0x00726576 ;?ICS?lstr9_LoRa_ARM+8
; end of ?ICS?lstr9_LoRa_ARM
;,0 :: _initBlock_7 [39]
; Containing: ?ICS?lstr10_LoRa_ARM [1]
;             ?ICS?lstr4_LoRa_ARM [22]
;             ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x1756	0x3C0A0D00 ;_initBlock_7+0 : ?ICS?lstr10_LoRa_ARM at 0x1756 : ?ICS?lstr4_LoRa_ARM at 0x1757
0x175A	0x49203C20 ;_initBlock_7+4
0x175E	0x2054494E ;_initBlock_7+8
0x1762	0x454E4F44 ;_initBlock_7+12
0x1766	0x3E203E20 ;_initBlock_7+16
0x176A	0x00000A0D ;_initBlock_7+20 : ?ICS__Lib_System_4XX_APBAHBPrescTable at 0x176D
0x176E	0x01000000 ;_initBlock_7+24
0x1772	0x01040302 ;_initBlock_7+28
0x1776	0x06040302 ;_initBlock_7+32
0x177A	0x090807 ;_initBlock_7+36
; end of _initBlock_7
;__Lib_GPIO_32F4xx_Defs.c,817 :: __GPIO_MODULE_USART3_PD89 [108]
0x1780	0x00000738 ;__GPIO_MODULE_USART3_PD89+0
0x1784	0x00000739 ;__GPIO_MODULE_USART3_PD89+4
0x1788	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x178C	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x1790	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x1794	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x1798	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x179C	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x17A0	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x17A4	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x17A8	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x17AC	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x17B0	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x17B4	0x00001018 ;__GPIO_MODULE_USART3_PD89+52
0x17B8	0x00001018 ;__GPIO_MODULE_USART3_PD89+56
0x17BC	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x17C0	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x17C4	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x17C8	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x17CC	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x17D0	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x17D4	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x17D8	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x17DC	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x17E0	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x17E4	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x17E8	0x00000000 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x17EC	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x17F0	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x17F4	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x17F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x17FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x1800	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1804	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x1808	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x180C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x1810	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1814	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1818	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x181C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1820	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x1824	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1828	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x182C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1830	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1834	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1838	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x183C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1840	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1844	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1848	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x184C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x1850	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x1854	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0284      [28]    _UART2_Write
0x02A0      [28]    _UART4_Write
0x02BC      [16]    _Get_Fosc_kHz
0x02CC      [28]    _UART3_Write
0x02E8      [28]    _UART5_Write
0x0304      [28]    _UART1_Write
0x0320      [28]    _UART6_Write
0x033C      [70]    _GPIO_Alternate_Function_Enable
0x0384      [32]    _lora_hal_rts
0x03A4      [30]    __Lib_UART_123_45_6_UARTx_Write
0x03C4      [24]    _lora_hal_write
0x03DC      [40]    _strcpy
0x0404      [60]    _lora_cb
0x0440     [168]    _GPIO_Clk_Enable
0x04E8     [132]    _RCC_GetClocksFrequency
0x056C     [104]    lora__lora_write
0x05D4      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x0608     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x089C     [560]    _GPIO_Config
0x0ACC     [128]    lora__lora_read
0x0B4C      [56]    _lora_process
0x0B84      [40]    _strcat
0x0BAC      [32]    _memset
0x0BCC      [40]    _UART1_Init_Advanced
0x0BF4      [40]    _UART3_Init_Advanced
0x0C1C      [24]    _GPIO_Digital_Input
0x0C34     [120]    _NVIC_IntEnable
0x0CAC      [28]    _GPIO_Digital_Output
0x0CC8      [28]    _UART1_Write_Text
0x0CE4      [36]    _lora_hal_rst
0x0D08      [52]    _lora_hal_cts
0x0D3C      [40]    _lora_hal_init
0x0D64      [20]    ___CC2DW
0x0D78      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0DC4     [144]    _lora_rx_isr
0x0E54      [58]    ___FillZeros
0x0E90     [144]    _lora_cmd
0x0F20     [284]    _lora_init
0x1040     [164]    _sys_init
0x10E4      [42]    ___EnableFPU
0x1110      [36]    _LO_RX_ISR
0x1134       [8]    ___GenExcept
0x113C     [128]    _main
0x11BC     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x151C      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000       [2]    ?lstr1_lora
0x20000002       [3]    ?lstr2_lora
0x20000005      [11]    ?lstr1_LoRa_ARM
0x20000010      [48]    ?lstr2_LoRa_ARM
0x20000040      [46]    ?lstr3_LoRa_ARM
0x2000006E      [12]    ?lstr5_LoRa_ARM
0x2000007A       [1]    ?lstr6_LoRa_ARM
0x2000007B     [384]    _text
0x200001FB      [10]    ?lstr7_LoRa_ARM
0x20000205       [5]    ?lstr8_LoRa_ARM
0x2000020A      [12]    ?lstr9_LoRa_ARM
0x20000216       [1]    ?lstr10_LoRa_ARM
0x20000217      [22]    ?lstr4_LoRa_ARM
0x2000022D      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000023D       [1]    lora__cmd_rdy_f
0x2000023E       [1]    lora__rsp_rdy_f
0x2000023F       [1]    lora__timeout_f
0x20000240     [384]    lora__tx_buffer
0x200003C0       [2]    lora__rx_buffer_len
0x200003C2       [1]    lora__lora_rdy_f
0x200003C3       [1]    lora__timer_f
0x200003C4     [384]    lora__rx_buffer
0x20000544       [4]    lora__timer_max
0x20000548       [4]    lora__ticker
0x2000054C       [1]    lora__timer_use_f
0x2000054D       [1]    lora__rsp_f
0x2000054E       [1]    lora__callback_default
0x2000054F       [1]    lora_rx_isr__rx_sentence_f_L0
0x20000550       [4]    lora__callback_resp
0x20000554       [4]    lora__rsp_buffer
0x20000558       [4]    lora_hal_write_uart_p
0x2000055C       [4]    _UART_Wr_Ptr
0x20000560       [2]    lora_hal_use_rts
0x20000562       [2]    lora_hal_use_cts
0x20000564       [4]    ___System_CLOCK_IN_KHZ
0x20000568       [4]    __VOLTAGE_RANGE
0x2000056C       [4]    _UART_Rd_Ptr
0x20000570       [4]    _UART_Rdy_Ptr
0x20000574       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1540       [2]    ?ICS?lstr1_lora
0x1542       [3]    ?ICS?lstr2_lora
0x1545      [11]    ?ICS?lstr1_LoRa_ARM
0x1550      [48]    ?ICS?lstr2_LoRa_ARM
0x1580      [46]    ?ICS?lstr3_LoRa_ARM
0x15AE      [12]    ?ICS?lstr5_LoRa_ARM
0x15BA       [1]    ?ICS?lstr6_LoRa_ARM
0x15BB     [384]    ?ICS_text
0x173B      [10]    ?ICS?lstr7_LoRa_ARM
0x1745       [5]    ?ICS?lstr8_LoRa_ARM
0x174A      [12]    ?ICS?lstr9_LoRa_ARM
0x1756       [1]    ?ICS?lstr10_LoRa_ARM
0x1757      [22]    ?ICS?lstr4_LoRa_ARM
0x176D      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x1780     [108]    __GPIO_MODULE_USART3_PD89
0x17EC     [108]    __GPIO_MODULE_USART1_PA9_10
