//! **************************************************************************
// Written by: Map P.20131013 on Sun Sep 01 17:38:16 2019
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "JOY_LOAD" LOCATE = SITE "T12" LEVEL 1;
COMP "vga_b_o<0>" LOCATE = SITE "D14" LEVEL 1;
COMP "vga_b_o<1>" LOCATE = SITE "C15" LEVEL 1;
COMP "vga_b_o<2>" LOCATE = SITE "B15" LEVEL 1;
COMP "vga_b_o<3>" LOCATE = SITE "E12" LEVEL 1;
COMP "vga_g_o<0>" LOCATE = SITE "E16" LEVEL 1;
COMP "vga_g_o<1>" LOCATE = SITE "D16" LEVEL 1;
COMP "vga_g_o<2>" LOCATE = SITE "C16" LEVEL 1;
COMP "vga_g_o<3>" LOCATE = SITE "B16" LEVEL 1;
COMP "vga_r_o<0>" LOCATE = SITE "G14" LEVEL 1;
COMP "vga_r_o<1>" LOCATE = SITE "F14" LEVEL 1;
COMP "vga_r_o<2>" LOCATE = SITE "F13" LEVEL 1;
COMP "vga_r_o<3>" LOCATE = SITE "G11" LEVEL 1;
COMP "flash_clk_o" LOCATE = SITE "R11" LEVEL 1;
COMP "dac_l_o" LOCATE = SITE "H11" LEVEL 1;
COMP "dac_r_o" LOCATE = SITE "H13" LEVEL 1;
COMP "ear_i" LOCATE = SITE "C9" LEVEL 1;
COMP "sdram_cke_o" LOCATE = SITE "J1" LEVEL 1;
COMP "i2s_bclk_o" LOCATE = SITE "B12" LEVEL 1;
COMP "i2s_data_o" LOCATE = SITE "C11" LEVEL 1;
COMP "sdram_ba_o<0>" LOCATE = SITE "K3" LEVEL 1;
COMP "sdram_ba_o<1>" LOCATE = SITE "K2" LEVEL 1;
COMP "i2s_mclk_o" LOCATE = SITE "A14" LEVEL 1;
COMP "flash_data_i" LOCATE = SITE "T10" LEVEL 1;
COMP "flash_data_o" LOCATE = SITE "P10" LEVEL 1;
COMP "flash_cs_n_o" LOCATE = SITE "T3" LEVEL 1;
COMP "sdram_addr_o<10>" LOCATE = SITE "L3" LEVEL 1;
COMP "sdram_addr_o<11>" LOCATE = SITE "L1" LEVEL 1;
COMP "sdram_addr_o<12>" LOCATE = SITE "K1" LEVEL 1;
COMP "sdram_cas_n_o" LOCATE = SITE "H3" LEVEL 1;
COMP "sdram_clock_o" LOCATE = SITE "H1" LEVEL 1;
COMP "sd_cs_n_o" LOCATE = SITE "N9" LEVEL 1;
COMP "leds_n_o<0>" LOCATE = SITE "T9" LEVEL 1;
COMP "leds_n_o<1>" LOCATE = SITE "R9" LEVEL 1;
COMP "sd_miso_i" LOCATE = SITE "T7" LEVEL 1;
COMP "sd_sclk_o" LOCATE = SITE "T6" LEVEL 1;
COMP "sd_mosi_o" LOCATE = SITE "M9" LEVEL 1;
COMP "sdram_ras_n_o" LOCATE = SITE "J4" LEVEL 1;
COMP "ps2_dat_io" LOCATE = SITE "P12" LEVEL 1;
COMP "ps2_clk_io" LOCATE = SITE "M11" LEVEL 1;
COMP "uart_tx_o" LOCATE = SITE "B10" LEVEL 1;
COMP "sdram_addr_o<0>" LOCATE = SITE "L4" LEVEL 1;
COMP "sdram_addr_o<1>" LOCATE = SITE "M3" LEVEL 1;
COMP "sdram_addr_o<2>" LOCATE = SITE "M4" LEVEL 1;
COMP "sdram_addr_o<3>" LOCATE = SITE "N3" LEVEL 1;
COMP "sdram_addr_o<4>" LOCATE = SITE "R2" LEVEL 1;
COMP "sdram_addr_o<5>" LOCATE = SITE "R1" LEVEL 1;
COMP "sdram_addr_o<6>" LOCATE = SITE "P2" LEVEL 1;
COMP "sdram_addr_o<7>" LOCATE = SITE "P1" LEVEL 1;
COMP "sdram_addr_o<8>" LOCATE = SITE "N1" LEVEL 1;
COMP "sdram_addr_o<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "sdram_cs_n_o" LOCATE = SITE "J3" LEVEL 1;
COMP "sdram_dqmh_o" LOCATE = SITE "H2" LEVEL 1;
COMP "sdram_dqml_o" LOCATE = SITE "F3" LEVEL 1;
COMP "sdram_we_n_o" LOCATE = SITE "G3" LEVEL 1;
COMP "vga_hs_o" LOCATE = SITE "G12" LEVEL 1;
COMP "vga_vs_o" LOCATE = SITE "H16" LEVEL 1;
COMP "i2s_lrclk_o" LOCATE = SITE "C13" LEVEL 1;
COMP "sdram_dq_io<10>" LOCATE = SITE "F2" LEVEL 1;
COMP "sdram_dq_io<11>" LOCATE = SITE "E1" LEVEL 1;
COMP "sdram_dq_io<12>" LOCATE = SITE "E2" LEVEL 1;
COMP "sdram_dq_io<13>" LOCATE = SITE "D1" LEVEL 1;
COMP "sdram_dq_io<14>" LOCATE = SITE "C1" LEVEL 1;
COMP "sdram_dq_io<15>" LOCATE = SITE "B1" LEVEL 1;
COMP "keys_n_i<0>" LOCATE = SITE "T8" LEVEL 1;
COMP "keys_n_i<1>" LOCATE = SITE "R7" LEVEL 1;
COMP "clock_50M_i" LOCATE = SITE "A10" LEVEL 1;
COMP "sdram_dq_io<0>" LOCATE = SITE "A3" LEVEL 1;
COMP "sdram_dq_io<1>" LOCATE = SITE "A2" LEVEL 1;
COMP "sdram_dq_io<2>" LOCATE = SITE "B3" LEVEL 1;
COMP "sdram_dq_io<3>" LOCATE = SITE "B2" LEVEL 1;
COMP "sdram_dq_io<4>" LOCATE = SITE "C3" LEVEL 1;
COMP "sdram_dq_io<5>" LOCATE = SITE "C2" LEVEL 1;
COMP "sdram_dq_io<6>" LOCATE = SITE "D3" LEVEL 1;
COMP "sdram_dq_io<7>" LOCATE = SITE "E3" LEVEL 1;
COMP "sdram_dq_io<8>" LOCATE = SITE "G1" LEVEL 1;
COMP "sdram_dq_io<9>" LOCATE = SITE "F1" LEVEL 1;
COMP "JOY_DATA" LOCATE = SITE "T13" LEVEL 1;
COMP "JOY_CLK" LOCATE = SITE "R12" LEVEL 1;
PIN pll_1/clkout3_buf_pin<1> = BEL "pll_1/clkout3_buf" PINNAME O;
PIN "pll_1/clkout3_buf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN keyb/keymap/Mram_ram_q_pins<20> = BEL "keyb/keymap/Mram_ram_q" PINNAME
        CLKAWRCLK;
PIN keyb/keymap/Mram_ram_q_pins<21> = BEL "keyb/keymap/Mram_ram_q" PINNAME
        CLKBRDCLK;
TIMEGRP clks/clock_3m_s = BEL "audior/d_q_15" BEL "audior/d_q_16" BEL
        "audiol/d_q_16" BEL "audior/dac_o" BEL "audiol/dac_o" BEL
        "audior/del2_s_0" BEL "audior/del2_s_1" BEL "audior/del2_s_2" BEL
        "audior/del2_s_3" BEL "audior/del2_s_4" BEL "audior/del2_s_5" BEL
        "audior/del2_s_6" BEL "audior/del2_s_7" BEL "audior/del2_s_8" BEL
        "audior/del2_s_9" BEL "audior/del2_s_10" BEL "audior/del2_s_11" BEL
        "audior/del2_s_12" BEL "audior/del2_s_13" BEL "audior/del2_s_14" BEL
        "audior/del2_s_15" BEL "audior/del2_s_16" BEL "audior/del2_s_17" BEL
        "audior/del1_s_0" BEL "audior/del1_s_1" BEL "audior/del1_s_2" BEL
        "audior/del1_s_3" BEL "audior/del1_s_4" BEL "audior/del1_s_5" BEL
        "audior/del1_s_6" BEL "audior/del1_s_7" BEL "audior/del1_s_8" BEL
        "audior/del1_s_9" BEL "audior/del1_s_10" BEL "audior/del1_s_11" BEL
        "audior/del1_s_12" BEL "audior/del1_s_13" BEL "audior/del1_s_14" BEL
        "audior/del1_s_15" BEL "audior/del1_s_16" BEL "audior/del1_s_17" BEL
        "audiol/del2_s_0" BEL "audiol/del2_s_1" BEL "audiol/del2_s_2" BEL
        "audiol/del2_s_3" BEL "audiol/del2_s_4" BEL "audiol/del2_s_5" BEL
        "audiol/del2_s_6" BEL "audiol/del2_s_7" BEL "audiol/del2_s_8" BEL
        "audiol/del2_s_9" BEL "audiol/del2_s_10" BEL "audiol/del2_s_11" BEL
        "audiol/del2_s_12" BEL "audiol/del2_s_13" BEL "audiol/del2_s_14" BEL
        "audiol/del2_s_15" BEL "audiol/del2_s_16" BEL "audiol/del2_s_17" BEL
        "audiol/del1_s_0" BEL "audiol/del1_s_1" BEL "audiol/del1_s_2" BEL
        "audiol/del1_s_3" BEL "audiol/del1_s_4" BEL "audiol/del1_s_5" BEL
        "audiol/del1_s_6" BEL "audiol/del1_s_7" BEL "audiol/del1_s_8" BEL
        "audiol/del1_s_9" BEL "audiol/del1_s_10" BEL "audiol/del1_s_11" BEL
        "audiol/del1_s_12" BEL "audiol/del1_s_13" BEL "audiol/del1_s_14" BEL
        "audiol/del1_s_15" BEL "audiol/del1_s_16" BEL "audiol/del1_s_17" BEL
        "keyb/keymap_seq_s_FSM_FFd1" BEL "keyb/extended_v_FSM_FFd1" BEL
        "keyb/extended_v_FSM_FFd2" BEL "keyb/keymap_seq_s_FSM_FFd2" BEL
        "keyb/skip_count_v_2" BEL "keyb/skip_count_v_1" BEL
        "keyb/skip_count_v_0" BEL "keyb/matrix_s_0_7" BEL "keyb/matrix_s_0_6"
        BEL "keyb/matrix_s_0_5" BEL "keyb/matrix_s_0_4" BEL
        "keyb/matrix_s_0_3" BEL "keyb/matrix_s_0_2" BEL "keyb/matrix_s_0_1"
        BEL "keyb/matrix_s_0_0" BEL "keyb/matrix_s_1_7" BEL
        "keyb/matrix_s_1_6" BEL "keyb/matrix_s_1_5" BEL "keyb/matrix_s_1_4"
        BEL "keyb/matrix_s_1_3" BEL "keyb/matrix_s_1_2" BEL
        "keyb/matrix_s_1_1" BEL "keyb/matrix_s_1_0" BEL "keyb/matrix_s_3_7"
        BEL "keyb/matrix_s_3_6" BEL "keyb/matrix_s_3_5" BEL
        "keyb/matrix_s_3_4" BEL "keyb/matrix_s_3_3" BEL "keyb/matrix_s_3_2"
        BEL "keyb/matrix_s_3_1" BEL "keyb/matrix_s_3_0" BEL
        "keyb/matrix_s_4_7" BEL "keyb/matrix_s_4_6" BEL "keyb/matrix_s_4_5"
        BEL "keyb/matrix_s_4_4" BEL "keyb/matrix_s_4_3" BEL
        "keyb/matrix_s_4_2" BEL "keyb/matrix_s_4_1" BEL "keyb/matrix_s_4_0"
        BEL "keyb/matrix_s_2_7" BEL "keyb/matrix_s_2_6" BEL
        "keyb/matrix_s_2_5" BEL "keyb/matrix_s_2_4" BEL "keyb/matrix_s_2_3"
        BEL "keyb/matrix_s_2_2" BEL "keyb/matrix_s_2_1" BEL
        "keyb/matrix_s_2_0" BEL "keyb/matrix_s_6_7" BEL "keyb/matrix_s_6_6"
        BEL "keyb/matrix_s_6_5" BEL "keyb/matrix_s_6_4" BEL
        "keyb/matrix_s_6_3" BEL "keyb/matrix_s_6_2" BEL "keyb/matrix_s_6_1"
        BEL "keyb/matrix_s_6_0" BEL "keyb/matrix_s_7_7" BEL
        "keyb/matrix_s_7_6" BEL "keyb/matrix_s_7_5" BEL "keyb/matrix_s_7_4"
        BEL "keyb/matrix_s_7_3" BEL "keyb/matrix_s_7_2" BEL
        "keyb/matrix_s_7_1" BEL "keyb/matrix_s_7_0" BEL "keyb/matrix_s_5_7"
        BEL "keyb/matrix_s_5_6" BEL "keyb/matrix_s_5_5" BEL
        "keyb/matrix_s_5_4" BEL "keyb/matrix_s_5_3" BEL "keyb/matrix_s_5_2"
        BEL "keyb/matrix_s_5_1" BEL "keyb/matrix_s_5_0" BEL
        "keyb/matrix_s_9_7" BEL "keyb/matrix_s_9_6" BEL "keyb/matrix_s_9_5"
        BEL "keyb/matrix_s_9_4" BEL "keyb/matrix_s_9_3" BEL
        "keyb/matrix_s_9_2" BEL "keyb/matrix_s_9_1" BEL "keyb/matrix_s_9_0"
        BEL "keyb/matrix_s_10_7" BEL "keyb/matrix_s_10_6" BEL
        "keyb/matrix_s_10_5" BEL "keyb/matrix_s_10_4" BEL "keyb/matrix_s_10_3"
        BEL "keyb/matrix_s_10_2" BEL "keyb/matrix_s_10_1" BEL
        "keyb/matrix_s_10_0" BEL "keyb/matrix_s_8_7" BEL "keyb/matrix_s_8_6"
        BEL "keyb/matrix_s_8_5" BEL "keyb/matrix_s_8_4" BEL
        "keyb/matrix_s_8_3" BEL "keyb/matrix_s_8_2" BEL "keyb/matrix_s_8_1"
        BEL "keyb/matrix_s_8_0" BEL "keyb/matrix_s_12_7" BEL
        "keyb/matrix_s_12_6" BEL "keyb/matrix_s_12_5" BEL "keyb/matrix_s_12_4"
        BEL "keyb/matrix_s_12_3" BEL "keyb/matrix_s_12_2" BEL
        "keyb/matrix_s_12_1" BEL "keyb/matrix_s_12_0" BEL "keyb/matrix_s_13_7"
        BEL "keyb/matrix_s_13_6" BEL "keyb/matrix_s_13_5" BEL
        "keyb/matrix_s_13_4" BEL "keyb/matrix_s_13_3" BEL "keyb/matrix_s_13_2"
        BEL "keyb/matrix_s_13_1" BEL "keyb/matrix_s_13_0" BEL
        "keyb/matrix_s_11_7" BEL "keyb/matrix_s_11_6" BEL "keyb/matrix_s_11_5"
        BEL "keyb/matrix_s_11_4" BEL "keyb/matrix_s_11_3" BEL
        "keyb/matrix_s_11_2" BEL "keyb/matrix_s_11_1" BEL "keyb/matrix_s_11_0"
        BEL "keyb/matrix_s_15_7" BEL "keyb/matrix_s_15_6" BEL
        "keyb/matrix_s_15_5" BEL "keyb/matrix_s_15_4" BEL "keyb/matrix_s_15_3"
        BEL "keyb/matrix_s_15_2" BEL "keyb/matrix_s_15_1" BEL
        "keyb/matrix_s_15_0" BEL "keyb/matrix_s_14_7" BEL "keyb/matrix_s_14_6"
        BEL "keyb/matrix_s_14_5" BEL "keyb/matrix_s_14_4" BEL
        "keyb/matrix_s_14_3" BEL "keyb/matrix_s_14_2" BEL "keyb/matrix_s_14_1"
        BEL "keyb/matrix_s_14_0" BEL "keyb/cols_o_7" BEL "keyb/cols_o_6" BEL
        "keyb/cols_o_5" BEL "keyb/cols_o_4" BEL "keyb/cols_o_3" BEL
        "keyb/cols_o_2" BEL "keyb/cols_o_1" BEL "keyb/cols_o_0" BEL
        "keyb/col_v_2" BEL "keyb/col_v_1" BEL "keyb/col_v_0" BEL
        "keyb/row_v_3" BEL "keyb/row_v_2" BEL "keyb/row_v_1" BEL
        "keyb/row_v_0" BEL "keyb/extra_keys_s_3" BEL "keyb/extra_keys_s_2" BEL
        "keyb/extra_keys_s_1" BEL "keyb/extra_keys_s_0" BEL
        "keyb/has_keycode_s" BEL "keyb/keymap_addr_s_8" BEL
        "keyb/keymap_addr_s_7" BEL "keyb/keymap_addr_s_6" BEL
        "keyb/keymap_addr_s_5" BEL "keyb/keymap_addr_s_4" BEL
        "keyb/keymap_addr_s_3" BEL "keyb/keymap_addr_s_2" BEL
        "keyb/keymap_addr_s_1" BEL "keyb/keymap_addr_s_0" BEL
        "keyb/extended_s_0" BEL "keyb/d_to_send_s_4" BEL "keyb/d_to_send_s_3"
        BEL "keyb/d_to_send_s_2" BEL "keyb/d_to_send_s_0" BEL "keyb/break_s"
        BEL "keyb/ps2_port/count_v_8" BEL "keyb/ps2_port/count_v_7" BEL
        "keyb/ps2_port/count_v_6" BEL "keyb/ps2_port/count_v_5" BEL
        "keyb/ps2_port/count_v_4" BEL "keyb/ps2_port/count_v_3" BEL
        "keyb/ps2_port/count_v_2" BEL "keyb/ps2_port/count_v_1" BEL
        "keyb/ps2_port/count_v_0" BEL "keyb/ps2_port/timeout_q_15" BEL
        "keyb/ps2_port/timeout_q_14" BEL "keyb/ps2_port/timeout_q_13" BEL
        "keyb/ps2_port/timeout_q_12" BEL "keyb/ps2_port/timeout_q_11" BEL
        "keyb/ps2_port/timeout_q_10" BEL "keyb/ps2_port/timeout_q_9" BEL
        "keyb/ps2_port/timeout_q_8" BEL "keyb/ps2_port/timeout_q_7" BEL
        "keyb/ps2_port/timeout_q_6" BEL "keyb/ps2_port/timeout_q_5" BEL
        "keyb/ps2_port/timeout_q_4" BEL "keyb/ps2_port/timeout_q_3" BEL
        "keyb/ps2_port/timeout_q_2" BEL "keyb/ps2_port/timeout_q_1" BEL
        "keyb/ps2_port/timeout_q_0" BEL "keyb/ps2_port/TOPS2.count_v_3" BEL
        "keyb/ps2_port/TOPS2.count_v_2" BEL "keyb/ps2_port/TOPS2.count_v_1"
        BEL "keyb/ps2_port/TOPS2.count_v_0" BEL "keyb/ps2_port/sdata_s_7" BEL
        "keyb/ps2_port/sdata_s_6" BEL "keyb/ps2_port/sdata_s_5" BEL
        "keyb/ps2_port/sdata_s_4" BEL "keyb/ps2_port/sdata_s_3" BEL
        "keyb/ps2_port/sdata_s_2" BEL "keyb/ps2_port/sdata_s_1" BEL
        "keyb/ps2_port/sdata_s_0" BEL "keyb/ps2_port/dat_sync_v_1" BEL
        "keyb/ps2_port/dat_sync_v_0" BEL "keyb/ps2_port/edge_detect_v_15" BEL
        "keyb/ps2_port/edge_detect_v_14" BEL "keyb/ps2_port/edge_detect_v_13"
        BEL "keyb/ps2_port/edge_detect_v_12" BEL
        "keyb/ps2_port/edge_detect_v_11" BEL "keyb/ps2_port/edge_detect_v_10"
        BEL "keyb/ps2_port/edge_detect_v_9" BEL
        "keyb/ps2_port/edge_detect_v_8" BEL "keyb/ps2_port/edge_detect_v_7"
        BEL "keyb/ps2_port/edge_detect_v_6" BEL
        "keyb/ps2_port/edge_detect_v_5" BEL "keyb/ps2_port/edge_detect_v_4"
        BEL "keyb/ps2_port/edge_detect_v_3" BEL
        "keyb/ps2_port/edge_detect_v_2" BEL "keyb/ps2_port/edge_detect_v_1"
        BEL "keyb/ps2_port/edge_detect_v_0" BEL "keyb/ps2_port/_i000042_3" BEL
        "keyb/ps2_port/_i000042_2" BEL "keyb/ps2_port/_i000042_1" BEL
        "keyb/ps2_port/_i000042_0" BEL "keyb/ps2_port/clk_sync_v_1" BEL
        "keyb/ps2_port/clk_sync_v_0" BEL "keyb/ps2_port/sigclkheld" BEL
        "keyb/ps2_port/parchecked_s" BEL
        "keyb/ps2_port/count_v[8]_clock_i_DFF_310" BEL
        "keyb/ps2_port/sigsendend_s" BEL "keyb/ps2_port/sigsending_s" BEL
        "keyb/ps2_port/hdata_s_7" BEL "keyb/ps2_port/hdata_s_6" BEL
        "keyb/ps2_port/hdata_s_4" BEL "keyb/ps2_port/hdata_s_2" BEL
        "the_msx/ipl_rampage_s_8" BEL "the_msx/ipl_rampage_s_7" BEL
        "the_msx/ipl_rampage_s_6" BEL "the_msx/ipl_rampage_s_5" BEL
        "the_msx/ipl_rampage_s_4" BEL "the_msx/ipl_rampage_s_3" BEL
        "the_msx/ipl_rampage_s_2" BEL "the_msx/ipl_rampage_s_1" BEL
        "the_msx/ipl_rampage_s_0" BEL "the_msx/mp_bank3_s_7" BEL
        "the_msx/mp_bank3_s_6" BEL "the_msx/mp_bank3_s_5" BEL
        "the_msx/mp_bank3_s_4" BEL "the_msx/mp_bank3_s_3" BEL
        "the_msx/mp_bank3_s_2" BEL "the_msx/mp_bank3_s_1" BEL
        "the_msx/mp_bank3_s_0" BEL "the_msx/mp_bank2_s_7" BEL
        "the_msx/mp_bank2_s_6" BEL "the_msx/mp_bank2_s_5" BEL
        "the_msx/mp_bank2_s_4" BEL "the_msx/mp_bank2_s_3" BEL
        "the_msx/mp_bank2_s_2" BEL "the_msx/mp_bank2_s_1" BEL
        "the_msx/mp_bank2_s_0" BEL "the_msx/mp_bank0_s_7" BEL
        "the_msx/mp_bank0_s_6" BEL "the_msx/mp_bank0_s_5" BEL
        "the_msx/mp_bank0_s_4" BEL "the_msx/mp_bank0_s_3" BEL
        "the_msx/mp_bank0_s_2" BEL "the_msx/mp_bank0_s_1" BEL
        "the_msx/mp_bank0_s_0" BEL "the_msx/mp_bank1_s_7" BEL
        "the_msx/mp_bank1_s_6" BEL "the_msx/mp_bank1_s_5" BEL
        "the_msx/mp_bank1_s_4" BEL "the_msx/mp_bank1_s_3" BEL
        "the_msx/mp_bank1_s_2" BEL "the_msx/mp_bank1_s_1" BEL
        "the_msx/mp_bank1_s_0" BEL "the_msx/m1_wait_ff_s_1" BEL
        "the_msx/m1_wait_ff_s_0" BEL "the_msx/swiop/keymap_addr_q_8" BEL
        "the_msx/swiop/keymap_addr_q_7" BEL "the_msx/swiop/keymap_addr_q_6"
        BEL "the_msx/swiop/keymap_addr_q_5" BEL
        "the_msx/swiop/keymap_addr_q_4" BEL "the_msx/swiop/keymap_addr_q_3"
        BEL "the_msx/swiop/keymap_addr_q_2" BEL
        "the_msx/swiop/keymap_addr_q_1" BEL "the_msx/swiop/keymap_addr_q_0"
        BEL "the_msx/swiop/reg_data_s_7" BEL "the_msx/swiop/reg_data_s_6" BEL
        "the_msx/swiop/reg_data_s_5" BEL "the_msx/swiop/reg_data_s_4" BEL
        "the_msx/swiop/reg_data_s_3" BEL "the_msx/swiop/reg_data_s_2" BEL
        "the_msx/swiop/reg_data_s_1" BEL "the_msx/swiop/reg_data_s_0" BEL
        "the_msx/swiop/mapper_q_1" BEL "the_msx/swiop/mapper_q_0" BEL
        "the_msx/swiop/keymap_we_a_v" BEL "the_msx/swiop/index_v_4" BEL
        "the_msx/swiop/index_v_3" BEL "the_msx/swiop/index_v_2" BEL
        "the_msx/swiop/index_v_1" BEL "the_msx/swiop/index_v_0" BEL
        "the_msx/swiop/maker_id_s_5" BEL "the_msx/swiop/maker_id_s_3" BEL
        "the_msx/swiop/maker_id_s_2" BEL "the_msx/swiop/vf_on_de_v_0" BEL
        "the_msx/swiop/scln_on_de_v_0" BEL "the_msx/swiop/turbo_on_de_v_0" BEL
        "the_msx/swiop/vga_on_de_v_0" BEL "the_msx/swiop/volumes_q_beep_7" BEL
        "the_msx/swiop/volumes_q_beep_6" BEL "the_msx/swiop/volumes_q_beep_5"
        BEL "the_msx/swiop/volumes_q_beep_4" BEL
        "the_msx/swiop/volumes_q_beep_3" BEL "the_msx/swiop/volumes_q_beep_2"
        BEL "the_msx/swiop/volumes_q_beep_1" BEL
        "the_msx/swiop/volumes_q_beep_0" BEL "the_msx/swiop/volumes_q_psg_7"
        BEL "the_msx/swiop/volumes_q_psg_6" BEL
        "the_msx/swiop/volumes_q_psg_5" BEL "the_msx/swiop/volumes_q_psg_4"
        BEL "the_msx/swiop/volumes_q_psg_3" BEL
        "the_msx/swiop/volumes_q_psg_2" BEL "the_msx/swiop/volumes_q_psg_1"
        BEL "the_msx/swiop/volumes_q_psg_0" BEL
        "the_msx/swiop/keymap_data_q_7" BEL "the_msx/swiop/keymap_data_q_6"
        BEL "the_msx/swiop/keymap_data_q_5" BEL
        "the_msx/swiop/keymap_data_q_4" BEL "the_msx/swiop/keymap_data_q_3"
        BEL "the_msx/swiop/keymap_data_q_2" BEL
        "the_msx/swiop/keymap_data_q_1" BEL "the_msx/swiop/keymap_data_q_0"
        BEL "the_msx/swiop/volumes_q_ear_7" BEL
        "the_msx/swiop/volumes_q_ear_6" BEL "the_msx/swiop/volumes_q_ear_5"
        BEL "the_msx/swiop/volumes_q_ear_4" BEL
        "the_msx/swiop/volumes_q_ear_3" BEL "the_msx/swiop/volumes_q_ear_2"
        BEL "the_msx/swiop/volumes_q_ear_1" BEL
        "the_msx/swiop/volumes_q_ear_0" BEL "the_msx/swiop/reg_addr_q_7" BEL
        "the_msx/swiop/reg_addr_q_6" BEL "the_msx/swiop/reg_addr_q_5" BEL
        "the_msx/swiop/reg_addr_q_4" BEL "the_msx/swiop/reg_addr_q_3" BEL
        "the_msx/swiop/reg_addr_q_2" BEL "the_msx/swiop/reg_addr_q_1" BEL
        "the_msx/swiop/reg_addr_q_0" BEL "the_msx/swiop/volumes_q_opll_7" BEL
        "the_msx/swiop/volumes_q_opll_6" BEL "the_msx/swiop/volumes_q_opll_5"
        BEL "the_msx/swiop/volumes_q_opll_4" BEL
        "the_msx/swiop/volumes_q_opll_3" BEL "the_msx/swiop/volumes_q_opll_2"
        BEL "the_msx/swiop/volumes_q_opll_1" BEL
        "the_msx/swiop/volumes_q_opll_0" BEL "the_msx/swiop/volumes_q_scc_7"
        BEL "the_msx/swiop/volumes_q_scc_6" BEL
        "the_msx/swiop/volumes_q_scc_5" BEL "the_msx/swiop/volumes_q_scc_4"
        BEL "the_msx/swiop/volumes_q_scc_3" BEL
        "the_msx/swiop/volumes_q_scc_2" BEL "the_msx/swiop/volumes_q_scc_1"
        BEL "the_msx/swiop/volumes_q_scc_0" BEL
        "the_msx/swiop/volumes_q_aux1_7" BEL "the_msx/swiop/volumes_q_aux1_6"
        BEL "the_msx/swiop/volumes_q_aux1_5" BEL
        "the_msx/swiop/volumes_q_aux1_4" BEL "the_msx/swiop/volumes_q_aux1_3"
        BEL "the_msx/swiop/volumes_q_aux1_2" BEL
        "the_msx/swiop/volumes_q_aux1_1" BEL "the_msx/swiop/volumes_q_aux1_0"
        BEL "the_msx/cpu/mreq_inhibit_s" BEL "the_msx/cpu/req_inhibit_s" BEL
        "the_msx/cpu/wait_s" BEL "the_msx/cpu/data_r_7" BEL
        "the_msx/cpu/data_r_6" BEL "the_msx/cpu/data_r_5" BEL
        "the_msx/cpu/data_r_4" BEL "the_msx/cpu/data_r_3" BEL
        "the_msx/cpu/data_r_2" BEL "the_msx/cpu/data_r_1" BEL
        "the_msx/cpu/data_r_0" BEL "the_msx/cpu/reset_s" BEL
        "the_msx/cpu/u0/TState_2" BEL "the_msx/cpu/u0/TState_1" BEL
        "the_msx/cpu/u0/TState_0" BEL "the_msx/cpu/u0/DO_7" BEL
        "the_msx/cpu/u0/DO_6" BEL "the_msx/cpu/u0/DO_5" BEL
        "the_msx/cpu/u0/DO_4" BEL "the_msx/cpu/u0/DO_3" BEL
        "the_msx/cpu/u0/DO_2" BEL "the_msx/cpu/u0/DO_1" BEL
        "the_msx/cpu/u0/DO_0" BEL "the_msx/cpu/u0/A_15" BEL
        "the_msx/cpu/u0/A_14" BEL "the_msx/cpu/u0/A_13" BEL
        "the_msx/cpu/u0/A_12" BEL "the_msx/cpu/u0/A_11" BEL
        "the_msx/cpu/u0/A_10" BEL "the_msx/cpu/u0/A_9" BEL
        "the_msx/cpu/u0/A_8" BEL "the_msx/cpu/u0/A_7" BEL "the_msx/cpu/u0/A_6"
        BEL "the_msx/cpu/u0/A_5" BEL "the_msx/cpu/u0/A_4" BEL
        "the_msx/cpu/u0/A_3" BEL "the_msx/cpu/u0/A_2" BEL "the_msx/cpu/u0/A_1"
        BEL "the_msx/cpu/u0/A_0" BEL "the_msx/cpu/u0/BusA_7" BEL
        "the_msx/cpu/u0/BusA_6" BEL "the_msx/cpu/u0/BusA_5" BEL
        "the_msx/cpu/u0/BusA_4" BEL "the_msx/cpu/u0/BusA_3" BEL
        "the_msx/cpu/u0/BusA_2" BEL "the_msx/cpu/u0/BusA_1" BEL
        "the_msx/cpu/u0/BusA_0" BEL "the_msx/cpu/u0/ALU_Op_r_3" BEL
        "the_msx/cpu/u0/ALU_Op_r_2" BEL "the_msx/cpu/u0/ALU_Op_r_1" BEL
        "the_msx/cpu/u0/ALU_Op_r_0" BEL "the_msx/cpu/u0/Save_ALU_r" BEL
        "the_msx/cpu/u0/ALU_cpi_r" BEL "the_msx/cpu/u0/IStatus_1" BEL
        "the_msx/cpu/u0/IStatus_0" BEL "the_msx/cpu/u0/MCycles_2" BEL
        "the_msx/cpu/u0/MCycles_1" BEL "the_msx/cpu/u0/MCycles_0" BEL
        "the_msx/cpu/u0/Arith16_r" BEL "the_msx/cpu/u0/F_7" BEL
        "the_msx/cpu/u0/F_6" BEL "the_msx/cpu/u0/F_5" BEL "the_msx/cpu/u0/F_4"
        BEL "the_msx/cpu/u0/F_3" BEL "the_msx/cpu/u0/F_2" BEL
        "the_msx/cpu/u0/F_1" BEL "the_msx/cpu/u0/F_0" BEL
        "the_msx/cpu/u0/ACC_7" BEL "the_msx/cpu/u0/ACC_6" BEL
        "the_msx/cpu/u0/ACC_5" BEL "the_msx/cpu/u0/ACC_4" BEL
        "the_msx/cpu/u0/ACC_3" BEL "the_msx/cpu/u0/ACC_2" BEL
        "the_msx/cpu/u0/ACC_1" BEL "the_msx/cpu/u0/ACC_0" BEL
        "the_msx/cpu/u0/BusB_7" BEL "the_msx/cpu/u0/BusB_6" BEL
        "the_msx/cpu/u0/BusB_5" BEL "the_msx/cpu/u0/BusB_4" BEL
        "the_msx/cpu/u0/BusB_3" BEL "the_msx/cpu/u0/BusB_2" BEL
        "the_msx/cpu/u0/BusB_1" BEL "the_msx/cpu/u0/BusB_0" BEL
        "the_msx/cpu/u0/PC_15" BEL "the_msx/cpu/u0/PC_14" BEL
        "the_msx/cpu/u0/PC_13" BEL "the_msx/cpu/u0/PC_12" BEL
        "the_msx/cpu/u0/PC_11" BEL "the_msx/cpu/u0/PC_10" BEL
        "the_msx/cpu/u0/PC_9" BEL "the_msx/cpu/u0/PC_8" BEL
        "the_msx/cpu/u0/PC_7" BEL "the_msx/cpu/u0/PC_6" BEL
        "the_msx/cpu/u0/PC_5" BEL "the_msx/cpu/u0/PC_4" BEL
        "the_msx/cpu/u0/PC_3" BEL "the_msx/cpu/u0/PC_2" BEL
        "the_msx/cpu/u0/PC_1" BEL "the_msx/cpu/u0/PC_0" BEL
        "the_msx/cpu/u0/TmpAddr_15" BEL "the_msx/cpu/u0/TmpAddr_14" BEL
        "the_msx/cpu/u0/TmpAddr_13" BEL "the_msx/cpu/u0/TmpAddr_12" BEL
        "the_msx/cpu/u0/TmpAddr_11" BEL "the_msx/cpu/u0/TmpAddr_10" BEL
        "the_msx/cpu/u0/TmpAddr_9" BEL "the_msx/cpu/u0/TmpAddr_8" BEL
        "the_msx/cpu/u0/TmpAddr_7" BEL "the_msx/cpu/u0/TmpAddr_6" BEL
        "the_msx/cpu/u0/TmpAddr_5" BEL "the_msx/cpu/u0/TmpAddr_4" BEL
        "the_msx/cpu/u0/TmpAddr_3" BEL "the_msx/cpu/u0/TmpAddr_2" BEL
        "the_msx/cpu/u0/TmpAddr_1" BEL "the_msx/cpu/u0/TmpAddr_0" BEL
        "the_msx/cpu/u0/SP_15" BEL "the_msx/cpu/u0/SP_14" BEL
        "the_msx/cpu/u0/SP_13" BEL "the_msx/cpu/u0/SP_12" BEL
        "the_msx/cpu/u0/SP_11" BEL "the_msx/cpu/u0/SP_10" BEL
        "the_msx/cpu/u0/SP_9" BEL "the_msx/cpu/u0/SP_8" BEL
        "the_msx/cpu/u0/SP_7" BEL "the_msx/cpu/u0/SP_6" BEL
        "the_msx/cpu/u0/SP_5" BEL "the_msx/cpu/u0/SP_4" BEL
        "the_msx/cpu/u0/SP_3" BEL "the_msx/cpu/u0/SP_2" BEL
        "the_msx/cpu/u0/SP_1" BEL "the_msx/cpu/u0/SP_0" BEL
        "the_msx/cpu/u0/RegAddrC_2" BEL "the_msx/cpu/u0/RegAddrC_1" BEL
        "the_msx/cpu/u0/RegAddrC_0" BEL "the_msx/cpu/u0/RegAddrB_r_2" BEL
        "the_msx/cpu/u0/RegAddrB_r_1" BEL "the_msx/cpu/u0/RegAddrB_r_0" BEL
        "the_msx/cpu/u0/RegAddrA_r_2" BEL "the_msx/cpu/u0/RegAddrA_r_1" BEL
        "the_msx/cpu/u0/RegAddrA_r_0" BEL "the_msx/cpu/u0/XY_State_1" BEL
        "the_msx/cpu/u0/XY_State_0" BEL "the_msx/cpu/u0/R_7" BEL
        "the_msx/cpu/u0/R_6" BEL "the_msx/cpu/u0/R_5" BEL "the_msx/cpu/u0/R_4"
        BEL "the_msx/cpu/u0/R_3" BEL "the_msx/cpu/u0/R_2" BEL
        "the_msx/cpu/u0/R_1" BEL "the_msx/cpu/u0/R_0" BEL
        "the_msx/cpu/u0/MCycle_2" BEL "the_msx/cpu/u0/MCycle_1" BEL
        "the_msx/cpu/u0/MCycle_0" BEL "the_msx/cpu/u0/Auto_Wait_t2" BEL
        "the_msx/cpu/u0/ISet_1" BEL "the_msx/cpu/u0/ISet_0" BEL
        "the_msx/cpu/u0/IR_7" BEL "the_msx/cpu/u0/IR_6" BEL
        "the_msx/cpu/u0/IR_5" BEL "the_msx/cpu/u0/IR_4" BEL
        "the_msx/cpu/u0/IR_3" BEL "the_msx/cpu/u0/IR_2" BEL
        "the_msx/cpu/u0/IR_1" BEL "the_msx/cpu/u0/IR_0" BEL
        "the_msx/cpu/u0/Read_To_Reg_r_4" BEL "the_msx/cpu/u0/Read_To_Reg_r_3"
        BEL "the_msx/cpu/u0/Read_To_Reg_r_2" BEL
        "the_msx/cpu/u0/Read_To_Reg_r_1" BEL "the_msx/cpu/u0/Read_To_Reg_r_0"
        BEL "the_msx/cpu/u0/Auto_Wait_t1" BEL "the_msx/cpu/u0/Pre_XY_F_M_2"
        BEL "the_msx/cpu/u0/Pre_XY_F_M_1" BEL "the_msx/cpu/u0/Pre_XY_F_M_0"
        BEL "the_msx/cpu/u0/RegBusA_r_15" BEL "the_msx/cpu/u0/RegBusA_r_14"
        BEL "the_msx/cpu/u0/RegBusA_r_13" BEL "the_msx/cpu/u0/RegBusA_r_12"
        BEL "the_msx/cpu/u0/RegBusA_r_11" BEL "the_msx/cpu/u0/RegBusA_r_10"
        BEL "the_msx/cpu/u0/RegBusA_r_9" BEL "the_msx/cpu/u0/RegBusA_r_8" BEL
        "the_msx/cpu/u0/RegBusA_r_7" BEL "the_msx/cpu/u0/RegBusA_r_6" BEL
        "the_msx/cpu/u0/RegBusA_r_5" BEL "the_msx/cpu/u0/RegBusA_r_4" BEL
        "the_msx/cpu/u0/RegBusA_r_3" BEL "the_msx/cpu/u0/RegBusA_r_2" BEL
        "the_msx/cpu/u0/RegBusA_r_1" BEL "the_msx/cpu/u0/RegBusA_r_0" BEL
        "the_msx/cpu/u0/I_7" BEL "the_msx/cpu/u0/I_6" BEL "the_msx/cpu/u0/I_5"
        BEL "the_msx/cpu/u0/I_4" BEL "the_msx/cpu/u0/I_3" BEL
        "the_msx/cpu/u0/I_2" BEL "the_msx/cpu/u0/I_1" BEL "the_msx/cpu/u0/I_0"
        BEL "the_msx/cpu/u0/Fp_7" BEL "the_msx/cpu/u0/Fp_6" BEL
        "the_msx/cpu/u0/Fp_5" BEL "the_msx/cpu/u0/Fp_4" BEL
        "the_msx/cpu/u0/Fp_3" BEL "the_msx/cpu/u0/Fp_2" BEL
        "the_msx/cpu/u0/Fp_1" BEL "the_msx/cpu/u0/Fp_0" BEL
        "the_msx/cpu/u0/Ap_7" BEL "the_msx/cpu/u0/Ap_6" BEL
        "the_msx/cpu/u0/Ap_5" BEL "the_msx/cpu/u0/Ap_4" BEL
        "the_msx/cpu/u0/Ap_3" BEL "the_msx/cpu/u0/Ap_2" BEL
        "the_msx/cpu/u0/Ap_1" BEL "the_msx/cpu/u0/Ap_0" BEL
        "the_msx/cpu/u0/No_BTR" BEL "the_msx/cpu/u0/INT_s" BEL
        "the_msx/cpu/u0/PreserveC_r" BEL "the_msx/cpu/u0/Z16_r" BEL
        "the_msx/cpu/u0/RFSH_n" BEL "the_msx/spi/counter_s_3" BEL
        "the_msx/spi/counter_s_2" BEL "the_msx/spi/counter_s_1" BEL
        "the_msx/spi/counter_s_0" BEL "the_msx/spi/port1_r_7" BEL
        "the_msx/spi/port1_r_6" BEL "the_msx/spi/port1_r_5" BEL
        "the_msx/spi/port1_r_4" BEL "the_msx/spi/port1_r_3" BEL
        "the_msx/spi/port1_r_2" BEL "the_msx/spi/port1_r_1" BEL
        "the_msx/spi/port1_r_0" BEL "the_msx/spi/shift_r_8" BEL
        "the_msx/spi/shift_r_7" BEL "the_msx/spi/shift_r_6" BEL
        "the_msx/spi/shift_r_5" BEL "the_msx/spi/shift_r_4" BEL
        "the_msx/spi/shift_r_3" BEL "the_msx/spi/shift_r_2" BEL
        "the_msx/spi/shift_r_1" BEL "the_msx/spi/shift_r_0" BEL
        "the_msx/spi/sck_delayed_s" BEL "the_msx/nxt/rom_page_s_2" BEL
        "the_msx/nxt/rom_page_s_1" BEL "the_msx/nxt/rom_page_s_0" BEL
        "jt51/jt51_inst/flag_A_s" BEL "jt51/jt51_inst/flag_B_s" BEL
        "jt51/jt51_inst/busy_mmr_sh_1" BEL "jt51/jt51_inst/busy_mmr_sh_0" BEL
        "jt51/jt51_inst/a0_copy" BEL "jt51/jt51_inst/p1" BEL
        "jt51/jt51_inst/d_in_copy_7" BEL "jt51/jt51_inst/d_in_copy_6" BEL
        "jt51/jt51_inst/d_in_copy_5" BEL "jt51/jt51_inst/d_in_copy_4" BEL
        "jt51/jt51_inst/d_in_copy_3" BEL "jt51/jt51_inst/d_in_copy_2" BEL
        "jt51/jt51_inst/d_in_copy_1" BEL "jt51/jt51_inst/d_in_copy_0" BEL
        "jt51/jt51_inst/timers/timer_A/mult_5" BEL
        "jt51/jt51_inst/timers/timer_A/mult_4" BEL
        "jt51/jt51_inst/timers/timer_A/mult_3" BEL
        "jt51/jt51_inst/timers/timer_A/mult_2" BEL
        "jt51/jt51_inst/timers/timer_A/mult_1" BEL
        "jt51/jt51_inst/timers/timer_A/mult_0" BEL
        "jt51/jt51_inst/timers/timer_A/cnt_9" BEL
        "jt51/jt51_inst/timers/timer_A/cnt_8" BEL
        "jt51/jt51_inst/timers/timer_A/cnt_7" BEL
        "jt51/jt51_inst/timers/timer_A/cnt_6" BEL
        "jt51/jt51_inst/timers/timer_A/cnt_5" BEL
        "jt51/jt51_inst/timers/timer_A/cnt_4" BEL
        "jt51/jt51_inst/timers/timer_A/cnt_3" BEL
        "jt51/jt51_inst/timers/timer_A/cnt_2" BEL
        "jt51/jt51_inst/timers/timer_A/cnt_1" BEL
        "jt51/jt51_inst/timers/timer_A/cnt_0" BEL
        "jt51/jt51_inst/timers/timer_B/mult_9" BEL
        "jt51/jt51_inst/timers/timer_B/mult_8" BEL
        "jt51/jt51_inst/timers/timer_B/mult_7" BEL
        "jt51/jt51_inst/timers/timer_B/mult_6" BEL
        "jt51/jt51_inst/timers/timer_B/mult_5" BEL
        "jt51/jt51_inst/timers/timer_B/mult_4" BEL
        "jt51/jt51_inst/timers/timer_B/mult_3" BEL
        "jt51/jt51_inst/timers/timer_B/mult_2" BEL
        "jt51/jt51_inst/timers/timer_B/mult_1" BEL
        "jt51/jt51_inst/timers/timer_B/mult_0" BEL
        "jt51/jt51_inst/timers/timer_B/cnt_7" BEL
        "jt51/jt51_inst/timers/timer_B/cnt_6" BEL
        "jt51/jt51_inst/timers/timer_B/cnt_5" BEL
        "jt51/jt51_inst/timers/timer_B/cnt_4" BEL
        "jt51/jt51_inst/timers/timer_B/cnt_3" BEL
        "jt51/jt51_inst/timers/timer_B/cnt_2" BEL
        "jt51/jt51_inst/timers/timer_B/cnt_1" BEL
        "jt51/jt51_inst/timers/timer_B/cnt_0" BEL
        "jt51/jt51_inst/u_lfo/base_18" BEL "jt51/jt51_inst/u_lfo/base_17" BEL
        "jt51/jt51_inst/u_lfo/base_16" BEL "jt51/jt51_inst/u_lfo/base_15" BEL
        "jt51/jt51_inst/u_lfo/base_14" BEL "jt51/jt51_inst/u_lfo/base_13" BEL
        "jt51/jt51_inst/u_lfo/base_12" BEL "jt51/jt51_inst/u_lfo/base_11" BEL
        "jt51/jt51_inst/u_lfo/base_10" BEL "jt51/jt51_inst/u_lfo/base_9" BEL
        "jt51/jt51_inst/u_lfo/base_8" BEL "jt51/jt51_inst/u_lfo/base_7" BEL
        "jt51/jt51_inst/u_lfo/base_6" BEL "jt51/jt51_inst/u_lfo/base_5" BEL
        "jt51/jt51_inst/u_lfo/base_4" BEL "jt51/jt51_inst/u_lfo/base_3" BEL
        "jt51/jt51_inst/u_lfo/base_2" BEL "jt51/jt51_inst/u_lfo/base_1" BEL
        "jt51/jt51_inst/u_lfo/base_0" BEL "jt51/jt51_inst/u_lfo/cnt_7" BEL
        "jt51/jt51_inst/u_lfo/cnt_6" BEL "jt51/jt51_inst/u_lfo/cnt_5" BEL
        "jt51/jt51_inst/u_lfo/cnt_4" BEL "jt51/jt51_inst/u_lfo/cnt_3" BEL
        "jt51/jt51_inst/u_lfo/cnt_2" BEL "jt51/jt51_inst/u_lfo/cnt_1" BEL
        "jt51/jt51_inst/u_lfo/cnt_0" BEL "jt51/jt51_inst/u_lfo/am_6" BEL
        "jt51/jt51_inst/u_lfo/am_5" BEL "jt51/jt51_inst/u_lfo/am_4" BEL
        "jt51/jt51_inst/u_lfo/am_3" BEL "jt51/jt51_inst/u_lfo/am_2" BEL
        "jt51/jt51_inst/u_lfo/am_1" BEL "jt51/jt51_inst/u_lfo/am_0" BEL
        "jt51/jt51_inst/u_lfo/pm_7" BEL "jt51/jt51_inst/u_lfo/pm_6" BEL
        "jt51/jt51_inst/u_lfo/pm_5" BEL "jt51/jt51_inst/u_lfo/pm_4" BEL
        "jt51/jt51_inst/u_lfo/pm_3" BEL "jt51/jt51_inst/u_lfo/pm_2" BEL
        "jt51/jt51_inst/u_lfo/pm_1" BEL "jt51/jt51_inst/u_lfo/pm_0" BEL
        "jt51/jt51_inst/u_lfo/pm_bresenham_9" BEL
        "jt51/jt51_inst/u_lfo/pm_bresenham_8" BEL
        "jt51/jt51_inst/u_lfo/pm_bresenham_7" BEL
        "jt51/jt51_inst/u_lfo/pm_bresenham_6" BEL
        "jt51/jt51_inst/u_lfo/pm_bresenham_5" BEL
        "jt51/jt51_inst/u_lfo/pm_bresenham_4" BEL
        "jt51/jt51_inst/u_lfo/pm_bresenham_3" BEL
        "jt51/jt51_inst/u_lfo/pm_bresenham_2" BEL
        "jt51/jt51_inst/u_lfo/pm_bresenham_1" BEL
        "jt51/jt51_inst/u_lfo/pm_bresenham_0" BEL
        "jt51/jt51_inst/u_lfo/am_bresenham_10" BEL
        "jt51/jt51_inst/u_lfo/am_bresenham_8" BEL
        "jt51/jt51_inst/u_lfo/am_bresenham_7" BEL
        "jt51/jt51_inst/u_lfo/am_bresenham_6" BEL
        "jt51/jt51_inst/u_lfo/am_bresenham_5" BEL
        "jt51/jt51_inst/u_lfo/am_bresenham_4" BEL
        "jt51/jt51_inst/u_lfo/am_bresenham_3" BEL
        "jt51/jt51_inst/u_lfo/am_bresenham_2" BEL
        "jt51/jt51_inst/u_lfo/am_bresenham_1" BEL
        "jt51/jt51_inst/u_lfo/am_bresenham_0" BEL
        "jt51/jt51_inst/u_lfo/last_base" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_18" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_17" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_16" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_15" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_14" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_13" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_12" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_11" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_10" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_9" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_8" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_7" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_6" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_5" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_4" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_3" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_2" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_1" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_0" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_18" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_17" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_16" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_15" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_14" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_13" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_12" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_11" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_10" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_9" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_8" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_7" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_6" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_5" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_4" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_3" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_2" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_1" BEL
        "jt51/jt51_inst/u_lfo/amnoise[2].u_noise_am/bb_0" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_18" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_17" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_16" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_15" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_14" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_13" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_12" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_11" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_10" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_9" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_8" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_7" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_6" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_5" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_4" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_3" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_2" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_1" BEL
        "jt51/jt51_inst/u_lfo/amnoise[3].u_noise_am/bb_0" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_18" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_17" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_16" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_15" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_14" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_13" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_12" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_11" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_10" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_9" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_8" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_7" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_6" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_5" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_4" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_3" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_2" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_1" BEL
        "jt51/jt51_inst/u_lfo/amnoise[4].u_noise_am/bb_0" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_18" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_17" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_16" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_15" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_14" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_13" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_12" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_11" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_10" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_9" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_8" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_7" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_6" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_5" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_4" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_3" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_2" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_1" BEL
        "jt51/jt51_inst/u_lfo/amnoise[5].u_noise_am/bb_0" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_18" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_17" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_16" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_15" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_14" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_13" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_12" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_11" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_10" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_9" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_8" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_7" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_6" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_5" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_4" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_3" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_2" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_1" BEL
        "jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_0" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_18" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_17" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_16" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_15" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_14" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_13" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_12" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_11" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_10" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_9" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_8" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_7" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_6" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_5" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_4" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_3" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_2" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_1" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[0].u_noise_pm/bb_0" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_18" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_17" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_16" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_15" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_14" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_13" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_12" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_11" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_10" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_9" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_8" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_7" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_6" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_5" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_4" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_3" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_2" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_1" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[1].u_noise_pm/bb_0" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_18" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_17" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_16" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_15" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_14" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_13" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_12" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_11" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_10" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_9" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_8" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_7" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_6" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_5" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_4" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_3" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_2" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_1" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[2].u_noise_pm/bb_0" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_18" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_17" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_16" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_15" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_14" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_13" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_12" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_11" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_10" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_9" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_8" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_7" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_6" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_5" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_4" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_3" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_2" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_1" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[3].u_noise_pm/bb_0" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_18" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_17" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_16" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_15" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_14" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_13" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_12" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_11" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_10" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_9" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_8" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_7" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_6" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_5" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_4" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_3" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_2" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_1" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[4].u_noise_pm/bb_0" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_18" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_17" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_16" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_15" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_14" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_13" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_12" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_11" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_10" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_9" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_8" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_7" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_6" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_5" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_4" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_3" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_2" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_1" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_0" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_18" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_17" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_16" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_15" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_14" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_13" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_12" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_11" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_10" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_9" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_8" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_7" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_6" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_5" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_4" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_3" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_2" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_1" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[6].u_noise_pm/bb_0" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_18" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_17" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_16" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_15" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_14" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_13" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_12" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_11" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_10" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_9" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_8" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_7" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_6" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_5" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_4" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_3" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_2" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_1" BEL
        "jt51/jt51_inst/u_lfo/pmnoise[7].u_noise_pm/bb_0" BEL
        "jt51/jt51_inst/write_copy" BEL "jt51/jt51_inst/busy" BEL
        "jt51/jt51_inst/u_lfo/pm_up" BEL "jt51/jt51_inst/u_lfo/am_up" BEL
        "keyb/alt_v" BEL "keyb/ctrl_v" BEL "keyb/break_v" BEL "keyb/ed_resp_v"
        BEL "keyb/por_o" BEL "keyb/reset_o" BEL "the_msx/iplram_bw_s" BEL
        "the_msx/swiop/turbo_on_q" BEL "the_msx/swiop/ntsc_pal_q" BEL
        "the_msx/swiop/vga_en_q" BEL "the_msx/swiop/scanline_en_q" BEL
        "the_msx/swiop/keymap_we_s" BEL "the_msx/swiop/softreset_q" BEL
        "the_msx/swiop/reading_v" BEL "the_msx/swiop/nextor_en_q" BEL
        "the_msx/swiop/reload_q" BEL "the_msx/cpu/mreq_s" BEL
        "the_msx/cpu/rd_s" BEL "the_msx/cpu/iorq_n_s" BEL "the_msx/cpu/wr_n_s"
        BEL "the_msx/cpu/u0/IntE_FF1" BEL "the_msx/cpu/u0/Halt_FF" BEL
        "the_msx/cpu/u0/M1_n" BEL "the_msx/cpu/u0/IntCycle" BEL
        "the_msx/cpu/u0/XY_Ind" BEL "the_msx/cpu/u0/BTR_r" BEL
        "the_msx/cpu/u0/Alternate" BEL "the_msx/spi/spi_cs_n_o_0" BEL
        "clks/clock_3m_s" BEL "jt51/jt51_inst/u_lfo/lfo_clk" BEL
        "keyb/led_caps_v" BEL "the_msx/cpu/u0/IncDecZ" BEL
        "jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/last_base" BEL
        "keyb/data_load_s" BEL "keyb/batcode_v" BEL
        "the_msx/swiop/has_data_regv_s" BEL
        "jt51/jt51_inst/timers/timer_A/flag" BEL
        "jt51/jt51_inst/timers/timer_A/run" BEL
        "jt51/jt51_inst/timers/timer_B/flag" BEL
        "jt51/jt51_inst/timers/timer_B/run" BEL
        "keyb/ps2_port/PWR_176_o_clock_i_DFF_313_C_313" BEL
        "keyb/ps2_port/PWR_176_o_clock_i_DFF_313_P_313" BEL
        "clks/sw_ff_q_1_C_1" BEL "clks/sw_ff_q_1_P_1" BEL "clks/sw_ff_q_0_C_0"
        BEL "clks/sw_ff_q_0_P_0" BEL "the_msx/cpu/u0/A_3_1" BEL
        "the_msx/cpu/u0/A_14_1" BEL "the_msx/cpu/u0/A_15_1" BEL
        "the_msx/cpu/u0/A_5_1" BEL "the_msx/cpu/u0/A_0_1" BEL
        "the_msx/cpu/u0/A_1_1" BEL "the_msx/cpu/u0/A_2_1" BEL
        "the_msx/cpu/u0/A_6_1" BEL "the_msx/cpu/u0/A_0_2" BEL
        "the_msx/cpu/u0/A_13_1" BEL "the_msx/cpu/u0/A_7_1" BEL
        "the_msx/cpu/u0/A_1_2" BEL "the_msx/cpu/req_inhibit_s_1" BEL
        "the_msx/cpu/iorq_n_s_1" BEL "the_msx/cpu/u0/A_11_1" BEL
        "the_msx/cpu/u0/A_14_2" BEL "the_msx/cpu/u0/A_15_2" BEL
        "clks/clock_3m_s_BUFG" BEL "clock_cpu_s_BUFG" BEL
        "keyb/ps2_port/ps2_clk_io" BEL "keyb/ps2_port/ps2_data_io" PIN
        "keyb/keymap/Mram_ram_q_pins<20>" PIN
        "keyb/keymap/Mram_ram_q_pins<21>" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH121/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH121/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH122/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH122/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH2/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH2/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH3/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH3/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH4/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH4/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH5/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH5/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH6/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH6/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH7/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH7/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH8/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH8/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH9/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH9/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL1/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL1/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL121/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL121/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL122/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL122/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL2/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL2/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL3/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL3/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL4/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL4/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL5/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL5/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL6/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL6/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL7/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL7/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL8/DP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL8/SP" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH11_RAMA_D1" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH11_RAMA" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH11_RAMB_D1" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH11_RAMB" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH11_RAMC_D1" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH11_RAMC" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH11_RAMD_D1" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsH11_RAMD" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL11_RAMA_D1" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL11_RAMA" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL11_RAMB_D1" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL11_RAMB" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL11_RAMC_D1" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL11_RAMC" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL11_RAMD_D1" BEL
        "the_msx/cpu/u0/Regs/Mram_RegsL11_RAMD";
PIN opll1/eg/u_attack_table/u_attack_table_mul/Mmult_w_mul_pins<92> = BEL
        "opll1/eg/u_attack_table/u_attack_table_mul/Mmult_w_mul" PINNAME CLK;
PIN opll1/op/u_sine_table/u_interpolate_mul/Mmult_w_mul_pins<92> = BEL
        "opll1/op/u_sine_table/u_interpolate_mul/Mmult_w_mul" PINNAME CLK;
PIN opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul_pins<92> = BEL
        "opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul" PINNAME CLK;
PIN vram/Mram_ram_q1_pins<14> = BEL "vram/Mram_ram_q1" PINNAME CLKA;
PIN vram/Mram_ram_q4_pins<14> = BEL "vram/Mram_ram_q4" PINNAME CLKA;
PIN vram/Mram_ram_q2_pins<14> = BEL "vram/Mram_ram_q2" PINNAME CLKA;
PIN vram/Mram_ram_q3_pins<14> = BEL "vram/Mram_ram_q3" PINNAME CLKA;
PIN vram/Mram_ram_q7_pins<14> = BEL "vram/Mram_ram_q7" PINNAME CLKA;
PIN vram/Mram_ram_q5_pins<14> = BEL "vram/Mram_ram_q5" PINNAME CLKA;
PIN vram/Mram_ram_q6_pins<14> = BEL "vram/Mram_ram_q6" PINNAME CLKA;
PIN vram/Mram_ram_q8_pins<14> = BEL "vram/Mram_ram_q8" PINNAME CLKA;
PIN the_msx/escci/SccWave/wavemem/Mram_ram_q_pins<20> = BEL
        "the_msx/escci/SccWave/wavemem/Mram_ram_q" PINNAME CLKAWRCLK;
PIN the_msx/escci/SccWave/wavemem/Mram_ram_q_pins<21> = BEL
        "the_msx/escci/SccWave/wavemem/Mram_ram_q" PINNAME CLKBRDCLK;
PIN the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q_pins<22> = BEL
        "the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q" PINNAME CLKAWRCLK;
PIN the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q_pins<23> = BEL
        "the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q" PINNAME CLKBRDCLK;
PIN the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q_pins<22> = BEL
        "the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q" PINNAME CLKAWRCLK;
PIN the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q_pins<23> = BEL
        "the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q" PINNAME CLKBRDCLK;
PIN opll1/og/Mmem/Mram_data_array_pins<18> = BEL
        "opll1/og/Mmem/Mram_data_array" PINNAME CLKAWRCLK;
PIN opll1/og/Mmem/Mram_data_array_pins<19> = BEL
        "opll1/og/Mmem/Mram_data_array" PINNAME CLKBRDCLK;
PIN opll1/og/Fmem/Mram_data_array_pins<18> = BEL
        "opll1/og/Fmem/Mram_data_array" PINNAME CLKAWRCLK;
PIN opll1/og/Fmem/Mram_data_array_pins<19> = BEL
        "opll1/og/Fmem/Mram_data_array" PINNAME CLKBRDCLK;
PIN opll1/og/Mmem/Mram_data_array1_pins<18> = BEL
        "opll1/og/Mmem/Mram_data_array1" PINNAME CLKAWRCLK;
PIN opll1/og/Mmem/Mram_data_array1_pins<19> = BEL
        "opll1/og/Mmem/Mram_data_array1" PINNAME CLKBRDCLK;
PIN opll1/ct/u_register_memory/Mram_regs_array_pins<16> = BEL
        "opll1/ct/u_register_memory/Mram_regs_array" PINNAME CLKAWRCLK;
PIN opll1/ct/u_register_memory/Mram_regs_array_pins<17> = BEL
        "opll1/ct/u_register_memory/Mram_regs_array" PINNAME CLKBRDCLK;
PIN opll1/ct/vmem/Mram_voices_pins<16> = BEL "opll1/ct/vmem/Mram_voices"
        PINNAME CLKAWRCLK;
PIN opll1/ct/vmem/Mram_voices_pins<17> = BEL "opll1/ct/vmem/Mram_voices"
        PINNAME CLKBRDCLK;
PIN opll1/ct/vmem/Mram_voices1_pins<16> = BEL "opll1/ct/vmem/Mram_voices1"
        PINNAME CLKAWRCLK;
PIN opll1/ct/vmem/Mram_voices1_pins<17> = BEL "opll1/ct/vmem/Mram_voices1"
        PINNAME CLKBRDCLK;
PIN opll1/eg/u_envelope_memory/Mram_egdata_set_pins<16> = BEL
        "opll1/eg/u_envelope_memory/Mram_egdata_set" PINNAME CLKAWRCLK;
PIN opll1/eg/u_envelope_memory/Mram_egdata_set_pins<17> = BEL
        "opll1/eg/u_envelope_memory/Mram_egdata_set" PINNAME CLKBRDCLK;
PIN opll1/pg/MEM/Mram_phase_array_pins<18> = BEL
        "opll1/pg/MEM/Mram_phase_array" PINNAME CLKAWRCLK;
PIN opll1/pg/MEM/Mram_phase_array_pins<19> = BEL
        "opll1/pg/MEM/Mram_phase_array" PINNAME CLKBRDCLK;
PIN the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT4_pins<13> = BEL
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT4" PINNAME CLKA;
PIN the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT3_pins<13> = BEL
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT3" PINNAME CLKA;
PIN the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT2_pins<13> = BEL
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT2" PINNAME CLKA;
PIN the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1_pins<13> = BEL
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1" PINNAME CLKA;
PIN opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_253_o_wide_mux_5_OUT_pins<10>
        = BEL
        "opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_253_o_wide_mux_5_OUT"
        PINNAME CLKAWRCLK;
PIN opll1/op/u_sine_table_Mram_w_addr1[6]_GND_446_o_wide_mux_9_OUT1_pins<18> =
        BEL "opll1/op/u_sine_table_Mram_w_addr1[6]_GND_446_o_wide_mux_9_OUT1"
        PINNAME CLKAWRCLK;
PIN opll1/op/u_sine_table_Mram_w_addr1[6]_GND_446_o_wide_mux_9_OUT1_pins<19> =
        BEL "opll1/op/u_sine_table_Mram_w_addr1[6]_GND_446_o_wide_mux_9_OUT1"
        PINNAME CLKBRDCLK;
PIN opll1/og/Ltbl_Mram_w_addr1[12]_GND_479_o_wide_mux_4_OUT1_pins<20> = BEL
        "opll1/og/Ltbl_Mram_w_addr1[12]_GND_479_o_wide_mux_4_OUT1" PINNAME
        CLKAWRCLK;
PIN opll1/og/Ltbl_Mram_w_addr1[12]_GND_479_o_wide_mux_4_OUT1_pins<21> = BEL
        "opll1/og/Ltbl_Mram_w_addr1[12]_GND_479_o_wide_mux_4_OUT1" PINNAME
        CLKBRDCLK;
TIMEGRP clock_master_s = BEL "por_cnt_s_0" BEL "por_cnt_s_1" BEL "por_cnt_s_2"
        BEL "por_cnt_s_3" BEL "por_cnt_s_4" BEL "por_cnt_s_5" BEL
        "por_cnt_s_6" BEL "por_cnt_s_7" BEL "soft_rst_cnt_s_0" BEL
        "soft_rst_cnt_s_1" BEL "soft_rst_cnt_s_2" BEL "soft_rst_cnt_s_3" BEL
        "soft_rst_cnt_s_4" BEL "soft_rst_cnt_s_5" BEL "soft_rst_cnt_s_6" BEL
        "soft_rst_cnt_s_7" BEL "the_msx/escci/wav_copy_s" BEL
        "the_msx/escci/SccBank1_6" BEL "the_msx/escci/SccBank1_5" BEL
        "the_msx/escci/SccBank1_4" BEL "the_msx/escci/SccBank1_3" BEL
        "the_msx/escci/SccBank1_2" BEL "the_msx/escci/SccBank1_1" BEL
        "the_msx/escci/SccBank1_0" BEL "the_msx/escci/SccBank3_7" BEL
        "the_msx/escci/SccBank3_6" BEL "the_msx/escci/SccBank3_5" BEL
        "the_msx/escci/SccBank3_4" BEL "the_msx/escci/SccBank3_3" BEL
        "the_msx/escci/SccBank3_2" BEL "the_msx/escci/SccBank3_1" BEL
        "the_msx/escci/SccBank3_0" BEL "the_msx/escci/SccBank2_7" BEL
        "the_msx/escci/SccBank2_6" BEL "the_msx/escci/SccBank2_5" BEL
        "the_msx/escci/SccBank2_4" BEL "the_msx/escci/SccBank2_3" BEL
        "the_msx/escci/SccBank2_2" BEL "the_msx/escci/SccBank2_1" BEL
        "the_msx/escci/SccBank2_0" BEL "the_msx/escci/SccBank0_7" BEL
        "the_msx/escci/SccBank0_6" BEL "the_msx/escci/SccBank0_5" BEL
        "the_msx/escci/SccBank0_4" BEL "the_msx/escci/SccBank0_3" BEL
        "the_msx/escci/SccBank0_2" BEL "the_msx/escci/SccBank0_1" BEL
        "the_msx/escci/SccBank0_0" BEL "the_msx/escci/cs_dly_s" BEL
        "the_msx/escci/SccModeA_6" BEL "the_msx/escci/SccModeA_4" BEL
        "the_msx/escci/SccModeB_5" BEL "the_msx/escci/SccModeB_4" BEL
        "the_msx/escci/SccWave/ff_mix_14" BEL
        "the_msx/escci/SccWave/ff_mix_13" BEL
        "the_msx/escci/SccWave/ff_mix_12" BEL
        "the_msx/escci/SccWave/ff_mix_11" BEL
        "the_msx/escci/SccWave/ff_mix_10" BEL "the_msx/escci/SccWave/ff_mix_9"
        BEL "the_msx/escci/SccWave/ff_mix_8" BEL
        "the_msx/escci/SccWave/ff_mix_7" BEL "the_msx/escci/SccWave/ff_mix_6"
        BEL "the_msx/escci/SccWave/ff_mix_5" BEL
        "the_msx/escci/SccWave/ff_mix_4" BEL "the_msx/escci/SccWave/ff_mix_3"
        BEL "the_msx/escci/SccWave/ff_mix_2" BEL
        "the_msx/escci/SccWave/ff_mix_1" BEL "the_msx/escci/SccWave/ff_mix_0"
        BEL "the_msx/escci/SccWave/ff_ptr_ch_d_4" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_d_3" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_d_2" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_d_1" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_d_0" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_e_4" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_e_3" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_e_2" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_e_1" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_e_0" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_a_4" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_a_3" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_a_2" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_a_1" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_a_0" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_c_4" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_c_3" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_c_2" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_c_1" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_c_0" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_b_4" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_b_3" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_b_2" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_b_1" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_b_0" BEL
        "the_msx/escci/SccWave/ff_ch_num_2" BEL
        "the_msx/escci/SccWave/ff_ch_num_1" BEL
        "the_msx/escci/SccWave/ff_wave_14" BEL
        "the_msx/escci/SccWave/ff_wave_13" BEL
        "the_msx/escci/SccWave/ff_wave_12" BEL
        "the_msx/escci/SccWave/ff_wave_11" BEL
        "the_msx/escci/SccWave/ff_wave_10" BEL
        "the_msx/escci/SccWave/ff_wave_9" BEL
        "the_msx/escci/SccWave/ff_wave_8" BEL
        "the_msx/escci/SccWave/ff_wave_7" BEL
        "the_msx/escci/SccWave/ff_wave_6" BEL
        "the_msx/escci/SccWave/ff_wave_5" BEL
        "the_msx/escci/SccWave/ff_wave_4" BEL
        "the_msx/escci/SccWave/ff_wave_3" BEL
        "the_msx/escci/SccWave/ff_wave_2" BEL
        "the_msx/escci/SccWave/ff_wave_1" BEL
        "the_msx/escci/SccWave/ff_wave_0" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_11" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_10" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_9" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_8" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_7" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_6" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_5" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_4" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_3" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_2" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_1" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_0" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_11" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_10" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_9" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_8" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_7" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_6" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_5" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_4" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_3" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_2" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_1" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_0" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_11" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_10" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_9" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_8" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_7" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_6" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_5" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_4" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_3" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_2" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_1" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_0" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_11" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_10" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_9" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_8" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_7" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_6" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_5" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_4" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_3" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_2" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_1" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_0" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_11" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_10" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_9" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_8" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_7" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_6" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_5" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_4" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_3" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_2" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_1" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_0" BEL
        "the_msx/escci/SccWave/ff_wave_dat_7" BEL
        "the_msx/escci/SccWave/ff_wave_dat_6" BEL
        "the_msx/escci/SccWave/ff_wave_dat_5" BEL
        "the_msx/escci/SccWave/ff_wave_dat_4" BEL
        "the_msx/escci/SccWave/ff_wave_dat_3" BEL
        "the_msx/escci/SccWave/ff_wave_dat_2" BEL
        "the_msx/escci/SccWave/ff_wave_dat_1" BEL
        "the_msx/escci/SccWave/ff_wave_dat_0" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_11" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_10" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_9" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_8" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_7" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_6" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_5" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_4" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_3" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_2" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_1" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_0" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_11" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_10" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_9" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_8" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_7" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_6" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_5" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_4" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_3" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_2" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_1" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_0" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_11" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_10" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_9" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_8" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_7" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_6" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_5" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_4" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_3" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_2" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_1" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_0" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_11" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_10" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_9" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_8" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_7" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_6" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_5" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_4" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_3" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_2" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_1" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_0" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_11" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_10" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_9" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_8" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_7" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_6" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_5" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_4" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_3" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_2" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_1" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_0" BEL
        "the_msx/escci/SccWave/ff_ch_num_dl_2" BEL
        "the_msx/escci/SccWave/ff_ch_num_dl_1" BEL
        "the_msx/escci/SccWave/ff_ch_num_dl_0" BEL
        "the_msx/escci/SccWave/reg_ch_sel_4" BEL
        "the_msx/escci/SccWave/reg_ch_sel_3" BEL
        "the_msx/escci/SccWave/reg_ch_sel_2" BEL
        "the_msx/escci/SccWave/reg_ch_sel_1" BEL
        "the_msx/escci/SccWave/reg_ch_sel_0" BEL
        "the_msx/escci/SccWave/reg_vol_ch_e_3" BEL
        "the_msx/escci/SccWave/reg_vol_ch_e_2" BEL
        "the_msx/escci/SccWave/reg_vol_ch_e_1" BEL
        "the_msx/escci/SccWave/reg_vol_ch_e_0" BEL
        "the_msx/escci/SccWave/reg_vol_ch_d_3" BEL
        "the_msx/escci/SccWave/reg_vol_ch_d_2" BEL
        "the_msx/escci/SccWave/reg_vol_ch_d_1" BEL
        "the_msx/escci/SccWave/reg_vol_ch_d_0" BEL
        "the_msx/escci/SccWave/reg_vol_ch_c_3" BEL
        "the_msx/escci/SccWave/reg_vol_ch_c_2" BEL
        "the_msx/escci/SccWave/reg_vol_ch_c_1" BEL
        "the_msx/escci/SccWave/reg_vol_ch_c_0" BEL
        "the_msx/escci/SccWave/reg_vol_ch_b_3" BEL
        "the_msx/escci/SccWave/reg_vol_ch_b_2" BEL
        "the_msx/escci/SccWave/reg_vol_ch_b_1" BEL
        "the_msx/escci/SccWave/reg_vol_ch_b_0" BEL
        "the_msx/escci/SccWave/reg_vol_ch_a_3" BEL
        "the_msx/escci/SccWave/reg_vol_ch_a_2" BEL
        "the_msx/escci/SccWave/reg_vol_ch_a_1" BEL
        "the_msx/escci/SccWave/reg_vol_ch_a_0" BEL
        "the_msx/escci/SccWave/ff_req_dl" BEL "the_msx/vdp/clk_gen_b/cnt_q_3"
        BEL "the_msx/vdp/clk_gen_b/cnt_q_2" BEL
        "the_msx/vdp/clk_gen_b/cnt_q_1" BEL "the_msx/vdp/clk_gen_b/cnt_q_0"
        BEL "the_msx/vdp/rgb_r_o_0" BEL "the_msx/vdp/rgb_r_o_1" BEL
        "the_msx/vdp/rgb_r_o_2" BEL "the_msx/vdp/rgb_r_o_3" BEL
        "the_msx/vdp/rgb_b_o_0" BEL "the_msx/vdp/rgb_b_o_1" BEL
        "the_msx/vdp/rgb_b_o_2" BEL "the_msx/vdp/rgb_b_o_3" BEL
        "the_msx/vdp/rgb_g_o_0" BEL "the_msx/vdp/rgb_g_o_1" BEL
        "the_msx/vdp/rgb_g_o_2" BEL "the_msx/vdp/rgb_g_o_3" BEL
        "the_msx/vdp/cpu_io_b/addr_q_0" BEL "the_msx/vdp/cpu_io_b/addr_q_1"
        BEL "the_msx/vdp/cpu_io_b/addr_q_2" BEL
        "the_msx/vdp/cpu_io_b/addr_q_3" BEL "the_msx/vdp/cpu_io_b/addr_q_4"
        BEL "the_msx/vdp/cpu_io_b/addr_q_5" BEL
        "the_msx/vdp/cpu_io_b/addr_q_6" BEL "the_msx/vdp/cpu_io_b/addr_q_7"
        BEL "the_msx/vdp/cpu_io_b/addr_q_8" BEL
        "the_msx/vdp/cpu_io_b/addr_q_9" BEL "the_msx/vdp/cpu_io_b/addr_q_10"
        BEL "the_msx/vdp/cpu_io_b/addr_q_11" BEL
        "the_msx/vdp/cpu_io_b/addr_q_12" BEL "the_msx/vdp/cpu_io_b/addr_q_13"
        BEL "the_msx/vdp/cpu_io_b/state_q_FSM_FFd1" BEL
        "the_msx/vdp/cpu_io_b/state_q_FSM_FFd2" BEL
        "the_msx/vdp/cpu_io_b/state_q_FSM_FFd3" BEL
        "the_msx/vdp/cpu_io_b/state_q_FSM_FFd4" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_0" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_1" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_2" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_3" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_0" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_1" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_2" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_3" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_4" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_5" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_6" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_7" BEL
        "the_msx/vdp/cpu_io_b/seq.write_pal_v" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_0" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_1" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_2" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_3" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_4" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_5" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_6" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_7" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_12" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_13" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_14" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_15" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_0" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_1" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_2" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_0" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_0" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_4_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_4_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_4_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_6_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_6_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_6_7" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_0" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_1" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_2" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_3" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_4" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_0" BEL "the_msx/vdp/cpu_io_b/tmp_q_1" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_2" BEL "the_msx/vdp/cpu_io_b/tmp_q_3" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_4" BEL "the_msx/vdp/cpu_io_b/tmp_q_5" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_6" BEL "the_msx/vdp/cpu_io_b/tmp_q_7" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_0" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_1" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_2" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_3" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_4" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_5" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_6" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_7" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_8" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_9" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_0" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_1" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_2" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_3" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_4" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_5" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_6" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_7" BEL
        "the_msx/vdp/pattern_b/pat_col_q_0" BEL
        "the_msx/vdp/pattern_b/pat_col_q_1" BEL
        "the_msx/vdp/pattern_b/pat_col_q_2" BEL
        "the_msx/vdp/pattern_b/pat_col_q_3" BEL
        "the_msx/vdp/pattern_b/pat_col_q_4" BEL
        "the_msx/vdp/pattern_b/pat_col_q_5" BEL
        "the_msx/vdp/pattern_b/pat_col_q_6" BEL
        "the_msx/vdp/pattern_b/pat_col_q_7" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_0" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_1" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_2" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_3" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_4" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_5" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_6" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_7" BEL
        "the_msx/vdp/pattern_b/pat_name_q_0" BEL
        "the_msx/vdp/pattern_b/pat_name_q_1" BEL
        "the_msx/vdp/pattern_b/pat_name_q_2" BEL
        "the_msx/vdp/pattern_b/pat_name_q_3" BEL
        "the_msx/vdp/pattern_b/pat_name_q_4" BEL
        "the_msx/vdp/pattern_b/pat_name_q_5" BEL
        "the_msx/vdp/pattern_b/pat_name_q_6" BEL
        "the_msx/vdp/pattern_b/pat_name_q_7" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_4" BEL
        "the_msx/vdp/sprite_b/sprite_idx_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_idx_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_idx_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_15" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_15" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_15" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_15" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_7" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_7" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_7" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_7" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_4" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_4" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_4" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_4" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_4" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_5" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_6" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_7" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_7" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_6" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_8" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_5" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_4" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_2" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_1" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_3" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_0" BEL
        "the_msx/vdp/von3.palette/read_addr_q_3" BEL
        "the_msx/vdp/von3.palette/read_addr_q_2" BEL
        "the_msx/vdp/von3.palette/read_addr_q_1" BEL
        "the_msx/vdp/von3.palette/read_addr_q_0" BEL
        "the_msx/vdp/von3.palette/ram_q_15_15" BEL
        "the_msx/vdp/von3.palette/ram_q_15_14" BEL
        "the_msx/vdp/von3.palette/ram_q_15_13" BEL
        "the_msx/vdp/von3.palette/ram_q_15_12" BEL
        "the_msx/vdp/von3.palette/ram_q_15_11" BEL
        "the_msx/vdp/von3.palette/ram_q_15_10" BEL
        "the_msx/vdp/von3.palette/ram_q_15_9" BEL
        "the_msx/vdp/von3.palette/ram_q_15_8" BEL
        "the_msx/vdp/von3.palette/ram_q_15_3" BEL
        "the_msx/vdp/von3.palette/ram_q_15_2" BEL
        "the_msx/vdp/von3.palette/ram_q_15_1" BEL
        "the_msx/vdp/von3.palette/ram_q_15_0" BEL
        "the_msx/vdp/von3.palette/ram_q_0_15" BEL
        "the_msx/vdp/von3.palette/ram_q_0_14" BEL
        "the_msx/vdp/von3.palette/ram_q_0_13" BEL
        "the_msx/vdp/von3.palette/ram_q_0_12" BEL
        "the_msx/vdp/von3.palette/ram_q_0_11" BEL
        "the_msx/vdp/von3.palette/ram_q_0_10" BEL
        "the_msx/vdp/von3.palette/ram_q_0_9" BEL
        "the_msx/vdp/von3.palette/ram_q_0_8" BEL
        "the_msx/vdp/von3.palette/ram_q_0_3" BEL
        "the_msx/vdp/von3.palette/ram_q_0_2" BEL
        "the_msx/vdp/von3.palette/ram_q_0_1" BEL
        "the_msx/vdp/von3.palette/ram_q_0_0" BEL
        "the_msx/vdp/von3.palette/ram_q_1_15" BEL
        "the_msx/vdp/von3.palette/ram_q_1_14" BEL
        "the_msx/vdp/von3.palette/ram_q_1_13" BEL
        "the_msx/vdp/von3.palette/ram_q_1_12" BEL
        "the_msx/vdp/von3.palette/ram_q_1_11" BEL
        "the_msx/vdp/von3.palette/ram_q_1_10" BEL
        "the_msx/vdp/von3.palette/ram_q_1_9" BEL
        "the_msx/vdp/von3.palette/ram_q_1_8" BEL
        "the_msx/vdp/von3.palette/ram_q_1_3" BEL
        "the_msx/vdp/von3.palette/ram_q_1_2" BEL
        "the_msx/vdp/von3.palette/ram_q_1_1" BEL
        "the_msx/vdp/von3.palette/ram_q_1_0" BEL
        "the_msx/vdp/von3.palette/ram_q_2_15" BEL
        "the_msx/vdp/von3.palette/ram_q_2_14" BEL
        "the_msx/vdp/von3.palette/ram_q_2_13" BEL
        "the_msx/vdp/von3.palette/ram_q_2_12" BEL
        "the_msx/vdp/von3.palette/ram_q_2_11" BEL
        "the_msx/vdp/von3.palette/ram_q_2_10" BEL
        "the_msx/vdp/von3.palette/ram_q_2_9" BEL
        "the_msx/vdp/von3.palette/ram_q_2_8" BEL
        "the_msx/vdp/von3.palette/ram_q_2_3" BEL
        "the_msx/vdp/von3.palette/ram_q_2_2" BEL
        "the_msx/vdp/von3.palette/ram_q_2_1" BEL
        "the_msx/vdp/von3.palette/ram_q_2_0" BEL
        "the_msx/vdp/von3.palette/ram_q_4_15" BEL
        "the_msx/vdp/von3.palette/ram_q_4_14" BEL
        "the_msx/vdp/von3.palette/ram_q_4_13" BEL
        "the_msx/vdp/von3.palette/ram_q_4_12" BEL
        "the_msx/vdp/von3.palette/ram_q_4_11" BEL
        "the_msx/vdp/von3.palette/ram_q_4_10" BEL
        "the_msx/vdp/von3.palette/ram_q_4_9" BEL
        "the_msx/vdp/von3.palette/ram_q_4_8" BEL
        "the_msx/vdp/von3.palette/ram_q_4_3" BEL
        "the_msx/vdp/von3.palette/ram_q_4_2" BEL
        "the_msx/vdp/von3.palette/ram_q_4_1" BEL
        "the_msx/vdp/von3.palette/ram_q_4_0" BEL
        "the_msx/vdp/von3.palette/ram_q_5_15" BEL
        "the_msx/vdp/von3.palette/ram_q_5_14" BEL
        "the_msx/vdp/von3.palette/ram_q_5_13" BEL
        "the_msx/vdp/von3.palette/ram_q_5_12" BEL
        "the_msx/vdp/von3.palette/ram_q_5_11" BEL
        "the_msx/vdp/von3.palette/ram_q_5_10" BEL
        "the_msx/vdp/von3.palette/ram_q_5_9" BEL
        "the_msx/vdp/von3.palette/ram_q_5_8" BEL
        "the_msx/vdp/von3.palette/ram_q_5_3" BEL
        "the_msx/vdp/von3.palette/ram_q_5_2" BEL
        "the_msx/vdp/von3.palette/ram_q_5_1" BEL
        "the_msx/vdp/von3.palette/ram_q_5_0" BEL
        "the_msx/vdp/von3.palette/ram_q_3_15" BEL
        "the_msx/vdp/von3.palette/ram_q_3_14" BEL
        "the_msx/vdp/von3.palette/ram_q_3_13" BEL
        "the_msx/vdp/von3.palette/ram_q_3_12" BEL
        "the_msx/vdp/von3.palette/ram_q_3_11" BEL
        "the_msx/vdp/von3.palette/ram_q_3_10" BEL
        "the_msx/vdp/von3.palette/ram_q_3_9" BEL
        "the_msx/vdp/von3.palette/ram_q_3_8" BEL
        "the_msx/vdp/von3.palette/ram_q_3_3" BEL
        "the_msx/vdp/von3.palette/ram_q_3_2" BEL
        "the_msx/vdp/von3.palette/ram_q_3_1" BEL
        "the_msx/vdp/von3.palette/ram_q_3_0" BEL
        "the_msx/vdp/von3.palette/ram_q_6_15" BEL
        "the_msx/vdp/von3.palette/ram_q_6_14" BEL
        "the_msx/vdp/von3.palette/ram_q_6_13" BEL
        "the_msx/vdp/von3.palette/ram_q_6_12" BEL
        "the_msx/vdp/von3.palette/ram_q_6_11" BEL
        "the_msx/vdp/von3.palette/ram_q_6_10" BEL
        "the_msx/vdp/von3.palette/ram_q_6_9" BEL
        "the_msx/vdp/von3.palette/ram_q_6_8" BEL
        "the_msx/vdp/von3.palette/ram_q_6_3" BEL
        "the_msx/vdp/von3.palette/ram_q_6_2" BEL
        "the_msx/vdp/von3.palette/ram_q_6_1" BEL
        "the_msx/vdp/von3.palette/ram_q_6_0" BEL
        "the_msx/vdp/von3.palette/ram_q_7_15" BEL
        "the_msx/vdp/von3.palette/ram_q_7_14" BEL
        "the_msx/vdp/von3.palette/ram_q_7_13" BEL
        "the_msx/vdp/von3.palette/ram_q_7_12" BEL
        "the_msx/vdp/von3.palette/ram_q_7_11" BEL
        "the_msx/vdp/von3.palette/ram_q_7_10" BEL
        "the_msx/vdp/von3.palette/ram_q_7_9" BEL
        "the_msx/vdp/von3.palette/ram_q_7_8" BEL
        "the_msx/vdp/von3.palette/ram_q_7_3" BEL
        "the_msx/vdp/von3.palette/ram_q_7_2" BEL
        "the_msx/vdp/von3.palette/ram_q_7_1" BEL
        "the_msx/vdp/von3.palette/ram_q_7_0" BEL
        "the_msx/vdp/von3.palette/ram_q_8_15" BEL
        "the_msx/vdp/von3.palette/ram_q_8_14" BEL
        "the_msx/vdp/von3.palette/ram_q_8_13" BEL
        "the_msx/vdp/von3.palette/ram_q_8_12" BEL
        "the_msx/vdp/von3.palette/ram_q_8_11" BEL
        "the_msx/vdp/von3.palette/ram_q_8_10" BEL
        "the_msx/vdp/von3.palette/ram_q_8_9" BEL
        "the_msx/vdp/von3.palette/ram_q_8_8" BEL
        "the_msx/vdp/von3.palette/ram_q_8_3" BEL
        "the_msx/vdp/von3.palette/ram_q_8_2" BEL
        "the_msx/vdp/von3.palette/ram_q_8_1" BEL
        "the_msx/vdp/von3.palette/ram_q_8_0" BEL
        "the_msx/vdp/von3.palette/ram_q_9_15" BEL
        "the_msx/vdp/von3.palette/ram_q_9_14" BEL
        "the_msx/vdp/von3.palette/ram_q_9_13" BEL
        "the_msx/vdp/von3.palette/ram_q_9_12" BEL
        "the_msx/vdp/von3.palette/ram_q_9_11" BEL
        "the_msx/vdp/von3.palette/ram_q_9_10" BEL
        "the_msx/vdp/von3.palette/ram_q_9_9" BEL
        "the_msx/vdp/von3.palette/ram_q_9_8" BEL
        "the_msx/vdp/von3.palette/ram_q_9_3" BEL
        "the_msx/vdp/von3.palette/ram_q_9_2" BEL
        "the_msx/vdp/von3.palette/ram_q_9_1" BEL
        "the_msx/vdp/von3.palette/ram_q_9_0" BEL
        "the_msx/vdp/von3.palette/ram_q_10_15" BEL
        "the_msx/vdp/von3.palette/ram_q_10_14" BEL
        "the_msx/vdp/von3.palette/ram_q_10_13" BEL
        "the_msx/vdp/von3.palette/ram_q_10_12" BEL
        "the_msx/vdp/von3.palette/ram_q_10_11" BEL
        "the_msx/vdp/von3.palette/ram_q_10_10" BEL
        "the_msx/vdp/von3.palette/ram_q_10_9" BEL
        "the_msx/vdp/von3.palette/ram_q_10_8" BEL
        "the_msx/vdp/von3.palette/ram_q_10_3" BEL
        "the_msx/vdp/von3.palette/ram_q_10_2" BEL
        "the_msx/vdp/von3.palette/ram_q_10_1" BEL
        "the_msx/vdp/von3.palette/ram_q_10_0" BEL
        "the_msx/vdp/von3.palette/ram_q_11_15" BEL
        "the_msx/vdp/von3.palette/ram_q_11_14" BEL
        "the_msx/vdp/von3.palette/ram_q_11_13" BEL
        "the_msx/vdp/von3.palette/ram_q_11_12" BEL
        "the_msx/vdp/von3.palette/ram_q_11_11" BEL
        "the_msx/vdp/von3.palette/ram_q_11_10" BEL
        "the_msx/vdp/von3.palette/ram_q_11_9" BEL
        "the_msx/vdp/von3.palette/ram_q_11_8" BEL
        "the_msx/vdp/von3.palette/ram_q_11_3" BEL
        "the_msx/vdp/von3.palette/ram_q_11_2" BEL
        "the_msx/vdp/von3.palette/ram_q_11_1" BEL
        "the_msx/vdp/von3.palette/ram_q_11_0" BEL
        "the_msx/vdp/von3.palette/ram_q_13_15" BEL
        "the_msx/vdp/von3.palette/ram_q_13_14" BEL
        "the_msx/vdp/von3.palette/ram_q_13_13" BEL
        "the_msx/vdp/von3.palette/ram_q_13_12" BEL
        "the_msx/vdp/von3.palette/ram_q_13_11" BEL
        "the_msx/vdp/von3.palette/ram_q_13_10" BEL
        "the_msx/vdp/von3.palette/ram_q_13_9" BEL
        "the_msx/vdp/von3.palette/ram_q_13_8" BEL
        "the_msx/vdp/von3.palette/ram_q_13_3" BEL
        "the_msx/vdp/von3.palette/ram_q_13_2" BEL
        "the_msx/vdp/von3.palette/ram_q_13_1" BEL
        "the_msx/vdp/von3.palette/ram_q_13_0" BEL
        "the_msx/vdp/von3.palette/ram_q_14_15" BEL
        "the_msx/vdp/von3.palette/ram_q_14_14" BEL
        "the_msx/vdp/von3.palette/ram_q_14_13" BEL
        "the_msx/vdp/von3.palette/ram_q_14_12" BEL
        "the_msx/vdp/von3.palette/ram_q_14_11" BEL
        "the_msx/vdp/von3.palette/ram_q_14_10" BEL
        "the_msx/vdp/von3.palette/ram_q_14_9" BEL
        "the_msx/vdp/von3.palette/ram_q_14_8" BEL
        "the_msx/vdp/von3.palette/ram_q_14_3" BEL
        "the_msx/vdp/von3.palette/ram_q_14_2" BEL
        "the_msx/vdp/von3.palette/ram_q_14_1" BEL
        "the_msx/vdp/von3.palette/ram_q_14_0" BEL
        "the_msx/vdp/von3.palette/ram_q_12_15" BEL
        "the_msx/vdp/von3.palette/ram_q_12_14" BEL
        "the_msx/vdp/von3.palette/ram_q_12_13" BEL
        "the_msx/vdp/von3.palette/ram_q_12_12" BEL
        "the_msx/vdp/von3.palette/ram_q_12_11" BEL
        "the_msx/vdp/von3.palette/ram_q_12_10" BEL
        "the_msx/vdp/von3.palette/ram_q_12_9" BEL
        "the_msx/vdp/von3.palette/ram_q_12_8" BEL
        "the_msx/vdp/von3.palette/ram_q_12_3" BEL
        "the_msx/vdp/von3.palette/ram_q_12_2" BEL
        "the_msx/vdp/von3.palette/ram_q_12_1" BEL
        "the_msx/vdp/von3.palette/ram_q_12_0" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_8" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_7" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_6" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_5" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_4" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_3" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_2" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_1" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_0" BEL
        "the_msx/vdp/vo1_2.scandbl/vs_cnt_s_2" BEL
        "the_msx/vdp/vo1_2.scandbl/vs_cnt_s_1" BEL
        "the_msx/vdp/vo1_2.scandbl/vs_cnt_s_0" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_8" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_7" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_6" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_5" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_4" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_3" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_2" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_1" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_0" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_3" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_2" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_1" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_0" BEL
        "the_msx/vdp/vo1_2.scandbl/hsync_n_o" BEL
        "the_msx/vdp/vo1_2.scandbl/vsync_n_o" BEL
        "the_msx/vdp/vo1_2.scandbl/ovs_t1_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ohs_t1_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ovs_s" BEL
        "the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ohs_s" BEL
        "the_msx/vdp/vo1_2.scandbl/vsync_n_t1_s" BEL
        "the_msx/swiop/spulse_r_s_1" BEL "the_msx/swiop/spulse_r_s_0" BEL
        "the_msx/swiop/spulse_w_s_1" BEL "the_msx/swiop/spulse_w_s_0" BEL
        "the_msx/swiop/ps2fifo/data_o_7" BEL "the_msx/swiop/ps2fifo/data_o_6"
        BEL "the_msx/swiop/ps2fifo/data_o_5" BEL
        "the_msx/swiop/ps2fifo/data_o_4" BEL "the_msx/swiop/ps2fifo/data_o_3"
        BEL "the_msx/swiop/ps2fifo/data_o_2" BEL
        "the_msx/swiop/ps2fifo/data_o_1" BEL "the_msx/swiop/ps2fifo/data_o_0"
        BEL "the_msx/swiop/ps2fifo/fifo_proc.looped_v" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.head_v_3" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.head_v_2" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.head_v_1" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.head_v_0" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.tail_v_3" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.tail_v_2" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.tail_v_1" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.tail_v_0" BEL
        "the_msx/psg/env_gen_cnt_15" BEL "the_msx/psg/env_gen_cnt_14" BEL
        "the_msx/psg/env_gen_cnt_13" BEL "the_msx/psg/env_gen_cnt_12" BEL
        "the_msx/psg/env_gen_cnt_11" BEL "the_msx/psg/env_gen_cnt_10" BEL
        "the_msx/psg/env_gen_cnt_9" BEL "the_msx/psg/env_gen_cnt_8" BEL
        "the_msx/psg/env_gen_cnt_7" BEL "the_msx/psg/env_gen_cnt_6" BEL
        "the_msx/psg/env_gen_cnt_5" BEL "the_msx/psg/env_gen_cnt_4" BEL
        "the_msx/psg/env_gen_cnt_3" BEL "the_msx/psg/env_gen_cnt_2" BEL
        "the_msx/psg/env_gen_cnt_1" BEL "the_msx/psg/env_gen_cnt_0" BEL
        "the_msx/psg/tone_gen_cnt_3_11" BEL "the_msx/psg/tone_gen_cnt_3_10"
        BEL "the_msx/psg/tone_gen_cnt_3_9" BEL "the_msx/psg/tone_gen_cnt_3_8"
        BEL "the_msx/psg/tone_gen_cnt_3_7" BEL "the_msx/psg/tone_gen_cnt_3_6"
        BEL "the_msx/psg/tone_gen_cnt_3_5" BEL "the_msx/psg/tone_gen_cnt_3_4"
        BEL "the_msx/psg/tone_gen_cnt_3_3" BEL "the_msx/psg/tone_gen_cnt_3_2"
        BEL "the_msx/psg/tone_gen_cnt_3_1" BEL "the_msx/psg/tone_gen_cnt_3_0"
        BEL "the_msx/psg/tone_gen_cnt_2_11" BEL
        "the_msx/psg/tone_gen_cnt_2_10" BEL "the_msx/psg/tone_gen_cnt_2_9" BEL
        "the_msx/psg/tone_gen_cnt_2_8" BEL "the_msx/psg/tone_gen_cnt_2_7" BEL
        "the_msx/psg/tone_gen_cnt_2_6" BEL "the_msx/psg/tone_gen_cnt_2_5" BEL
        "the_msx/psg/tone_gen_cnt_2_4" BEL "the_msx/psg/tone_gen_cnt_2_3" BEL
        "the_msx/psg/tone_gen_cnt_2_2" BEL "the_msx/psg/tone_gen_cnt_2_1" BEL
        "the_msx/psg/tone_gen_cnt_2_0" BEL "the_msx/psg/tone_gen_cnt_1_11" BEL
        "the_msx/psg/tone_gen_cnt_1_10" BEL "the_msx/psg/tone_gen_cnt_1_9" BEL
        "the_msx/psg/tone_gen_cnt_1_8" BEL "the_msx/psg/tone_gen_cnt_1_7" BEL
        "the_msx/psg/tone_gen_cnt_1_6" BEL "the_msx/psg/tone_gen_cnt_1_5" BEL
        "the_msx/psg/tone_gen_cnt_1_4" BEL "the_msx/psg/tone_gen_cnt_1_3" BEL
        "the_msx/psg/tone_gen_cnt_1_2" BEL "the_msx/psg/tone_gen_cnt_1_1" BEL
        "the_msx/psg/tone_gen_cnt_1_0" BEL "the_msx/psg/noise_gen_cnt_4" BEL
        "the_msx/psg/noise_gen_cnt_3" BEL "the_msx/psg/noise_gen_cnt_2" BEL
        "the_msx/psg/noise_gen_cnt_1" BEL "the_msx/psg/noise_gen_cnt_0" BEL
        "the_msx/psg/audio_ch_mix_o_7" BEL "the_msx/psg/audio_ch_mix_o_6" BEL
        "the_msx/psg/audio_ch_mix_o_5" BEL "the_msx/psg/audio_ch_mix_o_4" BEL
        "the_msx/psg/audio_ch_mix_o_3" BEL "the_msx/psg/audio_ch_mix_o_2" BEL
        "the_msx/psg/audio_ch_mix_o_1" BEL "the_msx/psg/audio_ch_mix_o_0" BEL
        "the_msx/psg/C_4" BEL "the_msx/psg/C_3" BEL "the_msx/psg/C_2" BEL
        "the_msx/psg/C_1" BEL "the_msx/psg/C_0" BEL "the_msx/psg/B_4" BEL
        "the_msx/psg/B_3" BEL "the_msx/psg/B_2" BEL "the_msx/psg/B_1" BEL
        "the_msx/psg/B_0" BEL "the_msx/psg/A_4" BEL "the_msx/psg/A_3" BEL
        "the_msx/psg/A_2" BEL "the_msx/psg/A_1" BEL "the_msx/psg/A_0" BEL
        "the_msx/psg/tone_gen_op_3" BEL "the_msx/psg/tone_gen_op_2" BEL
        "the_msx/psg/tone_gen_op_1" BEL "the_msx/psg/poly17_16" BEL
        "the_msx/psg/poly17_15" BEL "the_msx/psg/poly17_14" BEL
        "the_msx/psg/poly17_13" BEL "the_msx/psg/poly17_12" BEL
        "the_msx/psg/poly17_11" BEL "the_msx/psg/poly17_10" BEL
        "the_msx/psg/poly17_9" BEL "the_msx/psg/poly17_8" BEL
        "the_msx/psg/poly17_7" BEL "the_msx/psg/poly17_6" BEL
        "the_msx/psg/poly17_5" BEL "the_msx/psg/poly17_4" BEL
        "the_msx/psg/poly17_3" BEL "the_msx/psg/poly17_2" BEL
        "the_msx/psg/poly17_1" BEL "the_msx/psg/poly17_0" BEL
        "the_msx/psg/ena_div" BEL "clks/pos_cnt3_q_1" BEL "clks/pos_cnt3_q_0"
        BEL "clks/neg_cnt3_q_1" BEL "clks/neg_cnt3_q_0" BEL
        "clks/clk1_cnt_q_2" BEL "clks/clk1_cnt_q_1" BEL "clks/clock_vdp_s" BEL
        "i2s/bitcount_3" BEL "i2s/bitcount_1" BEL "i2s/bitcount_0" BEL
        "i2s/bitcount_2" BEL "i2s/shiftreg_16" BEL "i2s/shiftreg_15" BEL
        "i2s/shiftreg_14" BEL "i2s/shiftreg_13" BEL "i2s/shiftreg_12" BEL
        "i2s/shiftreg_11" BEL "i2s/shiftreg_10" BEL "i2s/shiftreg_9" BEL
        "i2s/shiftreg_8" BEL "i2s/shiftreg_7" BEL "i2s/shiftreg_6" BEL
        "i2s/shiftreg_5" BEL "i2s/shiftreg_4" BEL "i2s/shiftreg_3" BEL
        "i2s/shiftreg_2" BEL "i2s/mclk_r" BEL "opll1/og/Mmem/init_ch_4" BEL
        "opll1/og/Mmem/init_ch_3" BEL "opll1/og/Mmem/init_ch_2" BEL
        "opll1/og/Mmem/init_ch_1" BEL "opll1/og/Mmem/init_ch_0" BEL
        "opll1/og/Fmem/init_ch_3" BEL "opll1/og/Fmem/init_ch_2" BEL
        "opll1/og/Fmem/init_ch_1" BEL "opll1/og/Fmem/init_ch_0" BEL
        "opll1/s5/ff_count_6" BEL "opll1/s5/ff_count_5" BEL
        "opll1/s5/ff_count_3" BEL "opll1/s5/ff_count_2" BEL
        "opll1/s5/ff_count_4" BEL "opll1/s5/ff_count_1" BEL
        "opll1/s5/ff_count_0" BEL "opll1/s2/ff_count_5" BEL
        "opll1/s2/ff_count_4" BEL "opll1/s2/ff_count_6" BEL
        "opll1/s2/ff_count_3" BEL "opll1/s2/ff_count_2" BEL
        "opll1/s8/ff_count_6" BEL "opll1/s8/ff_count_5" BEL
        "opll1/s8/ff_count_4" BEL "opll1/s8/ff_count_2" BEL
        "opll1/s8/ff_count_1" BEL "opll1/s8/ff_count_3" BEL
        "opll1/s0/ff_count_6" BEL "opll1/s0/ff_count_4" BEL
        "opll1/s0/ff_count_3" BEL "opll1/s0/ff_count_5" BEL
        "opll1/s0/ff_count_1" BEL "opll1/og/mo_wdata_sign" BEL
        "opll1/og/mo_wdata_value_8" BEL "opll1/og/mo_wdata_value_7" BEL
        "opll1/og/mo_wdata_value_6" BEL "opll1/og/mo_wdata_value_5" BEL
        "opll1/og/mo_wdata_value_4" BEL "opll1/og/mo_wdata_value_3" BEL
        "opll1/og/mo_wdata_value_2" BEL "opll1/og/mo_wdata_value_1" BEL
        "opll1/og/mo_wdata_value_0" BEL "opll1/op/opout_13" BEL
        "opll1/op/opout_12" BEL "opll1/op/opout_11" BEL "opll1/op/opout_10"
        BEL "opll1/op/opout_9" BEL "opll1/op/opout_8" BEL "opll1/op/opout_7"
        BEL "opll1/op/opout_6" BEL "opll1/op/opout_5" BEL "opll1/op/opout_4"
        BEL "opll1/op/opout_3" BEL "opll1/op/opout_2" BEL "opll1/op/opout_1"
        BEL "opll1/op/opout_0" BEL "opll1/op/addr_17" BEL "opll1/op/addr_16"
        BEL "opll1/op/addr_15" BEL "opll1/op/addr_14" BEL "opll1/op/addr_13"
        BEL "opll1/op/addr_12" BEL "opll1/op/addr_11" BEL "opll1/op/addr_10"
        BEL "opll1/op/addr_9" BEL "opll1/op/addr_8" BEL "opll1/op/addr_7" BEL
        "opll1/op/addr_6" BEL "opll1/op/addr_5" BEL "opll1/op/addr_4" BEL
        "opll1/op/addr_3" BEL "opll1/op/addr_2" BEL "opll1/op/addr_1" BEL
        "opll1/op/addr_0" BEL "opll1/og/fb_wdata_value_8" BEL
        "opll1/og/fb_wdata_value_7" BEL "opll1/og/fb_wdata_value_6" BEL
        "opll1/og/fb_wdata_value_5" BEL "opll1/og/fb_wdata_value_4" BEL
        "opll1/og/fb_wdata_value_3" BEL "opll1/og/fb_wdata_value_2" BEL
        "opll1/og/fb_wdata_value_1" BEL "opll1/og/fb_wdata_value_0" BEL
        "opll1/og/fb_wdata_sign" BEL "opll1/op/ff_egout_12" BEL
        "opll1/op/ff_egout_11" BEL "opll1/op/ff_egout_10" BEL
        "opll1/op/ff_egout_9" BEL "opll1/op/ff_egout_8" BEL
        "opll1/op/ff_egout_7" BEL "opll1/op/ff_egout_6" BEL
        "opll1/op/ff_egout_5" BEL "opll1/op/ff_egout_4" BEL
        "opll1/op/ff_egout_3" BEL "opll1/op/ff_egout_2" BEL
        "opll1/op/ff_egout_1" BEL "opll1/op/ff_egout_0" BEL "opll1/op/faddr_3"
        BEL "opll1/op/faddr_2" BEL "opll1/op/faddr_1" BEL "opll1/op/faddr_0"
        BEL "opll1/og/mo_addr_4" BEL "opll1/og/mo_addr_3" BEL
        "opll1/og/mo_addr_2" BEL "opll1/og/mo_addr_1" BEL "opll1/og/mo_addr_0"
        BEL "opll1/og/fb_addr_3" BEL "opll1/og/fb_addr_2" BEL
        "opll1/og/fb_addr_1" BEL "opll1/og/fb_addr_0" BEL "opll1/oplldat_7"
        BEL "opll1/oplldat_6" BEL "opll1/oplldat_5" BEL "opll1/oplldat_4" BEL
        "opll1/oplldat_3" BEL "opll1/oplldat_2" BEL "opll1/oplldat_1" BEL
        "opll1/oplldat_0" BEL "opll1/opllptr_7" BEL "opll1/opllptr_6" BEL
        "opll1/opllptr_5" BEL "opll1/opllptr_4" BEL "opll1/opllptr_3" BEL
        "opll1/opllptr_2" BEL "opll1/opllptr_1" BEL "opll1/opllptr_0" BEL
        "opll1/ct/Mram_inst_cache4" BEL "opll1/ct/Mram_inst_cache3" BEL
        "opll1/ct/Mram_inst_cache1" BEL "opll1/ct/Mram_inst_cache2" BEL
        "opll1/ct/tl_6" BEL "opll1/ct/tl_5" BEL "opll1/ct/tl_4" BEL
        "opll1/ct/tl_3" BEL "opll1/ct/tl_2" BEL "opll1/ct/tl_1" BEL
        "opll1/ct/tl_0" BEL "opll1/ct/rr_3" BEL "opll1/ct/rr_2" BEL
        "opll1/ct/rr_1" BEL "opll1/ct/rr_0" BEL "opll1/ct/rks_3" BEL
        "opll1/ct/rks_2" BEL "opll1/ct/rks_1" BEL "opll1/ct/rks_0" BEL
        "opll1/ct/pm" BEL "opll1/ct/am" BEL "opll1/ct/wf" BEL "opll1/ct/fb_2"
        BEL "opll1/ct/fb_1" BEL "opll1/ct/fb_0" BEL "opll1/ct/ml_3" BEL
        "opll1/ct/ml_2" BEL "opll1/ct/ml_1" BEL "opll1/ct/ml_0" BEL
        "opll1/ct/sl_3" BEL "opll1/ct/sl_2" BEL "opll1/ct/sl_1" BEL
        "opll1/ct/sl_0" BEL "opll1/ct/dr_3" BEL "opll1/ct/dr_2" BEL
        "opll1/ct/dr_1" BEL "opll1/ct/dr_0" BEL "opll1/ct/ar_3" BEL
        "opll1/ct/ar_2" BEL "opll1/ct/ar_1" BEL "opll1/ct/ar_0" BEL
        "opll1/ct/slot_voice_addr_5" BEL "opll1/ct/slot_voice_addr_4" BEL
        "opll1/ct/slot_voice_addr_3" BEL "opll1/ct/slot_voice_addr_2" BEL
        "opll1/ct/slot_voice_addr_1" BEL "opll1/ct/user_voice_wdata_RR_3" BEL
        "opll1/ct/user_voice_wdata_RR_2" BEL "opll1/ct/user_voice_wdata_RR_1"
        BEL "opll1/ct/user_voice_wdata_RR_0" BEL
        "opll1/ct/user_voice_wdata_SL_3" BEL "opll1/ct/user_voice_wdata_SL_2"
        BEL "opll1/ct/user_voice_wdata_SL_1" BEL
        "opll1/ct/user_voice_wdata_SL_0" BEL "opll1/ct/user_voice_wdata_DR_3"
        BEL "opll1/ct/user_voice_wdata_DR_2" BEL
        "opll1/ct/user_voice_wdata_DR_1" BEL "opll1/ct/user_voice_wdata_DR_0"
        BEL "opll1/ct/user_voice_wdata_AR_3" BEL
        "opll1/ct/user_voice_wdata_AR_2" BEL "opll1/ct/user_voice_wdata_AR_1"
        BEL "opll1/ct/user_voice_wdata_AR_0" BEL
        "opll1/ct/user_voice_wdata_WF" BEL "opll1/ct/user_voice_wdata_ML_3"
        BEL "opll1/ct/user_voice_wdata_ML_2" BEL
        "opll1/ct/user_voice_wdata_ML_1" BEL "opll1/ct/user_voice_wdata_ML_0"
        BEL "opll1/ct/user_voice_wdata_KR" BEL
        "opll1/ct/user_voice_wdata_KL_1" BEL "opll1/ct/user_voice_wdata_KL_0"
        BEL "opll1/ct/user_voice_wdata_EG" BEL "opll1/ct/user_voice_wdata_PM"
        BEL "opll1/ct/user_voice_wdata_AM" BEL
        "opll1/ct/user_voice_wdata_FB_2" BEL "opll1/ct/user_voice_wdata_FB_1"
        BEL "opll1/ct/user_voice_wdata_FB_0" BEL "opll1/ct/fnum_8" BEL
        "opll1/ct/fnum_7" BEL "opll1/ct/fnum_6" BEL "opll1/ct/fnum_5" BEL
        "opll1/ct/fnum_4" BEL "opll1/ct/fnum_3" BEL "opll1/ct/fnum_2" BEL
        "opll1/ct/fnum_1" BEL "opll1/ct/fnum_0" BEL "opll1/ct/blk_2" BEL
        "opll1/ct/blk_1" BEL "opll1/ct/blk_0" BEL
        "opll1/ct/user_voice_wdata_TL_5" BEL "opll1/ct/user_voice_wdata_TL_4"
        BEL "opll1/ct/user_voice_wdata_TL_3" BEL
        "opll1/ct/user_voice_wdata_TL_2" BEL "opll1/ct/user_voice_wdata_TL_1"
        BEL "opll1/ct/user_voice_wdata_TL_0" BEL "opll1/ct/regs_wdata_23" BEL
        "opll1/ct/regs_wdata_22" BEL "opll1/ct/regs_wdata_21" BEL
        "opll1/ct/regs_wdata_20" BEL "opll1/ct/regs_wdata_19" BEL
        "opll1/ct/regs_wdata_18" BEL "opll1/ct/regs_wdata_17" BEL
        "opll1/ct/regs_wdata_16" BEL "opll1/ct/regs_wdata_15" BEL
        "opll1/ct/regs_wdata_14" BEL "opll1/ct/regs_wdata_13" BEL
        "opll1/ct/regs_wdata_12" BEL "opll1/ct/regs_wdata_11" BEL
        "opll1/ct/regs_wdata_10" BEL "opll1/ct/regs_wdata_9" BEL
        "opll1/ct/regs_wdata_8" BEL "opll1/ct/regs_wdata_7" BEL
        "opll1/ct/regs_wdata_6" BEL "opll1/ct/regs_wdata_5" BEL
        "opll1/ct/regs_wdata_4" BEL "opll1/ct/regs_wdata_3" BEL
        "opll1/ct/regs_wdata_2" BEL "opll1/ct/regs_wdata_1" BEL
        "opll1/ct/regs_wdata_0" BEL "opll1/ct/rhythm" BEL "opll1/ct/key" BEL
        "opll1/ct/regs_addr_3" BEL "opll1/ct/regs_addr_2" BEL
        "opll1/ct/regs_addr_1" BEL "opll1/ct/regs_addr_0" BEL
        "opll1/ct/vindex_0" BEL "opll1/ct/rflag_5" BEL "opll1/ct/rflag_4" BEL
        "opll1/ct/rflag_3" BEL "opll1/ct/rflag_2" BEL "opll1/ct/rflag_1" BEL
        "opll1/ct/rflag_0" BEL "opll1/ct/vmem/init_id_5" BEL
        "opll1/ct/vmem/init_id_4" BEL "opll1/ct/vmem/init_id_3" BEL
        "opll1/ct/vmem/init_id_2" BEL "opll1/ct/vmem/init_id_1" BEL
        "opll1/ct/vmem/init_id_0" BEL "opll1/ct/vmem/rstate_FSM_FFd1" BEL
        "opll1/ct/vmem/rstate_FSM_FFd2" BEL "opll1/ct/vmem/rom_addr_5" BEL
        "opll1/ct/vmem/rom_addr_4" BEL "opll1/ct/vmem/rom_addr_3" BEL
        "opll1/ct/vmem/rom_addr_2" BEL "opll1/ct/vmem/rom_addr_1" BEL
        "opll1/ct/vmem/rom_addr_0" BEL "opll1/ct/vmem/ROM2413/data_RR_3" BEL
        "opll1/ct/vmem/ROM2413/data_RR_2" BEL
        "opll1/ct/vmem/ROM2413/data_RR_1" BEL
        "opll1/ct/vmem/ROM2413/data_RR_0" BEL
        "opll1/ct/vmem/ROM2413/data_SL_2" BEL
        "opll1/ct/vmem/ROM2413/data_SL_1" BEL
        "opll1/ct/vmem/ROM2413/data_SL_0" BEL
        "opll1/ct/vmem/ROM2413/data_DR_3" BEL
        "opll1/ct/vmem/ROM2413/data_DR_2" BEL
        "opll1/ct/vmem/ROM2413/data_DR_1" BEL
        "opll1/ct/vmem/ROM2413/data_DR_0" BEL
        "opll1/ct/vmem/ROM2413/data_AR_3" BEL
        "opll1/ct/vmem/ROM2413/data_AR_2" BEL
        "opll1/ct/vmem/ROM2413/data_AR_1" BEL
        "opll1/ct/vmem/ROM2413/data_AR_0" BEL
        "opll1/ct/vmem/ROM2413/data_FB_2" BEL
        "opll1/ct/vmem/ROM2413/data_FB_1" BEL
        "opll1/ct/vmem/ROM2413/data_FB_0" BEL "opll1/ct/vmem/ROM2413/data_WF"
        BEL "opll1/ct/vmem/ROM2413/data_TL_5" BEL
        "opll1/ct/vmem/ROM2413/data_TL_4" BEL
        "opll1/ct/vmem/ROM2413/data_TL_3" BEL
        "opll1/ct/vmem/ROM2413/data_TL_2" BEL
        "opll1/ct/vmem/ROM2413/data_TL_1" BEL
        "opll1/ct/vmem/ROM2413/data_TL_0" BEL
        "opll1/ct/vmem/ROM2413/data_KL_1" BEL
        "opll1/ct/vmem/ROM2413/data_KL_0" BEL
        "opll1/ct/vmem/ROM2413/data_ML_3" BEL
        "opll1/ct/vmem/ROM2413/data_ML_2" BEL
        "opll1/ct/vmem/ROM2413/data_ML_1" BEL
        "opll1/ct/vmem/ROM2413/data_ML_0" BEL "opll1/ct/vmem/ROM2413/data_KR"
        BEL "opll1/ct/vmem/ROM2413/data_EG" BEL
        "opll1/ct/vmem/ROM2413/data_PM" BEL "opll1/ct/vmem/ROM2413/data_AM"
        PIN "opll1/eg/u_attack_table/u_attack_table_mul/Mmult_w_mul_pins<92>"
        BEL "opll1/eg/egout_12" BEL "opll1/eg/egout_11" BEL
        "opll1/eg/egout_10" BEL "opll1/eg/egout_9" BEL "opll1/eg/egout_8" BEL
        "opll1/eg/egout_7" BEL "opll1/eg/egout_6" BEL "opll1/eg/egout_5" BEL
        "opll1/eg/egout_4" BEL "opll1/eg/egout_3" BEL "opll1/eg/egout_2" BEL
        "opll1/eg/egout_1" BEL "opll1/eg/egout_0" BEL "opll1/eg/memin_state_1"
        BEL "opll1/eg/memin_state_0" BEL "opll1/eg/u_attack_table/data_12" BEL
        "opll1/eg/u_attack_table/data_11" BEL
        "opll1/eg/u_attack_table/data_10" BEL "opll1/eg/u_attack_table/data_9"
        BEL "opll1/eg/u_attack_table/data_8" BEL
        "opll1/eg/u_attack_table/data_7" BEL "opll1/eg/u_attack_table/data_6"
        BEL "opll1/eg/u_attack_table/data_5" BEL
        "opll1/eg/u_attack_table/data_4" BEL "opll1/eg/u_attack_table/data_3"
        BEL "opll1/eg/u_attack_table/data_2" BEL
        "opll1/eg/u_attack_table/data_1" BEL "opll1/eg/u_attack_table/data_0"
        BEL "opll1/eg/u_attack_table/ff_d1_6" BEL
        "opll1/eg/u_attack_table/ff_d1_5" BEL
        "opll1/eg/u_attack_table/ff_d1_4" BEL
        "opll1/eg/u_attack_table/ff_d1_3" BEL
        "opll1/eg/u_attack_table/ff_d1_2" BEL
        "opll1/eg/u_attack_table/ff_d1_1" BEL
        "opll1/eg/u_attack_table/ff_d1_0" BEL "opll1/eg/aridx_21" BEL
        "opll1/eg/aridx_20" BEL "opll1/eg/aridx_19" BEL "opll1/eg/aridx_18"
        BEL "opll1/eg/aridx_17" BEL "opll1/eg/aridx_16" BEL
        "opll1/eg/aridx_15" BEL "opll1/eg/aridx_14" BEL "opll1/eg/aridx_13"
        BEL "opll1/eg/aridx_12" BEL "opll1/eg/aridx_11" BEL
        "opll1/eg/aridx_10" BEL "opll1/eg/aridx_9" BEL "opll1/eg/aridx_8" BEL
        "opll1/eg/aridx_7" BEL "opll1/eg/egphase_22" BEL "opll1/eg/egphase_21"
        BEL "opll1/eg/egphase_20" BEL "opll1/eg/egphase_19" BEL
        "opll1/eg/egphase_18" BEL "opll1/eg/egphase_17" BEL
        "opll1/eg/egphase_16" BEL "opll1/eg/egphase_15" BEL
        "opll1/eg/egphase_14" BEL "opll1/eg/egphase_13" BEL
        "opll1/eg/egphase_12" BEL "opll1/eg/egphase_11" BEL
        "opll1/eg/egphase_10" BEL "opll1/eg/egphase_9" BEL
        "opll1/eg/egphase_8" BEL "opll1/eg/egphase_7" BEL "opll1/eg/egphase_6"
        BEL "opll1/eg/egphase_5" BEL "opll1/eg/egphase_4" BEL
        "opll1/eg/egphase_3" BEL "opll1/eg/egphase_2" BEL "opll1/eg/egphase_1"
        BEL "opll1/eg/egphase_0" BEL "opll1/eg/memin_phase_22" BEL
        "opll1/eg/memin_phase_21" BEL "opll1/eg/memin_phase_20" BEL
        "opll1/eg/memin_phase_19" BEL "opll1/eg/memin_phase_18" BEL
        "opll1/eg/memin_phase_17" BEL "opll1/eg/memin_phase_16" BEL
        "opll1/eg/memin_phase_15" BEL "opll1/eg/memin_phase_14" BEL
        "opll1/eg/memin_phase_13" BEL "opll1/eg/memin_phase_12" BEL
        "opll1/eg/memin_phase_11" BEL "opll1/eg/memin_phase_10" BEL
        "opll1/eg/memin_phase_9" BEL "opll1/eg/memin_phase_8" BEL
        "opll1/eg/memin_phase_7" BEL "opll1/eg/memin_phase_6" BEL
        "opll1/eg/memin_phase_5" BEL "opll1/eg/memin_phase_4" BEL
        "opll1/eg/memin_phase_3" BEL "opll1/eg/memin_phase_2" BEL
        "opll1/eg/memin_phase_1" BEL "opll1/eg/memin_phase_0" BEL
        "opll1/eg/amphase_19" BEL "opll1/eg/amphase_18" BEL
        "opll1/eg/amphase_17" BEL "opll1/eg/amphase_16" BEL
        "opll1/eg/amphase_15" BEL "opll1/eg/amphase_14" BEL
        "opll1/eg/amphase_13" BEL "opll1/eg/amphase_12" BEL
        "opll1/eg/amphase_11" BEL "opll1/eg/amphase_10" BEL
        "opll1/eg/amphase_9" BEL "opll1/eg/amphase_8" BEL "opll1/eg/amphase_7"
        BEL "opll1/eg/amphase_6" BEL "opll1/eg/amphase_5" BEL
        "opll1/eg/amphase_4" BEL "opll1/eg/amphase_3" BEL "opll1/eg/amphase_2"
        BEL "opll1/eg/amphase_1" BEL "opll1/eg/amphase_0" BEL
        "opll1/eg/rslot_4" BEL "opll1/eg/rslot_3" BEL "opll1/eg/rslot_2" BEL
        "opll1/eg/rslot_1" BEL "opll1/eg/rslot_0" BEL "opll1/eg/rm_4" BEL
        "opll1/eg/rm_3" BEL "opll1/eg/rm_2" BEL "opll1/eg/rm_1" BEL
        "opll1/eg/rm_0" BEL "opll1/eg/egstate_1" BEL "opll1/eg/egstate_0" BEL
        "opll1/eg/lastkey_17" BEL "opll1/eg/lastkey_16" BEL
        "opll1/eg/lastkey_15" BEL "opll1/eg/lastkey_14" BEL
        "opll1/eg/lastkey_13" BEL "opll1/eg/lastkey_12" BEL
        "opll1/eg/lastkey_11" BEL "opll1/eg/lastkey_10" BEL
        "opll1/eg/lastkey_9" BEL "opll1/eg/lastkey_8" BEL "opll1/eg/lastkey_7"
        BEL "opll1/eg/lastkey_6" BEL "opll1/eg/lastkey_5" BEL
        "opll1/eg/lastkey_4" BEL "opll1/eg/lastkey_3" BEL "opll1/eg/lastkey_2"
        BEL "opll1/eg/lastkey_1" BEL "opll1/eg/lastkey_0" BEL
        "opll1/eg/ntable_16" BEL "opll1/eg/ntable_15" BEL "opll1/eg/ntable_14"
        BEL "opll1/eg/ntable_0" BEL "opll1/pg/pmcount_12" BEL
        "opll1/pg/pmcount_11" BEL "opll1/pg/pmcount_10" BEL
        "opll1/pg/pmcount_9" BEL "opll1/pg/pmcount_8" BEL "opll1/pg/pmcount_7"
        BEL "opll1/pg/pmcount_6" BEL "opll1/pg/pmcount_5" BEL
        "opll1/pg/pmcount_4" BEL "opll1/pg/pmcount_3" BEL "opll1/pg/pmcount_2"
        BEL "opll1/pg/pmcount_1" BEL "opll1/pg/pmcount_0" BEL "opll1/pg/noise"
        BEL "opll1/pg/pgout_17" BEL "opll1/pg/pgout_16" BEL
        "opll1/pg/pgout_15" BEL "opll1/pg/pgout_14" BEL "opll1/pg/pgout_13"
        BEL "opll1/pg/pgout_12" BEL "opll1/pg/pgout_11" BEL
        "opll1/pg/pgout_10" BEL "opll1/pg/pgout_9" BEL "opll1/pg/pgout_8" BEL
        "opll1/pg/pgout_7" BEL "opll1/pg/pgout_6" BEL "opll1/pg/pgout_5" BEL
        "opll1/pg/pgout_4" BEL "opll1/pg/pgout_3" BEL "opll1/pg/pgout_2" BEL
        "opll1/pg/pgout_1" BEL "opll1/pg/pgout_0" BEL "opll1/pg/memin_17" BEL
        "opll1/pg/memin_16" BEL "opll1/pg/memin_15" BEL "opll1/pg/memin_14"
        BEL "opll1/pg/memin_13" BEL "opll1/pg/memin_12" BEL
        "opll1/pg/memin_11" BEL "opll1/pg/memin_10" BEL "opll1/pg/memin_9" BEL
        "opll1/pg/memin_8" BEL "opll1/pg/memin_7" BEL "opll1/pg/memin_6" BEL
        "opll1/pg/memin_5" BEL "opll1/pg/memin_4" BEL "opll1/pg/memin_3" BEL
        "opll1/pg/memin_2" BEL "opll1/pg/memin_1" BEL "opll1/pg/memin_0" PIN
        "opll1/op/u_sine_table/u_interpolate_mul/Mmult_w_mul_pins<92>" BEL
        "opll1/op/u_sine_table/ff_data_13" BEL
        "opll1/op/u_sine_table/ff_data_12" BEL
        "opll1/op/u_sine_table/ff_data_11" BEL
        "opll1/op/u_sine_table/ff_data_10" BEL
        "opll1/op/u_sine_table/ff_data_9" BEL
        "opll1/op/u_sine_table/ff_data_8" BEL
        "opll1/op/u_sine_table/ff_data_7" BEL
        "opll1/op/u_sine_table/ff_data_6" BEL
        "opll1/op/u_sine_table/ff_data_5" BEL
        "opll1/op/u_sine_table/ff_data_4" BEL
        "opll1/op/u_sine_table/ff_data_3" BEL
        "opll1/op/u_sine_table/ff_data_2" BEL
        "opll1/op/u_sine_table/ff_data_1" BEL
        "opll1/op/u_sine_table/ff_data_0" BEL "opll1/op/u_sine_table/ff_wf"
        BEL "opll1/op/u_sine_table/ff_sign" PIN
        "opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul_pins<92>" BEL
        "opll1/og/Ltbl/data_value_8" BEL "opll1/og/Ltbl/data_value_7" BEL
        "opll1/og/Ltbl/data_value_6" BEL "opll1/og/Ltbl/data_value_5" BEL
        "opll1/og/Ltbl/data_value_4" BEL "opll1/og/Ltbl/data_value_3" BEL
        "opll1/og/Ltbl/data_value_2" BEL "opll1/og/Ltbl/data_value_1" BEL
        "opll1/og/Ltbl/data_value_0" BEL "opll1/sm/sum_ro_s_12" BEL
        "opll1/sm/sum_ro_s_11" BEL "opll1/sm/sum_ro_s_10" BEL
        "opll1/sm/sum_ro_s_9" BEL "opll1/sm/sum_ro_s_8" BEL
        "opll1/sm/sum_ro_s_7" BEL "opll1/sm/sum_ro_s_6" BEL
        "opll1/sm/sum_ro_s_5" BEL "opll1/sm/sum_ro_s_4" BEL
        "opll1/sm/sum_ro_s_3" BEL "opll1/sm/sum_ro_s_2" BEL
        "opll1/sm/sum_ro_s_1" BEL "opll1/sm/sum_ro_s_0" BEL
        "opll1/sm/sum_mo_s_12" BEL "opll1/sm/sum_mo_s_11" BEL
        "opll1/sm/sum_mo_s_10" BEL "opll1/sm/sum_mo_s_9" BEL
        "opll1/sm/sum_mo_s_8" BEL "opll1/sm/sum_mo_s_7" BEL
        "opll1/sm/sum_mo_s_6" BEL "opll1/sm/sum_mo_s_5" BEL
        "opll1/sm/sum_mo_s_4" BEL "opll1/sm/sum_mo_s_3" BEL
        "opll1/sm/sum_mo_s_2" BEL "opll1/sm/sum_mo_s_1" BEL
        "opll1/sm/sum_mo_s_0" BEL "opll1/sm/maddr_4" BEL "opll1/sm/maddr_3"
        BEL "opll1/sm/maddr_2" BEL "opll1/sm/maddr_1" BEL "opll1/sm/maddr_0"
        BEL "opll1/sm/melody_o_12" BEL "opll1/sm/melody_o_11" BEL
        "opll1/sm/melody_o_10" BEL "opll1/sm/melody_o_9" BEL
        "opll1/sm/melody_o_8" BEL "opll1/sm/melody_o_7" BEL
        "opll1/sm/melody_o_6" BEL "opll1/sm/melody_o_5" BEL
        "opll1/sm/melody_o_4" BEL "opll1/sm/melody_o_3" BEL
        "opll1/sm/melody_o_2" BEL "opll1/sm/melody_o_1" BEL
        "opll1/sm/melody_o_0" BEL "opll1/sm/rhythm_o_12" BEL
        "opll1/sm/rhythm_o_11" BEL "opll1/sm/rhythm_o_10" BEL
        "opll1/sm/rhythm_o_9" BEL "opll1/sm/rhythm_o_8" BEL
        "opll1/sm/rhythm_o_7" BEL "opll1/sm/rhythm_o_6" BEL
        "opll1/sm/rhythm_o_5" BEL "opll1/sm/rhythm_o_4" BEL
        "opll1/sm/rhythm_o_3" BEL "opll1/sm/rhythm_o_2" BEL
        "opll1/sm/rhythm_o_1" BEL "opll1/sm/rhythm_o_0" BEL
        "the_msx/swiop/ps2fifo/empty_o" BEL "the_msx/swiop/ps2fifo/full_o" BEL
        "the_msx/psg/env_vol_4" BEL "the_msx/psg/env_vol_3" BEL
        "the_msx/psg/env_vol_2" BEL "the_msx/psg/env_vol_1" BEL
        "the_msx/psg/env_vol_0" BEL "the_msx/psg/cnt_div_3" BEL
        "the_msx/psg/cnt_div_2" BEL "the_msx/psg/cnt_div_1" BEL
        "the_msx/psg/cnt_div_0" BEL "the_msx/escci/flag_v" BEL
        "the_msx/escci/SccWave/ff_rst_ch_e" BEL
        "the_msx/escci/SccWave/ff_rst_ch_d" BEL
        "the_msx/escci/SccWave/ff_rst_ch_c" BEL
        "the_msx/escci/SccWave/ff_rst_ch_b" BEL
        "the_msx/escci/SccWave/ff_rst_ch_a" BEL
        "the_msx/escci/SccWave/reg_mode_sel_5" BEL
        "the_msx/vdp/cpu_io_b/wrvram_sched_q" BEL
        "the_msx/vdp/cpu_io_b/rdvram_sched_q" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_0_6" BEL
        "the_msx/vdp/cpu_io_b/sprite_coll_q" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_q" BEL
        "the_msx/vdp/cpu_io_b/wrvram_q" BEL
        "the_msx/vdp/cpu_io_b/wrpal_byte2_s" BEL
        "the_msx/vdp/cpu_io_b/rdvram_q" BEL "the_msx/vdp/cpu_io_b/int_n_q" BEL
        "the_msx/vdp/hor_vert_b/vblank_q" BEL
        "the_msx/vdp/hor_vert_b/vsync_n_o" BEL
        "the_msx/vdp/hor_vert_b/hblank_q" BEL
        "the_msx/vdp/hor_vert_b/hsync_n_o" BEL
        "the_msx/vdp/ctrl_b/sprite_line_act_q" BEL
        "the_msx/vdp/ctrl_b/vert_active_q" BEL
        "the_msx/vdp/ctrl_b/sprite_active_q" BEL
        "the_msx/vdp/ctrl_b/hor_active_q" BEL
        "the_msx/vdp/vo1_2.scandbl/obank_s" BEL
        "the_msx/vdp/vo1_2.scandbl/oddline_s" BEL "clks/clock_3m_s" BEL
        "i2s/bclk_r" BEL "i2s/lrclk_r" BEL "opll1/og/mo_wr" BEL
        "opll1/og/fb_wr" BEL "opll1/opllwr" BEL "opll1/ct/extra_mode" BEL
        "opll1/ct/regs_wr" BEL "opll1/ct/user_voice_wr" BEL
        "opll1/ct/vmem/ram_wr_s" BEL "opll1/eg/memwr" BEL "opll1/pg/noise17"
        BEL "opll1/pg/noise14" BEL "opll1/pg/memwr" BEL "opll1/sm/mmute" BEL
        "opll1/sm/rmute" BEL "the_msx/vdp/cpu_io_b/reg_if.incr_palidx_v" BEL
        "the_msx/vdp/cpu_io_b/vertfreq_d_o" BEL "the_msx/psg/noise_div" BEL
        "clks/clock_psg_en_s" BEL "the_msx/psg/env_hold" BEL
        "the_msx/psg/env_inc" BEL "the_msx/vdp/cpu_io_b/vertfreq_csw_o" BEL
        "the_msx/vdp/cpu_io_b/incr_palidx_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ibank_s" BEL "the_msx/psg/env_ena" BEL
        "the_msx/psg/ena_div_noise" BEL "the_msx/vdp/hor_vert_b/cnt_vert_q_8"
        BEL "the_msx/vdp/hor_vert_b/cnt_vert_q_0_C_0" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_0_P_0" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_1_C_1" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_1_P_1" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_3" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_4" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_2_C_2" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_2_P_2" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_5_C_5" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_5_P_5" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_6_C_6" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_6_P_6" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_7" BEL "i2s/bitcount_4_P_4" BEL
        "i2s/lrdivider_5_C_5" BEL "i2s/lrdivider_5_P_5" BEL
        "i2s/lrdivider_4_C_4" BEL "i2s/lrdivider_4_P_4" BEL
        "i2s/lrdivider_3_C_3" BEL "i2s/lrdivider_3_P_3" BEL
        "i2s/lrdivider_2_C_2" BEL "i2s/lrdivider_2_P_2" BEL
        "i2s/lrdivider_1_C_1" BEL "i2s/lrdivider_1_P_1" BEL
        "i2s/lrdivider_0_C_0" BEL "i2s/lrdivider_0_P_0" BEL
        "i2s/bdivider_0_C_0" BEL "i2s/bdivider_0_P_0" BEL "i2s/bitcount_4_C_4"
        PIN "vram/Mram_ram_q1_pins<14>" PIN "vram/Mram_ram_q4_pins<14>" PIN
        "vram/Mram_ram_q2_pins<14>" PIN "vram/Mram_ram_q3_pins<14>" PIN
        "vram/Mram_ram_q7_pins<14>" PIN "vram/Mram_ram_q5_pins<14>" PIN
        "vram/Mram_ram_q6_pins<14>" PIN "vram/Mram_ram_q8_pins<14>" PIN
        "the_msx/escci/SccWave/wavemem/Mram_ram_q_pins<20>" PIN
        "the_msx/escci/SccWave/wavemem/Mram_ram_q_pins<21>" PIN
        "the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q_pins<22>" PIN
        "the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q_pins<23>" PIN
        "the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q_pins<22>" PIN
        "the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q_pins<23>" PIN
        "opll1/og/Mmem/Mram_data_array_pins<18>" PIN
        "opll1/og/Mmem/Mram_data_array_pins<19>" PIN
        "opll1/og/Fmem/Mram_data_array_pins<18>" PIN
        "opll1/og/Fmem/Mram_data_array_pins<19>" PIN
        "opll1/og/Mmem/Mram_data_array1_pins<18>" PIN
        "opll1/og/Mmem/Mram_data_array1_pins<19>" PIN
        "opll1/ct/u_register_memory/Mram_regs_array_pins<16>" PIN
        "opll1/ct/u_register_memory/Mram_regs_array_pins<17>" PIN
        "opll1/ct/vmem/Mram_voices_pins<16>" PIN
        "opll1/ct/vmem/Mram_voices_pins<17>" PIN
        "opll1/ct/vmem/Mram_voices1_pins<16>" PIN
        "opll1/ct/vmem/Mram_voices1_pins<17>" PIN
        "opll1/eg/u_envelope_memory/Mram_egdata_set_pins<16>" PIN
        "opll1/eg/u_envelope_memory/Mram_egdata_set_pins<17>" PIN
        "opll1/pg/MEM/Mram_phase_array_pins<18>" PIN
        "opll1/pg/MEM/Mram_phase_array_pins<19>" PIN
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT4_pins<13>" PIN
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT3_pins<13>" PIN
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT2_pins<13>" PIN
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1_pins<13>" PIN
        "opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_253_o_wide_mux_5_OUT_pins<10>"
        PIN
        "opll1/op/u_sine_table_Mram_w_addr1[6]_GND_446_o_wide_mux_9_OUT1_pins<18>"
        PIN
        "opll1/op/u_sine_table_Mram_w_addr1[6]_GND_446_o_wide_mux_9_OUT1_pins<19>"
        PIN
        "opll1/og/Ltbl_Mram_w_addr1[12]_GND_479_o_wide_mux_4_OUT1_pins<20>"
        PIN
        "opll1/og/Ltbl_Mram_w_addr1[12]_GND_479_o_wide_mux_4_OUT1_pins<21>"
        BEL "opll1/eg/Mshreg_ntable_13" BEL "opll1/eg/ntable_131" BEL
        "opll1/og/Ltbl/Mshreg_data_sign" BEL "opll1/og/Ltbl/data_sign" BEL
        "reset_s_shift1" BEL "reset_s_shift2" BEL "reset_s_shift3" BEL
        "reset_s_shift4" BEL "reset_s_shift5" BEL "reset_s_shift6" BEL
        "reset_s_shift7" BEL "reset_s_shift8" BEL "reset_s_shift9" BEL
        "reset_s_shift10" BEL "reset_s_shift11" BEL "reset_s_shift12" BEL
        "opll1/eg/ntable_13" BEL "the_msx/swiop/ps2fifo/Mram_memory_v21/SP"
        BEL "the_msx/swiop/ps2fifo/Mram_memory_v21/DP" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v22/SP" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v22/DP" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMA_D1" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMA" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMB_D1" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMB" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMC_D1" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMC" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMD_D1" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMD";
TIMEGRP pll_1_clkout0 = BEL "por_cnt_s_0" BEL "por_cnt_s_1" BEL "por_cnt_s_2"
        BEL "por_cnt_s_3" BEL "por_cnt_s_4" BEL "por_cnt_s_5" BEL
        "por_cnt_s_6" BEL "por_cnt_s_7" BEL "soft_rst_cnt_s_0" BEL
        "soft_rst_cnt_s_1" BEL "soft_rst_cnt_s_2" BEL "soft_rst_cnt_s_3" BEL
        "soft_rst_cnt_s_4" BEL "soft_rst_cnt_s_5" BEL "soft_rst_cnt_s_6" BEL
        "soft_rst_cnt_s_7" BEL "pll_1/clkout1_buf" BEL
        "the_msx/escci/wav_copy_s" BEL "the_msx/escci/SccBank1_6" BEL
        "the_msx/escci/SccBank1_5" BEL "the_msx/escci/SccBank1_4" BEL
        "the_msx/escci/SccBank1_3" BEL "the_msx/escci/SccBank1_2" BEL
        "the_msx/escci/SccBank1_1" BEL "the_msx/escci/SccBank1_0" BEL
        "the_msx/escci/SccBank3_7" BEL "the_msx/escci/SccBank3_6" BEL
        "the_msx/escci/SccBank3_5" BEL "the_msx/escci/SccBank3_4" BEL
        "the_msx/escci/SccBank3_3" BEL "the_msx/escci/SccBank3_2" BEL
        "the_msx/escci/SccBank3_1" BEL "the_msx/escci/SccBank3_0" BEL
        "the_msx/escci/SccBank2_7" BEL "the_msx/escci/SccBank2_6" BEL
        "the_msx/escci/SccBank2_5" BEL "the_msx/escci/SccBank2_4" BEL
        "the_msx/escci/SccBank2_3" BEL "the_msx/escci/SccBank2_2" BEL
        "the_msx/escci/SccBank2_1" BEL "the_msx/escci/SccBank2_0" BEL
        "the_msx/escci/SccBank0_7" BEL "the_msx/escci/SccBank0_6" BEL
        "the_msx/escci/SccBank0_5" BEL "the_msx/escci/SccBank0_4" BEL
        "the_msx/escci/SccBank0_3" BEL "the_msx/escci/SccBank0_2" BEL
        "the_msx/escci/SccBank0_1" BEL "the_msx/escci/SccBank0_0" BEL
        "the_msx/escci/cs_dly_s" BEL "the_msx/escci/SccModeA_6" BEL
        "the_msx/escci/SccModeA_4" BEL "the_msx/escci/SccModeB_5" BEL
        "the_msx/escci/SccModeB_4" BEL "the_msx/escci/SccWave/ff_mix_14" BEL
        "the_msx/escci/SccWave/ff_mix_13" BEL
        "the_msx/escci/SccWave/ff_mix_12" BEL
        "the_msx/escci/SccWave/ff_mix_11" BEL
        "the_msx/escci/SccWave/ff_mix_10" BEL "the_msx/escci/SccWave/ff_mix_9"
        BEL "the_msx/escci/SccWave/ff_mix_8" BEL
        "the_msx/escci/SccWave/ff_mix_7" BEL "the_msx/escci/SccWave/ff_mix_6"
        BEL "the_msx/escci/SccWave/ff_mix_5" BEL
        "the_msx/escci/SccWave/ff_mix_4" BEL "the_msx/escci/SccWave/ff_mix_3"
        BEL "the_msx/escci/SccWave/ff_mix_2" BEL
        "the_msx/escci/SccWave/ff_mix_1" BEL "the_msx/escci/SccWave/ff_mix_0"
        BEL "the_msx/escci/SccWave/ff_ptr_ch_d_4" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_d_3" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_d_2" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_d_1" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_d_0" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_e_4" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_e_3" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_e_2" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_e_1" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_e_0" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_a_4" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_a_3" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_a_2" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_a_1" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_a_0" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_c_4" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_c_3" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_c_2" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_c_1" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_c_0" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_b_4" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_b_3" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_b_2" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_b_1" BEL
        "the_msx/escci/SccWave/ff_ptr_ch_b_0" BEL
        "the_msx/escci/SccWave/ff_ch_num_2" BEL
        "the_msx/escci/SccWave/ff_ch_num_1" BEL
        "the_msx/escci/SccWave/ff_wave_14" BEL
        "the_msx/escci/SccWave/ff_wave_13" BEL
        "the_msx/escci/SccWave/ff_wave_12" BEL
        "the_msx/escci/SccWave/ff_wave_11" BEL
        "the_msx/escci/SccWave/ff_wave_10" BEL
        "the_msx/escci/SccWave/ff_wave_9" BEL
        "the_msx/escci/SccWave/ff_wave_8" BEL
        "the_msx/escci/SccWave/ff_wave_7" BEL
        "the_msx/escci/SccWave/ff_wave_6" BEL
        "the_msx/escci/SccWave/ff_wave_5" BEL
        "the_msx/escci/SccWave/ff_wave_4" BEL
        "the_msx/escci/SccWave/ff_wave_3" BEL
        "the_msx/escci/SccWave/ff_wave_2" BEL
        "the_msx/escci/SccWave/ff_wave_1" BEL
        "the_msx/escci/SccWave/ff_wave_0" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_11" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_10" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_9" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_8" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_7" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_6" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_5" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_4" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_3" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_2" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_1" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_e_0" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_11" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_10" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_9" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_8" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_7" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_6" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_5" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_4" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_3" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_2" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_1" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_d_0" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_11" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_10" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_9" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_8" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_7" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_6" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_5" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_4" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_3" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_2" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_1" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_c_0" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_11" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_10" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_9" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_8" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_7" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_6" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_5" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_4" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_3" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_2" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_1" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_b_0" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_11" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_10" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_9" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_8" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_7" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_6" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_5" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_4" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_3" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_2" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_1" BEL
        "the_msx/escci/SccWave/ff_cnt_ch_a_0" BEL
        "the_msx/escci/SccWave/ff_wave_dat_7" BEL
        "the_msx/escci/SccWave/ff_wave_dat_6" BEL
        "the_msx/escci/SccWave/ff_wave_dat_5" BEL
        "the_msx/escci/SccWave/ff_wave_dat_4" BEL
        "the_msx/escci/SccWave/ff_wave_dat_3" BEL
        "the_msx/escci/SccWave/ff_wave_dat_2" BEL
        "the_msx/escci/SccWave/ff_wave_dat_1" BEL
        "the_msx/escci/SccWave/ff_wave_dat_0" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_11" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_10" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_9" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_8" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_7" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_6" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_5" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_4" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_3" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_2" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_1" BEL
        "the_msx/escci/SccWave/reg_freq_ch_e_0" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_11" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_10" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_9" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_8" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_7" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_6" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_5" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_4" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_3" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_2" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_1" BEL
        "the_msx/escci/SccWave/reg_freq_ch_d_0" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_11" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_10" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_9" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_8" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_7" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_6" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_5" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_4" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_3" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_2" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_1" BEL
        "the_msx/escci/SccWave/reg_freq_ch_c_0" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_11" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_10" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_9" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_8" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_7" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_6" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_5" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_4" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_3" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_2" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_1" BEL
        "the_msx/escci/SccWave/reg_freq_ch_b_0" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_11" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_10" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_9" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_8" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_7" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_6" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_5" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_4" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_3" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_2" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_1" BEL
        "the_msx/escci/SccWave/reg_freq_ch_a_0" BEL
        "the_msx/escci/SccWave/ff_ch_num_dl_2" BEL
        "the_msx/escci/SccWave/ff_ch_num_dl_1" BEL
        "the_msx/escci/SccWave/ff_ch_num_dl_0" BEL
        "the_msx/escci/SccWave/reg_ch_sel_4" BEL
        "the_msx/escci/SccWave/reg_ch_sel_3" BEL
        "the_msx/escci/SccWave/reg_ch_sel_2" BEL
        "the_msx/escci/SccWave/reg_ch_sel_1" BEL
        "the_msx/escci/SccWave/reg_ch_sel_0" BEL
        "the_msx/escci/SccWave/reg_vol_ch_e_3" BEL
        "the_msx/escci/SccWave/reg_vol_ch_e_2" BEL
        "the_msx/escci/SccWave/reg_vol_ch_e_1" BEL
        "the_msx/escci/SccWave/reg_vol_ch_e_0" BEL
        "the_msx/escci/SccWave/reg_vol_ch_d_3" BEL
        "the_msx/escci/SccWave/reg_vol_ch_d_2" BEL
        "the_msx/escci/SccWave/reg_vol_ch_d_1" BEL
        "the_msx/escci/SccWave/reg_vol_ch_d_0" BEL
        "the_msx/escci/SccWave/reg_vol_ch_c_3" BEL
        "the_msx/escci/SccWave/reg_vol_ch_c_2" BEL
        "the_msx/escci/SccWave/reg_vol_ch_c_1" BEL
        "the_msx/escci/SccWave/reg_vol_ch_c_0" BEL
        "the_msx/escci/SccWave/reg_vol_ch_b_3" BEL
        "the_msx/escci/SccWave/reg_vol_ch_b_2" BEL
        "the_msx/escci/SccWave/reg_vol_ch_b_1" BEL
        "the_msx/escci/SccWave/reg_vol_ch_b_0" BEL
        "the_msx/escci/SccWave/reg_vol_ch_a_3" BEL
        "the_msx/escci/SccWave/reg_vol_ch_a_2" BEL
        "the_msx/escci/SccWave/reg_vol_ch_a_1" BEL
        "the_msx/escci/SccWave/reg_vol_ch_a_0" BEL
        "the_msx/escci/SccWave/ff_req_dl" BEL "the_msx/vdp/clk_gen_b/cnt_q_3"
        BEL "the_msx/vdp/clk_gen_b/cnt_q_2" BEL
        "the_msx/vdp/clk_gen_b/cnt_q_1" BEL "the_msx/vdp/clk_gen_b/cnt_q_0"
        BEL "the_msx/vdp/rgb_r_o_0" BEL "the_msx/vdp/rgb_r_o_1" BEL
        "the_msx/vdp/rgb_r_o_2" BEL "the_msx/vdp/rgb_r_o_3" BEL
        "the_msx/vdp/rgb_b_o_0" BEL "the_msx/vdp/rgb_b_o_1" BEL
        "the_msx/vdp/rgb_b_o_2" BEL "the_msx/vdp/rgb_b_o_3" BEL
        "the_msx/vdp/rgb_g_o_0" BEL "the_msx/vdp/rgb_g_o_1" BEL
        "the_msx/vdp/rgb_g_o_2" BEL "the_msx/vdp/rgb_g_o_3" BEL
        "the_msx/vdp/cpu_io_b/addr_q_0" BEL "the_msx/vdp/cpu_io_b/addr_q_1"
        BEL "the_msx/vdp/cpu_io_b/addr_q_2" BEL
        "the_msx/vdp/cpu_io_b/addr_q_3" BEL "the_msx/vdp/cpu_io_b/addr_q_4"
        BEL "the_msx/vdp/cpu_io_b/addr_q_5" BEL
        "the_msx/vdp/cpu_io_b/addr_q_6" BEL "the_msx/vdp/cpu_io_b/addr_q_7"
        BEL "the_msx/vdp/cpu_io_b/addr_q_8" BEL
        "the_msx/vdp/cpu_io_b/addr_q_9" BEL "the_msx/vdp/cpu_io_b/addr_q_10"
        BEL "the_msx/vdp/cpu_io_b/addr_q_11" BEL
        "the_msx/vdp/cpu_io_b/addr_q_12" BEL "the_msx/vdp/cpu_io_b/addr_q_13"
        BEL "the_msx/vdp/cpu_io_b/state_q_FSM_FFd1" BEL
        "the_msx/vdp/cpu_io_b/state_q_FSM_FFd2" BEL
        "the_msx/vdp/cpu_io_b/state_q_FSM_FFd3" BEL
        "the_msx/vdp/cpu_io_b/state_q_FSM_FFd4" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_0" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_1" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_2" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_3" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_0" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_1" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_2" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_3" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_4" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_5" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_6" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_7" BEL
        "the_msx/vdp/cpu_io_b/seq.write_pal_v" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_0" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_1" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_2" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_3" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_4" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_5" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_6" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_7" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_12" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_13" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_14" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_15" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_0" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_1" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_2" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_0" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_0" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_4_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_4_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_4_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_6_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_6_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_6_7" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_0" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_1" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_2" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_3" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_4" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_0" BEL "the_msx/vdp/cpu_io_b/tmp_q_1" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_2" BEL "the_msx/vdp/cpu_io_b/tmp_q_3" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_4" BEL "the_msx/vdp/cpu_io_b/tmp_q_5" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_6" BEL "the_msx/vdp/cpu_io_b/tmp_q_7" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_0" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_1" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_2" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_3" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_4" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_5" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_6" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_7" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_8" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_9" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_0" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_1" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_2" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_3" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_4" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_5" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_6" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_7" BEL
        "the_msx/vdp/pattern_b/pat_col_q_0" BEL
        "the_msx/vdp/pattern_b/pat_col_q_1" BEL
        "the_msx/vdp/pattern_b/pat_col_q_2" BEL
        "the_msx/vdp/pattern_b/pat_col_q_3" BEL
        "the_msx/vdp/pattern_b/pat_col_q_4" BEL
        "the_msx/vdp/pattern_b/pat_col_q_5" BEL
        "the_msx/vdp/pattern_b/pat_col_q_6" BEL
        "the_msx/vdp/pattern_b/pat_col_q_7" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_0" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_1" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_2" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_3" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_4" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_5" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_6" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_7" BEL
        "the_msx/vdp/pattern_b/pat_name_q_0" BEL
        "the_msx/vdp/pattern_b/pat_name_q_1" BEL
        "the_msx/vdp/pattern_b/pat_name_q_2" BEL
        "the_msx/vdp/pattern_b/pat_name_q_3" BEL
        "the_msx/vdp/pattern_b/pat_name_q_4" BEL
        "the_msx/vdp/pattern_b/pat_name_q_5" BEL
        "the_msx/vdp/pattern_b/pat_name_q_6" BEL
        "the_msx/vdp/pattern_b/pat_name_q_7" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_4" BEL
        "the_msx/vdp/sprite_b/sprite_idx_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_idx_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_idx_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_15" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_15" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_15" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_15" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_7" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_7" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_7" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_7" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_4" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_4" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_4" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_4" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_4" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_5" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_6" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_7" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_7" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_6" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_8" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_5" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_4" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_2" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_1" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_3" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_0" BEL
        "the_msx/vdp/von3.palette/read_addr_q_3" BEL
        "the_msx/vdp/von3.palette/read_addr_q_2" BEL
        "the_msx/vdp/von3.palette/read_addr_q_1" BEL
        "the_msx/vdp/von3.palette/read_addr_q_0" BEL
        "the_msx/vdp/von3.palette/ram_q_15_15" BEL
        "the_msx/vdp/von3.palette/ram_q_15_14" BEL
        "the_msx/vdp/von3.palette/ram_q_15_13" BEL
        "the_msx/vdp/von3.palette/ram_q_15_12" BEL
        "the_msx/vdp/von3.palette/ram_q_15_11" BEL
        "the_msx/vdp/von3.palette/ram_q_15_10" BEL
        "the_msx/vdp/von3.palette/ram_q_15_9" BEL
        "the_msx/vdp/von3.palette/ram_q_15_8" BEL
        "the_msx/vdp/von3.palette/ram_q_15_3" BEL
        "the_msx/vdp/von3.palette/ram_q_15_2" BEL
        "the_msx/vdp/von3.palette/ram_q_15_1" BEL
        "the_msx/vdp/von3.palette/ram_q_15_0" BEL
        "the_msx/vdp/von3.palette/ram_q_0_15" BEL
        "the_msx/vdp/von3.palette/ram_q_0_14" BEL
        "the_msx/vdp/von3.palette/ram_q_0_13" BEL
        "the_msx/vdp/von3.palette/ram_q_0_12" BEL
        "the_msx/vdp/von3.palette/ram_q_0_11" BEL
        "the_msx/vdp/von3.palette/ram_q_0_10" BEL
        "the_msx/vdp/von3.palette/ram_q_0_9" BEL
        "the_msx/vdp/von3.palette/ram_q_0_8" BEL
        "the_msx/vdp/von3.palette/ram_q_0_3" BEL
        "the_msx/vdp/von3.palette/ram_q_0_2" BEL
        "the_msx/vdp/von3.palette/ram_q_0_1" BEL
        "the_msx/vdp/von3.palette/ram_q_0_0" BEL
        "the_msx/vdp/von3.palette/ram_q_1_15" BEL
        "the_msx/vdp/von3.palette/ram_q_1_14" BEL
        "the_msx/vdp/von3.palette/ram_q_1_13" BEL
        "the_msx/vdp/von3.palette/ram_q_1_12" BEL
        "the_msx/vdp/von3.palette/ram_q_1_11" BEL
        "the_msx/vdp/von3.palette/ram_q_1_10" BEL
        "the_msx/vdp/von3.palette/ram_q_1_9" BEL
        "the_msx/vdp/von3.palette/ram_q_1_8" BEL
        "the_msx/vdp/von3.palette/ram_q_1_3" BEL
        "the_msx/vdp/von3.palette/ram_q_1_2" BEL
        "the_msx/vdp/von3.palette/ram_q_1_1" BEL
        "the_msx/vdp/von3.palette/ram_q_1_0" BEL
        "the_msx/vdp/von3.palette/ram_q_2_15" BEL
        "the_msx/vdp/von3.palette/ram_q_2_14" BEL
        "the_msx/vdp/von3.palette/ram_q_2_13" BEL
        "the_msx/vdp/von3.palette/ram_q_2_12" BEL
        "the_msx/vdp/von3.palette/ram_q_2_11" BEL
        "the_msx/vdp/von3.palette/ram_q_2_10" BEL
        "the_msx/vdp/von3.palette/ram_q_2_9" BEL
        "the_msx/vdp/von3.palette/ram_q_2_8" BEL
        "the_msx/vdp/von3.palette/ram_q_2_3" BEL
        "the_msx/vdp/von3.palette/ram_q_2_2" BEL
        "the_msx/vdp/von3.palette/ram_q_2_1" BEL
        "the_msx/vdp/von3.palette/ram_q_2_0" BEL
        "the_msx/vdp/von3.palette/ram_q_4_15" BEL
        "the_msx/vdp/von3.palette/ram_q_4_14" BEL
        "the_msx/vdp/von3.palette/ram_q_4_13" BEL
        "the_msx/vdp/von3.palette/ram_q_4_12" BEL
        "the_msx/vdp/von3.palette/ram_q_4_11" BEL
        "the_msx/vdp/von3.palette/ram_q_4_10" BEL
        "the_msx/vdp/von3.palette/ram_q_4_9" BEL
        "the_msx/vdp/von3.palette/ram_q_4_8" BEL
        "the_msx/vdp/von3.palette/ram_q_4_3" BEL
        "the_msx/vdp/von3.palette/ram_q_4_2" BEL
        "the_msx/vdp/von3.palette/ram_q_4_1" BEL
        "the_msx/vdp/von3.palette/ram_q_4_0" BEL
        "the_msx/vdp/von3.palette/ram_q_5_15" BEL
        "the_msx/vdp/von3.palette/ram_q_5_14" BEL
        "the_msx/vdp/von3.palette/ram_q_5_13" BEL
        "the_msx/vdp/von3.palette/ram_q_5_12" BEL
        "the_msx/vdp/von3.palette/ram_q_5_11" BEL
        "the_msx/vdp/von3.palette/ram_q_5_10" BEL
        "the_msx/vdp/von3.palette/ram_q_5_9" BEL
        "the_msx/vdp/von3.palette/ram_q_5_8" BEL
        "the_msx/vdp/von3.palette/ram_q_5_3" BEL
        "the_msx/vdp/von3.palette/ram_q_5_2" BEL
        "the_msx/vdp/von3.palette/ram_q_5_1" BEL
        "the_msx/vdp/von3.palette/ram_q_5_0" BEL
        "the_msx/vdp/von3.palette/ram_q_3_15" BEL
        "the_msx/vdp/von3.palette/ram_q_3_14" BEL
        "the_msx/vdp/von3.palette/ram_q_3_13" BEL
        "the_msx/vdp/von3.palette/ram_q_3_12" BEL
        "the_msx/vdp/von3.palette/ram_q_3_11" BEL
        "the_msx/vdp/von3.palette/ram_q_3_10" BEL
        "the_msx/vdp/von3.palette/ram_q_3_9" BEL
        "the_msx/vdp/von3.palette/ram_q_3_8" BEL
        "the_msx/vdp/von3.palette/ram_q_3_3" BEL
        "the_msx/vdp/von3.palette/ram_q_3_2" BEL
        "the_msx/vdp/von3.palette/ram_q_3_1" BEL
        "the_msx/vdp/von3.palette/ram_q_3_0" BEL
        "the_msx/vdp/von3.palette/ram_q_6_15" BEL
        "the_msx/vdp/von3.palette/ram_q_6_14" BEL
        "the_msx/vdp/von3.palette/ram_q_6_13" BEL
        "the_msx/vdp/von3.palette/ram_q_6_12" BEL
        "the_msx/vdp/von3.palette/ram_q_6_11" BEL
        "the_msx/vdp/von3.palette/ram_q_6_10" BEL
        "the_msx/vdp/von3.palette/ram_q_6_9" BEL
        "the_msx/vdp/von3.palette/ram_q_6_8" BEL
        "the_msx/vdp/von3.palette/ram_q_6_3" BEL
        "the_msx/vdp/von3.palette/ram_q_6_2" BEL
        "the_msx/vdp/von3.palette/ram_q_6_1" BEL
        "the_msx/vdp/von3.palette/ram_q_6_0" BEL
        "the_msx/vdp/von3.palette/ram_q_7_15" BEL
        "the_msx/vdp/von3.palette/ram_q_7_14" BEL
        "the_msx/vdp/von3.palette/ram_q_7_13" BEL
        "the_msx/vdp/von3.palette/ram_q_7_12" BEL
        "the_msx/vdp/von3.palette/ram_q_7_11" BEL
        "the_msx/vdp/von3.palette/ram_q_7_10" BEL
        "the_msx/vdp/von3.palette/ram_q_7_9" BEL
        "the_msx/vdp/von3.palette/ram_q_7_8" BEL
        "the_msx/vdp/von3.palette/ram_q_7_3" BEL
        "the_msx/vdp/von3.palette/ram_q_7_2" BEL
        "the_msx/vdp/von3.palette/ram_q_7_1" BEL
        "the_msx/vdp/von3.palette/ram_q_7_0" BEL
        "the_msx/vdp/von3.palette/ram_q_8_15" BEL
        "the_msx/vdp/von3.palette/ram_q_8_14" BEL
        "the_msx/vdp/von3.palette/ram_q_8_13" BEL
        "the_msx/vdp/von3.palette/ram_q_8_12" BEL
        "the_msx/vdp/von3.palette/ram_q_8_11" BEL
        "the_msx/vdp/von3.palette/ram_q_8_10" BEL
        "the_msx/vdp/von3.palette/ram_q_8_9" BEL
        "the_msx/vdp/von3.palette/ram_q_8_8" BEL
        "the_msx/vdp/von3.palette/ram_q_8_3" BEL
        "the_msx/vdp/von3.palette/ram_q_8_2" BEL
        "the_msx/vdp/von3.palette/ram_q_8_1" BEL
        "the_msx/vdp/von3.palette/ram_q_8_0" BEL
        "the_msx/vdp/von3.palette/ram_q_9_15" BEL
        "the_msx/vdp/von3.palette/ram_q_9_14" BEL
        "the_msx/vdp/von3.palette/ram_q_9_13" BEL
        "the_msx/vdp/von3.palette/ram_q_9_12" BEL
        "the_msx/vdp/von3.palette/ram_q_9_11" BEL
        "the_msx/vdp/von3.palette/ram_q_9_10" BEL
        "the_msx/vdp/von3.palette/ram_q_9_9" BEL
        "the_msx/vdp/von3.palette/ram_q_9_8" BEL
        "the_msx/vdp/von3.palette/ram_q_9_3" BEL
        "the_msx/vdp/von3.palette/ram_q_9_2" BEL
        "the_msx/vdp/von3.palette/ram_q_9_1" BEL
        "the_msx/vdp/von3.palette/ram_q_9_0" BEL
        "the_msx/vdp/von3.palette/ram_q_10_15" BEL
        "the_msx/vdp/von3.palette/ram_q_10_14" BEL
        "the_msx/vdp/von3.palette/ram_q_10_13" BEL
        "the_msx/vdp/von3.palette/ram_q_10_12" BEL
        "the_msx/vdp/von3.palette/ram_q_10_11" BEL
        "the_msx/vdp/von3.palette/ram_q_10_10" BEL
        "the_msx/vdp/von3.palette/ram_q_10_9" BEL
        "the_msx/vdp/von3.palette/ram_q_10_8" BEL
        "the_msx/vdp/von3.palette/ram_q_10_3" BEL
        "the_msx/vdp/von3.palette/ram_q_10_2" BEL
        "the_msx/vdp/von3.palette/ram_q_10_1" BEL
        "the_msx/vdp/von3.palette/ram_q_10_0" BEL
        "the_msx/vdp/von3.palette/ram_q_11_15" BEL
        "the_msx/vdp/von3.palette/ram_q_11_14" BEL
        "the_msx/vdp/von3.palette/ram_q_11_13" BEL
        "the_msx/vdp/von3.palette/ram_q_11_12" BEL
        "the_msx/vdp/von3.palette/ram_q_11_11" BEL
        "the_msx/vdp/von3.palette/ram_q_11_10" BEL
        "the_msx/vdp/von3.palette/ram_q_11_9" BEL
        "the_msx/vdp/von3.palette/ram_q_11_8" BEL
        "the_msx/vdp/von3.palette/ram_q_11_3" BEL
        "the_msx/vdp/von3.palette/ram_q_11_2" BEL
        "the_msx/vdp/von3.palette/ram_q_11_1" BEL
        "the_msx/vdp/von3.palette/ram_q_11_0" BEL
        "the_msx/vdp/von3.palette/ram_q_13_15" BEL
        "the_msx/vdp/von3.palette/ram_q_13_14" BEL
        "the_msx/vdp/von3.palette/ram_q_13_13" BEL
        "the_msx/vdp/von3.palette/ram_q_13_12" BEL
        "the_msx/vdp/von3.palette/ram_q_13_11" BEL
        "the_msx/vdp/von3.palette/ram_q_13_10" BEL
        "the_msx/vdp/von3.palette/ram_q_13_9" BEL
        "the_msx/vdp/von3.palette/ram_q_13_8" BEL
        "the_msx/vdp/von3.palette/ram_q_13_3" BEL
        "the_msx/vdp/von3.palette/ram_q_13_2" BEL
        "the_msx/vdp/von3.palette/ram_q_13_1" BEL
        "the_msx/vdp/von3.palette/ram_q_13_0" BEL
        "the_msx/vdp/von3.palette/ram_q_14_15" BEL
        "the_msx/vdp/von3.palette/ram_q_14_14" BEL
        "the_msx/vdp/von3.palette/ram_q_14_13" BEL
        "the_msx/vdp/von3.palette/ram_q_14_12" BEL
        "the_msx/vdp/von3.palette/ram_q_14_11" BEL
        "the_msx/vdp/von3.palette/ram_q_14_10" BEL
        "the_msx/vdp/von3.palette/ram_q_14_9" BEL
        "the_msx/vdp/von3.palette/ram_q_14_8" BEL
        "the_msx/vdp/von3.palette/ram_q_14_3" BEL
        "the_msx/vdp/von3.palette/ram_q_14_2" BEL
        "the_msx/vdp/von3.palette/ram_q_14_1" BEL
        "the_msx/vdp/von3.palette/ram_q_14_0" BEL
        "the_msx/vdp/von3.palette/ram_q_12_15" BEL
        "the_msx/vdp/von3.palette/ram_q_12_14" BEL
        "the_msx/vdp/von3.palette/ram_q_12_13" BEL
        "the_msx/vdp/von3.palette/ram_q_12_12" BEL
        "the_msx/vdp/von3.palette/ram_q_12_11" BEL
        "the_msx/vdp/von3.palette/ram_q_12_10" BEL
        "the_msx/vdp/von3.palette/ram_q_12_9" BEL
        "the_msx/vdp/von3.palette/ram_q_12_8" BEL
        "the_msx/vdp/von3.palette/ram_q_12_3" BEL
        "the_msx/vdp/von3.palette/ram_q_12_2" BEL
        "the_msx/vdp/von3.palette/ram_q_12_1" BEL
        "the_msx/vdp/von3.palette/ram_q_12_0" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_8" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_7" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_6" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_5" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_4" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_3" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_2" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_1" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_0" BEL
        "the_msx/vdp/vo1_2.scandbl/vs_cnt_s_2" BEL
        "the_msx/vdp/vo1_2.scandbl/vs_cnt_s_1" BEL
        "the_msx/vdp/vo1_2.scandbl/vs_cnt_s_0" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_8" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_7" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_6" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_5" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_4" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_3" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_2" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_1" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_0" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_3" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_2" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_1" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_0" BEL
        "the_msx/vdp/vo1_2.scandbl/hsync_n_o" BEL
        "the_msx/vdp/vo1_2.scandbl/vsync_n_o" BEL
        "the_msx/vdp/vo1_2.scandbl/ovs_t1_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ohs_t1_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ovs_s" BEL
        "the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ohs_s" BEL
        "the_msx/vdp/vo1_2.scandbl/vsync_n_t1_s" BEL
        "the_msx/swiop/spulse_r_s_1" BEL "the_msx/swiop/spulse_r_s_0" BEL
        "the_msx/swiop/spulse_w_s_1" BEL "the_msx/swiop/spulse_w_s_0" BEL
        "the_msx/swiop/ps2fifo/data_o_7" BEL "the_msx/swiop/ps2fifo/data_o_6"
        BEL "the_msx/swiop/ps2fifo/data_o_5" BEL
        "the_msx/swiop/ps2fifo/data_o_4" BEL "the_msx/swiop/ps2fifo/data_o_3"
        BEL "the_msx/swiop/ps2fifo/data_o_2" BEL
        "the_msx/swiop/ps2fifo/data_o_1" BEL "the_msx/swiop/ps2fifo/data_o_0"
        BEL "the_msx/swiop/ps2fifo/fifo_proc.looped_v" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.head_v_3" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.head_v_2" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.head_v_1" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.head_v_0" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.tail_v_3" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.tail_v_2" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.tail_v_1" BEL
        "the_msx/swiop/ps2fifo/fifo_proc.tail_v_0" BEL
        "the_msx/psg/env_gen_cnt_15" BEL "the_msx/psg/env_gen_cnt_14" BEL
        "the_msx/psg/env_gen_cnt_13" BEL "the_msx/psg/env_gen_cnt_12" BEL
        "the_msx/psg/env_gen_cnt_11" BEL "the_msx/psg/env_gen_cnt_10" BEL
        "the_msx/psg/env_gen_cnt_9" BEL "the_msx/psg/env_gen_cnt_8" BEL
        "the_msx/psg/env_gen_cnt_7" BEL "the_msx/psg/env_gen_cnt_6" BEL
        "the_msx/psg/env_gen_cnt_5" BEL "the_msx/psg/env_gen_cnt_4" BEL
        "the_msx/psg/env_gen_cnt_3" BEL "the_msx/psg/env_gen_cnt_2" BEL
        "the_msx/psg/env_gen_cnt_1" BEL "the_msx/psg/env_gen_cnt_0" BEL
        "the_msx/psg/tone_gen_cnt_3_11" BEL "the_msx/psg/tone_gen_cnt_3_10"
        BEL "the_msx/psg/tone_gen_cnt_3_9" BEL "the_msx/psg/tone_gen_cnt_3_8"
        BEL "the_msx/psg/tone_gen_cnt_3_7" BEL "the_msx/psg/tone_gen_cnt_3_6"
        BEL "the_msx/psg/tone_gen_cnt_3_5" BEL "the_msx/psg/tone_gen_cnt_3_4"
        BEL "the_msx/psg/tone_gen_cnt_3_3" BEL "the_msx/psg/tone_gen_cnt_3_2"
        BEL "the_msx/psg/tone_gen_cnt_3_1" BEL "the_msx/psg/tone_gen_cnt_3_0"
        BEL "the_msx/psg/tone_gen_cnt_2_11" BEL
        "the_msx/psg/tone_gen_cnt_2_10" BEL "the_msx/psg/tone_gen_cnt_2_9" BEL
        "the_msx/psg/tone_gen_cnt_2_8" BEL "the_msx/psg/tone_gen_cnt_2_7" BEL
        "the_msx/psg/tone_gen_cnt_2_6" BEL "the_msx/psg/tone_gen_cnt_2_5" BEL
        "the_msx/psg/tone_gen_cnt_2_4" BEL "the_msx/psg/tone_gen_cnt_2_3" BEL
        "the_msx/psg/tone_gen_cnt_2_2" BEL "the_msx/psg/tone_gen_cnt_2_1" BEL
        "the_msx/psg/tone_gen_cnt_2_0" BEL "the_msx/psg/tone_gen_cnt_1_11" BEL
        "the_msx/psg/tone_gen_cnt_1_10" BEL "the_msx/psg/tone_gen_cnt_1_9" BEL
        "the_msx/psg/tone_gen_cnt_1_8" BEL "the_msx/psg/tone_gen_cnt_1_7" BEL
        "the_msx/psg/tone_gen_cnt_1_6" BEL "the_msx/psg/tone_gen_cnt_1_5" BEL
        "the_msx/psg/tone_gen_cnt_1_4" BEL "the_msx/psg/tone_gen_cnt_1_3" BEL
        "the_msx/psg/tone_gen_cnt_1_2" BEL "the_msx/psg/tone_gen_cnt_1_1" BEL
        "the_msx/psg/tone_gen_cnt_1_0" BEL "the_msx/psg/noise_gen_cnt_4" BEL
        "the_msx/psg/noise_gen_cnt_3" BEL "the_msx/psg/noise_gen_cnt_2" BEL
        "the_msx/psg/noise_gen_cnt_1" BEL "the_msx/psg/noise_gen_cnt_0" BEL
        "the_msx/psg/audio_ch_mix_o_7" BEL "the_msx/psg/audio_ch_mix_o_6" BEL
        "the_msx/psg/audio_ch_mix_o_5" BEL "the_msx/psg/audio_ch_mix_o_4" BEL
        "the_msx/psg/audio_ch_mix_o_3" BEL "the_msx/psg/audio_ch_mix_o_2" BEL
        "the_msx/psg/audio_ch_mix_o_1" BEL "the_msx/psg/audio_ch_mix_o_0" BEL
        "the_msx/psg/C_4" BEL "the_msx/psg/C_3" BEL "the_msx/psg/C_2" BEL
        "the_msx/psg/C_1" BEL "the_msx/psg/C_0" BEL "the_msx/psg/B_4" BEL
        "the_msx/psg/B_3" BEL "the_msx/psg/B_2" BEL "the_msx/psg/B_1" BEL
        "the_msx/psg/B_0" BEL "the_msx/psg/A_4" BEL "the_msx/psg/A_3" BEL
        "the_msx/psg/A_2" BEL "the_msx/psg/A_1" BEL "the_msx/psg/A_0" BEL
        "the_msx/psg/tone_gen_op_3" BEL "the_msx/psg/tone_gen_op_2" BEL
        "the_msx/psg/tone_gen_op_1" BEL "the_msx/psg/poly17_16" BEL
        "the_msx/psg/poly17_15" BEL "the_msx/psg/poly17_14" BEL
        "the_msx/psg/poly17_13" BEL "the_msx/psg/poly17_12" BEL
        "the_msx/psg/poly17_11" BEL "the_msx/psg/poly17_10" BEL
        "the_msx/psg/poly17_9" BEL "the_msx/psg/poly17_8" BEL
        "the_msx/psg/poly17_7" BEL "the_msx/psg/poly17_6" BEL
        "the_msx/psg/poly17_5" BEL "the_msx/psg/poly17_4" BEL
        "the_msx/psg/poly17_3" BEL "the_msx/psg/poly17_2" BEL
        "the_msx/psg/poly17_1" BEL "the_msx/psg/poly17_0" BEL
        "the_msx/psg/ena_div" BEL "clks/pos_cnt3_q_1" BEL "clks/pos_cnt3_q_0"
        BEL "clks/neg_cnt3_q_1" BEL "clks/neg_cnt3_q_0" BEL
        "clks/clk1_cnt_q_2" BEL "clks/clk1_cnt_q_1" BEL "clks/clock_vdp_s" BEL
        "i2s/bitcount_3" BEL "i2s/bitcount_1" BEL "i2s/bitcount_0" BEL
        "i2s/bitcount_2" BEL "i2s/shiftreg_16" BEL "i2s/shiftreg_15" BEL
        "i2s/shiftreg_14" BEL "i2s/shiftreg_13" BEL "i2s/shiftreg_12" BEL
        "i2s/shiftreg_11" BEL "i2s/shiftreg_10" BEL "i2s/shiftreg_9" BEL
        "i2s/shiftreg_8" BEL "i2s/shiftreg_7" BEL "i2s/shiftreg_6" BEL
        "i2s/shiftreg_5" BEL "i2s/shiftreg_4" BEL "i2s/shiftreg_3" BEL
        "i2s/shiftreg_2" BEL "i2s/mclk_r" BEL "opll1/og/Mmem/init_ch_4" BEL
        "opll1/og/Mmem/init_ch_3" BEL "opll1/og/Mmem/init_ch_2" BEL
        "opll1/og/Mmem/init_ch_1" BEL "opll1/og/Mmem/init_ch_0" BEL
        "opll1/og/Fmem/init_ch_3" BEL "opll1/og/Fmem/init_ch_2" BEL
        "opll1/og/Fmem/init_ch_1" BEL "opll1/og/Fmem/init_ch_0" BEL
        "opll1/s5/ff_count_6" BEL "opll1/s5/ff_count_5" BEL
        "opll1/s5/ff_count_3" BEL "opll1/s5/ff_count_2" BEL
        "opll1/s5/ff_count_4" BEL "opll1/s5/ff_count_1" BEL
        "opll1/s5/ff_count_0" BEL "opll1/s2/ff_count_5" BEL
        "opll1/s2/ff_count_4" BEL "opll1/s2/ff_count_6" BEL
        "opll1/s2/ff_count_3" BEL "opll1/s2/ff_count_2" BEL
        "opll1/s8/ff_count_6" BEL "opll1/s8/ff_count_5" BEL
        "opll1/s8/ff_count_4" BEL "opll1/s8/ff_count_2" BEL
        "opll1/s8/ff_count_1" BEL "opll1/s8/ff_count_3" BEL
        "opll1/s0/ff_count_6" BEL "opll1/s0/ff_count_4" BEL
        "opll1/s0/ff_count_3" BEL "opll1/s0/ff_count_5" BEL
        "opll1/s0/ff_count_1" BEL "opll1/og/mo_wdata_sign" BEL
        "opll1/og/mo_wdata_value_8" BEL "opll1/og/mo_wdata_value_7" BEL
        "opll1/og/mo_wdata_value_6" BEL "opll1/og/mo_wdata_value_5" BEL
        "opll1/og/mo_wdata_value_4" BEL "opll1/og/mo_wdata_value_3" BEL
        "opll1/og/mo_wdata_value_2" BEL "opll1/og/mo_wdata_value_1" BEL
        "opll1/og/mo_wdata_value_0" BEL "opll1/op/opout_13" BEL
        "opll1/op/opout_12" BEL "opll1/op/opout_11" BEL "opll1/op/opout_10"
        BEL "opll1/op/opout_9" BEL "opll1/op/opout_8" BEL "opll1/op/opout_7"
        BEL "opll1/op/opout_6" BEL "opll1/op/opout_5" BEL "opll1/op/opout_4"
        BEL "opll1/op/opout_3" BEL "opll1/op/opout_2" BEL "opll1/op/opout_1"
        BEL "opll1/op/opout_0" BEL "opll1/op/addr_17" BEL "opll1/op/addr_16"
        BEL "opll1/op/addr_15" BEL "opll1/op/addr_14" BEL "opll1/op/addr_13"
        BEL "opll1/op/addr_12" BEL "opll1/op/addr_11" BEL "opll1/op/addr_10"
        BEL "opll1/op/addr_9" BEL "opll1/op/addr_8" BEL "opll1/op/addr_7" BEL
        "opll1/op/addr_6" BEL "opll1/op/addr_5" BEL "opll1/op/addr_4" BEL
        "opll1/op/addr_3" BEL "opll1/op/addr_2" BEL "opll1/op/addr_1" BEL
        "opll1/op/addr_0" BEL "opll1/og/fb_wdata_value_8" BEL
        "opll1/og/fb_wdata_value_7" BEL "opll1/og/fb_wdata_value_6" BEL
        "opll1/og/fb_wdata_value_5" BEL "opll1/og/fb_wdata_value_4" BEL
        "opll1/og/fb_wdata_value_3" BEL "opll1/og/fb_wdata_value_2" BEL
        "opll1/og/fb_wdata_value_1" BEL "opll1/og/fb_wdata_value_0" BEL
        "opll1/og/fb_wdata_sign" BEL "opll1/op/ff_egout_12" BEL
        "opll1/op/ff_egout_11" BEL "opll1/op/ff_egout_10" BEL
        "opll1/op/ff_egout_9" BEL "opll1/op/ff_egout_8" BEL
        "opll1/op/ff_egout_7" BEL "opll1/op/ff_egout_6" BEL
        "opll1/op/ff_egout_5" BEL "opll1/op/ff_egout_4" BEL
        "opll1/op/ff_egout_3" BEL "opll1/op/ff_egout_2" BEL
        "opll1/op/ff_egout_1" BEL "opll1/op/ff_egout_0" BEL "opll1/op/faddr_3"
        BEL "opll1/op/faddr_2" BEL "opll1/op/faddr_1" BEL "opll1/op/faddr_0"
        BEL "opll1/og/mo_addr_4" BEL "opll1/og/mo_addr_3" BEL
        "opll1/og/mo_addr_2" BEL "opll1/og/mo_addr_1" BEL "opll1/og/mo_addr_0"
        BEL "opll1/og/fb_addr_3" BEL "opll1/og/fb_addr_2" BEL
        "opll1/og/fb_addr_1" BEL "opll1/og/fb_addr_0" BEL "opll1/oplldat_7"
        BEL "opll1/oplldat_6" BEL "opll1/oplldat_5" BEL "opll1/oplldat_4" BEL
        "opll1/oplldat_3" BEL "opll1/oplldat_2" BEL "opll1/oplldat_1" BEL
        "opll1/oplldat_0" BEL "opll1/opllptr_7" BEL "opll1/opllptr_6" BEL
        "opll1/opllptr_5" BEL "opll1/opllptr_4" BEL "opll1/opllptr_3" BEL
        "opll1/opllptr_2" BEL "opll1/opllptr_1" BEL "opll1/opllptr_0" BEL
        "opll1/ct/Mram_inst_cache4" BEL "opll1/ct/Mram_inst_cache3" BEL
        "opll1/ct/Mram_inst_cache1" BEL "opll1/ct/Mram_inst_cache2" BEL
        "opll1/ct/tl_6" BEL "opll1/ct/tl_5" BEL "opll1/ct/tl_4" BEL
        "opll1/ct/tl_3" BEL "opll1/ct/tl_2" BEL "opll1/ct/tl_1" BEL
        "opll1/ct/tl_0" BEL "opll1/ct/rr_3" BEL "opll1/ct/rr_2" BEL
        "opll1/ct/rr_1" BEL "opll1/ct/rr_0" BEL "opll1/ct/rks_3" BEL
        "opll1/ct/rks_2" BEL "opll1/ct/rks_1" BEL "opll1/ct/rks_0" BEL
        "opll1/ct/pm" BEL "opll1/ct/am" BEL "opll1/ct/wf" BEL "opll1/ct/fb_2"
        BEL "opll1/ct/fb_1" BEL "opll1/ct/fb_0" BEL "opll1/ct/ml_3" BEL
        "opll1/ct/ml_2" BEL "opll1/ct/ml_1" BEL "opll1/ct/ml_0" BEL
        "opll1/ct/sl_3" BEL "opll1/ct/sl_2" BEL "opll1/ct/sl_1" BEL
        "opll1/ct/sl_0" BEL "opll1/ct/dr_3" BEL "opll1/ct/dr_2" BEL
        "opll1/ct/dr_1" BEL "opll1/ct/dr_0" BEL "opll1/ct/ar_3" BEL
        "opll1/ct/ar_2" BEL "opll1/ct/ar_1" BEL "opll1/ct/ar_0" BEL
        "opll1/ct/slot_voice_addr_5" BEL "opll1/ct/slot_voice_addr_4" BEL
        "opll1/ct/slot_voice_addr_3" BEL "opll1/ct/slot_voice_addr_2" BEL
        "opll1/ct/slot_voice_addr_1" BEL "opll1/ct/user_voice_wdata_RR_3" BEL
        "opll1/ct/user_voice_wdata_RR_2" BEL "opll1/ct/user_voice_wdata_RR_1"
        BEL "opll1/ct/user_voice_wdata_RR_0" BEL
        "opll1/ct/user_voice_wdata_SL_3" BEL "opll1/ct/user_voice_wdata_SL_2"
        BEL "opll1/ct/user_voice_wdata_SL_1" BEL
        "opll1/ct/user_voice_wdata_SL_0" BEL "opll1/ct/user_voice_wdata_DR_3"
        BEL "opll1/ct/user_voice_wdata_DR_2" BEL
        "opll1/ct/user_voice_wdata_DR_1" BEL "opll1/ct/user_voice_wdata_DR_0"
        BEL "opll1/ct/user_voice_wdata_AR_3" BEL
        "opll1/ct/user_voice_wdata_AR_2" BEL "opll1/ct/user_voice_wdata_AR_1"
        BEL "opll1/ct/user_voice_wdata_AR_0" BEL
        "opll1/ct/user_voice_wdata_WF" BEL "opll1/ct/user_voice_wdata_ML_3"
        BEL "opll1/ct/user_voice_wdata_ML_2" BEL
        "opll1/ct/user_voice_wdata_ML_1" BEL "opll1/ct/user_voice_wdata_ML_0"
        BEL "opll1/ct/user_voice_wdata_KR" BEL
        "opll1/ct/user_voice_wdata_KL_1" BEL "opll1/ct/user_voice_wdata_KL_0"
        BEL "opll1/ct/user_voice_wdata_EG" BEL "opll1/ct/user_voice_wdata_PM"
        BEL "opll1/ct/user_voice_wdata_AM" BEL
        "opll1/ct/user_voice_wdata_FB_2" BEL "opll1/ct/user_voice_wdata_FB_1"
        BEL "opll1/ct/user_voice_wdata_FB_0" BEL "opll1/ct/fnum_8" BEL
        "opll1/ct/fnum_7" BEL "opll1/ct/fnum_6" BEL "opll1/ct/fnum_5" BEL
        "opll1/ct/fnum_4" BEL "opll1/ct/fnum_3" BEL "opll1/ct/fnum_2" BEL
        "opll1/ct/fnum_1" BEL "opll1/ct/fnum_0" BEL "opll1/ct/blk_2" BEL
        "opll1/ct/blk_1" BEL "opll1/ct/blk_0" BEL
        "opll1/ct/user_voice_wdata_TL_5" BEL "opll1/ct/user_voice_wdata_TL_4"
        BEL "opll1/ct/user_voice_wdata_TL_3" BEL
        "opll1/ct/user_voice_wdata_TL_2" BEL "opll1/ct/user_voice_wdata_TL_1"
        BEL "opll1/ct/user_voice_wdata_TL_0" BEL "opll1/ct/regs_wdata_23" BEL
        "opll1/ct/regs_wdata_22" BEL "opll1/ct/regs_wdata_21" BEL
        "opll1/ct/regs_wdata_20" BEL "opll1/ct/regs_wdata_19" BEL
        "opll1/ct/regs_wdata_18" BEL "opll1/ct/regs_wdata_17" BEL
        "opll1/ct/regs_wdata_16" BEL "opll1/ct/regs_wdata_15" BEL
        "opll1/ct/regs_wdata_14" BEL "opll1/ct/regs_wdata_13" BEL
        "opll1/ct/regs_wdata_12" BEL "opll1/ct/regs_wdata_11" BEL
        "opll1/ct/regs_wdata_10" BEL "opll1/ct/regs_wdata_9" BEL
        "opll1/ct/regs_wdata_8" BEL "opll1/ct/regs_wdata_7" BEL
        "opll1/ct/regs_wdata_6" BEL "opll1/ct/regs_wdata_5" BEL
        "opll1/ct/regs_wdata_4" BEL "opll1/ct/regs_wdata_3" BEL
        "opll1/ct/regs_wdata_2" BEL "opll1/ct/regs_wdata_1" BEL
        "opll1/ct/regs_wdata_0" BEL "opll1/ct/rhythm" BEL "opll1/ct/key" BEL
        "opll1/ct/regs_addr_3" BEL "opll1/ct/regs_addr_2" BEL
        "opll1/ct/regs_addr_1" BEL "opll1/ct/regs_addr_0" BEL
        "opll1/ct/vindex_0" BEL "opll1/ct/rflag_5" BEL "opll1/ct/rflag_4" BEL
        "opll1/ct/rflag_3" BEL "opll1/ct/rflag_2" BEL "opll1/ct/rflag_1" BEL
        "opll1/ct/rflag_0" BEL "opll1/ct/vmem/init_id_5" BEL
        "opll1/ct/vmem/init_id_4" BEL "opll1/ct/vmem/init_id_3" BEL
        "opll1/ct/vmem/init_id_2" BEL "opll1/ct/vmem/init_id_1" BEL
        "opll1/ct/vmem/init_id_0" BEL "opll1/ct/vmem/rstate_FSM_FFd1" BEL
        "opll1/ct/vmem/rstate_FSM_FFd2" BEL "opll1/ct/vmem/rom_addr_5" BEL
        "opll1/ct/vmem/rom_addr_4" BEL "opll1/ct/vmem/rom_addr_3" BEL
        "opll1/ct/vmem/rom_addr_2" BEL "opll1/ct/vmem/rom_addr_1" BEL
        "opll1/ct/vmem/rom_addr_0" BEL "opll1/ct/vmem/ROM2413/data_RR_3" BEL
        "opll1/ct/vmem/ROM2413/data_RR_2" BEL
        "opll1/ct/vmem/ROM2413/data_RR_1" BEL
        "opll1/ct/vmem/ROM2413/data_RR_0" BEL
        "opll1/ct/vmem/ROM2413/data_SL_2" BEL
        "opll1/ct/vmem/ROM2413/data_SL_1" BEL
        "opll1/ct/vmem/ROM2413/data_SL_0" BEL
        "opll1/ct/vmem/ROM2413/data_DR_3" BEL
        "opll1/ct/vmem/ROM2413/data_DR_2" BEL
        "opll1/ct/vmem/ROM2413/data_DR_1" BEL
        "opll1/ct/vmem/ROM2413/data_DR_0" BEL
        "opll1/ct/vmem/ROM2413/data_AR_3" BEL
        "opll1/ct/vmem/ROM2413/data_AR_2" BEL
        "opll1/ct/vmem/ROM2413/data_AR_1" BEL
        "opll1/ct/vmem/ROM2413/data_AR_0" BEL
        "opll1/ct/vmem/ROM2413/data_FB_2" BEL
        "opll1/ct/vmem/ROM2413/data_FB_1" BEL
        "opll1/ct/vmem/ROM2413/data_FB_0" BEL "opll1/ct/vmem/ROM2413/data_WF"
        BEL "opll1/ct/vmem/ROM2413/data_TL_5" BEL
        "opll1/ct/vmem/ROM2413/data_TL_4" BEL
        "opll1/ct/vmem/ROM2413/data_TL_3" BEL
        "opll1/ct/vmem/ROM2413/data_TL_2" BEL
        "opll1/ct/vmem/ROM2413/data_TL_1" BEL
        "opll1/ct/vmem/ROM2413/data_TL_0" BEL
        "opll1/ct/vmem/ROM2413/data_KL_1" BEL
        "opll1/ct/vmem/ROM2413/data_KL_0" BEL
        "opll1/ct/vmem/ROM2413/data_ML_3" BEL
        "opll1/ct/vmem/ROM2413/data_ML_2" BEL
        "opll1/ct/vmem/ROM2413/data_ML_1" BEL
        "opll1/ct/vmem/ROM2413/data_ML_0" BEL "opll1/ct/vmem/ROM2413/data_KR"
        BEL "opll1/ct/vmem/ROM2413/data_EG" BEL
        "opll1/ct/vmem/ROM2413/data_PM" BEL "opll1/ct/vmem/ROM2413/data_AM"
        PIN "opll1/eg/u_attack_table/u_attack_table_mul/Mmult_w_mul_pins<92>"
        BEL "opll1/eg/egout_12" BEL "opll1/eg/egout_11" BEL
        "opll1/eg/egout_10" BEL "opll1/eg/egout_9" BEL "opll1/eg/egout_8" BEL
        "opll1/eg/egout_7" BEL "opll1/eg/egout_6" BEL "opll1/eg/egout_5" BEL
        "opll1/eg/egout_4" BEL "opll1/eg/egout_3" BEL "opll1/eg/egout_2" BEL
        "opll1/eg/egout_1" BEL "opll1/eg/egout_0" BEL "opll1/eg/memin_state_1"
        BEL "opll1/eg/memin_state_0" BEL "opll1/eg/u_attack_table/data_12" BEL
        "opll1/eg/u_attack_table/data_11" BEL
        "opll1/eg/u_attack_table/data_10" BEL "opll1/eg/u_attack_table/data_9"
        BEL "opll1/eg/u_attack_table/data_8" BEL
        "opll1/eg/u_attack_table/data_7" BEL "opll1/eg/u_attack_table/data_6"
        BEL "opll1/eg/u_attack_table/data_5" BEL
        "opll1/eg/u_attack_table/data_4" BEL "opll1/eg/u_attack_table/data_3"
        BEL "opll1/eg/u_attack_table/data_2" BEL
        "opll1/eg/u_attack_table/data_1" BEL "opll1/eg/u_attack_table/data_0"
        BEL "opll1/eg/u_attack_table/ff_d1_6" BEL
        "opll1/eg/u_attack_table/ff_d1_5" BEL
        "opll1/eg/u_attack_table/ff_d1_4" BEL
        "opll1/eg/u_attack_table/ff_d1_3" BEL
        "opll1/eg/u_attack_table/ff_d1_2" BEL
        "opll1/eg/u_attack_table/ff_d1_1" BEL
        "opll1/eg/u_attack_table/ff_d1_0" BEL "opll1/eg/aridx_21" BEL
        "opll1/eg/aridx_20" BEL "opll1/eg/aridx_19" BEL "opll1/eg/aridx_18"
        BEL "opll1/eg/aridx_17" BEL "opll1/eg/aridx_16" BEL
        "opll1/eg/aridx_15" BEL "opll1/eg/aridx_14" BEL "opll1/eg/aridx_13"
        BEL "opll1/eg/aridx_12" BEL "opll1/eg/aridx_11" BEL
        "opll1/eg/aridx_10" BEL "opll1/eg/aridx_9" BEL "opll1/eg/aridx_8" BEL
        "opll1/eg/aridx_7" BEL "opll1/eg/egphase_22" BEL "opll1/eg/egphase_21"
        BEL "opll1/eg/egphase_20" BEL "opll1/eg/egphase_19" BEL
        "opll1/eg/egphase_18" BEL "opll1/eg/egphase_17" BEL
        "opll1/eg/egphase_16" BEL "opll1/eg/egphase_15" BEL
        "opll1/eg/egphase_14" BEL "opll1/eg/egphase_13" BEL
        "opll1/eg/egphase_12" BEL "opll1/eg/egphase_11" BEL
        "opll1/eg/egphase_10" BEL "opll1/eg/egphase_9" BEL
        "opll1/eg/egphase_8" BEL "opll1/eg/egphase_7" BEL "opll1/eg/egphase_6"
        BEL "opll1/eg/egphase_5" BEL "opll1/eg/egphase_4" BEL
        "opll1/eg/egphase_3" BEL "opll1/eg/egphase_2" BEL "opll1/eg/egphase_1"
        BEL "opll1/eg/egphase_0" BEL "opll1/eg/memin_phase_22" BEL
        "opll1/eg/memin_phase_21" BEL "opll1/eg/memin_phase_20" BEL
        "opll1/eg/memin_phase_19" BEL "opll1/eg/memin_phase_18" BEL
        "opll1/eg/memin_phase_17" BEL "opll1/eg/memin_phase_16" BEL
        "opll1/eg/memin_phase_15" BEL "opll1/eg/memin_phase_14" BEL
        "opll1/eg/memin_phase_13" BEL "opll1/eg/memin_phase_12" BEL
        "opll1/eg/memin_phase_11" BEL "opll1/eg/memin_phase_10" BEL
        "opll1/eg/memin_phase_9" BEL "opll1/eg/memin_phase_8" BEL
        "opll1/eg/memin_phase_7" BEL "opll1/eg/memin_phase_6" BEL
        "opll1/eg/memin_phase_5" BEL "opll1/eg/memin_phase_4" BEL
        "opll1/eg/memin_phase_3" BEL "opll1/eg/memin_phase_2" BEL
        "opll1/eg/memin_phase_1" BEL "opll1/eg/memin_phase_0" BEL
        "opll1/eg/amphase_19" BEL "opll1/eg/amphase_18" BEL
        "opll1/eg/amphase_17" BEL "opll1/eg/amphase_16" BEL
        "opll1/eg/amphase_15" BEL "opll1/eg/amphase_14" BEL
        "opll1/eg/amphase_13" BEL "opll1/eg/amphase_12" BEL
        "opll1/eg/amphase_11" BEL "opll1/eg/amphase_10" BEL
        "opll1/eg/amphase_9" BEL "opll1/eg/amphase_8" BEL "opll1/eg/amphase_7"
        BEL "opll1/eg/amphase_6" BEL "opll1/eg/amphase_5" BEL
        "opll1/eg/amphase_4" BEL "opll1/eg/amphase_3" BEL "opll1/eg/amphase_2"
        BEL "opll1/eg/amphase_1" BEL "opll1/eg/amphase_0" BEL
        "opll1/eg/rslot_4" BEL "opll1/eg/rslot_3" BEL "opll1/eg/rslot_2" BEL
        "opll1/eg/rslot_1" BEL "opll1/eg/rslot_0" BEL "opll1/eg/rm_4" BEL
        "opll1/eg/rm_3" BEL "opll1/eg/rm_2" BEL "opll1/eg/rm_1" BEL
        "opll1/eg/rm_0" BEL "opll1/eg/egstate_1" BEL "opll1/eg/egstate_0" BEL
        "opll1/eg/lastkey_17" BEL "opll1/eg/lastkey_16" BEL
        "opll1/eg/lastkey_15" BEL "opll1/eg/lastkey_14" BEL
        "opll1/eg/lastkey_13" BEL "opll1/eg/lastkey_12" BEL
        "opll1/eg/lastkey_11" BEL "opll1/eg/lastkey_10" BEL
        "opll1/eg/lastkey_9" BEL "opll1/eg/lastkey_8" BEL "opll1/eg/lastkey_7"
        BEL "opll1/eg/lastkey_6" BEL "opll1/eg/lastkey_5" BEL
        "opll1/eg/lastkey_4" BEL "opll1/eg/lastkey_3" BEL "opll1/eg/lastkey_2"
        BEL "opll1/eg/lastkey_1" BEL "opll1/eg/lastkey_0" BEL
        "opll1/eg/ntable_16" BEL "opll1/eg/ntable_15" BEL "opll1/eg/ntable_14"
        BEL "opll1/eg/ntable_0" BEL "opll1/pg/pmcount_12" BEL
        "opll1/pg/pmcount_11" BEL "opll1/pg/pmcount_10" BEL
        "opll1/pg/pmcount_9" BEL "opll1/pg/pmcount_8" BEL "opll1/pg/pmcount_7"
        BEL "opll1/pg/pmcount_6" BEL "opll1/pg/pmcount_5" BEL
        "opll1/pg/pmcount_4" BEL "opll1/pg/pmcount_3" BEL "opll1/pg/pmcount_2"
        BEL "opll1/pg/pmcount_1" BEL "opll1/pg/pmcount_0" BEL "opll1/pg/noise"
        BEL "opll1/pg/pgout_17" BEL "opll1/pg/pgout_16" BEL
        "opll1/pg/pgout_15" BEL "opll1/pg/pgout_14" BEL "opll1/pg/pgout_13"
        BEL "opll1/pg/pgout_12" BEL "opll1/pg/pgout_11" BEL
        "opll1/pg/pgout_10" BEL "opll1/pg/pgout_9" BEL "opll1/pg/pgout_8" BEL
        "opll1/pg/pgout_7" BEL "opll1/pg/pgout_6" BEL "opll1/pg/pgout_5" BEL
        "opll1/pg/pgout_4" BEL "opll1/pg/pgout_3" BEL "opll1/pg/pgout_2" BEL
        "opll1/pg/pgout_1" BEL "opll1/pg/pgout_0" BEL "opll1/pg/memin_17" BEL
        "opll1/pg/memin_16" BEL "opll1/pg/memin_15" BEL "opll1/pg/memin_14"
        BEL "opll1/pg/memin_13" BEL "opll1/pg/memin_12" BEL
        "opll1/pg/memin_11" BEL "opll1/pg/memin_10" BEL "opll1/pg/memin_9" BEL
        "opll1/pg/memin_8" BEL "opll1/pg/memin_7" BEL "opll1/pg/memin_6" BEL
        "opll1/pg/memin_5" BEL "opll1/pg/memin_4" BEL "opll1/pg/memin_3" BEL
        "opll1/pg/memin_2" BEL "opll1/pg/memin_1" BEL "opll1/pg/memin_0" PIN
        "opll1/op/u_sine_table/u_interpolate_mul/Mmult_w_mul_pins<92>" BEL
        "opll1/op/u_sine_table/ff_data_13" BEL
        "opll1/op/u_sine_table/ff_data_12" BEL
        "opll1/op/u_sine_table/ff_data_11" BEL
        "opll1/op/u_sine_table/ff_data_10" BEL
        "opll1/op/u_sine_table/ff_data_9" BEL
        "opll1/op/u_sine_table/ff_data_8" BEL
        "opll1/op/u_sine_table/ff_data_7" BEL
        "opll1/op/u_sine_table/ff_data_6" BEL
        "opll1/op/u_sine_table/ff_data_5" BEL
        "opll1/op/u_sine_table/ff_data_4" BEL
        "opll1/op/u_sine_table/ff_data_3" BEL
        "opll1/op/u_sine_table/ff_data_2" BEL
        "opll1/op/u_sine_table/ff_data_1" BEL
        "opll1/op/u_sine_table/ff_data_0" BEL "opll1/op/u_sine_table/ff_wf"
        BEL "opll1/op/u_sine_table/ff_sign" PIN
        "opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul_pins<92>" BEL
        "opll1/og/Ltbl/data_value_8" BEL "opll1/og/Ltbl/data_value_7" BEL
        "opll1/og/Ltbl/data_value_6" BEL "opll1/og/Ltbl/data_value_5" BEL
        "opll1/og/Ltbl/data_value_4" BEL "opll1/og/Ltbl/data_value_3" BEL
        "opll1/og/Ltbl/data_value_2" BEL "opll1/og/Ltbl/data_value_1" BEL
        "opll1/og/Ltbl/data_value_0" BEL "opll1/sm/sum_ro_s_12" BEL
        "opll1/sm/sum_ro_s_11" BEL "opll1/sm/sum_ro_s_10" BEL
        "opll1/sm/sum_ro_s_9" BEL "opll1/sm/sum_ro_s_8" BEL
        "opll1/sm/sum_ro_s_7" BEL "opll1/sm/sum_ro_s_6" BEL
        "opll1/sm/sum_ro_s_5" BEL "opll1/sm/sum_ro_s_4" BEL
        "opll1/sm/sum_ro_s_3" BEL "opll1/sm/sum_ro_s_2" BEL
        "opll1/sm/sum_ro_s_1" BEL "opll1/sm/sum_ro_s_0" BEL
        "opll1/sm/sum_mo_s_12" BEL "opll1/sm/sum_mo_s_11" BEL
        "opll1/sm/sum_mo_s_10" BEL "opll1/sm/sum_mo_s_9" BEL
        "opll1/sm/sum_mo_s_8" BEL "opll1/sm/sum_mo_s_7" BEL
        "opll1/sm/sum_mo_s_6" BEL "opll1/sm/sum_mo_s_5" BEL
        "opll1/sm/sum_mo_s_4" BEL "opll1/sm/sum_mo_s_3" BEL
        "opll1/sm/sum_mo_s_2" BEL "opll1/sm/sum_mo_s_1" BEL
        "opll1/sm/sum_mo_s_0" BEL "opll1/sm/maddr_4" BEL "opll1/sm/maddr_3"
        BEL "opll1/sm/maddr_2" BEL "opll1/sm/maddr_1" BEL "opll1/sm/maddr_0"
        BEL "opll1/sm/melody_o_12" BEL "opll1/sm/melody_o_11" BEL
        "opll1/sm/melody_o_10" BEL "opll1/sm/melody_o_9" BEL
        "opll1/sm/melody_o_8" BEL "opll1/sm/melody_o_7" BEL
        "opll1/sm/melody_o_6" BEL "opll1/sm/melody_o_5" BEL
        "opll1/sm/melody_o_4" BEL "opll1/sm/melody_o_3" BEL
        "opll1/sm/melody_o_2" BEL "opll1/sm/melody_o_1" BEL
        "opll1/sm/melody_o_0" BEL "opll1/sm/rhythm_o_12" BEL
        "opll1/sm/rhythm_o_11" BEL "opll1/sm/rhythm_o_10" BEL
        "opll1/sm/rhythm_o_9" BEL "opll1/sm/rhythm_o_8" BEL
        "opll1/sm/rhythm_o_7" BEL "opll1/sm/rhythm_o_6" BEL
        "opll1/sm/rhythm_o_5" BEL "opll1/sm/rhythm_o_4" BEL
        "opll1/sm/rhythm_o_3" BEL "opll1/sm/rhythm_o_2" BEL
        "opll1/sm/rhythm_o_1" BEL "opll1/sm/rhythm_o_0" BEL
        "the_msx/swiop/ps2fifo/empty_o" BEL "the_msx/swiop/ps2fifo/full_o" BEL
        "the_msx/psg/env_vol_4" BEL "the_msx/psg/env_vol_3" BEL
        "the_msx/psg/env_vol_2" BEL "the_msx/psg/env_vol_1" BEL
        "the_msx/psg/env_vol_0" BEL "the_msx/psg/cnt_div_3" BEL
        "the_msx/psg/cnt_div_2" BEL "the_msx/psg/cnt_div_1" BEL
        "the_msx/psg/cnt_div_0" BEL "the_msx/escci/flag_v" BEL
        "the_msx/escci/SccWave/ff_rst_ch_e" BEL
        "the_msx/escci/SccWave/ff_rst_ch_d" BEL
        "the_msx/escci/SccWave/ff_rst_ch_c" BEL
        "the_msx/escci/SccWave/ff_rst_ch_b" BEL
        "the_msx/escci/SccWave/ff_rst_ch_a" BEL
        "the_msx/escci/SccWave/reg_mode_sel_5" BEL
        "the_msx/vdp/cpu_io_b/wrvram_sched_q" BEL
        "the_msx/vdp/cpu_io_b/rdvram_sched_q" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_0_6" BEL
        "the_msx/vdp/cpu_io_b/sprite_coll_q" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_q" BEL
        "the_msx/vdp/cpu_io_b/wrvram_q" BEL
        "the_msx/vdp/cpu_io_b/wrpal_byte2_s" BEL
        "the_msx/vdp/cpu_io_b/rdvram_q" BEL "the_msx/vdp/cpu_io_b/int_n_q" BEL
        "the_msx/vdp/hor_vert_b/vblank_q" BEL
        "the_msx/vdp/hor_vert_b/vsync_n_o" BEL
        "the_msx/vdp/hor_vert_b/hblank_q" BEL
        "the_msx/vdp/hor_vert_b/hsync_n_o" BEL
        "the_msx/vdp/ctrl_b/sprite_line_act_q" BEL
        "the_msx/vdp/ctrl_b/vert_active_q" BEL
        "the_msx/vdp/ctrl_b/sprite_active_q" BEL
        "the_msx/vdp/ctrl_b/hor_active_q" BEL
        "the_msx/vdp/vo1_2.scandbl/obank_s" BEL
        "the_msx/vdp/vo1_2.scandbl/oddline_s" BEL "clks/clock_3m_s" BEL
        "i2s/bclk_r" BEL "i2s/lrclk_r" BEL "opll1/og/mo_wr" BEL
        "opll1/og/fb_wr" BEL "opll1/opllwr" BEL "opll1/ct/extra_mode" BEL
        "opll1/ct/regs_wr" BEL "opll1/ct/user_voice_wr" BEL
        "opll1/ct/vmem/ram_wr_s" BEL "opll1/eg/memwr" BEL "opll1/pg/noise17"
        BEL "opll1/pg/noise14" BEL "opll1/pg/memwr" BEL "opll1/sm/mmute" BEL
        "opll1/sm/rmute" BEL "the_msx/vdp/cpu_io_b/reg_if.incr_palidx_v" BEL
        "the_msx/vdp/cpu_io_b/vertfreq_d_o" BEL "the_msx/psg/noise_div" BEL
        "clks/clock_psg_en_s" BEL "the_msx/psg/env_hold" BEL
        "the_msx/psg/env_inc" BEL "the_msx/vdp/cpu_io_b/vertfreq_csw_o" BEL
        "the_msx/vdp/cpu_io_b/incr_palidx_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ibank_s" BEL "the_msx/psg/env_ena" BEL
        "the_msx/psg/ena_div_noise" BEL "the_msx/vdp/hor_vert_b/cnt_vert_q_8"
        BEL "the_msx/vdp/hor_vert_b/cnt_vert_q_0_C_0" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_0_P_0" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_1_C_1" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_1_P_1" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_3" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_4" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_2_C_2" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_2_P_2" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_5_C_5" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_5_P_5" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_6_C_6" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_6_P_6" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_7" BEL "i2s/bitcount_4_P_4" BEL
        "i2s/lrdivider_5_C_5" BEL "i2s/lrdivider_5_P_5" BEL
        "i2s/lrdivider_4_C_4" BEL "i2s/lrdivider_4_P_4" BEL
        "i2s/lrdivider_3_C_3" BEL "i2s/lrdivider_3_P_3" BEL
        "i2s/lrdivider_2_C_2" BEL "i2s/lrdivider_2_P_2" BEL
        "i2s/lrdivider_1_C_1" BEL "i2s/lrdivider_1_P_1" BEL
        "i2s/lrdivider_0_C_0" BEL "i2s/lrdivider_0_P_0" BEL
        "i2s/bdivider_0_C_0" BEL "i2s/bdivider_0_P_0" BEL "i2s/bitcount_4_C_4"
        PIN "vram/Mram_ram_q1_pins<14>" PIN "vram/Mram_ram_q4_pins<14>" PIN
        "vram/Mram_ram_q2_pins<14>" PIN "vram/Mram_ram_q3_pins<14>" PIN
        "vram/Mram_ram_q7_pins<14>" PIN "vram/Mram_ram_q5_pins<14>" PIN
        "vram/Mram_ram_q6_pins<14>" PIN "vram/Mram_ram_q8_pins<14>" PIN
        "the_msx/escci/SccWave/wavemem/Mram_ram_q_pins<20>" PIN
        "the_msx/escci/SccWave/wavemem/Mram_ram_q_pins<21>" PIN
        "the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q_pins<22>" PIN
        "the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q_pins<23>" PIN
        "the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q_pins<22>" PIN
        "the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q_pins<23>" PIN
        "opll1/og/Mmem/Mram_data_array_pins<18>" PIN
        "opll1/og/Mmem/Mram_data_array_pins<19>" PIN
        "opll1/og/Fmem/Mram_data_array_pins<18>" PIN
        "opll1/og/Fmem/Mram_data_array_pins<19>" PIN
        "opll1/og/Mmem/Mram_data_array1_pins<18>" PIN
        "opll1/og/Mmem/Mram_data_array1_pins<19>" PIN
        "opll1/ct/u_register_memory/Mram_regs_array_pins<16>" PIN
        "opll1/ct/u_register_memory/Mram_regs_array_pins<17>" PIN
        "opll1/ct/vmem/Mram_voices_pins<16>" PIN
        "opll1/ct/vmem/Mram_voices_pins<17>" PIN
        "opll1/ct/vmem/Mram_voices1_pins<16>" PIN
        "opll1/ct/vmem/Mram_voices1_pins<17>" PIN
        "opll1/eg/u_envelope_memory/Mram_egdata_set_pins<16>" PIN
        "opll1/eg/u_envelope_memory/Mram_egdata_set_pins<17>" PIN
        "opll1/pg/MEM/Mram_phase_array_pins<18>" PIN
        "opll1/pg/MEM/Mram_phase_array_pins<19>" PIN
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT4_pins<13>" PIN
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT3_pins<13>" PIN
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT2_pins<13>" PIN
        "the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1_pins<13>" PIN
        "opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_253_o_wide_mux_5_OUT_pins<10>"
        PIN
        "opll1/op/u_sine_table_Mram_w_addr1[6]_GND_446_o_wide_mux_9_OUT1_pins<18>"
        PIN
        "opll1/op/u_sine_table_Mram_w_addr1[6]_GND_446_o_wide_mux_9_OUT1_pins<19>"
        PIN
        "opll1/og/Ltbl_Mram_w_addr1[12]_GND_479_o_wide_mux_4_OUT1_pins<20>"
        PIN
        "opll1/og/Ltbl_Mram_w_addr1[12]_GND_479_o_wide_mux_4_OUT1_pins<21>"
        BEL "opll1/eg/Mshreg_ntable_13" BEL "opll1/eg/ntable_131" BEL
        "opll1/og/Ltbl/Mshreg_data_sign" BEL "opll1/og/Ltbl/data_sign" BEL
        "reset_s_shift1" BEL "reset_s_shift2" BEL "reset_s_shift3" BEL
        "reset_s_shift4" BEL "reset_s_shift5" BEL "reset_s_shift6" BEL
        "reset_s_shift7" BEL "reset_s_shift8" BEL "reset_s_shift9" BEL
        "reset_s_shift10" BEL "reset_s_shift11" BEL "reset_s_shift12" BEL
        "opll1/eg/ntable_13" BEL "the_msx/swiop/ps2fifo/Mram_memory_v21/SP"
        BEL "the_msx/swiop/ps2fifo/Mram_memory_v21/DP" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v22/SP" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v22/DP" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMA_D1" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMA" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMB_D1" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMB" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMC_D1" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMC" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMD_D1" BEL
        "the_msx/swiop/ps2fifo/Mram_memory_v1_RAMD";
TIMEGRP pll_1_clkout3 = BEL "pll_1/clkout4_buf" BEL "joy/delay_count_4" BEL
        "joy/delay_count_3" BEL "joy/delay_count_2" BEL "joy/delay_count_1"
        BEL "joy/delay_count_0" BEL "midi/bit_cnt_q_3" BEL "midi/bit_cnt_q_2"
        BEL "midi/bit_cnt_q_1" BEL "midi/bit_cnt_q_0" BEL
        "midi/state_s_FSM_FFd1" BEL "midi/state_s_FSM_FFd2" BEL
        "midi/state_s_FSM_FFd3" BEL "midi/baudr_cnt_q_7" BEL
        "midi/baudr_cnt_q_6" BEL "midi/baudr_cnt_q_5" BEL "midi/baudr_cnt_q_4"
        BEL "midi/baudr_cnt_q_3" BEL "midi/baudr_cnt_q_2" BEL
        "midi/baudr_cnt_q_1" BEL "midi/baudr_cnt_q_0" BEL "midi/shift_q_7" BEL
        "midi/shift_q_6" BEL "midi/shift_q_5" BEL "midi/shift_q_4" BEL
        "midi/shift_q_3" BEL "midi/shift_q_2" BEL "midi/shift_q_1" BEL
        "midi/shift_q_0" BEL "midi/ff_clr_s" BEL "midi/intcnt_q_15" BEL
        "midi/intcnt_q_14" BEL "midi/intcnt_q_13" BEL "midi/intcnt_q_12" BEL
        "midi/intcnt_q_11" BEL "midi/intcnt_q_10" BEL "midi/intcnt_q_9" BEL
        "midi/intcnt_q_8" BEL "midi/intcnt_q_7" BEL "midi/intcnt_q_6" BEL
        "midi/intcnt_q_5" BEL "midi/intcnt_q_4" BEL "midi/intcnt_q_3" BEL
        "midi/intcnt_q_2" BEL "midi/intcnt_q_1" BEL "midi/intcnt_q_0" BEL
        "midi/ff_q" BEL "midi/tx_s" BEL "midi/int_n_s" BEL "midi/int_en_q";
TIMEGRP pll_1_clkout1 = BEL "pll_1/clkout2_buf" BEL
        "ram/SdrRefreshCounter_v_12" BEL "ram/SdrRefreshCounter_v_11" BEL
        "ram/SdrRefreshCounter_v_10" BEL "ram/SdrRefreshCounter_v_9" BEL
        "ram/SdrRefreshCounter_v_8" BEL "ram/SdrRefreshCounter_v_7" BEL
        "ram/SdrRefreshCounter_v_6" BEL "ram/SdrRefreshCounter_v_5" BEL
        "ram/SdrRefreshCounter_v_4" BEL "ram/SdrRefreshCounter_v_3" BEL
        "ram/SdrRefreshCounter_v_2" BEL "ram/SdrRefreshCounter_v_1" BEL
        "ram/SdrRefreshCounter_v_0" BEL "ram/refreshDelayCounter_v_22" BEL
        "ram/refreshDelayCounter_v_21" BEL "ram/refreshDelayCounter_v_20" BEL
        "ram/refreshDelayCounter_v_19" BEL "ram/refreshDelayCounter_v_18" BEL
        "ram/refreshDelayCounter_v_17" BEL "ram/refreshDelayCounter_v_16" BEL
        "ram/refreshDelayCounter_v_15" BEL "ram/refreshDelayCounter_v_14" BEL
        "ram/refreshDelayCounter_v_13" BEL "ram/refreshDelayCounter_v_12" BEL
        "ram/refreshDelayCounter_v_11" BEL "ram/refreshDelayCounter_v_10" BEL
        "ram/refreshDelayCounter_v_9" BEL "ram/refreshDelayCounter_v_8" BEL
        "ram/refreshDelayCounter_v_7" BEL "ram/refreshDelayCounter_v_6" BEL
        "ram/refreshDelayCounter_v_5" BEL "ram/refreshDelayCounter_v_4" BEL
        "ram/refreshDelayCounter_v_3" BEL "ram/refreshDelayCounter_v_2" BEL
        "ram/refreshDelayCounter_v_1" BEL "ram/refreshDelayCounter_v_0" BEL
        "ram/SdrRoutine_v_FSM_FFd2" BEL "ram/SdrRoutine_v_FSM_FFd3" BEL
        "ram/SdrRoutine_v_FSM_FFd1" BEL "ram/SdrCmd_s_2" BEL "ram/SdrCmd_s_1"
        BEL "ram/SdrCmd_s_0" BEL "ram/data_o_7" BEL "ram/data_o_6" BEL
        "ram/data_o_5" BEL "ram/data_o_4" BEL "ram/data_o_3" BEL
        "ram/data_o_2" BEL "ram/data_o_1" BEL "ram/data_o_0" BEL
        "ram/ram_ack_s" BEL "ram/ram_dout_s_7" BEL "ram/ram_dout_s_6" BEL
        "ram/ram_dout_s_5" BEL "ram/ram_dout_s_4" BEL "ram/ram_dout_s_3" BEL
        "ram/ram_dout_s_2" BEL "ram/ram_dout_s_1" BEL "ram/ram_dout_s_0" BEL
        "ram/SdrDat_s_15" BEL "ram/SdrDat_s_14" BEL "ram/SdrDat_s_13" BEL
        "ram/SdrDat_s_12" BEL "ram/SdrDat_s_11" BEL "ram/SdrDat_s_10" BEL
        "ram/SdrDat_s_9" BEL "ram/SdrDat_s_8" BEL "ram/SdrDat_s_7" BEL
        "ram/SdrDat_s_6" BEL "ram/SdrDat_s_5" BEL "ram/SdrDat_s_4" BEL
        "ram/SdrDat_s_3" BEL "ram/SdrDat_s_2" BEL "ram/SdrDat_s_1" BEL
        "ram/SdrDat_s_0" BEL "ram/SdrAdr_s_12" BEL "ram/SdrAdr_s_11" BEL
        "ram/SdrAdr_s_10" BEL "ram/SdrAdr_s_9" BEL "ram/SdrAdr_s_8" BEL
        "ram/SdrAdr_s_7" BEL "ram/SdrAdr_s_6" BEL "ram/SdrAdr_s_5" BEL
        "ram/SdrAdr_s_4" BEL "ram/SdrAdr_s_3" BEL "ram/SdrAdr_s_2" BEL
        "ram/SdrAdr_s_1" BEL "ram/SdrAdr_s_0" BEL "ram/SdrRoutineSeq_v_7" BEL
        "ram/SdrRoutineSeq_v_6" BEL "ram/SdrRoutineSeq_v_5" BEL
        "ram/SdrRoutineSeq_v_4" BEL "ram/SdrRoutineSeq_v_3" BEL
        "ram/SdrRoutineSeq_v_2" BEL "ram/SdrRoutineSeq_v_1" BEL
        "ram/SdrRoutineSeq_v_0" BEL "ram/SdrUdq_s" BEL "ram/SdrLdq_s" BEL
        "ram/SdrAddress_v_22" BEL "ram/SdrAddress_v_21" BEL
        "ram/SdrAddress_v_20" BEL "ram/SdrAddress_v_19" BEL
        "ram/SdrAddress_v_18" BEL "ram/SdrAddress_v_17" BEL
        "ram/SdrAddress_v_16" BEL "ram/SdrAddress_v_15" BEL
        "ram/SdrAddress_v_14" BEL "ram/SdrAddress_v_13" BEL
        "ram/SdrAddress_v_12" BEL "ram/SdrAddress_v_11" BEL
        "ram/SdrAddress_v_10" BEL "ram/SdrAddress_v_9" BEL
        "ram/SdrAddress_v_8" BEL "ram/SdrAddress_v_7" BEL "ram/SdrAddress_v_6"
        BEL "ram/SdrAddress_v_5" BEL "ram/SdrAddress_v_4" BEL
        "ram/SdrAddress_v_3" BEL "ram/SdrAddress_v_2" BEL "ram/SdrAddress_v_1"
        BEL "ram/SdrAddress_v_0" BEL "ram/pcs_v_1" BEL "ram/pcs_v_0" BEL
        "ram/ram_din_s_7" BEL "ram/ram_din_s_6" BEL "ram/ram_din_s_5" BEL
        "ram/ram_din_s_4" BEL "ram/ram_din_s_3" BEL "ram/ram_din_s_2" BEL
        "ram/ram_din_s_1" BEL "ram/ram_din_s_0" BEL "ram/ram_addr_s_22" BEL
        "ram/ram_addr_s_21" BEL "ram/ram_addr_s_20" BEL "ram/ram_addr_s_19"
        BEL "ram/ram_addr_s_18" BEL "ram/ram_addr_s_17" BEL
        "ram/ram_addr_s_16" BEL "ram/ram_addr_s_15" BEL "ram/ram_addr_s_14"
        BEL "ram/ram_addr_s_13" BEL "ram/ram_addr_s_12" BEL
        "ram/ram_addr_s_11" BEL "ram/ram_addr_s_10" BEL "ram/ram_addr_s_9" BEL
        "ram/ram_addr_s_8" BEL "ram/ram_addr_s_7" BEL "ram/ram_addr_s_6" BEL
        "ram/ram_addr_s_5" BEL "ram/ram_addr_s_4" BEL "ram/ram_addr_s_3" BEL
        "ram/ram_addr_s_2" BEL "ram/ram_addr_s_1" BEL "ram/ram_addr_s_0" BEL
        "ram/ram_req_s" BEL "ram/ram_we_s" BEL
        "ram/SdrRoutine_v[2]_clock_i_DFF_289";
TIMEGRP clock_sdram_s = BEL "ram/SdrRefreshCounter_v_12" BEL
        "ram/SdrRefreshCounter_v_11" BEL "ram/SdrRefreshCounter_v_10" BEL
        "ram/SdrRefreshCounter_v_9" BEL "ram/SdrRefreshCounter_v_8" BEL
        "ram/SdrRefreshCounter_v_7" BEL "ram/SdrRefreshCounter_v_6" BEL
        "ram/SdrRefreshCounter_v_5" BEL "ram/SdrRefreshCounter_v_4" BEL
        "ram/SdrRefreshCounter_v_3" BEL "ram/SdrRefreshCounter_v_2" BEL
        "ram/SdrRefreshCounter_v_1" BEL "ram/SdrRefreshCounter_v_0" BEL
        "ram/refreshDelayCounter_v_22" BEL "ram/refreshDelayCounter_v_21" BEL
        "ram/refreshDelayCounter_v_20" BEL "ram/refreshDelayCounter_v_19" BEL
        "ram/refreshDelayCounter_v_18" BEL "ram/refreshDelayCounter_v_17" BEL
        "ram/refreshDelayCounter_v_16" BEL "ram/refreshDelayCounter_v_15" BEL
        "ram/refreshDelayCounter_v_14" BEL "ram/refreshDelayCounter_v_13" BEL
        "ram/refreshDelayCounter_v_12" BEL "ram/refreshDelayCounter_v_11" BEL
        "ram/refreshDelayCounter_v_10" BEL "ram/refreshDelayCounter_v_9" BEL
        "ram/refreshDelayCounter_v_8" BEL "ram/refreshDelayCounter_v_7" BEL
        "ram/refreshDelayCounter_v_6" BEL "ram/refreshDelayCounter_v_5" BEL
        "ram/refreshDelayCounter_v_4" BEL "ram/refreshDelayCounter_v_3" BEL
        "ram/refreshDelayCounter_v_2" BEL "ram/refreshDelayCounter_v_1" BEL
        "ram/refreshDelayCounter_v_0" BEL "ram/SdrRoutine_v_FSM_FFd2" BEL
        "ram/SdrRoutine_v_FSM_FFd3" BEL "ram/SdrRoutine_v_FSM_FFd1" BEL
        "ram/SdrCmd_s_2" BEL "ram/SdrCmd_s_1" BEL "ram/SdrCmd_s_0" BEL
        "ram/data_o_7" BEL "ram/data_o_6" BEL "ram/data_o_5" BEL
        "ram/data_o_4" BEL "ram/data_o_3" BEL "ram/data_o_2" BEL
        "ram/data_o_1" BEL "ram/data_o_0" BEL "ram/ram_ack_s" BEL
        "ram/ram_dout_s_7" BEL "ram/ram_dout_s_6" BEL "ram/ram_dout_s_5" BEL
        "ram/ram_dout_s_4" BEL "ram/ram_dout_s_3" BEL "ram/ram_dout_s_2" BEL
        "ram/ram_dout_s_1" BEL "ram/ram_dout_s_0" BEL "ram/SdrDat_s_15" BEL
        "ram/SdrDat_s_14" BEL "ram/SdrDat_s_13" BEL "ram/SdrDat_s_12" BEL
        "ram/SdrDat_s_11" BEL "ram/SdrDat_s_10" BEL "ram/SdrDat_s_9" BEL
        "ram/SdrDat_s_8" BEL "ram/SdrDat_s_7" BEL "ram/SdrDat_s_6" BEL
        "ram/SdrDat_s_5" BEL "ram/SdrDat_s_4" BEL "ram/SdrDat_s_3" BEL
        "ram/SdrDat_s_2" BEL "ram/SdrDat_s_1" BEL "ram/SdrDat_s_0" BEL
        "ram/SdrAdr_s_12" BEL "ram/SdrAdr_s_11" BEL "ram/SdrAdr_s_10" BEL
        "ram/SdrAdr_s_9" BEL "ram/SdrAdr_s_8" BEL "ram/SdrAdr_s_7" BEL
        "ram/SdrAdr_s_6" BEL "ram/SdrAdr_s_5" BEL "ram/SdrAdr_s_4" BEL
        "ram/SdrAdr_s_3" BEL "ram/SdrAdr_s_2" BEL "ram/SdrAdr_s_1" BEL
        "ram/SdrAdr_s_0" BEL "ram/SdrRoutineSeq_v_7" BEL
        "ram/SdrRoutineSeq_v_6" BEL "ram/SdrRoutineSeq_v_5" BEL
        "ram/SdrRoutineSeq_v_4" BEL "ram/SdrRoutineSeq_v_3" BEL
        "ram/SdrRoutineSeq_v_2" BEL "ram/SdrRoutineSeq_v_1" BEL
        "ram/SdrRoutineSeq_v_0" BEL "ram/SdrUdq_s" BEL "ram/SdrLdq_s" BEL
        "ram/SdrAddress_v_22" BEL "ram/SdrAddress_v_21" BEL
        "ram/SdrAddress_v_20" BEL "ram/SdrAddress_v_19" BEL
        "ram/SdrAddress_v_18" BEL "ram/SdrAddress_v_17" BEL
        "ram/SdrAddress_v_16" BEL "ram/SdrAddress_v_15" BEL
        "ram/SdrAddress_v_14" BEL "ram/SdrAddress_v_13" BEL
        "ram/SdrAddress_v_12" BEL "ram/SdrAddress_v_11" BEL
        "ram/SdrAddress_v_10" BEL "ram/SdrAddress_v_9" BEL
        "ram/SdrAddress_v_8" BEL "ram/SdrAddress_v_7" BEL "ram/SdrAddress_v_6"
        BEL "ram/SdrAddress_v_5" BEL "ram/SdrAddress_v_4" BEL
        "ram/SdrAddress_v_3" BEL "ram/SdrAddress_v_2" BEL "ram/SdrAddress_v_1"
        BEL "ram/SdrAddress_v_0" BEL "ram/pcs_v_1" BEL "ram/pcs_v_0" BEL
        "ram/ram_din_s_7" BEL "ram/ram_din_s_6" BEL "ram/ram_din_s_5" BEL
        "ram/ram_din_s_4" BEL "ram/ram_din_s_3" BEL "ram/ram_din_s_2" BEL
        "ram/ram_din_s_1" BEL "ram/ram_din_s_0" BEL "ram/ram_addr_s_22" BEL
        "ram/ram_addr_s_21" BEL "ram/ram_addr_s_20" BEL "ram/ram_addr_s_19"
        BEL "ram/ram_addr_s_18" BEL "ram/ram_addr_s_17" BEL
        "ram/ram_addr_s_16" BEL "ram/ram_addr_s_15" BEL "ram/ram_addr_s_14"
        BEL "ram/ram_addr_s_13" BEL "ram/ram_addr_s_12" BEL
        "ram/ram_addr_s_11" BEL "ram/ram_addr_s_10" BEL "ram/ram_addr_s_9" BEL
        "ram/ram_addr_s_8" BEL "ram/ram_addr_s_7" BEL "ram/ram_addr_s_6" BEL
        "ram/ram_addr_s_5" BEL "ram/ram_addr_s_4" BEL "ram/ram_addr_s_3" BEL
        "ram/ram_addr_s_2" BEL "ram/ram_addr_s_1" BEL "ram/ram_addr_s_0" BEL
        "ram/ram_req_s" BEL "ram/ram_we_s" BEL
        "ram/SdrRoutine_v[2]_clock_i_DFF_289";
PIN mb/ICAP_SPARTAN6_inst_pins<1> = BEL "mb/ICAP_SPARTAN6_inst" PINNAME CLK;
TIMEGRP clks/clock_vdp_s = BEL "the_msx/vdp/clk_gen_b/cnt_q_3" BEL
        "the_msx/vdp/clk_gen_b/cnt_q_2" BEL "the_msx/vdp/clk_gen_b/cnt_q_1"
        BEL "the_msx/vdp/clk_gen_b/cnt_q_0" BEL "the_msx/vdp/rgb_r_o_0" BEL
        "the_msx/vdp/rgb_r_o_1" BEL "the_msx/vdp/rgb_r_o_2" BEL
        "the_msx/vdp/rgb_r_o_3" BEL "the_msx/vdp/rgb_b_o_0" BEL
        "the_msx/vdp/rgb_b_o_1" BEL "the_msx/vdp/rgb_b_o_2" BEL
        "the_msx/vdp/rgb_b_o_3" BEL "the_msx/vdp/rgb_g_o_0" BEL
        "the_msx/vdp/rgb_g_o_1" BEL "the_msx/vdp/rgb_g_o_2" BEL
        "the_msx/vdp/rgb_g_o_3" BEL "the_msx/vdp/cpu_io_b/addr_q_0" BEL
        "the_msx/vdp/cpu_io_b/addr_q_1" BEL "the_msx/vdp/cpu_io_b/addr_q_2"
        BEL "the_msx/vdp/cpu_io_b/addr_q_3" BEL
        "the_msx/vdp/cpu_io_b/addr_q_4" BEL "the_msx/vdp/cpu_io_b/addr_q_5"
        BEL "the_msx/vdp/cpu_io_b/addr_q_6" BEL
        "the_msx/vdp/cpu_io_b/addr_q_7" BEL "the_msx/vdp/cpu_io_b/addr_q_8"
        BEL "the_msx/vdp/cpu_io_b/addr_q_9" BEL
        "the_msx/vdp/cpu_io_b/addr_q_10" BEL "the_msx/vdp/cpu_io_b/addr_q_11"
        BEL "the_msx/vdp/cpu_io_b/addr_q_12" BEL
        "the_msx/vdp/cpu_io_b/addr_q_13" BEL
        "the_msx/vdp/cpu_io_b/state_q_FSM_FFd1" BEL
        "the_msx/vdp/cpu_io_b/state_q_FSM_FFd2" BEL
        "the_msx/vdp/cpu_io_b/state_q_FSM_FFd3" BEL
        "the_msx/vdp/cpu_io_b/state_q_FSM_FFd4" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_0" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_1" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_2" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_s_3" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_0" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_1" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_2" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_3" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_4" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_5" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_6" BEL
        "the_msx/vdp/cpu_io_b/buffer_q_7" BEL
        "the_msx/vdp/cpu_io_b/seq.write_pal_v" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_0" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_1" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_2" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_3" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_4" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_5" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_6" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_7" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_12" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_13" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_14" BEL
        "the_msx/vdp/cpu_io_b/palette_val_s_15" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_0" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_1" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_2" BEL
        "the_msx/vdp/cpu_io_b/palette_idx_o_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_0" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_7_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_1_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_0" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_3_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_2_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_4_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_4_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_4_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_1" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_2" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_3" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_4" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_5_7" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_6_5" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_6_6" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_6_7" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_0" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_1" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_2" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_3" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_num_q_4" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_0" BEL "the_msx/vdp/cpu_io_b/tmp_q_1" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_2" BEL "the_msx/vdp/cpu_io_b/tmp_q_3" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_4" BEL "the_msx/vdp/cpu_io_b/tmp_q_5" BEL
        "the_msx/vdp/cpu_io_b/tmp_q_6" BEL "the_msx/vdp/cpu_io_b/tmp_q_7" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_0" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_1" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_2" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_3" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_4" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_5" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_6" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_7" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_8" BEL
        "the_msx/vdp/pattern_b/pat_cnt_q_9" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_0" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_1" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_2" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_3" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_4" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_5" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_6" BEL
        "the_msx/vdp/pattern_b/pat_shift_q_7" BEL
        "the_msx/vdp/pattern_b/pat_col_q_0" BEL
        "the_msx/vdp/pattern_b/pat_col_q_1" BEL
        "the_msx/vdp/pattern_b/pat_col_q_2" BEL
        "the_msx/vdp/pattern_b/pat_col_q_3" BEL
        "the_msx/vdp/pattern_b/pat_col_q_4" BEL
        "the_msx/vdp/pattern_b/pat_col_q_5" BEL
        "the_msx/vdp/pattern_b/pat_col_q_6" BEL
        "the_msx/vdp/pattern_b/pat_col_q_7" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_0" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_1" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_2" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_3" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_4" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_5" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_6" BEL
        "the_msx/vdp/pattern_b/pat_tmp_q_7" BEL
        "the_msx/vdp/pattern_b/pat_name_q_0" BEL
        "the_msx/vdp/pattern_b/pat_name_q_1" BEL
        "the_msx/vdp/pattern_b/pat_name_q_2" BEL
        "the_msx/vdp/pattern_b/pat_name_q_3" BEL
        "the_msx/vdp/pattern_b/pat_name_q_4" BEL
        "the_msx/vdp/pattern_b/pat_name_q_5" BEL
        "the_msx/vdp/pattern_b/pat_name_q_6" BEL
        "the_msx/vdp/pattern_b/pat_name_q_7" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_num_q_4" BEL
        "the_msx/vdp/sprite_b/sprite_idx_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_idx_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_idx_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_3_15" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_1_15" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_0_15" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_4" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_5" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_6" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_7" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_8" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_9" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_10" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_11" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_12" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_13" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_14" BEL
        "the_msx/vdp/sprite_b/sprite_pats_q_2_15" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_xtog_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_line_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_3_7" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_1_7" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_0_7" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_4" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_5" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_6" BEL
        "the_msx/vdp/sprite_b/sprite_xpos_q_2_7" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_ec_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_0_4" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_3_4" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_1_4" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_numbers_q_2_4" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_3_3" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_2_3" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_0_3" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_0" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_1" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_2" BEL
        "the_msx/vdp/sprite_b/sprite_cols_q_1_3" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_0" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_1" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_2" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_3" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_4" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_5" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_6" BEL
        "the_msx/vdp/sprite_b/sprite_name_q_7" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_7" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_6" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_8" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_5" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_4" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_2" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_1" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_3" BEL
        "the_msx/vdp/hor_vert_b/cnt_hor_q_0" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_8" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_7" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_6" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_5" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_4" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_3" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_2" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_1" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_o_s_0" BEL
        "the_msx/vdp/vo1_2.scandbl/vs_cnt_s_2" BEL
        "the_msx/vdp/vo1_2.scandbl/vs_cnt_s_1" BEL
        "the_msx/vdp/vo1_2.scandbl/vs_cnt_s_0" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_8" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_7" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_6" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_5" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_4" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_3" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_2" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_1" BEL
        "the_msx/vdp/vo1_2.scandbl/hpos_s_0" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_3" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_2" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_1" BEL
        "the_msx/vdp/vo1_2.scandbl/col_o_0" BEL
        "the_msx/vdp/vo1_2.scandbl/hsync_n_o" BEL
        "the_msx/vdp/vo1_2.scandbl/vsync_n_o" BEL
        "the_msx/vdp/vo1_2.scandbl/ovs_t1_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ohs_t1_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ovs_s" BEL
        "the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ohs_s" BEL
        "the_msx/vdp/vo1_2.scandbl/vsync_n_t1_s" BEL "clks/clk1_cnt_q_2" BEL
        "clks/clk1_cnt_q_1" BEL "clks/clock_vdp_s" PIN
        "mb/ICAP_SPARTAN6_inst_pins<1>" BEL "mb/state_s_FSM_FFd2" BEL
        "mb/state_s_FSM_FFd3" BEL "mb/state_s_FSM_FFd1" BEL
        "mb/state_s_FSM_FFd5" BEL "mb/state_s_FSM_FFd4" BEL "mb/icap_i_s_15"
        BEL "mb/icap_i_s_14" BEL "mb/icap_i_s_12" BEL "mb/icap_i_s_11" BEL
        "mb/icap_i_s_10" BEL "mb/icap_i_s_9" BEL "mb/icap_i_s_8" BEL
        "mb/icap_i_s_7" BEL "mb/icap_i_s_5" BEL "mb/icap_i_s_4" BEL
        "mb/icap_i_s_3" BEL "mb/icap_i_s_2" BEL "mb/icap_i_s_1" BEL
        "mb/icap_i_s_0" BEL "mb/icap_wr_s" BEL
        "the_msx/vdp/cpu_io_b/wrvram_sched_q" BEL
        "the_msx/vdp/cpu_io_b/rdvram_sched_q" BEL
        "the_msx/vdp/cpu_io_b/ctrl_reg_q_0_6" BEL
        "the_msx/vdp/cpu_io_b/sprite_5th_q" BEL
        "the_msx/vdp/cpu_io_b/wrvram_q" BEL
        "the_msx/vdp/cpu_io_b/wrpal_byte2_s" BEL
        "the_msx/vdp/cpu_io_b/rdvram_q" BEL "the_msx/vdp/cpu_io_b/int_n_q" BEL
        "the_msx/vdp/hor_vert_b/vblank_q" BEL
        "the_msx/vdp/hor_vert_b/vsync_n_o" BEL
        "the_msx/vdp/hor_vert_b/hblank_q" BEL
        "the_msx/vdp/hor_vert_b/hsync_n_o" BEL
        "the_msx/vdp/ctrl_b/sprite_line_act_q" BEL
        "the_msx/vdp/ctrl_b/vert_active_q" BEL
        "the_msx/vdp/ctrl_b/sprite_active_q" BEL
        "the_msx/vdp/ctrl_b/hor_active_q" BEL
        "the_msx/vdp/vo1_2.scandbl/obank_s" BEL
        "the_msx/vdp/vo1_2.scandbl/oddline_s" BEL "clks/clock_3m_s" BEL
        "the_msx/vdp/cpu_io_b/reg_if.incr_palidx_v" BEL
        "the_msx/vdp/cpu_io_b/vertfreq_d_o" BEL "clks/clock_psg_en_s" BEL
        "the_msx/vdp/cpu_io_b/vertfreq_csw_o" BEL
        "the_msx/vdp/cpu_io_b/incr_palidx_s" BEL
        "the_msx/vdp/vo1_2.scandbl/ibank_s" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_8" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_0_C_0" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_0_P_0" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_1_C_1" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_1_P_1" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_3" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_4" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_2_C_2" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_2_P_2" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_5_C_5" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_5_P_5" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_6_C_6" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_6_P_6" BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_7" PIN
        "the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q_pins<22>" PIN
        "the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q_pins<22>";
TIMEGRP TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC";
TIMEGRP TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = BEL
        "the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC";
TIMEGRP TO_i2sbitcount_4_LD = BEL "i2s/bitcount_4_LD";
TIMEGRP sdram_clock_o = BEL "sdram_clock_o";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0" PINNAME DIVCLK;
PIN pll_1/pll_base_inst/PLL_ADV_pins<2> = BEL "pll_1/pll_base_inst/PLL_ADV"
        PINNAME CLKIN1;
TIMEGRP clock_50M_i = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0>" PIN
        "pll_1/pll_base_inst/PLL_ADV_pins<2>";
TS_clock_50M_i = PERIOD TIMEGRP "clock_50M_i" 20 ns HIGH 50%;
TS_clock_master_s = PERIOD TIMEGRP "clock_master_s" 46.56 ns HIGH 50%;
TS_clock_sdram_s = PERIOD TIMEGRP "clock_sdram_s" 11.645 ns HIGH 50%;
TS_sdram_clock_o = PERIOD TIMEGRP "sdram_clock_o" 11.645 ns HIGH 50%;
TS_clks_clock_3m_s = PERIOD TIMEGRP "clks/clock_3m_s" 279.365 ns HIGH 50%;
TS_clks_clock_vdp_s = PERIOD TIMEGRP "clks/clock_vdp_s" 93.121 ns HIGH 50%;
TS_pll_1_clkout0 = PERIOD TIMEGRP "pll_1_clkout0" TS_clock_50M_i / 0.428571429
        HIGH 50%;
TS_pll_1_clkout1 = PERIOD TIMEGRP "pll_1_clkout1" TS_clock_50M_i / 1.71428571
        HIGH 50%;
TS_pll_1_clkout3 = PERIOD TIMEGRP "pll_1_clkout3" TS_clock_50M_i / 0.16 HIGH
        50%;
TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO TIMEGRP
        "TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC" TS_clock_master_s
        DATAPATHONLY;
TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO TIMEGRP
        "TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC" TS_clock_master_s
        DATAPATHONLY;
TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP "TO_i2sbitcount_4_LD"
        TS_clock_master_s DATAPATHONLY;
SCHEMATIC END;

