// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_0_V_address0,
        input_0_0_V_ce0,
        input_0_0_V_q0,
        input_0_0_V_address1,
        input_0_0_V_ce1,
        input_0_0_V_q1,
        input_0_1_V_address0,
        input_0_1_V_ce0,
        input_0_1_V_q0,
        input_0_1_V_address1,
        input_0_1_V_ce1,
        input_0_1_V_q1,
        input_0_2_V_address0,
        input_0_2_V_ce0,
        input_0_2_V_q0,
        input_0_2_V_address1,
        input_0_2_V_ce1,
        input_0_2_V_q1,
        input_1_0_V_address0,
        input_1_0_V_ce0,
        input_1_0_V_q0,
        input_1_0_V_address1,
        input_1_0_V_ce1,
        input_1_0_V_q1,
        input_1_1_V_address0,
        input_1_1_V_ce0,
        input_1_1_V_q0,
        input_1_1_V_address1,
        input_1_1_V_ce1,
        input_1_1_V_q1,
        input_1_2_V_address0,
        input_1_2_V_ce0,
        input_1_2_V_q0,
        input_1_2_V_address1,
        input_1_2_V_ce1,
        input_1_2_V_q1,
        input_2_0_V_address0,
        input_2_0_V_ce0,
        input_2_0_V_q0,
        input_2_0_V_address1,
        input_2_0_V_ce1,
        input_2_0_V_q1,
        input_2_1_V_address0,
        input_2_1_V_ce0,
        input_2_1_V_q0,
        input_2_1_V_address1,
        input_2_1_V_ce1,
        input_2_1_V_q1,
        input_2_2_V_address0,
        input_2_2_V_ce0,
        input_2_2_V_q0,
        input_2_2_V_address1,
        input_2_2_V_ce1,
        input_2_2_V_q1,
        conv_out_V_address0,
        conv_out_V_ce0,
        conv_out_V_we0,
        conv_out_V_d0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state16 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] input_0_0_V_address0;
output   input_0_0_V_ce0;
input  [13:0] input_0_0_V_q0;
output  [6:0] input_0_0_V_address1;
output   input_0_0_V_ce1;
input  [13:0] input_0_0_V_q1;
output  [6:0] input_0_1_V_address0;
output   input_0_1_V_ce0;
input  [13:0] input_0_1_V_q0;
output  [6:0] input_0_1_V_address1;
output   input_0_1_V_ce1;
input  [13:0] input_0_1_V_q1;
output  [6:0] input_0_2_V_address0;
output   input_0_2_V_ce0;
input  [13:0] input_0_2_V_q0;
output  [6:0] input_0_2_V_address1;
output   input_0_2_V_ce1;
input  [13:0] input_0_2_V_q1;
output  [6:0] input_1_0_V_address0;
output   input_1_0_V_ce0;
input  [13:0] input_1_0_V_q0;
output  [6:0] input_1_0_V_address1;
output   input_1_0_V_ce1;
input  [13:0] input_1_0_V_q1;
output  [6:0] input_1_1_V_address0;
output   input_1_1_V_ce0;
input  [13:0] input_1_1_V_q0;
output  [6:0] input_1_1_V_address1;
output   input_1_1_V_ce1;
input  [13:0] input_1_1_V_q1;
output  [6:0] input_1_2_V_address0;
output   input_1_2_V_ce0;
input  [13:0] input_1_2_V_q0;
output  [6:0] input_1_2_V_address1;
output   input_1_2_V_ce1;
input  [13:0] input_1_2_V_q1;
output  [6:0] input_2_0_V_address0;
output   input_2_0_V_ce0;
input  [13:0] input_2_0_V_q0;
output  [6:0] input_2_0_V_address1;
output   input_2_0_V_ce1;
input  [13:0] input_2_0_V_q1;
output  [6:0] input_2_1_V_address0;
output   input_2_1_V_ce0;
input  [13:0] input_2_1_V_q0;
output  [6:0] input_2_1_V_address1;
output   input_2_1_V_ce1;
input  [13:0] input_2_1_V_q1;
output  [6:0] input_2_2_V_address0;
output   input_2_2_V_ce0;
input  [13:0] input_2_2_V_q0;
output  [6:0] input_2_2_V_address1;
output   input_2_2_V_ce1;
input  [13:0] input_2_2_V_q1;
output  [11:0] conv_out_V_address0;
output   conv_out_V_ce0;
output   conv_out_V_we0;
output  [13:0] conv_out_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] input_0_0_V_address0;
reg input_0_0_V_ce0;
reg[6:0] input_0_0_V_address1;
reg input_0_0_V_ce1;
reg[6:0] input_0_1_V_address0;
reg input_0_1_V_ce0;
reg[6:0] input_0_1_V_address1;
reg input_0_1_V_ce1;
reg[6:0] input_0_2_V_address0;
reg input_0_2_V_ce0;
reg[6:0] input_0_2_V_address1;
reg input_0_2_V_ce1;
reg[6:0] input_1_0_V_address0;
reg input_1_0_V_ce0;
reg[6:0] input_1_0_V_address1;
reg input_1_0_V_ce1;
reg[6:0] input_1_1_V_address0;
reg input_1_1_V_ce0;
reg[6:0] input_1_1_V_address1;
reg input_1_1_V_ce1;
reg[6:0] input_1_2_V_address0;
reg input_1_2_V_ce0;
reg[6:0] input_1_2_V_address1;
reg input_1_2_V_ce1;
reg[6:0] input_2_0_V_address0;
reg input_2_0_V_ce0;
reg[6:0] input_2_0_V_address1;
reg input_2_0_V_ce1;
reg[6:0] input_2_1_V_address0;
reg input_2_1_V_ce0;
reg[6:0] input_2_1_V_address1;
reg input_2_1_V_ce1;
reg[6:0] input_2_2_V_address0;
reg input_2_2_V_ce0;
reg[6:0] input_2_2_V_address1;
reg input_2_2_V_ce1;
reg conv_out_V_ce0;
reg conv_out_V_we0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] conv_1_weights_V_0_1_address0;
reg    conv_1_weights_V_0_1_ce0;
wire  signed [7:0] conv_1_weights_V_0_1_q0;
wire   [2:0] conv_1_weights_V_0_2_address0;
reg    conv_1_weights_V_0_2_ce0;
wire  signed [8:0] conv_1_weights_V_0_2_q0;
wire   [2:0] conv_1_weights_V_1_0_address0;
reg    conv_1_weights_V_1_0_ce0;
wire  signed [8:0] conv_1_weights_V_1_0_q0;
wire   [2:0] conv_1_weights_V_1_1_address0;
reg    conv_1_weights_V_1_1_ce0;
wire  signed [7:0] conv_1_weights_V_1_1_q0;
wire   [2:0] conv_1_weights_V_1_2_address0;
reg    conv_1_weights_V_1_2_ce0;
wire   [8:0] conv_1_weights_V_1_2_q0;
wire   [2:0] conv_1_weights_V_2_0_address0;
reg    conv_1_weights_V_2_0_ce0;
wire   [8:0] conv_1_weights_V_2_0_q0;
wire   [2:0] conv_1_weights_V_2_1_address0;
reg    conv_1_weights_V_2_1_ce0;
wire   [8:0] conv_1_weights_V_2_1_q0;
wire   [2:0] conv_1_weights_V_2_2_address0;
reg    conv_1_weights_V_2_2_ce0;
wire   [8:0] conv_1_weights_V_2_2_q0;
wire   [2:0] conv_1_bias_V_address0;
reg    conv_1_bias_V_ce0;
wire   [6:0] conv_1_bias_V_q0;
wire   [2:0] conv_1_weights_V_0_0_address0;
reg    conv_1_weights_V_0_0_ce0;
wire  signed [7:0] conv_1_weights_V_0_0_q0;
reg   [11:0] indvar_flatten114_reg_1065;
reg   [4:0] r_0_reg_1076;
reg   [4:0] r_0_reg_1076_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] r_0_reg_1076_pp0_iter2_reg;
reg   [4:0] r_0_reg_1076_pp0_iter3_reg;
reg   [4:0] r_0_reg_1076_pp0_iter4_reg;
reg   [4:0] r_0_reg_1076_pp0_iter5_reg;
reg   [4:0] r_0_reg_1076_pp0_iter6_reg;
reg   [4:0] r_0_reg_1076_pp0_iter7_reg;
reg   [7:0] indvar_flatten_reg_1088;
reg   [4:0] c_0_reg_1099;
reg   [4:0] c_0_reg_1099_pp0_iter1_reg;
reg   [4:0] c_0_reg_1099_pp0_iter2_reg;
reg   [4:0] c_0_reg_1099_pp0_iter3_reg;
reg   [4:0] c_0_reg_1099_pp0_iter4_reg;
reg   [4:0] c_0_reg_1099_pp0_iter5_reg;
reg   [4:0] c_0_reg_1099_pp0_iter6_reg;
reg   [4:0] c_0_reg_1099_pp0_iter7_reg;
reg   [2:0] f_0_reg_1111;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] icmp_ln8_reg_3108;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter8_reg;
reg   [2:0] trunc_ln32_reg_3177;
reg   [2:0] select_ln32_11_reg_3193;
wire   [4:0] r_fu_1462_p2;
reg   [4:0] r_reg_3103;
reg   [4:0] r_reg_3103_pp0_iter1_reg;
reg   [4:0] r_reg_3103_pp0_iter2_reg;
reg   [4:0] r_reg_3103_pp0_iter3_reg;
reg   [4:0] r_reg_3103_pp0_iter4_reg;
reg   [4:0] r_reg_3103_pp0_iter5_reg;
reg   [4:0] r_reg_3103_pp0_iter6_reg;
reg   [4:0] r_reg_3103_pp0_iter7_reg;
wire   [0:0] icmp_ln8_fu_1474_p2;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter1_reg;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter2_reg;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter3_reg;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter4_reg;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter5_reg;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter6_reg;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter7_reg;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter9_reg;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter10_reg;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter11_reg;
reg   [0:0] icmp_ln8_reg_3108_pp0_iter12_reg;
wire   [11:0] add_ln8_fu_1480_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln11_fu_1486_p2;
reg   [0:0] icmp_ln11_reg_3117;
reg   [0:0] icmp_ln11_reg_3117_pp0_iter1_reg;
reg   [0:0] icmp_ln11_reg_3117_pp0_iter2_reg;
reg   [0:0] icmp_ln11_reg_3117_pp0_iter3_reg;
reg   [0:0] icmp_ln11_reg_3117_pp0_iter4_reg;
reg   [0:0] icmp_ln11_reg_3117_pp0_iter5_reg;
reg   [0:0] icmp_ln11_reg_3117_pp0_iter6_reg;
reg   [0:0] icmp_ln11_reg_3117_pp0_iter7_reg;
wire   [4:0] select_ln32_fu_1492_p3;
reg   [4:0] select_ln32_reg_3128;
reg   [4:0] select_ln32_reg_3128_pp0_iter1_reg;
reg   [4:0] select_ln32_reg_3128_pp0_iter2_reg;
reg   [4:0] select_ln32_reg_3128_pp0_iter3_reg;
reg   [4:0] select_ln32_reg_3128_pp0_iter4_reg;
reg   [4:0] select_ln32_reg_3128_pp0_iter5_reg;
reg   [4:0] select_ln32_reg_3128_pp0_iter6_reg;
reg   [4:0] select_ln32_reg_3128_pp0_iter7_reg;
wire   [4:0] select_ln32_1_fu_1500_p3;
reg   [4:0] select_ln32_1_reg_3134;
reg   [4:0] select_ln32_1_reg_3134_pp0_iter1_reg;
reg   [4:0] select_ln32_1_reg_3134_pp0_iter2_reg;
reg   [4:0] select_ln32_1_reg_3134_pp0_iter3_reg;
reg   [4:0] select_ln32_1_reg_3134_pp0_iter4_reg;
reg   [4:0] select_ln32_1_reg_3134_pp0_iter5_reg;
reg   [4:0] select_ln32_1_reg_3134_pp0_iter6_reg;
reg   [4:0] select_ln32_1_reg_3134_pp0_iter7_reg;
reg   [4:0] select_ln32_1_reg_3134_pp0_iter8_reg;
wire   [0:0] and_ln32_fu_1526_p2;
reg   [0:0] and_ln32_reg_3141;
reg   [0:0] and_ln32_reg_3141_pp0_iter1_reg;
reg   [0:0] and_ln32_reg_3141_pp0_iter2_reg;
reg   [0:0] and_ln32_reg_3141_pp0_iter3_reg;
reg   [0:0] and_ln32_reg_3141_pp0_iter4_reg;
reg   [0:0] and_ln32_reg_3141_pp0_iter5_reg;
reg   [0:0] and_ln32_reg_3141_pp0_iter6_reg;
reg   [0:0] and_ln32_reg_3141_pp0_iter7_reg;
wire   [4:0] add_ln23_3_fu_1532_p2;
reg   [4:0] add_ln23_3_reg_3149;
reg   [4:0] add_ln23_3_reg_3149_pp0_iter1_reg;
reg   [4:0] add_ln23_3_reg_3149_pp0_iter2_reg;
reg   [4:0] add_ln23_3_reg_3149_pp0_iter3_reg;
reg   [4:0] add_ln23_3_reg_3149_pp0_iter4_reg;
reg   [4:0] add_ln23_3_reg_3149_pp0_iter5_reg;
reg   [4:0] add_ln23_3_reg_3149_pp0_iter6_reg;
reg   [4:0] add_ln23_3_reg_3149_pp0_iter7_reg;
wire   [2:0] select_ln32_9_fu_1544_p3;
reg   [2:0] select_ln32_9_reg_3155;
reg   [2:0] select_ln32_9_reg_3155_pp0_iter1_reg;
reg   [2:0] select_ln32_9_reg_3155_pp0_iter2_reg;
reg   [2:0] select_ln32_9_reg_3155_pp0_iter3_reg;
reg   [2:0] select_ln32_9_reg_3155_pp0_iter4_reg;
reg   [2:0] select_ln32_9_reg_3155_pp0_iter5_reg;
reg   [2:0] select_ln32_9_reg_3155_pp0_iter6_reg;
reg   [2:0] select_ln32_9_reg_3155_pp0_iter7_reg;
reg   [2:0] select_ln32_9_reg_3155_pp0_iter8_reg;
wire   [4:0] select_ln32_10_fu_1552_p3;
reg   [4:0] select_ln32_10_reg_3161;
reg   [4:0] select_ln32_10_reg_3161_pp0_iter1_reg;
reg   [4:0] select_ln32_10_reg_3161_pp0_iter2_reg;
reg   [4:0] select_ln32_10_reg_3161_pp0_iter3_reg;
reg   [4:0] select_ln32_10_reg_3161_pp0_iter4_reg;
reg   [4:0] select_ln32_10_reg_3161_pp0_iter5_reg;
reg   [4:0] select_ln32_10_reg_3161_pp0_iter6_reg;
reg   [4:0] select_ln32_10_reg_3161_pp0_iter7_reg;
reg   [4:0] select_ln32_10_reg_3161_pp0_iter8_reg;
wire   [2:0] f_fu_1566_p2;
wire   [7:0] select_ln11_fu_1578_p3;
wire   [2:0] trunc_ln32_fu_1701_p1;
reg   [2:0] trunc_ln32_reg_3177_pp0_iter9_reg;
wire   [7:0] add_ln1117_5_fu_1874_p2;
reg   [7:0] add_ln1117_5_reg_3181;
wire   [7:0] add_ln1117_6_fu_1880_p2;
reg   [7:0] add_ln1117_6_reg_3187;
wire   [2:0] select_ln32_11_fu_1918_p3;
reg   [2:0] select_ln32_11_reg_3193_pp0_iter9_reg;
wire   [7:0] zext_ln32_5_fu_2074_p1;
reg   [7:0] zext_ln32_5_reg_3332;
wire   [7:0] zext_ln32_6_fu_2168_p1;
reg   [7:0] zext_ln32_6_reg_3428;
reg   [11:0] conv_out_V_addr_reg_3664;
reg   [11:0] conv_out_V_addr_reg_3664_pp0_iter10_reg;
reg   [11:0] conv_out_V_addr_reg_3664_pp0_iter11_reg;
reg   [11:0] conv_out_V_addr_reg_3664_pp0_iter12_reg;
wire  signed [22:0] mul_ln1118_3_fu_3063_p2;
reg  signed [22:0] mul_ln1118_3_reg_3669;
reg   [13:0] tmp_10_reg_3674;
wire  signed [21:0] mul_ln1118_4_fu_3069_p2;
reg  signed [21:0] mul_ln1118_4_reg_3679;
reg  signed [8:0] conv_1_weights_V_1_2_2_reg_3684;
reg  signed [8:0] conv_1_weights_V_2_0_2_reg_3689;
reg  signed [8:0] conv_1_weights_V_2_1_2_reg_3694;
reg  signed [8:0] conv_1_weights_V_2_2_2_reg_3699;
reg   [6:0] p_Val2_s_reg_3704;
reg   [6:0] p_Val2_s_reg_3704_pp0_iter10_reg;
reg   [13:0] trunc_ln708_8_reg_3709;
wire   [13:0] tmp_V_8_fu_2696_p2;
reg   [13:0] tmp_V_8_reg_3714;
reg   [13:0] tmp_V_8_reg_3714_pp0_iter12_reg;
wire   [0:0] icmp_ln885_fu_2701_p2;
reg   [0:0] icmp_ln885_reg_3719;
reg   [0:0] icmp_ln885_reg_3719_pp0_iter12_reg;
wire   [0:0] p_Result_32_fu_2707_p3;
reg   [0:0] p_Result_32_reg_3723;
wire   [13:0] tmp_V_9_fu_2721_p3;
reg   [13:0] tmp_V_9_reg_3728;
wire   [31:0] sub_ln894_fu_2755_p2;
reg   [31:0] sub_ln894_reg_3734;
wire   [31:0] or_ln_fu_2865_p3;
reg   [31:0] or_ln_reg_3740;
wire   [0:0] icmp_ln908_fu_2873_p2;
reg   [0:0] icmp_ln908_reg_3745;
wire   [10:0] trunc_ln893_fu_2879_p1;
reg   [10:0] trunc_ln893_reg_3750;
wire   [0:0] icmp_ln924_fu_3010_p2;
reg   [0:0] icmp_ln924_reg_3760;
wire   [0:0] icmp_ln924_2_fu_3016_p2;
reg   [0:0] icmp_ln924_2_reg_3765;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_condition_pp0_exit_iter8_state10;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg   [4:0] ap_phi_mux_r_0_phi_fu_1080_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_c_0_phi_fu_1103_p4;
reg  signed [13:0] ap_phi_mux_phi_ln1117_phi_fu_1125_p18;
wire   [13:0] ap_phi_reg_pp0_iter9_phi_ln1117_reg_1122;
reg  signed [13:0] ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18;
wire   [13:0] ap_phi_reg_pp0_iter9_phi_ln1117_1_reg_1154;
reg  signed [13:0] ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18;
wire   [13:0] ap_phi_reg_pp0_iter9_phi_ln1117_2_reg_1186;
reg  signed [13:0] ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18;
wire   [13:0] ap_phi_reg_pp0_iter9_phi_ln1117_3_reg_1218;
reg  signed [13:0] ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18;
wire   [13:0] ap_phi_reg_pp0_iter9_phi_ln1117_4_reg_1250;
wire   [13:0] ap_phi_reg_pp0_iter0_phi_ln1117_5_reg_1282;
reg   [13:0] ap_phi_reg_pp0_iter1_phi_ln1117_5_reg_1282;
reg   [13:0] ap_phi_reg_pp0_iter2_phi_ln1117_5_reg_1282;
reg   [13:0] ap_phi_reg_pp0_iter3_phi_ln1117_5_reg_1282;
reg   [13:0] ap_phi_reg_pp0_iter4_phi_ln1117_5_reg_1282;
reg   [13:0] ap_phi_reg_pp0_iter5_phi_ln1117_5_reg_1282;
reg   [13:0] ap_phi_reg_pp0_iter6_phi_ln1117_5_reg_1282;
reg   [13:0] ap_phi_reg_pp0_iter7_phi_ln1117_5_reg_1282;
reg   [13:0] ap_phi_reg_pp0_iter8_phi_ln1117_5_reg_1282;
reg   [13:0] ap_phi_reg_pp0_iter9_phi_ln1117_5_reg_1282;
reg  signed [13:0] ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282;
wire   [13:0] ap_phi_reg_pp0_iter0_phi_ln1117_6_reg_1305;
reg   [13:0] ap_phi_reg_pp0_iter1_phi_ln1117_6_reg_1305;
reg   [13:0] ap_phi_reg_pp0_iter2_phi_ln1117_6_reg_1305;
reg   [13:0] ap_phi_reg_pp0_iter3_phi_ln1117_6_reg_1305;
reg   [13:0] ap_phi_reg_pp0_iter4_phi_ln1117_6_reg_1305;
reg   [13:0] ap_phi_reg_pp0_iter5_phi_ln1117_6_reg_1305;
reg   [13:0] ap_phi_reg_pp0_iter6_phi_ln1117_6_reg_1305;
reg   [13:0] ap_phi_reg_pp0_iter7_phi_ln1117_6_reg_1305;
reg   [13:0] ap_phi_reg_pp0_iter8_phi_ln1117_6_reg_1305;
reg   [13:0] ap_phi_reg_pp0_iter9_phi_ln1117_6_reg_1305;
reg  signed [13:0] ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305;
reg  signed [13:0] ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18;
wire   [13:0] ap_phi_reg_pp0_iter10_phi_ln1117_7_reg_1328;
reg  signed [13:0] ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18;
wire   [13:0] ap_phi_reg_pp0_iter10_phi_ln1117_8_reg_1360;
reg   [13:0] ap_phi_mux_storemerge_phi_fu_1395_p4;
wire   [13:0] ap_phi_reg_pp0_iter13_storemerge_reg_1392;
wire   [0:0] and_ln924_fu_3026_p2;
wire   [63:0] zext_ln1117_15_fu_1961_p1;
wire   [63:0] zext_ln1117_16_fu_1974_p1;
wire   [63:0] zext_ln1117_17_fu_1987_p1;
wire   [63:0] zext_ln1117_18_fu_2000_p1;
wire   [63:0] zext_ln1117_19_fu_2016_p1;
wire   [63:0] zext_ln1117_20_fu_2032_p1;
wire   [63:0] zext_ln1117_23_fu_2084_p1;
wire   [63:0] zext_ln1117_24_fu_2097_p1;
wire   [63:0] zext_ln1117_26_fu_2110_p1;
wire   [63:0] zext_ln1117_27_fu_2126_p1;
wire   [63:0] zext_ln1117_30_fu_2178_p1;
wire   [63:0] zext_ln1117_31_fu_2191_p1;
wire   [63:0] zext_ln1117_33_fu_2204_p1;
wire   [63:0] zext_ln1117_34_fu_2220_p1;
wire   [63:0] zext_ln23_fu_2230_p1;
wire   [63:0] zext_ln1117_22_fu_2277_p1;
wire   [63:0] zext_ln1117_25_fu_2288_p1;
wire   [63:0] zext_ln1117_29_fu_2302_p1;
wire   [63:0] zext_ln1117_32_fu_2313_p1;
wire   [63:0] zext_ln203_15_fu_2332_p1;
wire   [63:0] grp_fu_1403_p0;
wire   [2:0] grp_fu_1468_p1;
wire   [4:0] grp_fu_1508_p0;
wire   [2:0] grp_fu_1508_p1;
wire   [0:0] icmp_ln14_fu_1520_p2;
wire   [0:0] xor_ln32_fu_1514_p2;
wire   [0:0] or_ln32_fu_1538_p2;
wire   [2:0] grp_fu_1560_p1;
wire   [7:0] add_ln11_fu_1572_p2;
wire   [4:0] mul_ln1117_fu_1590_p1;
wire   [11:0] mul_ln1117_fu_1590_p2;
wire   [4:0] mul_ln1117_1_fu_1609_p1;
wire   [11:0] mul_ln1117_1_fu_1609_p2;
wire   [2:0] grp_fu_1468_p2;
wire   [4:0] mul_ln1117_2_fu_1633_p1;
wire   [11:0] mul_ln1117_2_fu_1633_p2;
wire   [4:0] c_fu_1649_p2;
wire   [4:0] mul_ln1117_3_fu_1659_p1;
wire   [11:0] mul_ln1117_3_fu_1659_p2;
wire   [4:0] add_ln23_1_fu_1675_p2;
wire   [4:0] mul_ln1117_4_fu_1685_p1;
wire   [11:0] mul_ln1117_4_fu_1685_p2;
wire   [2:0] grp_fu_1508_p2;
wire   [4:0] udiv_ln1117_4_fu_1615_p4;
wire   [4:0] udiv_ln_fu_1596_p4;
wire   [4:0] select_ln32_2_fu_1705_p3;
wire   [5:0] tmp_fu_1724_p3;
wire   [7:0] zext_ln1117_9_fu_1732_p1;
wire   [7:0] p_shl1_cast_fu_1716_p3;
wire   [7:0] zext_ln32_fu_1712_p1;
wire   [4:0] add_ln23_fu_1748_p2;
wire   [4:0] mul_ln1117_5_fu_1758_p1;
wire   [11:0] mul_ln1117_5_fu_1758_p2;
wire   [4:0] udiv_ln1117_4_mid1_fu_1764_p4;
wire   [4:0] select_ln32_3_fu_1774_p3;
wire   [5:0] tmp_16_fu_1793_p3;
wire   [7:0] zext_ln1117_11_fu_1801_p1;
wire   [7:0] p_shl4_cast_fu_1785_p3;
wire   [7:0] zext_ln32_1_fu_1781_p1;
wire   [4:0] select_ln32_4_fu_1817_p3;
wire   [4:0] add_ln32_fu_1824_p2;
wire   [4:0] mul_ln32_fu_1834_p1;
wire   [11:0] mul_ln32_fu_1834_p2;
wire   [4:0] zext_ln1117_5_mid2_v_fu_1840_p4;
wire   [5:0] tmp_6_fu_1862_p3;
wire   [7:0] zext_ln1117_13_fu_1870_p1;
wire   [7:0] tmp_s_fu_1854_p3;
wire   [7:0] zext_ln1117_12_fu_1850_p1;
wire   [2:0] trunc_ln1117_fu_1625_p1;
wire   [4:0] udiv_ln1117_1_fu_1639_p4;
wire   [4:0] udiv_ln1117_2_fu_1665_p4;
wire   [4:0] udiv_ln1117_3_fu_1691_p4;
wire   [2:0] grp_fu_1560_p2;
wire   [2:0] trunc_ln1117_1_fu_1914_p1;
wire   [2:0] select_ln32_5_fu_1886_p3;
wire   [4:0] mul_ln1117_6_fu_1928_p1;
wire   [11:0] mul_ln1117_6_fu_1928_p2;
wire   [4:0] udiv_ln1117_1_mid1_fu_1934_p4;
wire   [4:0] select_ln32_6_fu_1893_p3;
wire   [4:0] select_ln32_12_fu_1944_p3;
wire   [7:0] zext_ln32_4_fu_1951_p1;
wire   [7:0] add_ln1117_7_fu_1955_p2;
wire   [7:0] add_ln1117_3_fu_1805_p2;
wire   [7:0] add_ln1117_8_fu_1968_p2;
wire   [7:0] add_ln1117_fu_1736_p2;
wire   [7:0] add_ln1117_9_fu_1981_p2;
wire   [7:0] add_ln1117_10_fu_1994_p2;
wire   [7:0] add_ln1117_4_fu_1811_p2;
wire   [7:0] add_ln1117_11_fu_2010_p2;
wire   [7:0] add_ln1117_2_fu_1742_p2;
wire   [7:0] add_ln1117_12_fu_2026_p2;
wire   [4:0] add_ln23_4_fu_2042_p2;
wire   [4:0] mul_ln1117_7_fu_2051_p1;
wire   [11:0] mul_ln1117_7_fu_2051_p2;
wire   [4:0] udiv_ln1117_2_mid1_fu_2057_p4;
wire   [4:0] select_ln32_7_fu_1900_p3;
wire   [4:0] select_ln32_13_fu_2067_p3;
wire   [7:0] add_ln1117_14_fu_2078_p2;
wire   [7:0] add_ln1117_15_fu_2091_p2;
wire   [7:0] add_ln1117_17_fu_2104_p2;
wire   [7:0] add_ln1117_18_fu_2120_p2;
wire   [4:0] add_ln23_5_fu_2136_p2;
wire   [4:0] mul_ln1117_8_fu_2145_p1;
wire   [11:0] mul_ln1117_8_fu_2145_p2;
wire   [4:0] udiv_ln1117_3_mid1_fu_2151_p4;
wire   [4:0] select_ln32_8_fu_1907_p3;
wire   [4:0] select_ln32_14_fu_2161_p3;
wire   [7:0] add_ln1117_20_fu_2172_p2;
wire   [7:0] add_ln1117_21_fu_2185_p2;
wire   [7:0] add_ln1117_23_fu_2198_p2;
wire   [7:0] add_ln1117_24_fu_2214_p2;
wire   [9:0] grp_fu_3032_p3;
wire   [10:0] tmp_17_fu_2256_p3;
wire   [12:0] p_shl_cast_fu_2249_p3;
wire   [12:0] zext_ln203_13_fu_2263_p1;
wire   [7:0] add_ln1117_13_fu_2273_p2;
wire   [7:0] add_ln1117_16_fu_2284_p2;
wire   [7:0] add_ln1117_19_fu_2298_p2;
wire   [7:0] add_ln1117_22_fu_2309_p2;
wire   [12:0] sub_ln203_fu_2267_p2;
wire   [12:0] zext_ln203_14_fu_2323_p1;
wire   [12:0] add_ln203_7_fu_2326_p2;
wire  signed [21:0] mul_ln1118_1_fu_3049_p2;
wire  signed [21:0] mul_ln1118_fu_3042_p2;
wire   [13:0] tmp_8_fu_2356_p4;
wire   [21:0] shl_ln_fu_2365_p3;
wire  signed [22:0] sext_ln1118_3_fu_2353_p1;
wire   [23:0] zext_ln703_fu_2373_p1;
wire   [23:0] zext_ln1192_fu_2377_p1;
wire  signed [22:0] mul_ln1118_2_fu_3056_p2;
wire   [23:0] add_ln1192_fu_2381_p2;
wire   [13:0] tmp_9_fu_2398_p4;
wire   [21:0] shl_ln728_1_fu_2408_p3;
wire  signed [23:0] sext_ln1118_5_fu_2395_p1;
wire   [24:0] zext_ln703_2_fu_2416_p1;
wire   [24:0] zext_ln1192_1_fu_2420_p1;
wire   [24:0] add_ln1192_1_fu_2424_p2;
wire   [21:0] shl_ln728_2_fu_2459_p3;
wire  signed [23:0] sext_ln1118_7_fu_2456_p1;
wire   [24:0] zext_ln703_3_fu_2466_p1;
wire   [24:0] zext_ln1192_2_fu_2470_p1;
wire   [24:0] add_ln1192_2_fu_2474_p2;
wire   [13:0] tmp_11_fu_2483_p4;
wire   [21:0] shl_ln728_3_fu_2493_p3;
wire  signed [22:0] sext_ln1118_9_fu_2480_p1;
wire   [23:0] zext_ln703_4_fu_2501_p1;
wire   [23:0] zext_ln1192_3_fu_2505_p1;
wire  signed [22:0] mul_ln1118_5_fu_3075_p2;
wire   [23:0] add_ln1192_3_fu_2509_p2;
wire   [13:0] tmp_12_fu_2525_p4;
wire   [21:0] shl_ln728_4_fu_2535_p3;
wire  signed [23:0] sext_ln1118_11_fu_2522_p1;
wire   [24:0] zext_ln703_5_fu_2543_p1;
wire   [24:0] zext_ln1192_4_fu_2547_p1;
wire  signed [22:0] mul_ln1118_6_fu_3082_p2;
wire   [24:0] add_ln1192_4_fu_2551_p2;
wire   [13:0] tmp_13_fu_2567_p4;
wire   [21:0] shl_ln728_5_fu_2577_p3;
wire  signed [23:0] sext_ln1118_13_fu_2564_p1;
wire   [24:0] zext_ln703_6_fu_2585_p1;
wire   [24:0] zext_ln1192_5_fu_2589_p1;
wire  signed [22:0] mul_ln1118_7_fu_3089_p2;
wire   [24:0] add_ln1192_5_fu_2593_p2;
wire   [13:0] tmp_14_fu_2609_p4;
wire   [21:0] shl_ln728_6_fu_2619_p3;
wire  signed [23:0] sext_ln1118_15_fu_2606_p1;
wire   [24:0] zext_ln703_7_fu_2627_p1;
wire   [24:0] zext_ln1192_6_fu_2631_p1;
wire  signed [22:0] mul_ln1118_8_fu_3096_p2;
wire   [24:0] add_ln1192_6_fu_2635_p2;
wire   [13:0] tmp_15_fu_2651_p4;
wire   [21:0] shl_ln728_7_fu_2661_p3;
wire  signed [23:0] sext_ln1118_17_fu_2648_p1;
wire   [24:0] zext_ln703_8_fu_2669_p1;
wire   [24:0] zext_ln1192_7_fu_2673_p1;
wire   [24:0] add_ln1192_7_fu_2677_p2;
wire  signed [13:0] sext_ln1265_fu_2693_p1;
wire   [13:0] tmp_V_fu_2715_p2;
reg   [13:0] p_Result_s_fu_2729_p4;
wire   [31:0] p_Result_33_fu_2739_p3;
reg   [31:0] l_fu_2747_p3;
wire   [31:0] lsb_index_fu_2765_p2;
wire   [30:0] tmp_19_fu_2771_p4;
wire   [3:0] trunc_ln897_fu_2787_p1;
wire   [3:0] sub_ln897_fu_2791_p2;
wire   [13:0] zext_ln897_fu_2797_p1;
wire   [13:0] lshr_ln897_fu_2801_p2;
wire   [13:0] p_Result_29_fu_2807_p2;
wire   [0:0] icmp_ln897_fu_2781_p2;
wire   [0:0] icmp_ln897_2_fu_2813_p2;
wire   [0:0] tmp_20_fu_2825_p3;
wire   [13:0] trunc_ln894_fu_2761_p1;
wire   [13:0] add_ln899_fu_2839_p2;
wire   [0:0] p_Result_30_fu_2845_p3;
wire   [0:0] xor_ln899_fu_2833_p2;
wire   [0:0] and_ln899_fu_2853_p2;
wire   [0:0] a_fu_2819_p2;
wire   [0:0] or_ln899_fu_2859_p2;
wire   [31:0] zext_ln907_2_fu_2886_p1;
wire   [31:0] add_ln908_fu_2889_p2;
wire   [31:0] lshr_ln908_fu_2894_p2;
wire   [31:0] sub_ln908_fu_2904_p2;
wire   [63:0] m_fu_2883_p1;
wire   [63:0] zext_ln908_2_fu_2909_p1;
wire   [63:0] zext_ln908_fu_2900_p1;
wire   [63:0] shl_ln908_fu_2913_p2;
wire   [63:0] zext_ln911_fu_2926_p1;
wire   [63:0] m_7_fu_2919_p3;
wire   [63:0] m_8_fu_2929_p2;
wire   [62:0] m_s_fu_2935_p4;
wire   [0:0] tmp_21_fu_2949_p3;
wire   [10:0] sub_ln915_fu_2965_p2;
wire   [10:0] select_ln915_fu_2957_p3;
wire   [10:0] add_ln915_fu_2970_p2;
wire   [63:0] m_11_fu_2945_p1;
wire   [11:0] tmp_7_fu_2976_p3;
wire   [63:0] p_Result_34_fu_2983_p5;
wire   [51:0] trunc_ln7_fu_3000_p4;
wire   [0:0] or_ln924_fu_3022_p2;
wire   [0:0] grp_fu_1403_p2;
wire   [5:0] grp_fu_3032_p0;
wire   [4:0] grp_fu_3032_p1;
wire   [4:0] grp_fu_3032_p2;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state16;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_3032_p10;
wire   [9:0] grp_fu_3032_p20;
wire   [11:0] mul_ln1117_1_fu_1609_p10;
wire   [11:0] mul_ln1117_2_fu_1633_p10;
wire   [11:0] mul_ln1117_3_fu_1659_p10;
wire   [11:0] mul_ln1117_4_fu_1685_p10;
wire   [11:0] mul_ln1117_5_fu_1758_p10;
wire   [11:0] mul_ln1117_6_fu_1928_p10;
wire   [11:0] mul_ln1117_7_fu_2051_p10;
wire   [11:0] mul_ln1117_8_fu_2145_p10;
wire   [11:0] mul_ln1117_fu_1590_p10;
wire   [11:0] mul_ln32_fu_1834_p10;
reg    ap_condition_2085;
reg    ap_condition_2089;
reg    ap_condition_2094;
reg    ap_condition_2102;
reg    ap_condition_2106;
reg    ap_condition_874;
reg    ap_condition_2114;
reg    ap_condition_2118;
reg    ap_condition_2122;
reg    ap_condition_2130;
reg    ap_condition_2134;
reg    ap_condition_2112;
reg    ap_condition_846;
reg    ap_condition_853;
reg    ap_condition_278;
reg    ap_condition_283;
reg    ap_condition_298;
reg    ap_condition_269;
reg    ap_condition_285;
reg    ap_condition_273;
reg    ap_condition_263;
reg    ap_condition_293;
reg    ap_condition_302;
reg    ap_condition_2171;
reg    ap_condition_2176;
reg    ap_condition_2180;
reg    ap_condition_2184;
reg    ap_condition_858;
reg    ap_condition_2191;
reg    ap_condition_2196;
reg    ap_condition_2201;
reg    ap_condition_2205;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
end

conv_1_conv_1_weibkb #(
    .DataWidth( 8 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_0_1_address0),
    .ce0(conv_1_weights_V_0_1_ce0),
    .q0(conv_1_weights_V_0_1_q0)
);

conv_1_conv_1_weicud #(
    .DataWidth( 9 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_0_2_address0),
    .ce0(conv_1_weights_V_0_2_ce0),
    .q0(conv_1_weights_V_0_2_q0)
);

conv_1_conv_1_weidEe #(
    .DataWidth( 9 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_1_0_address0),
    .ce0(conv_1_weights_V_1_0_ce0),
    .q0(conv_1_weights_V_1_0_q0)
);

conv_1_conv_1_weieOg #(
    .DataWidth( 8 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_1_1_address0),
    .ce0(conv_1_weights_V_1_1_ce0),
    .q0(conv_1_weights_V_1_1_q0)
);

conv_1_conv_1_weifYi #(
    .DataWidth( 9 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_1_2_address0),
    .ce0(conv_1_weights_V_1_2_ce0),
    .q0(conv_1_weights_V_1_2_q0)
);

conv_1_conv_1_weig8j #(
    .DataWidth( 9 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_2_0_address0),
    .ce0(conv_1_weights_V_2_0_ce0),
    .q0(conv_1_weights_V_2_0_q0)
);

conv_1_conv_1_weihbi #(
    .DataWidth( 9 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_2_1_address0),
    .ce0(conv_1_weights_V_2_1_ce0),
    .q0(conv_1_weights_V_2_1_q0)
);

conv_1_conv_1_weiibs #(
    .DataWidth( 9 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_2_2_address0),
    .ce0(conv_1_weights_V_2_2_ce0),
    .q0(conv_1_weights_V_2_2_q0)
);

conv_1_conv_1_biajbC #(
    .DataWidth( 7 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_bias_V_address0),
    .ce0(conv_1_bias_V_ce0),
    .q0(conv_1_bias_V_q0)
);

conv_1_conv_1_weikbM #(
    .DataWidth( 8 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_0_0_address0),
    .ce0(conv_1_weights_V_0_0_ce0),
    .q0(conv_1_weights_V_0_0_q0)
);

cnn_dcmp_64ns_64nlbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
cnn_dcmp_64ns_64nlbW_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1403_p0),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_1403_p2)
);

cnn_urem_5ns_3ns_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_5ns_3ns_mb6_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_c_0_phi_fu_1103_p4),
    .din1(grp_fu_1468_p1),
    .ce(1'b1),
    .dout(grp_fu_1468_p2)
);

cnn_urem_5ns_3ns_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_5ns_3ns_mb6_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1508_p0),
    .din1(grp_fu_1508_p1),
    .ce(1'b1),
    .dout(grp_fu_1508_p2)
);

cnn_urem_5ns_3ns_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_5ns_3ns_mb6_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln23_3_fu_1532_p2),
    .din1(grp_fu_1560_p1),
    .ce(1'b1),
    .dout(grp_fu_1560_p2)
);

cnn_mac_muladd_6nncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
cnn_mac_muladd_6nncg_U5(
    .din0(grp_fu_3032_p0),
    .din1(grp_fu_3032_p1),
    .din2(grp_fu_3032_p2),
    .dout(grp_fu_3032_p3)
);

cnn_mul_mul_14s_8ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_14s_8ocq_U6(
    .din0(ap_phi_mux_phi_ln1117_phi_fu_1125_p18),
    .din1(conv_1_weights_V_0_0_q0),
    .dout(mul_ln1118_fu_3042_p2)
);

cnn_mul_mul_8s_14pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_8s_14pcA_U7(
    .din0(conv_1_weights_V_0_1_q0),
    .din1(ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18),
    .dout(mul_ln1118_1_fu_3049_p2)
);

cnn_mul_mul_9s_14qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_9s_14qcK_U8(
    .din0(conv_1_weights_V_0_2_q0),
    .din1(ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18),
    .dout(mul_ln1118_2_fu_3056_p2)
);

cnn_mul_mul_9s_14qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_9s_14qcK_U9(
    .din0(conv_1_weights_V_1_0_q0),
    .din1(ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18),
    .dout(mul_ln1118_3_fu_3063_p2)
);

cnn_mul_mul_8s_14pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_8s_14pcA_U10(
    .din0(conv_1_weights_V_1_1_q0),
    .din1(ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18),
    .dout(mul_ln1118_4_fu_3069_p2)
);

cnn_mul_mul_9s_14qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_9s_14qcK_U11(
    .din0(conv_1_weights_V_1_2_2_reg_3684),
    .din1(ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282),
    .dout(mul_ln1118_5_fu_3075_p2)
);

cnn_mul_mul_9s_14qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_9s_14qcK_U12(
    .din0(conv_1_weights_V_2_0_2_reg_3689),
    .din1(ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305),
    .dout(mul_ln1118_6_fu_3082_p2)
);

cnn_mul_mul_9s_14qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_9s_14qcK_U13(
    .din0(conv_1_weights_V_2_1_2_reg_3694),
    .din1(ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18),
    .dout(mul_ln1118_7_fu_3089_p2)
);

cnn_mul_mul_9s_14qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_9s_14qcK_U14(
    .din0(conv_1_weights_V_2_2_2_reg_3699),
    .din1(ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18),
    .dout(mul_ln1118_8_fu_3096_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_1474_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter8_state10)) begin
                ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter7;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((1'b1 == ap_condition_302)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282 <= input_0_0_V_q0;
        end else if ((1'b1 == ap_condition_293)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282 <= input_0_2_V_q0;
        end else if ((1'b1 == ap_condition_263)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282 <= input_2_0_V_q0;
        end else if ((1'b1 == ap_condition_273)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282 <= input_2_2_V_q0;
        end else if ((1'b1 == ap_condition_285)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282 <= input_1_0_V_q0;
        end else if ((1'b1 == ap_condition_269)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282 <= input_1_2_V_q0;
        end else if ((1'b1 == ap_condition_298)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282 <= input_0_1_V_q0;
        end else if ((1'b1 == ap_condition_283)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282 <= input_2_1_V_q0;
        end else if ((1'b1 == ap_condition_278)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282 <= input_1_1_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_5_reg_1282 <= ap_phi_reg_pp0_iter9_phi_ln1117_5_reg_1282;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((1'b1 == ap_condition_302)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305 <= input_1_1_V_q0;
        end else if ((1'b1 == ap_condition_293)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305 <= input_1_0_V_q0;
        end else if ((1'b1 == ap_condition_263)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305 <= input_0_1_V_q0;
        end else if ((1'b1 == ap_condition_273)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305 <= input_0_0_V_q0;
        end else if ((1'b1 == ap_condition_285)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305 <= input_2_1_V_q0;
        end else if ((1'b1 == ap_condition_269)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305 <= input_2_0_V_q0;
        end else if ((1'b1 == ap_condition_298)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305 <= input_1_2_V_q0;
        end else if ((1'b1 == ap_condition_283)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305 <= input_0_2_V_q0;
        end else if ((1'b1 == ap_condition_278)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305 <= input_2_2_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_phi_ln1117_6_reg_1305 <= ap_phi_reg_pp0_iter9_phi_ln1117_6_reg_1305;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_3108 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_0_reg_1099 <= select_ln32_10_reg_3161;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_0_reg_1099 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_1474_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_0_reg_1111 <= f_fu_1566_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_1111 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_1474_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten114_reg_1065 <= add_ln8_fu_1480_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten114_reg_1065 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_1474_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1088 <= select_ln11_fu_1578_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_1088 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_3108 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_0_reg_1076 <= select_ln32_1_reg_3134;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_1076 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1117_5_reg_3181[7 : 1] <= add_ln1117_5_fu_1874_p2[7 : 1];
        add_ln1117_6_reg_3187 <= add_ln1117_6_fu_1880_p2;
        select_ln32_11_reg_3193 <= select_ln32_11_fu_1918_p3;
        trunc_ln32_reg_3177 <= trunc_ln32_fu_1701_p1;
        zext_ln32_5_reg_3332[4 : 0] <= zext_ln32_5_fu_2074_p1[4 : 0];
        zext_ln32_6_reg_3428[4 : 0] <= zext_ln32_6_fu_2168_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_1474_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln23_3_reg_3149 <= add_ln23_3_fu_1532_p2;
        and_ln32_reg_3141 <= and_ln32_fu_1526_p2;
        icmp_ln11_reg_3117 <= icmp_ln11_fu_1486_p2;
        select_ln32_9_reg_3155 <= select_ln32_9_fu_1544_p3;
        select_ln32_reg_3128 <= select_ln32_fu_1492_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln23_3_reg_3149_pp0_iter1_reg <= add_ln23_3_reg_3149;
        and_ln32_reg_3141_pp0_iter1_reg <= and_ln32_reg_3141;
        c_0_reg_1099_pp0_iter1_reg <= c_0_reg_1099;
        icmp_ln11_reg_3117_pp0_iter1_reg <= icmp_ln11_reg_3117;
        icmp_ln8_reg_3108 <= icmp_ln8_fu_1474_p2;
        icmp_ln8_reg_3108_pp0_iter1_reg <= icmp_ln8_reg_3108;
        r_0_reg_1076_pp0_iter1_reg <= r_0_reg_1076;
        r_reg_3103 <= r_fu_1462_p2;
        r_reg_3103_pp0_iter1_reg <= r_reg_3103;
        select_ln32_10_reg_3161_pp0_iter1_reg <= select_ln32_10_reg_3161;
        select_ln32_1_reg_3134_pp0_iter1_reg <= select_ln32_1_reg_3134;
        select_ln32_9_reg_3155_pp0_iter1_reg <= select_ln32_9_reg_3155;
        select_ln32_reg_3128_pp0_iter1_reg <= select_ln32_reg_3128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln23_3_reg_3149_pp0_iter2_reg <= add_ln23_3_reg_3149_pp0_iter1_reg;
        add_ln23_3_reg_3149_pp0_iter3_reg <= add_ln23_3_reg_3149_pp0_iter2_reg;
        add_ln23_3_reg_3149_pp0_iter4_reg <= add_ln23_3_reg_3149_pp0_iter3_reg;
        add_ln23_3_reg_3149_pp0_iter5_reg <= add_ln23_3_reg_3149_pp0_iter4_reg;
        add_ln23_3_reg_3149_pp0_iter6_reg <= add_ln23_3_reg_3149_pp0_iter5_reg;
        add_ln23_3_reg_3149_pp0_iter7_reg <= add_ln23_3_reg_3149_pp0_iter6_reg;
        and_ln32_reg_3141_pp0_iter2_reg <= and_ln32_reg_3141_pp0_iter1_reg;
        and_ln32_reg_3141_pp0_iter3_reg <= and_ln32_reg_3141_pp0_iter2_reg;
        and_ln32_reg_3141_pp0_iter4_reg <= and_ln32_reg_3141_pp0_iter3_reg;
        and_ln32_reg_3141_pp0_iter5_reg <= and_ln32_reg_3141_pp0_iter4_reg;
        and_ln32_reg_3141_pp0_iter6_reg <= and_ln32_reg_3141_pp0_iter5_reg;
        and_ln32_reg_3141_pp0_iter7_reg <= and_ln32_reg_3141_pp0_iter6_reg;
        c_0_reg_1099_pp0_iter2_reg <= c_0_reg_1099_pp0_iter1_reg;
        c_0_reg_1099_pp0_iter3_reg <= c_0_reg_1099_pp0_iter2_reg;
        c_0_reg_1099_pp0_iter4_reg <= c_0_reg_1099_pp0_iter3_reg;
        c_0_reg_1099_pp0_iter5_reg <= c_0_reg_1099_pp0_iter4_reg;
        c_0_reg_1099_pp0_iter6_reg <= c_0_reg_1099_pp0_iter5_reg;
        c_0_reg_1099_pp0_iter7_reg <= c_0_reg_1099_pp0_iter6_reg;
        conv_out_V_addr_reg_3664_pp0_iter10_reg <= conv_out_V_addr_reg_3664;
        conv_out_V_addr_reg_3664_pp0_iter11_reg <= conv_out_V_addr_reg_3664_pp0_iter10_reg;
        conv_out_V_addr_reg_3664_pp0_iter12_reg <= conv_out_V_addr_reg_3664_pp0_iter11_reg;
        icmp_ln11_reg_3117_pp0_iter2_reg <= icmp_ln11_reg_3117_pp0_iter1_reg;
        icmp_ln11_reg_3117_pp0_iter3_reg <= icmp_ln11_reg_3117_pp0_iter2_reg;
        icmp_ln11_reg_3117_pp0_iter4_reg <= icmp_ln11_reg_3117_pp0_iter3_reg;
        icmp_ln11_reg_3117_pp0_iter5_reg <= icmp_ln11_reg_3117_pp0_iter4_reg;
        icmp_ln11_reg_3117_pp0_iter6_reg <= icmp_ln11_reg_3117_pp0_iter5_reg;
        icmp_ln11_reg_3117_pp0_iter7_reg <= icmp_ln11_reg_3117_pp0_iter6_reg;
        icmp_ln885_reg_3719_pp0_iter12_reg <= icmp_ln885_reg_3719;
        icmp_ln8_reg_3108_pp0_iter10_reg <= icmp_ln8_reg_3108_pp0_iter9_reg;
        icmp_ln8_reg_3108_pp0_iter11_reg <= icmp_ln8_reg_3108_pp0_iter10_reg;
        icmp_ln8_reg_3108_pp0_iter12_reg <= icmp_ln8_reg_3108_pp0_iter11_reg;
        icmp_ln8_reg_3108_pp0_iter2_reg <= icmp_ln8_reg_3108_pp0_iter1_reg;
        icmp_ln8_reg_3108_pp0_iter3_reg <= icmp_ln8_reg_3108_pp0_iter2_reg;
        icmp_ln8_reg_3108_pp0_iter4_reg <= icmp_ln8_reg_3108_pp0_iter3_reg;
        icmp_ln8_reg_3108_pp0_iter5_reg <= icmp_ln8_reg_3108_pp0_iter4_reg;
        icmp_ln8_reg_3108_pp0_iter6_reg <= icmp_ln8_reg_3108_pp0_iter5_reg;
        icmp_ln8_reg_3108_pp0_iter7_reg <= icmp_ln8_reg_3108_pp0_iter6_reg;
        icmp_ln8_reg_3108_pp0_iter8_reg <= icmp_ln8_reg_3108_pp0_iter7_reg;
        icmp_ln8_reg_3108_pp0_iter9_reg <= icmp_ln8_reg_3108_pp0_iter8_reg;
        p_Val2_s_reg_3704_pp0_iter10_reg <= p_Val2_s_reg_3704;
        r_0_reg_1076_pp0_iter2_reg <= r_0_reg_1076_pp0_iter1_reg;
        r_0_reg_1076_pp0_iter3_reg <= r_0_reg_1076_pp0_iter2_reg;
        r_0_reg_1076_pp0_iter4_reg <= r_0_reg_1076_pp0_iter3_reg;
        r_0_reg_1076_pp0_iter5_reg <= r_0_reg_1076_pp0_iter4_reg;
        r_0_reg_1076_pp0_iter6_reg <= r_0_reg_1076_pp0_iter5_reg;
        r_0_reg_1076_pp0_iter7_reg <= r_0_reg_1076_pp0_iter6_reg;
        r_reg_3103_pp0_iter2_reg <= r_reg_3103_pp0_iter1_reg;
        r_reg_3103_pp0_iter3_reg <= r_reg_3103_pp0_iter2_reg;
        r_reg_3103_pp0_iter4_reg <= r_reg_3103_pp0_iter3_reg;
        r_reg_3103_pp0_iter5_reg <= r_reg_3103_pp0_iter4_reg;
        r_reg_3103_pp0_iter6_reg <= r_reg_3103_pp0_iter5_reg;
        r_reg_3103_pp0_iter7_reg <= r_reg_3103_pp0_iter6_reg;
        select_ln32_10_reg_3161_pp0_iter2_reg <= select_ln32_10_reg_3161_pp0_iter1_reg;
        select_ln32_10_reg_3161_pp0_iter3_reg <= select_ln32_10_reg_3161_pp0_iter2_reg;
        select_ln32_10_reg_3161_pp0_iter4_reg <= select_ln32_10_reg_3161_pp0_iter3_reg;
        select_ln32_10_reg_3161_pp0_iter5_reg <= select_ln32_10_reg_3161_pp0_iter4_reg;
        select_ln32_10_reg_3161_pp0_iter6_reg <= select_ln32_10_reg_3161_pp0_iter5_reg;
        select_ln32_10_reg_3161_pp0_iter7_reg <= select_ln32_10_reg_3161_pp0_iter6_reg;
        select_ln32_10_reg_3161_pp0_iter8_reg <= select_ln32_10_reg_3161_pp0_iter7_reg;
        select_ln32_11_reg_3193_pp0_iter9_reg <= select_ln32_11_reg_3193;
        select_ln32_1_reg_3134_pp0_iter2_reg <= select_ln32_1_reg_3134_pp0_iter1_reg;
        select_ln32_1_reg_3134_pp0_iter3_reg <= select_ln32_1_reg_3134_pp0_iter2_reg;
        select_ln32_1_reg_3134_pp0_iter4_reg <= select_ln32_1_reg_3134_pp0_iter3_reg;
        select_ln32_1_reg_3134_pp0_iter5_reg <= select_ln32_1_reg_3134_pp0_iter4_reg;
        select_ln32_1_reg_3134_pp0_iter6_reg <= select_ln32_1_reg_3134_pp0_iter5_reg;
        select_ln32_1_reg_3134_pp0_iter7_reg <= select_ln32_1_reg_3134_pp0_iter6_reg;
        select_ln32_1_reg_3134_pp0_iter8_reg <= select_ln32_1_reg_3134_pp0_iter7_reg;
        select_ln32_9_reg_3155_pp0_iter2_reg <= select_ln32_9_reg_3155_pp0_iter1_reg;
        select_ln32_9_reg_3155_pp0_iter3_reg <= select_ln32_9_reg_3155_pp0_iter2_reg;
        select_ln32_9_reg_3155_pp0_iter4_reg <= select_ln32_9_reg_3155_pp0_iter3_reg;
        select_ln32_9_reg_3155_pp0_iter5_reg <= select_ln32_9_reg_3155_pp0_iter4_reg;
        select_ln32_9_reg_3155_pp0_iter6_reg <= select_ln32_9_reg_3155_pp0_iter5_reg;
        select_ln32_9_reg_3155_pp0_iter7_reg <= select_ln32_9_reg_3155_pp0_iter6_reg;
        select_ln32_9_reg_3155_pp0_iter8_reg <= select_ln32_9_reg_3155_pp0_iter7_reg;
        select_ln32_reg_3128_pp0_iter2_reg <= select_ln32_reg_3128_pp0_iter1_reg;
        select_ln32_reg_3128_pp0_iter3_reg <= select_ln32_reg_3128_pp0_iter2_reg;
        select_ln32_reg_3128_pp0_iter4_reg <= select_ln32_reg_3128_pp0_iter3_reg;
        select_ln32_reg_3128_pp0_iter5_reg <= select_ln32_reg_3128_pp0_iter4_reg;
        select_ln32_reg_3128_pp0_iter6_reg <= select_ln32_reg_3128_pp0_iter5_reg;
        select_ln32_reg_3128_pp0_iter7_reg <= select_ln32_reg_3128_pp0_iter6_reg;
        tmp_V_8_reg_3714_pp0_iter12_reg <= tmp_V_8_reg_3714;
        trunc_ln32_reg_3177_pp0_iter9_reg <= trunc_ln32_reg_3177;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_phi_ln1117_5_reg_1282 <= ap_phi_reg_pp0_iter0_phi_ln1117_5_reg_1282;
        ap_phi_reg_pp0_iter1_phi_ln1117_6_reg_1305 <= ap_phi_reg_pp0_iter0_phi_ln1117_6_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln1117_5_reg_1282 <= ap_phi_reg_pp0_iter1_phi_ln1117_5_reg_1282;
        ap_phi_reg_pp0_iter2_phi_ln1117_6_reg_1305 <= ap_phi_reg_pp0_iter1_phi_ln1117_6_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_phi_ln1117_5_reg_1282 <= ap_phi_reg_pp0_iter2_phi_ln1117_5_reg_1282;
        ap_phi_reg_pp0_iter3_phi_ln1117_6_reg_1305 <= ap_phi_reg_pp0_iter2_phi_ln1117_6_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_phi_ln1117_5_reg_1282 <= ap_phi_reg_pp0_iter3_phi_ln1117_5_reg_1282;
        ap_phi_reg_pp0_iter4_phi_ln1117_6_reg_1305 <= ap_phi_reg_pp0_iter3_phi_ln1117_6_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_phi_ln1117_5_reg_1282 <= ap_phi_reg_pp0_iter4_phi_ln1117_5_reg_1282;
        ap_phi_reg_pp0_iter5_phi_ln1117_6_reg_1305 <= ap_phi_reg_pp0_iter4_phi_ln1117_6_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_phi_ln1117_5_reg_1282 <= ap_phi_reg_pp0_iter5_phi_ln1117_5_reg_1282;
        ap_phi_reg_pp0_iter6_phi_ln1117_6_reg_1305 <= ap_phi_reg_pp0_iter5_phi_ln1117_6_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_phi_ln1117_5_reg_1282 <= ap_phi_reg_pp0_iter6_phi_ln1117_5_reg_1282;
        ap_phi_reg_pp0_iter7_phi_ln1117_6_reg_1305 <= ap_phi_reg_pp0_iter6_phi_ln1117_6_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_phi_ln1117_5_reg_1282 <= ap_phi_reg_pp0_iter7_phi_ln1117_5_reg_1282;
        ap_phi_reg_pp0_iter8_phi_ln1117_6_reg_1305 <= ap_phi_reg_pp0_iter7_phi_ln1117_6_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_phi_ln1117_5_reg_1282 <= ap_phi_reg_pp0_iter8_phi_ln1117_5_reg_1282;
        ap_phi_reg_pp0_iter9_phi_ln1117_6_reg_1305 <= ap_phi_reg_pp0_iter8_phi_ln1117_6_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_V_1_2_2_reg_3684 <= conv_1_weights_V_1_2_q0;
        conv_1_weights_V_2_0_2_reg_3689 <= conv_1_weights_V_2_0_q0;
        conv_1_weights_V_2_1_2_reg_3694 <= conv_1_weights_V_2_1_q0;
        conv_1_weights_V_2_2_2_reg_3699 <= conv_1_weights_V_2_2_q0;
        conv_out_V_addr_reg_3664 <= zext_ln203_15_fu_2332_p1;
        mul_ln1118_3_reg_3669 <= mul_ln1118_3_fu_3063_p2;
        mul_ln1118_4_reg_3679 <= mul_ln1118_4_fu_3069_p2;
        p_Val2_s_reg_3704 <= conv_1_bias_V_q0;
        tmp_10_reg_3674 <= {{add_ln1192_1_fu_2424_p2[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_3108_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln885_reg_3719 <= icmp_ln885_fu_2701_p2;
        tmp_V_8_reg_3714 <= tmp_V_8_fu_2696_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln885_fu_2701_p2 == 1'd0) & (icmp_ln8_reg_3108_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln908_reg_3745 <= icmp_ln908_fu_2873_p2;
        or_ln_reg_3740[0] <= or_ln_fu_2865_p3[0];
        p_Result_32_reg_3723 <= tmp_V_8_fu_2696_p2[32'd13];
        sub_ln894_reg_3734 <= sub_ln894_fu_2755_p2;
        tmp_V_9_reg_3728 <= tmp_V_9_fu_2721_p3;
        trunc_ln893_reg_3750 <= trunc_ln893_fu_2879_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln885_reg_3719 == 1'd0) & (icmp_ln8_reg_3108_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln924_2_reg_3765 <= icmp_ln924_2_fu_3016_p2;
        icmp_ln924_reg_3760 <= icmp_ln924_fu_3010_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_1474_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln32_10_reg_3161 <= select_ln32_10_fu_1552_p3;
        select_ln32_1_reg_3134 <= select_ln32_1_fu_1500_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_3108_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln708_8_reg_3709 <= {{add_ln1192_7_fu_2677_p2[21:8]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b0))) begin
        ap_condition_pp0_exit_iter8_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter8_state10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_3108 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c_0_phi_fu_1103_p4 = select_ln32_10_reg_3161;
    end else begin
        ap_phi_mux_c_0_phi_fu_1103_p4 = c_0_reg_1099;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_874)) begin
        if ((1'b1 == ap_condition_2106)) begin
            ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = input_2_2_V_q0;
        end else if ((1'b1 == ap_condition_2102)) begin
            ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = input_2_1_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1))) begin
            ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = input_1_2_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd1))) begin
            ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = input_1_1_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0))) begin
            ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = input_0_2_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd0))) begin
            ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = input_0_1_V_q0;
        end else if ((1'b1 == ap_condition_2094)) begin
            ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = input_2_0_V_q0;
        end else if ((1'b1 == ap_condition_2089)) begin
            ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = input_1_0_V_q0;
        end else if ((1'b1 == ap_condition_2085)) begin
            ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = input_0_0_V_q0;
        end else begin
            ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = ap_phi_reg_pp0_iter9_phi_ln1117_1_reg_1154;
        end
    end else begin
        ap_phi_mux_phi_ln1117_1_phi_fu_1157_p18 = ap_phi_reg_pp0_iter9_phi_ln1117_1_reg_1154;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_874)) begin
        if ((1'b1 == ap_condition_2106)) begin
            ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = input_2_0_V_q0;
        end else if ((1'b1 == ap_condition_2102)) begin
            ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = input_2_2_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1))) begin
            ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = input_1_0_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd1))) begin
            ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = input_1_2_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0))) begin
            ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = input_0_0_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd0))) begin
            ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = input_0_2_V_q0;
        end else if ((1'b1 == ap_condition_2094)) begin
            ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = input_2_1_V_q0;
        end else if ((1'b1 == ap_condition_2089)) begin
            ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = input_1_1_V_q0;
        end else if ((1'b1 == ap_condition_2085)) begin
            ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = input_0_1_V_q0;
        end else begin
            ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = ap_phi_reg_pp0_iter9_phi_ln1117_2_reg_1186;
        end
    end else begin
        ap_phi_mux_phi_ln1117_2_phi_fu_1189_p18 = ap_phi_reg_pp0_iter9_phi_ln1117_2_reg_1186;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_874)) begin
        if ((1'b1 == ap_condition_2106)) begin
            ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = input_0_1_V_q0;
        end else if ((1'b1 == ap_condition_2102)) begin
            ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = input_0_0_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1))) begin
            ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = input_2_1_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd1))) begin
            ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = input_2_0_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0))) begin
            ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = input_1_1_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd0))) begin
            ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = input_1_0_V_q0;
        end else if ((1'b1 == ap_condition_2094)) begin
            ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = input_0_2_V_q0;
        end else if ((1'b1 == ap_condition_2089)) begin
            ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = input_2_2_V_q0;
        end else if ((1'b1 == ap_condition_2085)) begin
            ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = input_1_2_V_q0;
        end else begin
            ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = ap_phi_reg_pp0_iter9_phi_ln1117_3_reg_1218;
        end
    end else begin
        ap_phi_mux_phi_ln1117_3_phi_fu_1221_p18 = ap_phi_reg_pp0_iter9_phi_ln1117_3_reg_1218;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_874)) begin
        if ((1'b1 == ap_condition_2106)) begin
            ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = input_0_2_V_q0;
        end else if ((1'b1 == ap_condition_2102)) begin
            ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = input_0_1_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1))) begin
            ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = input_2_2_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd1))) begin
            ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = input_2_1_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0))) begin
            ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = input_1_2_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd0))) begin
            ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = input_1_1_V_q0;
        end else if ((1'b1 == ap_condition_2094)) begin
            ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = input_0_0_V_q0;
        end else if ((1'b1 == ap_condition_2089)) begin
            ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = input_2_0_V_q0;
        end else if ((1'b1 == ap_condition_2085)) begin
            ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = input_1_0_V_q0;
        end else begin
            ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = ap_phi_reg_pp0_iter9_phi_ln1117_4_reg_1250;
        end
    end else begin
        ap_phi_mux_phi_ln1117_4_phi_fu_1253_p18 = ap_phi_reg_pp0_iter9_phi_ln1117_4_reg_1250;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2112)) begin
        if ((1'b1 == ap_condition_2134)) begin
            ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = input_1_2_V_q1;
        end else if ((1'b1 == ap_condition_2130)) begin
            ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = input_1_1_V_q1;
        end else if (((select_ln32_11_reg_3193_pp0_iter9_reg == 3'd1) & (trunc_ln32_reg_3177_pp0_iter9_reg == 3'd1))) begin
            ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = input_0_2_V_q1;
        end else if (((select_ln32_11_reg_3193_pp0_iter9_reg == 3'd0) & (trunc_ln32_reg_3177_pp0_iter9_reg == 3'd1))) begin
            ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = input_0_1_V_q1;
        end else if (((trunc_ln32_reg_3177_pp0_iter9_reg == 3'd0) & (select_ln32_11_reg_3193_pp0_iter9_reg == 3'd1))) begin
            ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = input_2_2_V_q1;
        end else if (((select_ln32_11_reg_3193_pp0_iter9_reg == 3'd0) & (trunc_ln32_reg_3177_pp0_iter9_reg == 3'd0))) begin
            ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = input_2_1_V_q1;
        end else if ((1'b1 == ap_condition_2122)) begin
            ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = input_1_0_V_q1;
        end else if ((1'b1 == ap_condition_2118)) begin
            ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = input_0_0_V_q1;
        end else if ((1'b1 == ap_condition_2114)) begin
            ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = input_2_0_V_q1;
        end else begin
            ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = ap_phi_reg_pp0_iter10_phi_ln1117_7_reg_1328;
        end
    end else begin
        ap_phi_mux_phi_ln1117_7_phi_fu_1331_p18 = ap_phi_reg_pp0_iter10_phi_ln1117_7_reg_1328;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2112)) begin
        if ((1'b1 == ap_condition_2134)) begin
            ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = input_1_0_V_q1;
        end else if ((1'b1 == ap_condition_2130)) begin
            ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = input_1_2_V_q1;
        end else if (((select_ln32_11_reg_3193_pp0_iter9_reg == 3'd1) & (trunc_ln32_reg_3177_pp0_iter9_reg == 3'd1))) begin
            ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = input_0_0_V_q1;
        end else if (((select_ln32_11_reg_3193_pp0_iter9_reg == 3'd0) & (trunc_ln32_reg_3177_pp0_iter9_reg == 3'd1))) begin
            ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = input_0_2_V_q1;
        end else if (((trunc_ln32_reg_3177_pp0_iter9_reg == 3'd0) & (select_ln32_11_reg_3193_pp0_iter9_reg == 3'd1))) begin
            ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = input_2_0_V_q1;
        end else if (((select_ln32_11_reg_3193_pp0_iter9_reg == 3'd0) & (trunc_ln32_reg_3177_pp0_iter9_reg == 3'd0))) begin
            ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = input_2_2_V_q1;
        end else if ((1'b1 == ap_condition_2122)) begin
            ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = input_1_1_V_q1;
        end else if ((1'b1 == ap_condition_2118)) begin
            ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = input_0_1_V_q1;
        end else if ((1'b1 == ap_condition_2114)) begin
            ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = input_2_1_V_q1;
        end else begin
            ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = ap_phi_reg_pp0_iter10_phi_ln1117_8_reg_1360;
        end
    end else begin
        ap_phi_mux_phi_ln1117_8_phi_fu_1363_p18 = ap_phi_reg_pp0_iter10_phi_ln1117_8_reg_1360;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_874)) begin
        if ((1'b1 == ap_condition_2106)) begin
            ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = input_2_1_V_q0;
        end else if ((1'b1 == ap_condition_2102)) begin
            ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = input_2_0_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1))) begin
            ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = input_1_1_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd1))) begin
            ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = input_1_0_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0))) begin
            ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = input_0_1_V_q0;
        end else if (((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd0))) begin
            ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = input_0_0_V_q0;
        end else if ((1'b1 == ap_condition_2094)) begin
            ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = input_2_2_V_q0;
        end else if ((1'b1 == ap_condition_2089)) begin
            ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = input_1_2_V_q0;
        end else if ((1'b1 == ap_condition_2085)) begin
            ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = input_0_2_V_q0;
        end else begin
            ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = ap_phi_reg_pp0_iter9_phi_ln1117_reg_1122;
        end
    end else begin
        ap_phi_mux_phi_ln1117_phi_fu_1125_p18 = ap_phi_reg_pp0_iter9_phi_ln1117_reg_1122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_3108 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_1080_p4 = select_ln32_1_reg_3134;
    end else begin
        ap_phi_mux_r_0_phi_fu_1080_p4 = r_0_reg_1076;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        if ((1'b1 == ap_condition_853)) begin
            ap_phi_mux_storemerge_phi_fu_1395_p4 = tmp_V_8_reg_3714_pp0_iter12_reg;
        end else if ((1'b1 == ap_condition_846)) begin
            ap_phi_mux_storemerge_phi_fu_1395_p4 = 14'd0;
        end else begin
            ap_phi_mux_storemerge_phi_fu_1395_p4 = ap_phi_reg_pp0_iter13_storemerge_reg_1392;
        end
    end else begin
        ap_phi_mux_storemerge_phi_fu_1395_p4 = ap_phi_reg_pp0_iter13_storemerge_reg_1392;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_bias_V_ce0 = 1'b1;
    end else begin
        conv_1_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_weights_V_0_0_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_weights_V_0_1_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_weights_V_0_2_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_weights_V_1_0_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_weights_V_1_1_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_weights_V_1_2_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_weights_V_2_0_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_weights_V_2_1_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_weights_V_2_2_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        conv_out_V_ce0 = 1'b1;
    end else begin
        conv_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_3108_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        conv_out_V_we0 = 1'b1;
    end else begin
        conv_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_858)) begin
        if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_0_0_V_address0 = zext_ln1117_15_fu_1961_p1;
        end else if ((1'b1 == ap_condition_2184)) begin
            input_0_0_V_address0 = zext_ln1117_30_fu_2178_p1;
        end else if ((1'b1 == ap_condition_2180)) begin
            input_0_0_V_address0 = zext_ln1117_23_fu_2084_p1;
        end else if ((1'b1 == ap_condition_2176)) begin
            input_0_0_V_address0 = zext_ln1117_16_fu_1974_p1;
        end else if (((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1))) begin
            input_0_0_V_address0 = zext_ln1117_31_fu_2191_p1;
        end else if ((1'b1 == ap_condition_2171)) begin
            input_0_0_V_address0 = zext_ln1117_24_fu_2097_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0))) begin
            input_0_0_V_address0 = zext_ln1117_17_fu_1987_p1;
        end else begin
            input_0_0_V_address0 = 'bx;
        end
    end else begin
        input_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2191)) begin
        if ((select_ln32_11_reg_3193 == 3'd1)) begin
            input_0_0_V_address1 = zext_ln1117_29_fu_2302_p1;
        end else if ((~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1))) begin
            input_0_0_V_address1 = zext_ln1117_22_fu_2277_p1;
        end else begin
            input_0_0_V_address1 = 'bx;
        end
    end else begin
        input_0_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        input_0_0_V_ce0 = 1'b1;
    end else begin
        input_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        input_0_0_V_ce1 = 1'b1;
    end else begin
        input_0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_858)) begin
        if (((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_0_1_V_address0 = zext_ln1117_18_fu_2000_p1;
        end else if ((1'b1 == ap_condition_2180)) begin
            input_0_1_V_address0 = zext_ln1117_33_fu_2204_p1;
        end else if ((1'b1 == ap_condition_2176)) begin
            input_0_1_V_address0 = zext_ln1117_26_fu_2110_p1;
        end else if ((1'b1 == ap_condition_2184)) begin
            input_0_1_V_address0 = zext_ln1117_19_fu_2016_p1;
        end else if ((1'b1 == ap_condition_2171)) begin
            input_0_1_V_address0 = zext_ln1117_34_fu_2220_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0))) begin
            input_0_1_V_address0 = zext_ln1117_27_fu_2126_p1;
        end else if (((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1))) begin
            input_0_1_V_address0 = zext_ln1117_20_fu_2032_p1;
        end else begin
            input_0_1_V_address0 = 'bx;
        end
    end else begin
        input_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2191)) begin
        if ((~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1))) begin
            input_0_1_V_address1 = zext_ln1117_32_fu_2313_p1;
        end else if ((select_ln32_11_reg_3193 == 3'd0)) begin
            input_0_1_V_address1 = zext_ln1117_25_fu_2288_p1;
        end else begin
            input_0_1_V_address1 = 'bx;
        end
    end else begin
        input_0_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        input_0_1_V_ce0 = 1'b1;
    end else begin
        input_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        input_0_1_V_ce1 = 1'b1;
    end else begin
        input_0_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_858)) begin
        if ((1'b1 == ap_condition_2196)) begin
            input_0_2_V_address0 = zext_ln1117_18_fu_2000_p1;
        end else if ((1'b1 == ap_condition_2176)) begin
            input_0_2_V_address0 = zext_ln1117_33_fu_2204_p1;
        end else if ((1'b1 == ap_condition_2184)) begin
            input_0_2_V_address0 = zext_ln1117_26_fu_2110_p1;
        end else if ((1'b1 == ap_condition_2180)) begin
            input_0_2_V_address0 = zext_ln1117_19_fu_2016_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0))) begin
            input_0_2_V_address0 = zext_ln1117_34_fu_2220_p1;
        end else if (((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1))) begin
            input_0_2_V_address0 = zext_ln1117_27_fu_2126_p1;
        end else if ((1'b1 == ap_condition_2171)) begin
            input_0_2_V_address0 = zext_ln1117_20_fu_2032_p1;
        end else begin
            input_0_2_V_address0 = 'bx;
        end
    end else begin
        input_0_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2191)) begin
        if ((select_ln32_11_reg_3193 == 3'd0)) begin
            input_0_2_V_address1 = zext_ln1117_32_fu_2313_p1;
        end else if ((select_ln32_11_reg_3193 == 3'd1)) begin
            input_0_2_V_address1 = zext_ln1117_25_fu_2288_p1;
        end else begin
            input_0_2_V_address1 = 'bx;
        end
    end else begin
        input_0_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        input_0_2_V_ce0 = 1'b1;
    end else begin
        input_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        input_0_2_V_ce1 = 1'b1;
    end else begin
        input_0_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_858)) begin
        if ((1'b1 == ap_condition_2176)) begin
            input_1_0_V_address0 = zext_ln1117_15_fu_1961_p1;
        end else if (((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1))) begin
            input_1_0_V_address0 = zext_ln1117_30_fu_2178_p1;
        end else if ((1'b1 == ap_condition_2171)) begin
            input_1_0_V_address0 = zext_ln1117_23_fu_2084_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0))) begin
            input_1_0_V_address0 = zext_ln1117_16_fu_1974_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_1_0_V_address0 = zext_ln1117_31_fu_2191_p1;
        end else if ((1'b1 == ap_condition_2196)) begin
            input_1_0_V_address0 = zext_ln1117_24_fu_2097_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_1_0_V_address0 = zext_ln1117_17_fu_1987_p1;
        end else begin
            input_1_0_V_address0 = 'bx;
        end
    end else begin
        input_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2201)) begin
        if ((select_ln32_11_reg_3193 == 3'd1)) begin
            input_1_0_V_address1 = zext_ln1117_29_fu_2302_p1;
        end else if ((~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1))) begin
            input_1_0_V_address1 = zext_ln1117_22_fu_2277_p1;
        end else begin
            input_1_0_V_address1 = 'bx;
        end
    end else begin
        input_1_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        input_1_0_V_ce0 = 1'b1;
    end else begin
        input_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln32_11_reg_3193 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & ~(trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | (~(trunc_ln32_reg_3177 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd1) & (select_ln32_11_reg_3193 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        input_1_0_V_ce1 = 1'b1;
    end else begin
        input_1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_858)) begin
        if ((1'b1 == ap_condition_2184)) begin
            input_1_1_V_address0 = zext_ln1117_18_fu_2000_p1;
        end else if ((1'b1 == ap_condition_2171)) begin
            input_1_1_V_address0 = zext_ln1117_33_fu_2204_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0))) begin
            input_1_1_V_address0 = zext_ln1117_26_fu_2110_p1;
        end else if (((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1))) begin
            input_1_1_V_address0 = zext_ln1117_19_fu_2016_p1;
        end else if ((1'b1 == ap_condition_2196)) begin
            input_1_1_V_address0 = zext_ln1117_34_fu_2220_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_1_1_V_address0 = zext_ln1117_27_fu_2126_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_1_1_V_address0 = zext_ln1117_20_fu_2032_p1;
        end else begin
            input_1_1_V_address0 = 'bx;
        end
    end else begin
        input_1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2201)) begin
        if ((~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1))) begin
            input_1_1_V_address1 = zext_ln1117_32_fu_2313_p1;
        end else if ((select_ln32_11_reg_3193 == 3'd0)) begin
            input_1_1_V_address1 = zext_ln1117_25_fu_2288_p1;
        end else begin
            input_1_1_V_address1 = 'bx;
        end
    end else begin
        input_1_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        input_1_1_V_ce0 = 1'b1;
    end else begin
        input_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln32_11_reg_3193 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & ~(trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | (~(trunc_ln32_reg_3177 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd1) & (select_ln32_11_reg_3193 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        input_1_1_V_ce1 = 1'b1;
    end else begin
        input_1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_858)) begin
        if ((1'b1 == ap_condition_2180)) begin
            input_1_2_V_address0 = zext_ln1117_18_fu_2000_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0))) begin
            input_1_2_V_address0 = zext_ln1117_33_fu_2204_p1;
        end else if (((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1))) begin
            input_1_2_V_address0 = zext_ln1117_26_fu_2110_p1;
        end else if ((1'b1 == ap_condition_2171)) begin
            input_1_2_V_address0 = zext_ln1117_19_fu_2016_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_1_2_V_address0 = zext_ln1117_34_fu_2220_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_1_2_V_address0 = zext_ln1117_27_fu_2126_p1;
        end else if ((1'b1 == ap_condition_2196)) begin
            input_1_2_V_address0 = zext_ln1117_20_fu_2032_p1;
        end else begin
            input_1_2_V_address0 = 'bx;
        end
    end else begin
        input_1_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2201)) begin
        if ((select_ln32_11_reg_3193 == 3'd0)) begin
            input_1_2_V_address1 = zext_ln1117_32_fu_2313_p1;
        end else if ((select_ln32_11_reg_3193 == 3'd1)) begin
            input_1_2_V_address1 = zext_ln1117_25_fu_2288_p1;
        end else begin
            input_1_2_V_address1 = 'bx;
        end
    end else begin
        input_1_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        input_1_2_V_ce0 = 1'b1;
    end else begin
        input_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln32_reg_3177 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd1) & (select_ln32_11_reg_3193 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | (~(trunc_ln32_reg_3177 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd1) & (select_ln32_11_reg_3193 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        input_1_2_V_ce1 = 1'b1;
    end else begin
        input_1_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_858)) begin
        if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0))) begin
            input_2_0_V_address0 = zext_ln1117_15_fu_1961_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_2_0_V_address0 = zext_ln1117_30_fu_2178_p1;
        end else if ((1'b1 == ap_condition_2196)) begin
            input_2_0_V_address0 = zext_ln1117_23_fu_2084_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_2_0_V_address0 = zext_ln1117_16_fu_1974_p1;
        end else if ((1'b1 == ap_condition_2184)) begin
            input_2_0_V_address0 = zext_ln1117_31_fu_2191_p1;
        end else if ((1'b1 == ap_condition_2180)) begin
            input_2_0_V_address0 = zext_ln1117_24_fu_2097_p1;
        end else if ((1'b1 == ap_condition_2176)) begin
            input_2_0_V_address0 = zext_ln1117_17_fu_1987_p1;
        end else begin
            input_2_0_V_address0 = 'bx;
        end
    end else begin
        input_2_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2205)) begin
        if ((select_ln32_11_reg_3193 == 3'd1)) begin
            input_2_0_V_address1 = zext_ln1117_29_fu_2302_p1;
        end else if ((~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1))) begin
            input_2_0_V_address1 = zext_ln1117_22_fu_2277_p1;
        end else begin
            input_2_0_V_address1 = 'bx;
        end
    end else begin
        input_2_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        input_2_0_V_ce0 = 1'b1;
    end else begin
        input_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        input_2_0_V_ce1 = 1'b1;
    end else begin
        input_2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_858)) begin
        if (((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1))) begin
            input_2_1_V_address0 = zext_ln1117_18_fu_2000_p1;
        end else if ((1'b1 == ap_condition_2196)) begin
            input_2_1_V_address0 = zext_ln1117_33_fu_2204_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_2_1_V_address0 = zext_ln1117_26_fu_2110_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_2_1_V_address0 = zext_ln1117_19_fu_2016_p1;
        end else if ((1'b1 == ap_condition_2180)) begin
            input_2_1_V_address0 = zext_ln1117_34_fu_2220_p1;
        end else if ((1'b1 == ap_condition_2176)) begin
            input_2_1_V_address0 = zext_ln1117_27_fu_2126_p1;
        end else if ((1'b1 == ap_condition_2184)) begin
            input_2_1_V_address0 = zext_ln1117_20_fu_2032_p1;
        end else begin
            input_2_1_V_address0 = 'bx;
        end
    end else begin
        input_2_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2205)) begin
        if ((~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1))) begin
            input_2_1_V_address1 = zext_ln1117_32_fu_2313_p1;
        end else if ((select_ln32_11_reg_3193 == 3'd0)) begin
            input_2_1_V_address1 = zext_ln1117_25_fu_2288_p1;
        end else begin
            input_2_1_V_address1 = 'bx;
        end
    end else begin
        input_2_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((trunc_ln32_fu_1701_p1 == 3'd0) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        input_2_1_V_ce0 = 1'b1;
    end else begin
        input_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        input_2_1_V_ce1 = 1'b1;
    end else begin
        input_2_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_858)) begin
        if ((1'b1 == ap_condition_2171)) begin
            input_2_2_V_address0 = zext_ln1117_18_fu_2000_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_2_2_V_address0 = zext_ln1117_33_fu_2204_p1;
        end else if (((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1))) begin
            input_2_2_V_address0 = zext_ln1117_26_fu_2110_p1;
        end else if ((1'b1 == ap_condition_2196)) begin
            input_2_2_V_address0 = zext_ln1117_19_fu_2016_p1;
        end else if ((1'b1 == ap_condition_2176)) begin
            input_2_2_V_address0 = zext_ln1117_34_fu_2220_p1;
        end else if ((1'b1 == ap_condition_2184)) begin
            input_2_2_V_address0 = zext_ln1117_27_fu_2126_p1;
        end else if ((1'b1 == ap_condition_2180)) begin
            input_2_2_V_address0 = zext_ln1117_20_fu_2032_p1;
        end else begin
            input_2_2_V_address0 = 'bx;
        end
    end else begin
        input_2_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2205)) begin
        if ((select_ln32_11_reg_3193 == 3'd0)) begin
            input_2_2_V_address1 = zext_ln1117_32_fu_2313_p1;
        end else if ((select_ln32_11_reg_3193 == 3'd1)) begin
            input_2_2_V_address1 = zext_ln1117_25_fu_2288_p1;
        end else begin
            input_2_2_V_address1 = 'bx;
        end
    end else begin
        input_2_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd0) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        input_2_2_V_ce0 = 1'b1;
    end else begin
        input_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        input_2_2_V_ce1 = 1'b1;
    end else begin
        input_2_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) & ~((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_2819_p2 = (icmp_ln897_fu_2781_p2 & icmp_ln897_2_fu_2813_p2);

assign add_ln1117_10_fu_1994_p2 = (add_ln1117_6_fu_1880_p2 + zext_ln32_4_fu_1951_p1);

assign add_ln1117_11_fu_2010_p2 = (add_ln1117_4_fu_1811_p2 + zext_ln32_4_fu_1951_p1);

assign add_ln1117_12_fu_2026_p2 = (add_ln1117_2_fu_1742_p2 + zext_ln32_4_fu_1951_p1);

assign add_ln1117_13_fu_2273_p2 = (add_ln1117_5_reg_3181 + zext_ln32_5_reg_3332);

assign add_ln1117_14_fu_2078_p2 = (add_ln1117_3_fu_1805_p2 + zext_ln32_5_fu_2074_p1);

assign add_ln1117_15_fu_2091_p2 = (add_ln1117_fu_1736_p2 + zext_ln32_5_fu_2074_p1);

assign add_ln1117_16_fu_2284_p2 = (add_ln1117_6_reg_3187 + zext_ln32_5_reg_3332);

assign add_ln1117_17_fu_2104_p2 = (add_ln1117_4_fu_1811_p2 + zext_ln32_5_fu_2074_p1);

assign add_ln1117_18_fu_2120_p2 = (add_ln1117_2_fu_1742_p2 + zext_ln32_5_fu_2074_p1);

assign add_ln1117_19_fu_2298_p2 = (add_ln1117_5_reg_3181 + zext_ln32_6_reg_3428);

assign add_ln1117_20_fu_2172_p2 = (add_ln1117_3_fu_1805_p2 + zext_ln32_6_fu_2168_p1);

assign add_ln1117_21_fu_2185_p2 = (add_ln1117_fu_1736_p2 + zext_ln32_6_fu_2168_p1);

assign add_ln1117_22_fu_2309_p2 = (add_ln1117_6_reg_3187 + zext_ln32_6_reg_3428);

assign add_ln1117_23_fu_2198_p2 = (add_ln1117_4_fu_1811_p2 + zext_ln32_6_fu_2168_p1);

assign add_ln1117_24_fu_2214_p2 = (add_ln1117_2_fu_1742_p2 + zext_ln32_6_fu_2168_p1);

assign add_ln1117_2_fu_1742_p2 = (zext_ln32_fu_1712_p1 + p_shl1_cast_fu_1716_p3);

assign add_ln1117_3_fu_1805_p2 = (zext_ln1117_11_fu_1801_p1 + p_shl4_cast_fu_1785_p3);

assign add_ln1117_4_fu_1811_p2 = (zext_ln32_1_fu_1781_p1 + p_shl4_cast_fu_1785_p3);

assign add_ln1117_5_fu_1874_p2 = (zext_ln1117_13_fu_1870_p1 + tmp_s_fu_1854_p3);

assign add_ln1117_6_fu_1880_p2 = (zext_ln1117_12_fu_1850_p1 + tmp_s_fu_1854_p3);

assign add_ln1117_7_fu_1955_p2 = (add_ln1117_5_fu_1874_p2 + zext_ln32_4_fu_1951_p1);

assign add_ln1117_8_fu_1968_p2 = (add_ln1117_3_fu_1805_p2 + zext_ln32_4_fu_1951_p1);

assign add_ln1117_9_fu_1981_p2 = (add_ln1117_fu_1736_p2 + zext_ln32_4_fu_1951_p1);

assign add_ln1117_fu_1736_p2 = (zext_ln1117_9_fu_1732_p1 + p_shl1_cast_fu_1716_p3);

assign add_ln1192_1_fu_2424_p2 = (zext_ln703_2_fu_2416_p1 + zext_ln1192_1_fu_2420_p1);

assign add_ln1192_2_fu_2474_p2 = (zext_ln703_3_fu_2466_p1 + zext_ln1192_2_fu_2470_p1);

assign add_ln1192_3_fu_2509_p2 = (zext_ln703_4_fu_2501_p1 + zext_ln1192_3_fu_2505_p1);

assign add_ln1192_4_fu_2551_p2 = (zext_ln703_5_fu_2543_p1 + zext_ln1192_4_fu_2547_p1);

assign add_ln1192_5_fu_2593_p2 = (zext_ln703_6_fu_2585_p1 + zext_ln1192_5_fu_2589_p1);

assign add_ln1192_6_fu_2635_p2 = (zext_ln703_7_fu_2627_p1 + zext_ln1192_6_fu_2631_p1);

assign add_ln1192_7_fu_2677_p2 = (zext_ln703_8_fu_2669_p1 + zext_ln1192_7_fu_2673_p1);

assign add_ln1192_fu_2381_p2 = (zext_ln703_fu_2373_p1 + zext_ln1192_fu_2377_p1);

assign add_ln11_fu_1572_p2 = (indvar_flatten_reg_1088 + 8'd1);

assign add_ln203_7_fu_2326_p2 = (sub_ln203_fu_2267_p2 + zext_ln203_14_fu_2323_p1);

assign add_ln23_1_fu_1675_p2 = (5'd2 + c_0_reg_1099_pp0_iter7_reg);

assign add_ln23_3_fu_1532_p2 = (5'd1 + select_ln32_fu_1492_p3);

assign add_ln23_4_fu_2042_p2 = (5'd2 + select_ln32_reg_3128_pp0_iter7_reg);

assign add_ln23_5_fu_2136_p2 = (5'd3 + select_ln32_reg_3128_pp0_iter7_reg);

assign add_ln23_fu_1748_p2 = (5'd2 + r_0_reg_1076_pp0_iter7_reg);

assign add_ln32_fu_1824_p2 = (r_0_reg_1076_pp0_iter7_reg + select_ln32_4_fu_1817_p3);

assign add_ln899_fu_2839_p2 = ($signed(14'd16331) + $signed(trunc_ln894_fu_2761_p1));

assign add_ln8_fu_1480_p2 = (12'd1 + indvar_flatten114_reg_1065);

assign add_ln908_fu_2889_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_reg_3734));

assign add_ln915_fu_2970_p2 = (sub_ln915_fu_2965_p2 + select_ln915_fu_2957_p3);

assign and_ln32_fu_1526_p2 = (xor_ln32_fu_1514_p2 & icmp_ln14_fu_1520_p2);

assign and_ln899_fu_2853_p2 = (xor_ln899_fu_2833_p2 & p_Result_30_fu_2845_p3);

assign and_ln924_fu_3026_p2 = (or_ln924_fu_3022_p2 & grp_fu_1403_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2085 = (~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0));
end

always @ (*) begin
    ap_condition_2089 = (~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1));
end

always @ (*) begin
    ap_condition_2094 = (~(select_ln32_11_reg_3193 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & ~(trunc_ln32_reg_3177 == 3'd1));
end

always @ (*) begin
    ap_condition_2102 = (~(trunc_ln32_reg_3177 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd1) & (select_ln32_11_reg_3193 == 3'd0));
end

always @ (*) begin
    ap_condition_2106 = (~(trunc_ln32_reg_3177 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd1) & (select_ln32_11_reg_3193 == 3'd1));
end

always @ (*) begin
    ap_condition_2112 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_3108_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_2114 = (~(select_ln32_11_reg_3193_pp0_iter9_reg == 3'd1) & ~(select_ln32_11_reg_3193_pp0_iter9_reg == 3'd0) & (trunc_ln32_reg_3177_pp0_iter9_reg == 3'd0));
end

always @ (*) begin
    ap_condition_2118 = (~(select_ln32_11_reg_3193_pp0_iter9_reg == 3'd1) & ~(select_ln32_11_reg_3193_pp0_iter9_reg == 3'd0) & (trunc_ln32_reg_3177_pp0_iter9_reg == 3'd1));
end

always @ (*) begin
    ap_condition_2122 = (~(trunc_ln32_reg_3177_pp0_iter9_reg == 3'd1) & ~(select_ln32_11_reg_3193_pp0_iter9_reg == 3'd1) & ~(select_ln32_11_reg_3193_pp0_iter9_reg == 3'd0) & ~(trunc_ln32_reg_3177_pp0_iter9_reg == 3'd0));
end

always @ (*) begin
    ap_condition_2130 = (~(trunc_ln32_reg_3177_pp0_iter9_reg == 3'd1) & ~(trunc_ln32_reg_3177_pp0_iter9_reg == 3'd0) & (select_ln32_11_reg_3193_pp0_iter9_reg == 3'd0));
end

always @ (*) begin
    ap_condition_2134 = (~(trunc_ln32_reg_3177_pp0_iter9_reg == 3'd1) & ~(trunc_ln32_reg_3177_pp0_iter9_reg == 3'd0) & (select_ln32_11_reg_3193_pp0_iter9_reg == 3'd1));
end

always @ (*) begin
    ap_condition_2171 = (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd0));
end

always @ (*) begin
    ap_condition_2176 = (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd0));
end

always @ (*) begin
    ap_condition_2180 = (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & ~(trunc_ln32_fu_1701_p1 == 3'd1));
end

always @ (*) begin
    ap_condition_2184 = (~(trunc_ln32_fu_1701_p1 == 3'd0) & ~(trunc_ln32_fu_1701_p1 == 3'd1) & (select_ln32_11_fu_1918_p3 == 3'd1));
end

always @ (*) begin
    ap_condition_2191 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1));
end

always @ (*) begin
    ap_condition_2196 = (~(select_ln32_11_fu_1918_p3 == 3'd0) & ~(select_ln32_11_fu_1918_p3 == 3'd1) & (trunc_ln32_fu_1701_p1 == 3'd1));
end

always @ (*) begin
    ap_condition_2201 = (~(trunc_ln32_reg_3177 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1));
end

always @ (*) begin
    ap_condition_2205 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln32_reg_3177 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1));
end

always @ (*) begin
    ap_condition_263 = ((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_269 = ((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_273 = ((select_ln32_11_reg_3193 == 3'd0) & (trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_278 = (~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_283 = (~(select_ln32_11_reg_3193 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_285 = ((select_ln32_11_reg_3193 == 3'd1) & (trunc_ln32_reg_3177 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_293 = (~(trunc_ln32_reg_3177 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd1) & (select_ln32_11_reg_3193 == 3'd0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_298 = (~(select_ln32_11_reg_3193 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd0) & ~(select_ln32_11_reg_3193 == 3'd1) & ~(trunc_ln32_reg_3177 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_302 = (~(trunc_ln32_reg_3177 == 3'd0) & ~(trunc_ln32_reg_3177 == 3'd1) & (select_ln32_11_reg_3193 == 3'd1) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_846 = (((icmp_ln885_reg_3719_pp0_iter12_reg == 1'd1) & (icmp_ln8_reg_3108_pp0_iter12_reg == 1'd0)) | ((1'd0 == and_ln924_fu_3026_p2) & (icmp_ln8_reg_3108_pp0_iter12_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_853 = ((1'd1 == and_ln924_fu_3026_p2) & (icmp_ln885_reg_3719_pp0_iter12_reg == 1'd0) & (icmp_ln8_reg_3108_pp0_iter12_reg == 1'd0));
end

always @ (*) begin
    ap_condition_858 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_3108_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

always @ (*) begin
    ap_condition_874 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_3108_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_phi_ln1117_5_reg_1282 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1117_6_reg_1305 = 'bx;

assign ap_phi_reg_pp0_iter10_phi_ln1117_7_reg_1328 = 'bx;

assign ap_phi_reg_pp0_iter10_phi_ln1117_8_reg_1360 = 'bx;

assign ap_phi_reg_pp0_iter13_storemerge_reg_1392 = 'bx;

assign ap_phi_reg_pp0_iter9_phi_ln1117_1_reg_1154 = 'bx;

assign ap_phi_reg_pp0_iter9_phi_ln1117_2_reg_1186 = 'bx;

assign ap_phi_reg_pp0_iter9_phi_ln1117_3_reg_1218 = 'bx;

assign ap_phi_reg_pp0_iter9_phi_ln1117_4_reg_1250 = 'bx;

assign ap_phi_reg_pp0_iter9_phi_ln1117_reg_1122 = 'bx;

assign c_fu_1649_p2 = (5'd1 + c_0_reg_1099_pp0_iter7_reg);

assign conv_1_bias_V_address0 = zext_ln23_fu_2230_p1;

assign conv_1_weights_V_0_0_address0 = zext_ln23_fu_2230_p1;

assign conv_1_weights_V_0_1_address0 = zext_ln23_fu_2230_p1;

assign conv_1_weights_V_0_2_address0 = zext_ln23_fu_2230_p1;

assign conv_1_weights_V_1_0_address0 = zext_ln23_fu_2230_p1;

assign conv_1_weights_V_1_1_address0 = zext_ln23_fu_2230_p1;

assign conv_1_weights_V_1_2_address0 = zext_ln23_fu_2230_p1;

assign conv_1_weights_V_2_0_address0 = zext_ln23_fu_2230_p1;

assign conv_1_weights_V_2_1_address0 = zext_ln23_fu_2230_p1;

assign conv_1_weights_V_2_2_address0 = zext_ln23_fu_2230_p1;

assign conv_out_V_address0 = conv_out_V_addr_reg_3664_pp0_iter12_reg;

assign conv_out_V_d0 = ap_phi_mux_storemerge_phi_fu_1395_p4;

assign f_fu_1566_p2 = (select_ln32_9_fu_1544_p3 + 3'd1);

assign grp_fu_1403_p0 = p_Result_34_fu_2983_p5;

assign grp_fu_1468_p1 = 5'd3;

assign grp_fu_1508_p0 = ((icmp_ln11_fu_1486_p2[0:0] === 1'b1) ? r_fu_1462_p2 : ap_phi_mux_r_0_phi_fu_1080_p4);

assign grp_fu_1508_p1 = 5'd3;

assign grp_fu_1560_p1 = 5'd3;

assign grp_fu_3032_p0 = 10'd26;

assign grp_fu_3032_p1 = grp_fu_3032_p10;

assign grp_fu_3032_p10 = select_ln32_1_reg_3134_pp0_iter8_reg;

assign grp_fu_3032_p2 = grp_fu_3032_p20;

assign grp_fu_3032_p20 = select_ln32_10_reg_3161_pp0_iter8_reg;

assign icmp_ln11_fu_1486_p2 = ((indvar_flatten_reg_1088 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_1520_p2 = ((f_0_reg_1111 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln885_fu_2701_p2 = ((tmp_V_8_fu_2696_p2 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_2_fu_2813_p2 = ((p_Result_29_fu_2807_p2 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_fu_2781_p2 = (($signed(tmp_19_fu_2771_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_1474_p2 = ((indvar_flatten114_reg_1065 == 12'd4056) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_2873_p2 = (($signed(lsb_index_fu_2765_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln924_2_fu_3016_p2 = ((trunc_ln7_fu_3000_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_fu_3010_p2 = ((add_ln915_fu_2970_p2 != 11'd2047) ? 1'b1 : 1'b0);


always @ (p_Result_33_fu_2739_p3) begin
    if (p_Result_33_fu_2739_p3[0] == 1'b1) begin
        l_fu_2747_p3 = 32'd0;
    end else if (p_Result_33_fu_2739_p3[1] == 1'b1) begin
        l_fu_2747_p3 = 32'd1;
    end else if (p_Result_33_fu_2739_p3[2] == 1'b1) begin
        l_fu_2747_p3 = 32'd2;
    end else if (p_Result_33_fu_2739_p3[3] == 1'b1) begin
        l_fu_2747_p3 = 32'd3;
    end else if (p_Result_33_fu_2739_p3[4] == 1'b1) begin
        l_fu_2747_p3 = 32'd4;
    end else if (p_Result_33_fu_2739_p3[5] == 1'b1) begin
        l_fu_2747_p3 = 32'd5;
    end else if (p_Result_33_fu_2739_p3[6] == 1'b1) begin
        l_fu_2747_p3 = 32'd6;
    end else if (p_Result_33_fu_2739_p3[7] == 1'b1) begin
        l_fu_2747_p3 = 32'd7;
    end else if (p_Result_33_fu_2739_p3[8] == 1'b1) begin
        l_fu_2747_p3 = 32'd8;
    end else if (p_Result_33_fu_2739_p3[9] == 1'b1) begin
        l_fu_2747_p3 = 32'd9;
    end else if (p_Result_33_fu_2739_p3[10] == 1'b1) begin
        l_fu_2747_p3 = 32'd10;
    end else if (p_Result_33_fu_2739_p3[11] == 1'b1) begin
        l_fu_2747_p3 = 32'd11;
    end else if (p_Result_33_fu_2739_p3[12] == 1'b1) begin
        l_fu_2747_p3 = 32'd12;
    end else if (p_Result_33_fu_2739_p3[13] == 1'b1) begin
        l_fu_2747_p3 = 32'd13;
    end else if (p_Result_33_fu_2739_p3[14] == 1'b1) begin
        l_fu_2747_p3 = 32'd14;
    end else if (p_Result_33_fu_2739_p3[15] == 1'b1) begin
        l_fu_2747_p3 = 32'd15;
    end else if (p_Result_33_fu_2739_p3[16] == 1'b1) begin
        l_fu_2747_p3 = 32'd16;
    end else if (p_Result_33_fu_2739_p3[17] == 1'b1) begin
        l_fu_2747_p3 = 32'd17;
    end else if (p_Result_33_fu_2739_p3[18] == 1'b1) begin
        l_fu_2747_p3 = 32'd18;
    end else if (p_Result_33_fu_2739_p3[19] == 1'b1) begin
        l_fu_2747_p3 = 32'd19;
    end else if (p_Result_33_fu_2739_p3[20] == 1'b1) begin
        l_fu_2747_p3 = 32'd20;
    end else if (p_Result_33_fu_2739_p3[21] == 1'b1) begin
        l_fu_2747_p3 = 32'd21;
    end else if (p_Result_33_fu_2739_p3[22] == 1'b1) begin
        l_fu_2747_p3 = 32'd22;
    end else if (p_Result_33_fu_2739_p3[23] == 1'b1) begin
        l_fu_2747_p3 = 32'd23;
    end else if (p_Result_33_fu_2739_p3[24] == 1'b1) begin
        l_fu_2747_p3 = 32'd24;
    end else if (p_Result_33_fu_2739_p3[25] == 1'b1) begin
        l_fu_2747_p3 = 32'd25;
    end else if (p_Result_33_fu_2739_p3[26] == 1'b1) begin
        l_fu_2747_p3 = 32'd26;
    end else if (p_Result_33_fu_2739_p3[27] == 1'b1) begin
        l_fu_2747_p3 = 32'd27;
    end else if (p_Result_33_fu_2739_p3[28] == 1'b1) begin
        l_fu_2747_p3 = 32'd28;
    end else if (p_Result_33_fu_2739_p3[29] == 1'b1) begin
        l_fu_2747_p3 = 32'd29;
    end else if (p_Result_33_fu_2739_p3[30] == 1'b1) begin
        l_fu_2747_p3 = 32'd30;
    end else if (p_Result_33_fu_2739_p3[31] == 1'b1) begin
        l_fu_2747_p3 = 32'd31;
    end else begin
        l_fu_2747_p3 = 32'd32;
    end
end

assign lsb_index_fu_2765_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_fu_2755_p2));

assign lshr_ln897_fu_2801_p2 = 14'd16383 >> zext_ln897_fu_2797_p1;

assign lshr_ln908_fu_2894_p2 = zext_ln907_2_fu_2886_p1 >> add_ln908_fu_2889_p2;

assign m_11_fu_2945_p1 = m_s_fu_2935_p4;

assign m_7_fu_2919_p3 = ((icmp_ln908_reg_3745[0:0] === 1'b1) ? zext_ln908_fu_2900_p1 : shl_ln908_fu_2913_p2);

assign m_8_fu_2929_p2 = (zext_ln911_fu_2926_p1 + m_7_fu_2919_p3);

assign m_fu_2883_p1 = tmp_V_9_reg_3728;

assign m_s_fu_2935_p4 = {{m_8_fu_2929_p2[63:1]}};

assign mul_ln1117_1_fu_1609_p1 = mul_ln1117_1_fu_1609_p10;

assign mul_ln1117_1_fu_1609_p10 = r_reg_3103_pp0_iter7_reg;

assign mul_ln1117_1_fu_1609_p2 = (12'd43 * mul_ln1117_1_fu_1609_p1);

assign mul_ln1117_2_fu_1633_p1 = mul_ln1117_2_fu_1633_p10;

assign mul_ln1117_2_fu_1633_p10 = c_0_reg_1099_pp0_iter7_reg;

assign mul_ln1117_2_fu_1633_p2 = (12'd43 * mul_ln1117_2_fu_1633_p1);

assign mul_ln1117_3_fu_1659_p1 = mul_ln1117_3_fu_1659_p10;

assign mul_ln1117_3_fu_1659_p10 = c_fu_1649_p2;

assign mul_ln1117_3_fu_1659_p2 = (12'd43 * mul_ln1117_3_fu_1659_p1);

assign mul_ln1117_4_fu_1685_p1 = mul_ln1117_4_fu_1685_p10;

assign mul_ln1117_4_fu_1685_p10 = add_ln23_1_fu_1675_p2;

assign mul_ln1117_4_fu_1685_p2 = (12'd43 * mul_ln1117_4_fu_1685_p1);

assign mul_ln1117_5_fu_1758_p1 = mul_ln1117_5_fu_1758_p10;

assign mul_ln1117_5_fu_1758_p10 = add_ln23_fu_1748_p2;

assign mul_ln1117_5_fu_1758_p2 = (12'd43 * mul_ln1117_5_fu_1758_p1);

assign mul_ln1117_6_fu_1928_p1 = mul_ln1117_6_fu_1928_p10;

assign mul_ln1117_6_fu_1928_p10 = add_ln23_3_reg_3149_pp0_iter7_reg;

assign mul_ln1117_6_fu_1928_p2 = (12'd43 * mul_ln1117_6_fu_1928_p1);

assign mul_ln1117_7_fu_2051_p1 = mul_ln1117_7_fu_2051_p10;

assign mul_ln1117_7_fu_2051_p10 = add_ln23_4_fu_2042_p2;

assign mul_ln1117_7_fu_2051_p2 = (12'd43 * mul_ln1117_7_fu_2051_p1);

assign mul_ln1117_8_fu_2145_p1 = mul_ln1117_8_fu_2145_p10;

assign mul_ln1117_8_fu_2145_p10 = add_ln23_5_fu_2136_p2;

assign mul_ln1117_8_fu_2145_p2 = (12'd43 * mul_ln1117_8_fu_2145_p1);

assign mul_ln1117_fu_1590_p1 = mul_ln1117_fu_1590_p10;

assign mul_ln1117_fu_1590_p10 = r_0_reg_1076_pp0_iter7_reg;

assign mul_ln1117_fu_1590_p2 = (12'd43 * mul_ln1117_fu_1590_p1);

assign mul_ln32_fu_1834_p1 = mul_ln32_fu_1834_p10;

assign mul_ln32_fu_1834_p10 = add_ln32_fu_1824_p2;

assign mul_ln32_fu_1834_p2 = (12'd43 * mul_ln32_fu_1834_p1);

assign or_ln32_fu_1538_p2 = (icmp_ln11_fu_1486_p2 | and_ln32_fu_1526_p2);

assign or_ln899_fu_2859_p2 = (and_ln899_fu_2853_p2 | a_fu_2819_p2);

assign or_ln924_fu_3022_p2 = (icmp_ln924_reg_3760 | icmp_ln924_2_reg_3765);

assign or_ln_fu_2865_p3 = {{31'd0}, {or_ln899_fu_2859_p2}};

assign p_Result_29_fu_2807_p2 = (tmp_V_9_fu_2721_p3 & lshr_ln897_fu_2801_p2);

assign p_Result_30_fu_2845_p3 = tmp_V_9_fu_2721_p3[add_ln899_fu_2839_p2];

assign p_Result_32_fu_2707_p3 = tmp_V_8_fu_2696_p2[32'd13];

assign p_Result_33_fu_2739_p3 = {{18'd262143}, {p_Result_s_fu_2729_p4}};

assign p_Result_34_fu_2983_p5 = {{tmp_7_fu_2976_p3}, {m_11_fu_2945_p1[51:0]}};

integer ap_tvar_int_0;

always @ (tmp_V_9_fu_2721_p3) begin
    for (ap_tvar_int_0 = 14 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 13 - 0) begin
            p_Result_s_fu_2729_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_2729_p4[ap_tvar_int_0] = tmp_V_9_fu_2721_p3[13 - ap_tvar_int_0];
        end
    end
end

assign p_shl1_cast_fu_1716_p3 = {{select_ln32_2_fu_1705_p3}, {3'd0}};

assign p_shl4_cast_fu_1785_p3 = {{select_ln32_3_fu_1774_p3}, {3'd0}};

assign p_shl_cast_fu_2249_p3 = {{grp_fu_3032_p3}, {3'd0}};

assign r_fu_1462_p2 = (5'd1 + ap_phi_mux_r_0_phi_fu_1080_p4);

assign select_ln11_fu_1578_p3 = ((icmp_ln11_fu_1486_p2[0:0] === 1'b1) ? 8'd1 : add_ln11_fu_1572_p2);

assign select_ln32_10_fu_1552_p3 = ((and_ln32_fu_1526_p2[0:0] === 1'b1) ? add_ln23_3_fu_1532_p2 : select_ln32_fu_1492_p3);

assign select_ln32_11_fu_1918_p3 = ((and_ln32_reg_3141_pp0_iter7_reg[0:0] === 1'b1) ? trunc_ln1117_1_fu_1914_p1 : select_ln32_5_fu_1886_p3);

assign select_ln32_12_fu_1944_p3 = ((and_ln32_reg_3141_pp0_iter7_reg[0:0] === 1'b1) ? udiv_ln1117_1_mid1_fu_1934_p4 : select_ln32_6_fu_1893_p3);

assign select_ln32_13_fu_2067_p3 = ((and_ln32_reg_3141_pp0_iter7_reg[0:0] === 1'b1) ? udiv_ln1117_2_mid1_fu_2057_p4 : select_ln32_7_fu_1900_p3);

assign select_ln32_14_fu_2161_p3 = ((and_ln32_reg_3141_pp0_iter7_reg[0:0] === 1'b1) ? udiv_ln1117_3_mid1_fu_2151_p4 : select_ln32_8_fu_1907_p3);

assign select_ln32_1_fu_1500_p3 = ((icmp_ln11_fu_1486_p2[0:0] === 1'b1) ? r_fu_1462_p2 : ap_phi_mux_r_0_phi_fu_1080_p4);

assign select_ln32_2_fu_1705_p3 = ((icmp_ln11_reg_3117_pp0_iter7_reg[0:0] === 1'b1) ? udiv_ln1117_4_fu_1615_p4 : udiv_ln_fu_1596_p4);

assign select_ln32_3_fu_1774_p3 = ((icmp_ln11_reg_3117_pp0_iter7_reg[0:0] === 1'b1) ? udiv_ln1117_4_mid1_fu_1764_p4 : udiv_ln1117_4_fu_1615_p4);

assign select_ln32_4_fu_1817_p3 = ((icmp_ln11_reg_3117_pp0_iter7_reg[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign select_ln32_5_fu_1886_p3 = ((icmp_ln11_reg_3117_pp0_iter7_reg[0:0] === 1'b1) ? 3'd0 : trunc_ln1117_fu_1625_p1);

assign select_ln32_6_fu_1893_p3 = ((icmp_ln11_reg_3117_pp0_iter7_reg[0:0] === 1'b1) ? 5'd0 : udiv_ln1117_1_fu_1639_p4);

assign select_ln32_7_fu_1900_p3 = ((icmp_ln11_reg_3117_pp0_iter7_reg[0:0] === 1'b1) ? 5'd0 : udiv_ln1117_2_fu_1665_p4);

assign select_ln32_8_fu_1907_p3 = ((icmp_ln11_reg_3117_pp0_iter7_reg[0:0] === 1'b1) ? 5'd0 : udiv_ln1117_3_fu_1691_p4);

assign select_ln32_9_fu_1544_p3 = ((or_ln32_fu_1538_p2[0:0] === 1'b1) ? 3'd0 : f_0_reg_1111);

assign select_ln32_fu_1492_p3 = ((icmp_ln11_fu_1486_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_c_0_phi_fu_1103_p4);

assign select_ln915_fu_2957_p3 = ((tmp_21_fu_2949_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign sext_ln1118_11_fu_2522_p1 = mul_ln1118_5_fu_3075_p2;

assign sext_ln1118_13_fu_2564_p1 = mul_ln1118_6_fu_3082_p2;

assign sext_ln1118_15_fu_2606_p1 = mul_ln1118_7_fu_3089_p2;

assign sext_ln1118_17_fu_2648_p1 = mul_ln1118_8_fu_3096_p2;

assign sext_ln1118_3_fu_2353_p1 = mul_ln1118_1_fu_3049_p2;

assign sext_ln1118_5_fu_2395_p1 = mul_ln1118_2_fu_3056_p2;

assign sext_ln1118_7_fu_2456_p1 = mul_ln1118_3_reg_3669;

assign sext_ln1118_9_fu_2480_p1 = mul_ln1118_4_reg_3679;

assign sext_ln1265_fu_2693_p1 = $signed(p_Val2_s_reg_3704_pp0_iter10_reg);

assign shl_ln728_1_fu_2408_p3 = {{tmp_9_fu_2398_p4}, {8'd0}};

assign shl_ln728_2_fu_2459_p3 = {{tmp_10_reg_3674}, {8'd0}};

assign shl_ln728_3_fu_2493_p3 = {{tmp_11_fu_2483_p4}, {8'd0}};

assign shl_ln728_4_fu_2535_p3 = {{tmp_12_fu_2525_p4}, {8'd0}};

assign shl_ln728_5_fu_2577_p3 = {{tmp_13_fu_2567_p4}, {8'd0}};

assign shl_ln728_6_fu_2619_p3 = {{tmp_14_fu_2609_p4}, {8'd0}};

assign shl_ln728_7_fu_2661_p3 = {{tmp_15_fu_2651_p4}, {8'd0}};

assign shl_ln908_fu_2913_p2 = m_fu_2883_p1 << zext_ln908_2_fu_2909_p1;

assign shl_ln_fu_2365_p3 = {{tmp_8_fu_2356_p4}, {8'd0}};

assign sub_ln203_fu_2267_p2 = (p_shl_cast_fu_2249_p3 - zext_ln203_13_fu_2263_p1);

assign sub_ln894_fu_2755_p2 = (32'd14 - l_fu_2747_p3);

assign sub_ln897_fu_2791_p2 = (4'd4 - trunc_ln897_fu_2787_p1);

assign sub_ln908_fu_2904_p2 = (32'd54 - sub_ln894_reg_3734);

assign sub_ln915_fu_2965_p2 = (11'd6 - trunc_ln893_reg_3750);

assign tmp_11_fu_2483_p4 = {{add_ln1192_2_fu_2474_p2[21:8]}};

assign tmp_12_fu_2525_p4 = {{add_ln1192_3_fu_2509_p2[21:8]}};

assign tmp_13_fu_2567_p4 = {{add_ln1192_4_fu_2551_p2[21:8]}};

assign tmp_14_fu_2609_p4 = {{add_ln1192_5_fu_2593_p2[21:8]}};

assign tmp_15_fu_2651_p4 = {{add_ln1192_6_fu_2635_p2[21:8]}};

assign tmp_16_fu_1793_p3 = {{select_ln32_3_fu_1774_p3}, {1'd0}};

assign tmp_17_fu_2256_p3 = {{grp_fu_3032_p3}, {1'd0}};

assign tmp_19_fu_2771_p4 = {{lsb_index_fu_2765_p2[31:1]}};

assign tmp_20_fu_2825_p3 = lsb_index_fu_2765_p2[32'd31];

assign tmp_21_fu_2949_p3 = m_8_fu_2929_p2[32'd54];

assign tmp_6_fu_1862_p3 = {{zext_ln1117_5_mid2_v_fu_1840_p4}, {1'd0}};

assign tmp_7_fu_2976_p3 = {{p_Result_32_reg_3723}, {add_ln915_fu_2970_p2}};

assign tmp_8_fu_2356_p4 = {{mul_ln1118_fu_3042_p2[21:8]}};

assign tmp_9_fu_2398_p4 = {{add_ln1192_fu_2381_p2[21:8]}};

assign tmp_V_8_fu_2696_p2 = ($signed(sext_ln1265_fu_2693_p1) + $signed(trunc_ln708_8_reg_3709));

assign tmp_V_9_fu_2721_p3 = ((p_Result_32_fu_2707_p3[0:0] === 1'b1) ? tmp_V_fu_2715_p2 : tmp_V_8_fu_2696_p2);

assign tmp_V_fu_2715_p2 = (14'd0 - tmp_V_8_fu_2696_p2);

assign tmp_fu_1724_p3 = {{select_ln32_2_fu_1705_p3}, {1'd0}};

assign tmp_s_fu_1854_p3 = {{zext_ln1117_5_mid2_v_fu_1840_p4}, {3'd0}};

assign trunc_ln1117_1_fu_1914_p1 = grp_fu_1560_p2[2:0];

assign trunc_ln1117_fu_1625_p1 = grp_fu_1468_p2[2:0];

assign trunc_ln32_fu_1701_p1 = grp_fu_1508_p2[2:0];

assign trunc_ln7_fu_3000_p4 = {{m_8_fu_2929_p2[52:1]}};

assign trunc_ln893_fu_2879_p1 = l_fu_2747_p3[10:0];

assign trunc_ln894_fu_2761_p1 = sub_ln894_fu_2755_p2[13:0];

assign trunc_ln897_fu_2787_p1 = sub_ln894_fu_2755_p2[3:0];

assign udiv_ln1117_1_fu_1639_p4 = {{mul_ln1117_2_fu_1633_p2[11:7]}};

assign udiv_ln1117_1_mid1_fu_1934_p4 = {{mul_ln1117_6_fu_1928_p2[11:7]}};

assign udiv_ln1117_2_fu_1665_p4 = {{mul_ln1117_3_fu_1659_p2[11:7]}};

assign udiv_ln1117_2_mid1_fu_2057_p4 = {{mul_ln1117_7_fu_2051_p2[11:7]}};

assign udiv_ln1117_3_fu_1691_p4 = {{mul_ln1117_4_fu_1685_p2[11:7]}};

assign udiv_ln1117_3_mid1_fu_2151_p4 = {{mul_ln1117_8_fu_2145_p2[11:7]}};

assign udiv_ln1117_4_fu_1615_p4 = {{mul_ln1117_1_fu_1609_p2[11:7]}};

assign udiv_ln1117_4_mid1_fu_1764_p4 = {{mul_ln1117_5_fu_1758_p2[11:7]}};

assign udiv_ln_fu_1596_p4 = {{mul_ln1117_fu_1590_p2[11:7]}};

assign xor_ln32_fu_1514_p2 = (icmp_ln11_fu_1486_p2 ^ 1'd1);

assign xor_ln899_fu_2833_p2 = (tmp_20_fu_2825_p3 ^ 1'd1);

assign zext_ln1117_11_fu_1801_p1 = tmp_16_fu_1793_p3;

assign zext_ln1117_12_fu_1850_p1 = zext_ln1117_5_mid2_v_fu_1840_p4;

assign zext_ln1117_13_fu_1870_p1 = tmp_6_fu_1862_p3;

assign zext_ln1117_15_fu_1961_p1 = add_ln1117_7_fu_1955_p2;

assign zext_ln1117_16_fu_1974_p1 = add_ln1117_8_fu_1968_p2;

assign zext_ln1117_17_fu_1987_p1 = add_ln1117_9_fu_1981_p2;

assign zext_ln1117_18_fu_2000_p1 = add_ln1117_10_fu_1994_p2;

assign zext_ln1117_19_fu_2016_p1 = add_ln1117_11_fu_2010_p2;

assign zext_ln1117_20_fu_2032_p1 = add_ln1117_12_fu_2026_p2;

assign zext_ln1117_22_fu_2277_p1 = add_ln1117_13_fu_2273_p2;

assign zext_ln1117_23_fu_2084_p1 = add_ln1117_14_fu_2078_p2;

assign zext_ln1117_24_fu_2097_p1 = add_ln1117_15_fu_2091_p2;

assign zext_ln1117_25_fu_2288_p1 = add_ln1117_16_fu_2284_p2;

assign zext_ln1117_26_fu_2110_p1 = add_ln1117_17_fu_2104_p2;

assign zext_ln1117_27_fu_2126_p1 = add_ln1117_18_fu_2120_p2;

assign zext_ln1117_29_fu_2302_p1 = add_ln1117_19_fu_2298_p2;

assign zext_ln1117_30_fu_2178_p1 = add_ln1117_20_fu_2172_p2;

assign zext_ln1117_31_fu_2191_p1 = add_ln1117_21_fu_2185_p2;

assign zext_ln1117_32_fu_2313_p1 = add_ln1117_22_fu_2309_p2;

assign zext_ln1117_33_fu_2204_p1 = add_ln1117_23_fu_2198_p2;

assign zext_ln1117_34_fu_2220_p1 = add_ln1117_24_fu_2214_p2;

assign zext_ln1117_5_mid2_v_fu_1840_p4 = {{mul_ln32_fu_1834_p2[11:7]}};

assign zext_ln1117_9_fu_1732_p1 = tmp_fu_1724_p3;

assign zext_ln1192_1_fu_2420_p1 = $unsigned(sext_ln1118_5_fu_2395_p1);

assign zext_ln1192_2_fu_2470_p1 = $unsigned(sext_ln1118_7_fu_2456_p1);

assign zext_ln1192_3_fu_2505_p1 = $unsigned(sext_ln1118_9_fu_2480_p1);

assign zext_ln1192_4_fu_2547_p1 = $unsigned(sext_ln1118_11_fu_2522_p1);

assign zext_ln1192_5_fu_2589_p1 = $unsigned(sext_ln1118_13_fu_2564_p1);

assign zext_ln1192_6_fu_2631_p1 = $unsigned(sext_ln1118_15_fu_2606_p1);

assign zext_ln1192_7_fu_2673_p1 = $unsigned(sext_ln1118_17_fu_2648_p1);

assign zext_ln1192_fu_2377_p1 = $unsigned(sext_ln1118_3_fu_2353_p1);

assign zext_ln203_13_fu_2263_p1 = tmp_17_fu_2256_p3;

assign zext_ln203_14_fu_2323_p1 = select_ln32_9_reg_3155_pp0_iter8_reg;

assign zext_ln203_15_fu_2332_p1 = add_ln203_7_fu_2326_p2;

assign zext_ln23_fu_2230_p1 = select_ln32_9_reg_3155_pp0_iter7_reg;

assign zext_ln32_1_fu_1781_p1 = select_ln32_3_fu_1774_p3;

assign zext_ln32_4_fu_1951_p1 = select_ln32_12_fu_1944_p3;

assign zext_ln32_5_fu_2074_p1 = select_ln32_13_fu_2067_p3;

assign zext_ln32_6_fu_2168_p1 = select_ln32_14_fu_2161_p3;

assign zext_ln32_fu_1712_p1 = select_ln32_2_fu_1705_p3;

assign zext_ln703_2_fu_2416_p1 = shl_ln728_1_fu_2408_p3;

assign zext_ln703_3_fu_2466_p1 = shl_ln728_2_fu_2459_p3;

assign zext_ln703_4_fu_2501_p1 = shl_ln728_3_fu_2493_p3;

assign zext_ln703_5_fu_2543_p1 = shl_ln728_4_fu_2535_p3;

assign zext_ln703_6_fu_2585_p1 = shl_ln728_5_fu_2577_p3;

assign zext_ln703_7_fu_2627_p1 = shl_ln728_6_fu_2619_p3;

assign zext_ln703_8_fu_2669_p1 = shl_ln728_7_fu_2661_p3;

assign zext_ln703_fu_2373_p1 = shl_ln_fu_2365_p3;

assign zext_ln897_fu_2797_p1 = sub_ln897_fu_2791_p2;

assign zext_ln907_2_fu_2886_p1 = tmp_V_9_reg_3728;

assign zext_ln908_2_fu_2909_p1 = sub_ln908_fu_2904_p2;

assign zext_ln908_fu_2900_p1 = lshr_ln908_fu_2894_p2;

assign zext_ln911_fu_2926_p1 = or_ln_reg_3740;

always @ (posedge ap_clk) begin
    add_ln1117_5_reg_3181[0] <= 1'b0;
    zext_ln32_5_reg_3332[7:5] <= 3'b000;
    zext_ln32_6_reg_3428[7:5] <= 3'b000;
    or_ln_reg_3740[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //conv_1
