# FIFO Verification using UVM (SystemVerilog)

## ğŸ“Œ Overview
This project demonstrates the **design and verification of a synchronous FIFO** using **SystemVerilog and UVM (Universal Verification Methodology)**.  
The objective is to verify correct FIFO functionality such as **data integrity, ordering, full/empty behavior, and read/write operations** using a structured UVM-based testbench.


---

## ğŸ§  FIFO Design Specification

### Design Features
- Synchronous FIFO
- First-In First-Out data ordering
- Separate read and write pointers
- Full and Empty flag generation
- Active-high reset

### Interface Signals
| Signal | Direction | Width | Description |
|------|---------|------|------------|
| `clock` | Input | 1 | System clock |
| `reset` | Input | 1 | Active-high reset |
| `data_in` | Input | 8 | Data input |
| `wn` | Input | 1 | Write enable |
| `rn` | Input | 1 | Read enable |
| `data_out` | Output | 8 | Data output |
| `full` | Output | 1 | FIFO full indicator |
| `empty` | Output | 1 | FIFO empty indicator |

### FIFO Parameters
- **Depth**: 8 entries  
- **Data Width**: 8 bits  

---

## ğŸ§ª Verification Methodology

The verification environment is implemented using **UVM**, following standard layered testbench architecture.

### UVM Components Used
- **Sequence Item** â€“ Defines read/write transactions
- **Sequence & Sequencer** â€“ Generates stimulus
- **Driver** â€“ Drives signals to DUT
- **Monitor** â€“ Samples DUT interface signals
- **Scoreboard** â€“ Reference model with data checking
- **Coverage** â€“ Functional coverage for commands and data
- **Agent** â€“ Active agent with driver, sequencer, monitor
- **Environment** â€“ Integrates agent and scoreboard
- **Test** â€“ Controls simulation flow

---

## ğŸ— Testbench Architecture
TOP
â””â”€â”€ TEST
â””â”€â”€ ENV
â”œâ”€â”€ AGENT
â”‚ â”œâ”€â”€ SEQUENCER
â”‚ â”œâ”€â”€ DRIVER
â”‚ â””â”€â”€ MONITOR
â””â”€â”€ SCOREBOARD
â””â”€â”€ DUT (FIFO)


---

## âœ” Features Verified

- âœ” FIFO write operation
- âœ” FIFO read operation
- âœ” Empty flag assertion
- âœ” Full flag assertion
- âœ” Data order preservation
- âœ” Read/Write sequencing
- âœ” Corner cases using random stimulus

---

## ğŸ§® Scoreboard & Reference Model

- Uses a **queue-based reference model**
- Stores expected write data
- Compares expected vs actual read data
- Reports **MATCH / NOT MATCH** during simulation

---

## ğŸ“Š Functional Coverage

The following coverage points are implemented:

- Data input coverage (`data_in`)
- Write enable (`wn`)
- Read enable (`rn`)
- FIFO empty condition
- FIFO full condition
- Cross coverage between write command and data

Coverage is sampled inside the scoreboard.

---

## Test Scenario

- The base test performs:
- Multiple write operations
- Multiple read operations
- Randomized read/write transactions
- Coverage collection and reporting

---

## Skills Demonstrated

- SystemVerilog RTL design
- UVM architecture & phases
- Transaction-level modeling
- Scoreboard implementation
- Functional coverage
- Debugging & verification flow
