Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Aug 20 08:16:45 2023
| Host         : LAPTOP-TRUNG running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
| Design       : system_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3269 |     0 |    230400 |  1.42 |
|   LUT as Logic             | 2890 |     0 |    230400 |  1.25 |
|   LUT as Memory            |  379 |     0 |    101760 |  0.37 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |  347 |     0 |           |       |
| CLB Registers              | 5305 |     0 |    460800 |  1.15 |
|   Register as Flip Flop    | 5305 |     0 |    460800 |  1.15 |
|   Register as Latch        |    0 |     0 |    460800 |  0.00 |
| CARRY8                     |   41 |     0 |     28800 |  0.14 |
| F7 Muxes                   |   48 |     0 |    115200 |  0.04 |
| F8 Muxes                   |    0 |     0 |     57600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     28800 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 183   |          Yes |           - |        Reset |
| 107   |          Yes |         Set |            - |
| 4975  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  810 |     0 |     28800 |  2.81 |
|   CLBL                                    |  420 |     0 |           |       |
|   CLBM                                    |  390 |     0 |           |       |
| LUT as Logic                              | 2890 |     0 |    230400 |  1.25 |
|   using O5 output only                    |  112 |       |           |       |
|   using O6 output only                    | 2272 |       |           |       |
|   using O5 and O6                         |  506 |       |           |       |
| LUT as Memory                             |  379 |     0 |    101760 |  0.37 |
|   LUT as Distributed RAM                  |   32 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |   32 |       |           |       |
|   LUT as Shift Register                   |  347 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |  169 |       |           |       |
|     using O5 and O6                       |  178 |       |           |       |
| LUT Flip Flop Pairs                       | 1934 |     0 |    230400 |  0.84 |
|   fully used LUT-FF pairs                 |  308 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 1562 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1148 |       |           |       |
| Unique Control Sets                       |  275 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  3.5 |     0 |       312 |  1.12 |
|   RAMB36/FIFO*    |    3 |     0 |       312 |  0.96 |
|     RAMB36E2 only |    3 |       |           |       |
|   RAMB18          |    1 |     0 |       624 |  0.16 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   21 |    21 |       360 |  5.83 |
| HPIOB_M          |   10 |    10 |       144 |  6.94 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   10 |    10 |       144 |  6.94 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |        24 |  4.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       544 |  0.37 |
|   BUFGCE             |    1 |     0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4975 |            Register |
| LUT6     | 1327 |                 CLB |
| LUT4     |  629 |                 CLB |
| LUT3     |  597 |                 CLB |
| LUT5     |  477 |                 CLB |
| LUT2     |  295 |                 CLB |
| SRL16E   |  281 |                 CLB |
| SRLC32E  |  240 |                 CLB |
| FDCE     |  183 |            Register |
| FDSE     |  107 |            Register |
| LUT1     |   71 |                 CLB |
| RAMD32   |   56 |                 CLB |
| MUXF7    |   48 |                 CLB |
| CARRY8   |   41 |                 CLB |
| FDPE     |   40 |            Register |
| INBUF    |   13 |                 I/O |
| IBUFCTRL |   13 |              Others |
| RAMS32   |    8 |                 CLB |
| OBUF     |    8 |                 I/O |
| SRLC16E  |    4 |                 CLB |
| RAMB36E2 |    3 |           Block Ram |
| RAMB18E2 |    1 |           Block Ram |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| system_zynq_ultra_ps_e_0_0 |    1 |
| system_xbar_0              |    1 |
| system_vio_0_0             |    1 |
| system_system_ila_0_0      |    1 |
| system_rst_ps8_0_99M_0     |    1 |
| system_math_ip_0_0         |    1 |
| system_ila_0_0             |    1 |
| system_axi_gpio_2_0        |    1 |
| system_axi_gpio_1_0        |    1 |
| system_axi_gpio_0_0        |    1 |
| system_auto_pc_0           |    1 |
| dbg_hub                    |    1 |
+----------------------------+------+


