Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Tetris'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -detail
-ir off -pr off -lc off -smartguide F:/git/FPGA/Tetris/Tetris_guide.ncd -power
off -o Tetris_map.ncd Tetris.ngd Tetris.pcf 
Target Device  : xc6slx16
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Jun 10 08:40:14 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                   793 out of  18,224    4%
    Number used as Flip Flops:                 377
    Number used as Latches:                    416
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,155 out of   9,112   78%
    Number used as logic:                    7,150 out of   9,112   78%
      Number using O6 output only:           6,231
      Number using O5 output only:              58
      Number using O5 and O6:                  861
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   2,176    0%
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      0
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,102 out of   2,278   92%
  Number of MUXCYs used:                     1,052 out of   4,556   23%
  Number of LUT Flip Flop pairs used:        7,161
    Number with an unused Flip Flop:         6,370 out of   7,161   88%
    Number with an unused LUT:                   6 out of   7,161    1%
    Number of fully used LUT-FF pairs:         785 out of   7,161   10%
    Number of unique control sets:              15
    Number of slice register sites lost
      to control set restrictions:              63 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        17 out of     232    7%
    Number of LOCed IOBs:                       17 out of      17  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           12 out of      32   37%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                5.62

Peak Memory Usage:  590 MB
Total REAL time to MAP completion:  5 mins 53 secs 
Total CPU time to MAP completion:   5 mins 45 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2609 - SmartGuide is more efficient (better guiding and runtime)
   when used with explicit timing constraints. If you want the full benefit of
   the SmartGuide flow, please add timing constraints to your design, then
   re-create your guide file.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:980 - The following NGM file is used during SmartGuide:
   "F:\git\FPGA\Tetris\Tetris_map.ngm". The NGM file contains information on how
   the guide file was originally mapped. It is required for the best SmartGuide
   results.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   Clk_65M_/instance_name/dcm_sp_inst, consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
  63 Block(s) redundant

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
INV 		Pause_inv1_INV_0
LUT1 		De_Right/Mcount_Counter_cy<1>_rt
LUT1 		De_Right/Mcount_Counter_cy<2>_rt
LUT1 		De_Right/Mcount_Counter_cy<3>_rt
LUT1 		De_Right/Mcount_Counter_cy<4>_rt
LUT1 		De_Right/Mcount_Counter_cy<5>_rt
LUT1 		De_Right/Mcount_Counter_cy<6>_rt
LUT1 		De_Right/Mcount_Counter_cy<7>_rt
LUT1 		De_Right/Mcount_Counter_cy<8>_rt
LUT1 		De_Right/Mcount_Counter_cy<9>_rt
LUT1 		De_Right/Mcount_Counter_cy<10>_rt
LUT1 		De_Right/Mcount_Counter_cy<11>_rt
LUT1 		De_Right/Mcount_Counter_cy<12>_rt
LUT1 		De_Right/Mcount_Counter_cy<13>_rt
LUT1 		De_Right/Mcount_Counter_cy<14>_rt
LUT1 		De_Right/Mcount_Counter_cy<15>_rt
LUT1 		g1/Mcount_Counter_cy<1>_rt
LUT1 		g1/Mcount_Counter_cy<2>_rt
LUT1 		g1/Mcount_Counter_cy<3>_rt
LUT1 		g1/Mcount_Counter_cy<4>_rt
LUT1 		g1/Mcount_Counter_cy<5>_rt
LUT1 		g1/Mcount_Counter_cy<6>_rt
LUT1 		g1/Mcount_Counter_cy<7>_rt
LUT1 		g1/Mcount_Counter_cy<8>_rt
LUT1 		g1/Mcount_Counter_cy<9>_rt
LUT1 		g1/Mcount_Counter_cy<10>_rt
LUT1 		g1/Mcount_Counter_cy<11>_rt
LUT1 		g1/Mcount_Counter_cy<12>_rt
LUT1 		g1/Mcount_Counter_cy<13>_rt
LUT1 		g1/Mcount_Counter_cy<14>_rt
LUT1 		g1/Mcount_Counter_cy<15>_rt
LUT1 		g1/Mcount_Counter_cy<16>_rt
LUT1 		g1/Mcount_Counter_cy<17>_rt
LUT1 		g1/Mcount_Counter_cy<18>_rt
LUT1 		g1/Mcount_Counter_cy<19>_rt
LUT1 		g1/Mcount_Counter_cy<20>_rt
LUT1 		g1/Mcount_Counter_cy<21>_rt
LUT1 		g1/Mcount_Counter_cy<22>_rt
LUT1 		g1/Mcount_Counter_cy<23>_rt
LUT1 		d1/Mcount_V_Cnt_cy<8>_rt
LUT1 		d1/Mcount_V_Cnt_cy<7>_rt
LUT1 		d1/Mcount_V_Cnt_cy<6>_rt
LUT1 		d1/Mcount_V_Cnt_cy<5>_rt
LUT1 		d1/Mcount_V_Cnt_cy<4>_rt
LUT1 		d1/Mcount_V_Cnt_cy<3>_rt
LUT1 		d1/Mcount_V_Cnt_cy<2>_rt
LUT1 		d1/Mcount_V_Cnt_cy<1>_rt
LUT1 		d1/Mcount_H_Cnt_cy<9>_rt
LUT1 		d1/Mcount_H_Cnt_cy<8>_rt
LUT1 		d1/Mcount_H_Cnt_cy<7>_rt
LUT1 		d1/Mcount_H_Cnt_cy<6>_rt
LUT1 		d1/Mcount_H_Cnt_cy<5>_rt
LUT1 		d1/Mcount_H_Cnt_cy<4>_rt
LUT1 		d1/Mcount_H_Cnt_cy<3>_rt
LUT1 		d1/Mcount_H_Cnt_cy<2>_rt
LUT1 		d1/Mcount_H_Cnt_cy<1>_rt
LUT1 		De_Right/Mcount_Counter_xor<16>_rt
LUT1 		g1/Mcount_Counter_xor<24>_rt
LUT1 		d1/Mcount_V_Cnt_xor<9>_rt
LUT1 		d1/Mcount_H_Cnt_xor<10>_rt
LUT1 		c2/Mmult_n57401_Madd2_cy<2>_rt
LUT1 		c1/Maddsub_n01301_Madd3_cy<2>_rt
INV 		d1/Mcount_V_Cnt_lut<0>_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clk_In                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Down                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Hsync                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Left                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Pause                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| RGB<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RGB<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RGB<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RGB<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RGB<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RGB<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RGB<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RGB<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Right                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Rotate                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Rst                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Vsync                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------

Mon Jun 10 08:45:50 2019

  Estimated SmartGuide Results
  ----------------------------
  This section describes the guide results after placement. Re-implemented 
  components are components that were guided, but moved in order to satisfy
  timing requirements.

    Estimated Percentage of guided Components                 |  31.7%
    Estimated Percentage of re-implemented Components         |  34.9%
    Estimated Percentage of new/changed Components            |  33.4%
    Estimated Percentage of fully guided Nets                 |  12.4%
    Estimated Percentage of partially guided or unrouted Nets |  87.6%

  A detailed SmartGuide report (.GRF) can be generated during PAR by
  specifying the [-smartguide <guidefile[.ncd]>] switch on the PAR
  command line. The GRF file contains all components and nets that were
  not guided. A final summary report is always generated and is available
  in the PAR report file and in the GRF regardless of the PAR -smartguide switch.


Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
DCM "Clk_65M_/instance_name/dcm_sp_inst":
CLKDV_DIVIDE:2.0
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:5
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
STARTUP_WAIT:FALSE
VERY_HIGH_FREQUENCY:FALSE
CLKFX_DIVIDE = 20
CLKFX_MULTIPLY = 13
CLKIN_PERIOD = 10.000000
PHASE_SHIFT = 0



Section 12 - Control Set Information
------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal     | Reset Signal                      | Set Signal | Enable Signal                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------+
| Clk              |                                   |            |                                   | 4                | 4              |
| Clk              |                                   |            | De_Down/GND_7_o_GND_7_o_equal_2_o | 4                | 4              |
| Clk              | De_Down/GND_7_o_GND_7_o_equal_2_o |            |                                   | 5                | 17             |
| Clk              | Rst_IBUF                          |            |                                   | 81               | 254            |
| Clk              | Rst_IBUF                          |            | c2/_n6880_inv                     | 5                | 5              |
| Clk              | Rst_IBUF                          |            | c2/_n6898_inv                     | 1                | 2              |
| Clk              | Rst_IBUF                          |            | c2/_n6915_inv29_cepot             | 3                | 4              |
| Clk              | c2/GND_12_o_GND_12_o_equal_2_o    |            |                                   | 1                | 3              |
| Clk              | c2/_n6875                         |            | c2/_n6922_inv1_cepot              | 2                | 3              |
| Clk              | d1/_n0250                         |            | d1/_n02501                        | 25               | 37             |
| Clk              | d1/_n0252                         |            |                                   | 7                | 7              |
| Clk              | d1/_n02501                        |            |                                   | 3                | 11             |
| Clk              | g1/Mcount_Counter_val             |            | Pause_inv                         | 7                | 25             |
| Clk              | g1/_n0021                         |            | Pause_inv                         | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------+
| ~d1/ji/_n1164<0> |                                   |            |                                   | 107              | 416            |
+-------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                     | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Tetris/                    |           | 0/2442        | 0/793         | 0/7155        | 0/0           | 0/0       | 0/12    | 0/3   | 0/0   | 0/0   | 0/1   | 0/0       | Tetris                              |
| +Clk_65M_                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/2   | 0/0   | 0/0   | 0/1   | 0/0       | Tetris/Clk_65M_                     |
| ++instance_name            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1   | 0/0       | Tetris/Clk_65M_/instance_name       |
| +De_Down                   |           | 2/2           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/De_Down                      |
| +De_Left                   |           | 3/3           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/De_Left                      |
| +De_Right                  |           | 7/7           | 19/19         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/De_Right                     |
| +De_Rotate                 |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/De_Rotate                    |
| +c1                        |           | 77/77         | 0/0           | 175/175       | 0/0           | 0/0       | 6/6     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/c1                           |
| +c2                        |           | 1337/1337     | 271/271       | 4284/4284     | 0/0           | 0/0       | 6/6     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/c2                           |
| +d1                        |           | 384/1004      | 55/471        | 1083/2643     | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/d1                           |
| ++GND_14_o_PWR_13_o_div_6  |           | 254/254       | 0/0           | 761/761       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/d1/GND_14_o_PWR_13_o_div_6   |
| ++GND_14_o_PWR_13_o_mod_32 |           | 259/259       | 0/0           | 799/799       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/d1/GND_14_o_PWR_13_o_mod_32  |
| ++ji                       |           | 107/107       | 416/416       | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/d1/ji                        |
| +g1                        |           | 10/10         | 26/26         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Tetris/g1                           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
