
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../../../../ftile_devkit/user_guides/ug_qs_ofs_ftile/ug_qs_ofs_ftile/">
      
      
        <link rel="next" href="../../../../n6001/user_guides/ug_qs_ofs_n6001/ug_qs_ofs_n6001/">
      
      <link rel="icon" href="../../../../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.1.9">
    
    
      
        <title>OFS for Agilex™ 5 FPGA Modular Development Kit - OFS</title>
      
    
    
      <link rel="stylesheet" href="../../../../../assets/stylesheets/main.85bb2934.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../../../../stylesheets/extra.css">
    
    <script>__md_scope=new URL("../../../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
   <link href="../../../../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
        html.glightbox-open { overflow: initial; height: 100%; }
        .gslide-title { margin-top: 0px; user-select: text; }
        .gslide-desc { color: #666; user-select: text; }
        .gslide-image img { background: white; }
        
            .gscrollbar-fixer { padding-right: 15px; }
            .gdesc-inner { font-size: 0.75rem; }
            body[data-md-color-scheme="slate"] .gdesc-inner { background: var(--md-default-bg-color);}
            body[data-md-color-scheme="slate"] .gslide-title { color: var(--md-default-fg-color);}
            body[data-md-color-scheme="slate"] .gslide-desc { color: var(--md-default-fg-color);}
            </style> <script src="../../../../../assets/javascripts/glightbox.min.js"></script></head>
  
  
    <body dir="ltr">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#getting-started-guide-open-fpga-stack-for-agilextm-5-fpgas-targeting-the-agilextm-5-fpga-e-series-065b-modular-development-kit" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
      <div data-md-color-scheme="default" data-md-component="outdated" hidden>
        
      </div>
    
    
      

  

<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../../../.." title="OFS" class="md-header__button md-logo" aria-label="OFS" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            OFS
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              OFS for Agilex™ 5 FPGA Modular Development Kit
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/ofs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    ofs
  </div>
</a>
      </div>
    
  </nav>
  
    
      
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  


  <li class="md-tabs__item">
    <a href="../../../../.." class="md-tabs__link">
      Welcome
    </a>
  </li>

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/user_guides/ug_fpga_developer/ug_fpga_developer/" class="md-tabs__link">
        Start Here
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_s10_pcie_attach/" class="md-tabs__link">
        Stratix® 10 PCIe Attach OFS
      </a>
    </li>
  

      
        
  
  
    
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_agx7_pcie_attach/" class="md-tabs__link md-tabs__link--active">
        Agilex™ PCIe Attach OFS
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_agx7_soc_attach/" class="md-tabs__link">
        Agilex™ SoC Attach OFS
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/user_guides/oneapi_asp/ug_oneapi_asp/" class="md-tabs__link">
        oneAPI
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-tabs__link">
        OFS Software
      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
    
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../../../.." title="OFS" class="md-nav__button md-logo" aria-label="OFS" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    OFS
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/ofs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    ofs
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../../../.." class="md-nav__link">
        Welcome
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
          Start Here
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          Start Here
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_fpga_developer/ug_fpga_developer/" class="md-nav__link">
        FPGA Developer Journey Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_sw_developer/ug_sw_developer/" class="md-nav__link">
        Software Developer Journey Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/Glossary/" class="md-nav__link">
        Glossary
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
          Stratix® 10 PCIe Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          Stratix® 10 PCIe Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_s10_pcie_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/adp_board_installation_guidelines/" class="md-nav__link">
        Board Installation Guide (Intel® FPGA PAC D5005)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_qs_ofs_d5005/ug_qs_ofs_d5005/" class="md-nav__link">
        Getting Started Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_eval_ofs_d5005/ug_eval_script_ofs_d5005/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/reference_manuals/ofs_fim/mnl_fim_ofs_d5005/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/dev_guides/fim_dev/ug_dev_fim_ofs_d5005/" class="md-nav__link">
        Shell Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_8" >
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_8" id="__nav_3_8_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_8_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_8">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/dev_guides/afu_dev/ug_dev_afu_d5005/" class="md-nav__link">
        Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_afu_host_software/" class="md-nav__link">
        AFU Host Software Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_sim_ofs_d5005/ug_sim_ofs_d5005/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_10" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_10" id="__nav_3_10_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_10">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          Agilex™ PCIe Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ PCIe Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_agx7_pcie_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_2" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_2" id="__nav_4_2_label" tabindex="0">
          Board Installation Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_2">
          <span class="md-nav__icon md-icon"></span>
          Board Installation Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/adp_board_installation_guidelines/" class="md-nav__link">
        Intel® FPGA SmartNIC N6000/1-PL
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/board_installation/devkit_board_installation/devkit_board_installation_guidelines/" class="md-nav__link">
        Agilex™ 7 FPGA I-Series and F-Series Development Kits
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/board_installation/agx5_devkit_installation/agx5_devkit_install/" class="md-nav__link">
        Agilex™ 5 FPGA Modular Development Kit
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide
      </a>
    </li>
  

            
          
            
              
  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_4" checked>
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_4" id="__nav_4_4_label" tabindex="0">
          Getting Started Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_4_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_4_4">
          <span class="md-nav__icon md-icon"></span>
          Getting Started Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/" class="md-nav__link">
        OFS for Agilex™ 7 FPGA I-Series Development Kit (2xR-Tile,1xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../ftile_devkit/user_guides/ug_qs_ofs_ftile/ug_qs_ofs_ftile/" class="md-nav__link">
        OFS for Agilex™ 7 FPGA F-Series Development Kit (2xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          OFS for Agilex™ 5 FPGA Modular Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        OFS for Agilex™ 5 FPGA Modular Development Kit
      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#10-about-this-document" class="md-nav__link">
    1.0 About This Document
  </a>
  
    <nav class="md-nav" aria-label="1.0 About This Document">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-audience" class="md-nav__link">
    1.1 Audience
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-terminology" class="md-nav__link">
    1.2 Terminology
  </a>
  
    <nav class="md-nav" aria-label="1.2 Terminology">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#table-1-terminology" class="md-nav__link">
    Table 1: Terminology
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-references-and-versions" class="md-nav__link">
    1.3 References and Versions
  </a>
  
    <nav class="md-nav" aria-label="1.3 References and Versions">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#table-2-software-and-component-version-summary-for-ofs-pcie-attach-targeting-the-agilex-5-modular-development-kit" class="md-nav__link">
    Table 2: Software and Component Version Summary for OFS PCIe Attach targeting the Agilex 5 Modular Development Kit
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#table-3-programmable-firmware-version-summary-for-ofs-pcie-attach-targeting-the-agilex-5-modular-development-kit" class="md-nav__link">
    Table 3: Programmable Firmware Version Summary for OFS PCIe Attach Targeting the Agilex 5 Modular Development Kit
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#table-4-hardware-bkc-for-ofs-pcie-attach" class="md-nav__link">
    Table 4: Hardware BKC for OFS PCIe Attach
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#14-board-installation-and-server-settings" class="md-nav__link">
    1.4 Board Installation and Server Settings
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#15-reference-documents" class="md-nav__link">
    1.5 Reference Documents
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#16-agilex-5-modular-development-kit-jtag-driver-setup" class="md-nav__link">
    1.6 Agilex 5 Modular Development Kit JTAG Driver Setup
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#17-upgrading-the-agilex-5-modular-development-kit-fim-via-jtag" class="md-nav__link">
    1.7 Upgrading the Agilex 5 Modular Development Kit FIM via JTAG
  </a>
  
    <nav class="md-nav" aria-label="1.7 Upgrading the Agilex 5 Modular Development Kit FIM via JTAG">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#table-5-fim-version" class="md-nav__link">
    Table 5: FIM Version
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#20-ofs-stack-architecture-overview-for-reference-platform" class="md-nav__link">
    2.0 OFS Stack Architecture Overview for Reference Platform
  </a>
  
    <nav class="md-nav" aria-label="2.0 OFS Stack Architecture Overview for Reference Platform">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-hardware-components" class="md-nav__link">
    2.1 Hardware Components
  </a>
  
    <nav class="md-nav" aria-label="2.1 Hardware Components">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#211-fpga-interface-manager" class="md-nav__link">
    2.1.1 FPGA Interface Manager
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#212-afu" class="md-nav__link">
    2.1.2 AFU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-ofs-software-overview" class="md-nav__link">
    2.2 OFS Software Overview
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#30-ofs-dfl-kernel-drivers" class="md-nav__link">
    3.0 OFS DFL Kernel Drivers
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#40-opae-software-development-kit" class="md-nav__link">
    4.0 OPAE Software Development Kit
  </a>
  
    <nav class="md-nav" aria-label="4.0 OPAE Software Development Kit">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-opae-tools-overview" class="md-nav__link">
    4.1 OPAE Tools Overview
  </a>
  
    <nav class="md-nav" aria-label="4.1 OPAE Tools Overview">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#411-board-management-with-fpgainfo" class="md-nav__link">
    4.1.1 Board Management with fpgainfo
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#412-updating-with-fpgasupdate" class="md-nav__link">
    4.1.2 Updating with fpgasupdate
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#413-verify-fme-interrupts-with-hello_events" class="md-nav__link">
    4.1.3 Verify FME Interrupts with hello_events
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#414-host-exerciser-modules" class="md-nav__link">
    4.1.4 Host Exerciser Modules
  </a>
  
    <nav class="md-nav" aria-label="4.1.4 Host Exerciser Modules">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#table-6-module-pfvf-mappings" class="md-nav__link">
    Table 6: Module PF/VF Mappings
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4141-he-mem-he-lb" class="md-nav__link">
    4.1.4.1 HE-MEM / HE-LB
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4142-traffic-generator-afu-test-application" class="md-nav__link">
    4.1.4.2 Traffic Generator AFU Test Application
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#414-he-hssi" class="md-nav__link">
    4.1.4 HE-HSSI
  </a>
  
    <nav class="md-nav" aria-label="4.1.4 HE-HSSI">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#table-7-accelerator-pfvf-and-guid-mappings" class="md-nav__link">
    Table 7: Accelerator PF/VF and GUID Mappings
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/user_guides/ug_qs_ofs_n6001/ug_qs_ofs_n6001/" class="md-nav__link">
        OFS for Intel® FPGA SmartNIC N6001-PL
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_eval_script_ofs_agx7_pcie_attach/ug_eval_script_ofs_agx7_pcie_attach/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/reference_manuals/ofs_fim/mnl_fim_ofs_n6001/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_7" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_7" id="__nav_4_7_label" tabindex="0">
          Shell Developer Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_7_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_7">
          <span class="md-nav__icon md-icon"></span>
          Shell Developer Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/" class="md-nav__link">
        PCIe Attach I-Series (2xR-Tile, F-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../ftile_devkit/dev_guides/fim_dev/ug_ofs_ftile_dk_fim_dev/" class="md-nav__link">
        PCIe Attach F-Series (2xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/fim_dev/ug_dev_fim_ofs_n6001/" class="md-nav__link">
        PCIe Attach F-Series (P-Tile/E-Tile)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/hps_dev/hps_developer_ug/" class="md-nav__link">
        HPS Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_sim_ofs_agx7_pcie_attach/ug_sim_ofs_agx7_pcie_attach/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_10" >
      
      
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_10" id="__nav_4_10_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_10">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/afu_dev/ug_dev_afu_ofs_agx7_pcie_attach/ug_dev_afu_ofs_agx7_pcie_attach/" class="md-nav__link">
        Agilex™ 7 Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../dev_guides/afu_dev/ug_dev_afu_ofs_agx5/" class="md-nav__link">
        Agilex™ 5 Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_afu_host_software/" class="md-nav__link">
        AFU Host Software Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_11" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_11" id="__nav_4_11_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_11_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_11">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_troubleshoot/ug_agx7_troubleshoot/" class="md-nav__link">
        Troubleshooting Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
          Agilex™ SoC Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ SoC Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_agx7_soc_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/board_installation/f2000x_board_installation/f2000x_board_installation/" class="md-nav__link">
        Board Installation Guide (Intel® IPU Platform F2000X-PL)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/soc_attach/sw_install_soc_attach/" class="md-nav__link">
        Software Installation Guide for SoC Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/" class="md-nav__link">
        Getting Started Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/user_guides/ug_eval_ofs/ug_eval_script_ofs_f2000x/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/reference_manuals/ofs_fim/mnl_fim_ofs/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/" class="md-nav__link">
        Shell Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5_8" >
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5_8" id="__nav_5_8_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_5_8_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5_8">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/dev_guides/afu_dev/ug_dev_afu_ofs_f2000x/" class="md-nav__link">
        Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_afu_host_software/" class="md-nav__link">
        AFU Host Software Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/user_guides/ug_sim_ofs/ug_sim_ofs/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5_10" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5_10" id="__nav_5_10_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_5_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5_10">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
          oneAPI
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6">
          <span class="md-nav__icon md-icon"></span>
          oneAPI
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/oneapi_asp/ug_oneapi_asp/" class="md-nav__link">
        oneAPI ASP Getting Started User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/oneapi_asp/oneapi_asp_ref_mnl/" class="md-nav__link">
        oneAPI Accelerator Support Package(ASP) Reference Manual
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7" >
      
      
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
          OFS Software
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7">
          <span class="md-nav__icon md-icon"></span>
          OFS Software
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide OFS for PCIe Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/soc_attach/sw_install_soc_attach/" class="md-nav__link">
        Software Installation Guide OFS for SoC Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/ofs_sw/mnl_sw_ofs/" class="md-nav__link">
        Software Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/driver_dev_qs/driver_dev_qs/" class="md-nav__link">
        Driver Development Quick Start Guidelines for Linux DFL
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_5" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_5" id="__nav_7_5_label" tabindex="0">
          OPAE FPGA Tools
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_5">
          <span class="md-nav__icon md-icon"></span>
          OPAE FPGA Tools
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgainfo/fpgainfo/" class="md-nav__link">
        fpgainfo
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgasupdate/fpgasupdate/" class="md-nav__link">
        fpgasupdate
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/mmlink/mmlink/" class="md-nav__link">
        mmlink
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/packager/packager/" class="md-nav__link">
        packager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/userclk/userclk/" class="md-nav__link">
        userclk
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi/hssi/" class="md-nav__link">
        hssi
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/pci_device/pci_device/" class="md-nav__link">
        pci_device
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opae.io/opae.io/" class="md-nav__link">
        opae.io
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/rsu/rsu/" class="md-nav__link">
        rsu
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/host_exerciser/host_exerciser/" class="md-nav__link">
        host_exerciser
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssistats/" class="md-nav__link">
        HSSI ethernet statistics
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet mac
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/mem_tg/mem_tg/" class="md-nav__link">
        mem_tg
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/vabtool/vabtool/" class="md-nav__link">
        vabtool
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opaevfio/opaevfio/" class="md-nav__link">
        opaevfio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/ofs.uio/ofs.uio/" class="md-nav__link">
        ofs.uio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opaeuio/opaeuio/" class="md-nav__link">
        opaeuio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgad/fpgad/" class="md-nav__link">
        fpgad
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#10-about-this-document" class="md-nav__link">
    1.0 About This Document
  </a>
  
    <nav class="md-nav" aria-label="1.0 About This Document">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-audience" class="md-nav__link">
    1.1 Audience
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-terminology" class="md-nav__link">
    1.2 Terminology
  </a>
  
    <nav class="md-nav" aria-label="1.2 Terminology">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#table-1-terminology" class="md-nav__link">
    Table 1: Terminology
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-references-and-versions" class="md-nav__link">
    1.3 References and Versions
  </a>
  
    <nav class="md-nav" aria-label="1.3 References and Versions">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#table-2-software-and-component-version-summary-for-ofs-pcie-attach-targeting-the-agilex-5-modular-development-kit" class="md-nav__link">
    Table 2: Software and Component Version Summary for OFS PCIe Attach targeting the Agilex 5 Modular Development Kit
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#table-3-programmable-firmware-version-summary-for-ofs-pcie-attach-targeting-the-agilex-5-modular-development-kit" class="md-nav__link">
    Table 3: Programmable Firmware Version Summary for OFS PCIe Attach Targeting the Agilex 5 Modular Development Kit
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#table-4-hardware-bkc-for-ofs-pcie-attach" class="md-nav__link">
    Table 4: Hardware BKC for OFS PCIe Attach
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#14-board-installation-and-server-settings" class="md-nav__link">
    1.4 Board Installation and Server Settings
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#15-reference-documents" class="md-nav__link">
    1.5 Reference Documents
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#16-agilex-5-modular-development-kit-jtag-driver-setup" class="md-nav__link">
    1.6 Agilex 5 Modular Development Kit JTAG Driver Setup
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#17-upgrading-the-agilex-5-modular-development-kit-fim-via-jtag" class="md-nav__link">
    1.7 Upgrading the Agilex 5 Modular Development Kit FIM via JTAG
  </a>
  
    <nav class="md-nav" aria-label="1.7 Upgrading the Agilex 5 Modular Development Kit FIM via JTAG">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#table-5-fim-version" class="md-nav__link">
    Table 5: FIM Version
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#20-ofs-stack-architecture-overview-for-reference-platform" class="md-nav__link">
    2.0 OFS Stack Architecture Overview for Reference Platform
  </a>
  
    <nav class="md-nav" aria-label="2.0 OFS Stack Architecture Overview for Reference Platform">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-hardware-components" class="md-nav__link">
    2.1 Hardware Components
  </a>
  
    <nav class="md-nav" aria-label="2.1 Hardware Components">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#211-fpga-interface-manager" class="md-nav__link">
    2.1.1 FPGA Interface Manager
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#212-afu" class="md-nav__link">
    2.1.2 AFU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-ofs-software-overview" class="md-nav__link">
    2.2 OFS Software Overview
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#30-ofs-dfl-kernel-drivers" class="md-nav__link">
    3.0 OFS DFL Kernel Drivers
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#40-opae-software-development-kit" class="md-nav__link">
    4.0 OPAE Software Development Kit
  </a>
  
    <nav class="md-nav" aria-label="4.0 OPAE Software Development Kit">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-opae-tools-overview" class="md-nav__link">
    4.1 OPAE Tools Overview
  </a>
  
    <nav class="md-nav" aria-label="4.1 OPAE Tools Overview">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#411-board-management-with-fpgainfo" class="md-nav__link">
    4.1.1 Board Management with fpgainfo
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#412-updating-with-fpgasupdate" class="md-nav__link">
    4.1.2 Updating with fpgasupdate
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#413-verify-fme-interrupts-with-hello_events" class="md-nav__link">
    4.1.3 Verify FME Interrupts with hello_events
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#414-host-exerciser-modules" class="md-nav__link">
    4.1.4 Host Exerciser Modules
  </a>
  
    <nav class="md-nav" aria-label="4.1.4 Host Exerciser Modules">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#table-6-module-pfvf-mappings" class="md-nav__link">
    Table 6: Module PF/VF Mappings
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4141-he-mem-he-lb" class="md-nav__link">
    4.1.4.1 HE-MEM / HE-LB
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4142-traffic-generator-afu-test-application" class="md-nav__link">
    4.1.4.2 Traffic Generator AFU Test Application
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#414-he-hssi" class="md-nav__link">
    4.1.4 HE-HSSI
  </a>
  
    <nav class="md-nav" aria-label="4.1.4 HE-HSSI">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#table-7-accelerator-pfvf-and-guid-mappings" class="md-nav__link">
    Table 7: Accelerator PF/VF and GUID Mappings
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="getting-started-guide-open-fpga-stack-for-agilextm-5-fpgas-targeting-the-agilextm-5-fpga-e-series-065b-modular-development-kit">Getting Started Guide: Open FPGA Stack for Agilex™ 5 FPGAs Targeting the Agilex™ 5 FPGA E-Series 065B Modular Development Kit<a class="headerlink" href="#getting-started-guide-open-fpga-stack-for-agilextm-5-fpgas-targeting-the-agilextm-5-fpga-e-series-065b-modular-development-kit" title="Permanent link">&para;</a></h1>
<p>Last updated: <strong>September 25, 2025</strong> </p>
<h2 id="10-about-this-document">1.0 About This Document<a class="headerlink" href="#10-about-this-document" title="Permanent link">&para;</a></h2>
<p>The purpose of this document is to help users get started in evaluating the 2025.1-1 version of the PCIe Attach release targeting the Agilex 5 Modular Development Kit. After reviewing this document, a user shall be able to:</p>
<ul>
<li>Set up a server environment according to the Best Known Configuration (<abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr>)</li>
<li>Load and verify firmware targeting the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> regions of the Agilex FPGA</li>
<li>Verify full stack functionality offered by the PCIe Attach <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> solution</li>
<li>Learn where to find additional information on other PCIe Attach ingredients</li>
</ul>
<h3 id="11-audience">1.1 Audience<a class="headerlink" href="#11-audience" title="Permanent link">&para;</a></h3>
<p>The information in this document is intended for customers evaluating the PCIe Attach shell targeting Agilex™ 5 FPGA E-Series 065B Modular Development Kit. This platform is a Development Kit intended to be used as a starting point for evaluation and development.</p>
<p><em>Note: Code command blocks are used throughout the document. Commands that are intended for you to run are preceded with the symbol '$', and comments with '#'. Full command output may not be shown.</em></p>
<p>The minimal viable flow for dev kit installation through environment validation is as follows for Agilex 5 Modular DK:</p>
<pre class="mermaid"><code>flowchart TB
    classDef gr fill:green,color:white;
    classDef bl fill:blue,color:white;
    classDef cy fill:cyan,color:white;

    board("Board Installation Guidelines: BKMs for AGX5 Modular Devkit Setup with OFS 2025.1.1"):::bl --&gt; sw
    sw("Software Installation Guide: Open FPGA Stack for PCIe Attach"):::bl --&gt; qs
    qs("Review starting in section 4.1 OPAE Tools Overview of this document"):::bl</code></pre>
<h3 id="12-terminology">1.2 Terminology<a class="headerlink" href="#12-terminology" title="Permanent link">&para;</a></h3>
<h4 id="table-1-terminology">Table 1: Terminology<a class="headerlink" href="#table-1-terminology" title="Permanent link">&para;</a></h4>
<table>
<thead>
<tr>
<th align="center">Term</th>
<th align="center">Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">Advanced Error Reporting</td>
<td align="center"><abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr></td>
<td>The PCIe <abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr> driver is the extended PCI Express error reporting capability providing more robust error reporting. <a href="https://docs.kernel.org/PCI/pcieaer-howto.html?highlight=aer">(link)</a></td>
</tr>
<tr>
<td align="center">Accelerator Functional Unit</td>
<td align="center"><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></td>
<td>Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region is the part of the design where an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> may reside. This <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> may or may not be a partial reconfiguration region.</td>
</tr>
<tr>
<td align="center">Basic Building Block</td>
<td align="center"><abbr title="Basic Building Block, Features within an AFU or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the FIM's AFU and host interface requires. All BBBs must have a (globally unique identifier) GUID.">BBB</abbr></td>
<td>Features within an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>'s <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and host interface requires. All BBBs must have a (globally unique identifier) GUID.</td>
</tr>
<tr>
<td align="center">Best Known Configuration</td>
<td align="center"><abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr></td>
<td>The software and hardware configuration Intel uses to verify the solution.</td>
</tr>
<tr>
<td align="center">Board Management Controller</td>
<td align="center"><abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr></td>
<td>Supports features such as board power managment, flash management, configuration management, and board telemetry monitoring and protection. The majority of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> logic is in a separate component, such as an Intel® Max® 10 or Intel Cyclone® 10 device; a small portion of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> known as the PMCI resides in the main Agilex FPGA.</td>
</tr>
<tr>
<td align="center">Configuration and Status Register</td>
<td align="center">CSR</td>
<td>The generic name for a register space which is accessed in order to interface with the module it resides in (e.g. <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr>, various sub-systems and modules).</td>
</tr>
<tr>
<td align="center">Data Parallel C++</td>
<td align="center">DPC++</td>
<td>DPC++ is Intel’s implementation of the SYCL standard. It supports additional attributes and language extensions which ensure DCP++ (SYCL) is efficiently implanted on Intel hardware.</td>
</tr>
<tr>
<td align="center">Device Feature List</td>
<td align="center"><abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr></td>
<td>The <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr>, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> driver to automatically load the drivers required for a given FPGA configuration. This concept is the foundation for the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> software framework. <a href="https://docs.kernel.org/fpga/dfl.html">(link)</a></td>
</tr>
<tr>
<td align="center">FPGA Interface Manager</td>
<td align="center"><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></td>
<td>Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> resides in the static region of the FPGA and contains the FPGA Management Engine (<abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr>) and I/O ring.</td>
</tr>
<tr>
<td align="center">FPGA Management Engine</td>
<td align="center"><abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr></td>
<td>Performs reconfiguration and other FPGA management functions. Each FPGA device only has one <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> which is accessed through PF0.</td>
</tr>
<tr>
<td align="center">Host Exerciser Module</td>
<td align="center"><abbr title="Host Exerciser Module, Host exercisers are used to exercise and characterize the various host-FPGA interactions, including Memory Mapped Input/Output (MMIO), data transfer from host to FPGA, PR, host to FPGA memory, etc.">HEM</abbr></td>
<td>Host exercisers are used to exercise and characterize the various host-FPGA interactions, including Memory Mapped Input/Output (<abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr>), data transfer from host to FPGA, <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>, host to FPGA memory, etc.</td>
</tr>
<tr>
<td align="center">Input/Output Control</td>
<td align="center"><abbr title="Input/Output Control, System calls used to manipulate underlying device parameters of special files.">IOCTL</abbr></td>
<td>System calls used to manipulate underlying device parameters of special files.</td>
</tr>
<tr>
<td align="center">Intel Virtualization Technology for Directed I/O</td>
<td align="center"><abbr title="Intel Virtualization Technology for Directed I/O, Extension of the VT-x and VT-I processor virtualization technologies which adds new support for I/O device virtualization.">Intel VT-d</abbr></td>
<td>Extension of the VT-x and VT-I processor virtualization technologies which adds new support for I/O device virtualization.</td>
</tr>
<tr>
<td align="center">Joint Test Action Group</td>
<td align="center"><abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></td>
<td>Refers to the IEEE 1149.1 <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> standard; Another FPGA configuration methodology.</td>
</tr>
<tr>
<td align="center">Memory Mapped Input/Output</td>
<td align="center"><abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr></td>
<td>The memory space users may map and access both control registers and system memory buffers with accelerators.</td>
</tr>
<tr>
<td align="center">oneAPI Accelerator Support Package</td>
<td align="center">oneAPI-asp</td>
<td>A collection of hardware and software components that enable oneAPI kernel to communicate with oneAPI runtime and <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> shell components. oneAPI ASP hardware components and oneAPI kernel form the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region of a oneAPI system in <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>.</td>
</tr>
<tr>
<td align="center">Open FPGA Stack</td>
<td align="center"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr></td>
<td><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> is a software and hardware infrastructure providing an efficient approach to develop a custom FPGA-based platform or workload using an Intel, 3<sup>rd</sup> party, or custom board.</td>
</tr>
<tr>
<td align="center">Open Programmable Acceleration Engine Software Development Kit</td>
<td align="center"><abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr></td>
<td>The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> is a software framework for managing and accessing programmable accelerators (FPGAs). It consists of a collection of libraries and tools to facilitate the development of software applications and accelerators. The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> resides exclusively in user-space.</td>
</tr>
<tr>
<td align="center">Platform Interface Manager</td>
<td align="center"><abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr></td>
<td>An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> developers can use to handle clock crossing, response sorting, buffering and different protocols.</td>
</tr>
<tr>
<td align="center">Platform Management Controller Interface</td>
<td align="center">PMCI</td>
<td>The portion of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> that resides in the Agilex FPGA and allows the FPGA to communicate with the primary <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> component on the board.</td>
</tr>
<tr>
<td align="center">Partial Reconfiguration</td>
<td align="center"><abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr></td>
<td>The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. For <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> designs, the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region is referred to as the pr_slot.</td>
</tr>
<tr>
<td align="center">Port</td>
<td align="center">N/A</td>
<td>When used in the context of the fpgainfo port command it represents the interfaces between the static FPGA fabric and the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region containing the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</td>
</tr>
<tr>
<td align="center">Remote System Update</td>
<td align="center"><abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr></td>
<td>The process by which the host can remotely update images stored in flash through PCIe. This is done with the OPAE software command "fpgasupdate".</td>
</tr>
<tr>
<td align="center">Secure Device Manager</td>
<td align="center">SDM</td>
<td>The SDM is the point of entry to the FPGA for <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> commands and interfaces, as well as for device configuration data (from flash, SD card, or through PCI Express* hard IP).</td>
</tr>
<tr>
<td align="center">Static Region</td>
<td align="center">SR</td>
<td>The portion of the FPGA design that cannot be dynamically reconfigured during run-time.</td>
</tr>
<tr>
<td align="center">Single-Root Input-Output Virtualization</td>
<td align="center"><abbr title="Single-Root Input-Output Virtualization, Allows the isolation of PCI Express resources for manageability and performance.">SR-IOV</abbr></td>
<td>Allows the isolation of PCI Express resources for manageability and performance.</td>
</tr>
<tr>
<td align="center">SYCL</td>
<td align="center">SYCL</td>
<td>SYCL (pronounced "sickle") is a royalty-free, cross-platform abstraction layer that enables code for heterogeneous and offload processors to be written using modern ISO C++ (at least C++ 17). It provides several features that make it well-suited for programming heterogeneous systems, allowing the same code to be used for CPUs, GPUs, FPGAs or any other hardware accelerator. SYCL was developed by the Khronos Group, a non-profit organization that develops open standards (including OpenCL) for graphics, compute, vision, and multimedia. SYCL is being used by a growing number of developers in a variety of industries, including automotive, aerospace, and consumer electronics.</td>
</tr>
<tr>
<td align="center">Test Bench</td>
<td align="center"><abbr title="Testbench, Testbench or Verification Environment is used to check the functional correctness of the Design Under Test (DUT) by generating and driving a predefined input sequence to a design, capturing the design output and comparing with-respect-to expected output.">TB</abbr></td>
<td>Testbench or Verification Environment is used to check the functional correctness of the Design Under Test (DUT) by generating and driving a predefined input sequence to a design, capturing the design output and comparing with-respect-to expected output.</td>
</tr>
<tr>
<td align="center">Universal Verification Methodology</td>
<td align="center"><abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr></td>
<td>A modular, reusable, and scalable testbench structure via an API framework.  In the context of <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>, the <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr> enviroment provides a system level simulation environment for your design.</td>
</tr>
<tr>
<td align="center">Virtual Function Input/Output</td>
<td align="center"><abbr title="Virtual Function Input/Output, An IOMMU/device agnostic framework for exposing direct device access to userspace.">VFIO</abbr></td>
<td>An Input-Output Memory Management Unit (IOMMU)/device agnostic framework for exposing direct device access to userspace. (link)</td>
</tr>
</tbody>
</table>
<h3 id="13-references-and-versions">1.3 References and Versions<a class="headerlink" href="#13-references-and-versions" title="Permanent link">&para;</a></h3>
<h4 id="table-2-software-and-component-version-summary-for-ofs-pcie-attach-targeting-the-agilex-5-modular-development-kit">Table 2: Software and Component Version Summary for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach targeting the Agilex 5 Modular Development Kit<a class="headerlink" href="#table-2-software-and-component-version-summary-for-ofs-pcie-attach-targeting-the-agilex-5-modular-development-kit" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> 2025.1-1 PCIe Attach release is built upon tightly coupled software and Operating System version(s). The repositories listed below are used to manually build the Shell and the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> portion of any potential workloads. Use this section as a general reference for the versions which compose this release. Specific instructions on building the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> or <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> are discussed in their respective documents.</p>
<table>
<thead>
<tr>
<th>Component</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quartus</td>
<td>https://www.intel.com/content/www/us/en/software-kit/851653/intel-quartus-prime-pro-edition-design-software-version-25-1-for-windows.html, patches: No patches for this release</td>
</tr>
<tr>
<td>Host Operating System</td>
<td>https://access.redhat.com/downloads/content/479/ver=/rhel---9/9.4/x86_64/product-software</td>
</tr>
<tr>
<td>OneAPI-ASP</td>
<td>${{ env.AGX5_MOD_DK_ONEAPI_ASP_RELEASE_URL }}, patches: None</td>
</tr>
<tr>
<td><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Platform <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Basic Building Block, Features within an AFU or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the FIM's AFU and host interface requires. All BBBs must have a (globally unique identifier) GUID.">BBB</abbr></td>
<td>https://github.com/<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>/ofs-platform-afu-bbb/releases/tag/ofs-2024.3-1</td>
</tr>
<tr>
<td><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Common Resources</td>
<td>https://github.com/<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>/ofs-fim-common/releases/tag/ofs-2024.3-1</td>
</tr>
<tr>
<td><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Examples</td>
<td>https://github.com/<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>/examples-afu/releases/tag/ofs-2024.3-1</td>
</tr>
<tr>
<td>OPAE-SIM</td>
<td>https://github.com/OPAE/opae-sim</td>
</tr>
</tbody>
</table>
<h4 id="table-3-programmable-firmware-version-summary-for-ofs-pcie-attach-targeting-the-agilex-5-modular-development-kit">Table 3: Programmable Firmware Version Summary for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach Targeting the Agilex 5 Modular Development Kit<a class="headerlink" href="#table-3-programmable-firmware-version-summary-for-ofs-pcie-attach-targeting-the-agilex-5-modular-development-kit" title="Permanent link">&para;</a></h4>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> releases include pre-built binaries for the FPGA, <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> and Linux <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> which can be programmed out-of-box (OOB) and include known identifiers shown below. Installation of artifacts provided with this release will be discussed in their relevant sections.</p>
<table>
<thead>
<tr>
<th>Component</th>
<th>Version</th>
<th>Link</th>
</tr>
</thead>
<tbody>
<tr>
<td><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> (shell)</td>
<td>Pr Interface ID: 8fee156c-67fb-5326-be8c-2c751c9b21a4</td>
<td>https://github.com/<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>/ofs-agx5-pcie-attach/releases/tag/ofs-2025.1-1</td>
</tr>
<tr>
<td>Host <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr></td>
<td>https://github.com/OPAE/opae-sdk, tag: 2.14.0-3</td>
<td>https://github.com/<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>/opae-sdk/releases/tag/2.14.0-3</td>
</tr>
<tr>
<td>Host Linux Backport <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> Drivers</td>
<td>https://github.com/OPAE/linux-dfl, tag: intel-1.12.0-2</td>
<td>https://github.com/<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>/linux-dfl-backport/releases/tag/intel-1.12.0-2</td>
</tr>
</tbody>
</table>
<h4 id="table-4-hardware-bkc-for-ofs-pcie-attach">Table 4: Hardware <abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr> for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach<a class="headerlink" href="#table-4-hardware-bkc-for-ofs-pcie-attach" title="Permanent link">&para;</a></h4>
<p>The following table highlights the hardware which composes the Best Known Configuration (<abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr>) for the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> 2025.1-1 PCIe Attach release. The Intel FPGA Download Cable II is not required when using the Agilex 5 Modular Dev Kit, as the device has an on-board blaster.</p>
<table>
<thead>
<tr>
<th>Component</th>
<th>Link</th>
</tr>
</thead>
<tbody>
<tr>
<td>Agilex™ 5 FPGA E-Series 065B Modular Development Kit</td>
<td>https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/agi027.html</td>
</tr>
<tr>
<td>(optional) Intel FPGA Download Cable II</td>
<td>https://www.intel.com/content/www/us/en/products/sku/215664/intel-fpga-download-cable-ii/specifications.html</td>
</tr>
</tbody>
</table>
<h3 id="14-board-installation-and-server-settings">1.4 Board Installation and Server Settings<a class="headerlink" href="#14-board-installation-and-server-settings" title="Permanent link">&para;</a></h3>
<p>Instructions detailing the board installation guidelines for an Agilex 5 Modular Dev Kit including server BIOS settings and regulatory information can be found in the <a href="../../../../common/board_installation/agx5_devkit_installation/agx5_devkit_install/"># BKMs for AGX5 Modular Devkit Setup with <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> 2025.1.1</a>. This document also covers the installation of a <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> cable, which is required for shell programming.</p>
<h3 id="15-reference-documents">1.5 Reference Documents<a class="headerlink" href="#15-reference-documents" title="Permanent link">&para;</a></h3>
<p>Documentation is collected on <a href="https://ofs.github.io/latest/">https://ofs.github.io/latest/</a>.</p>
<h3 id="16-agilex-5-modular-development-kit-jtag-driver-setup">1.6 Agilex 5 Modular Development Kit <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> Driver Setup<a class="headerlink" href="#16-agilex-5-modular-development-kit-jtag-driver-setup" title="Permanent link">&para;</a></h3>
<p>A specific <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> driver needs to be installed on the host OS. Follow the instructions under the driver setup for Red Hat 5+ on <a href="https://www.intel.com/content/www/us/en/support/programmable/support-resources/download/dri-usb-b-lnx.html">Intel® FPGA Download Cable (formerly USB-Blaster) Driver for Linux*</a>.</p>
<p>View the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> Chain after installing the proper driver and Quartus Programmer.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-0-1" name="__codelineno-0-1" href="#__codelineno-0-1"></a><span class="nb">cd</span><span class="w"> </span>~/intelFPGA_pro/quartus/bin
<a id="__codelineno-0-2" name="__codelineno-0-2" href="#__codelineno-0-2"></a>./jtagconfig<span class="w"> </span>-D
<a id="__codelineno-0-3" name="__codelineno-0-3" href="#__codelineno-0-3"></a><span class="m">1</span><span class="o">)</span><span class="w"> </span>Agilex_5E<span class="w"> </span>MDK<span class="w"> </span>Carrier<span class="w"> </span><span class="o">[</span><span class="m">1</span>-12.1<span class="o">]</span>
<a id="__codelineno-0-4" name="__codelineno-0-4" href="#__codelineno-0-4"></a><span class="w">   </span><span class="o">(</span>JTAG<span class="w"> </span>Server<span class="w"> </span>Version<span class="w"> </span><span class="m">24</span>.3.1<span class="w"> </span>Build<span class="w"> </span><span class="m">102</span><span class="w"> </span><span class="m">01</span>/14/2025<span class="w"> </span>SC<span class="w"> </span>Pro<span class="w"> </span>Edition<span class="o">)</span>
<a id="__codelineno-0-5" name="__codelineno-0-5" href="#__codelineno-0-5"></a><span class="w">  </span>0364F0DD<span class="w">   </span>A5E<span class="o">(</span>C065BB32AR0<span class="p">|</span>D065BB32AR0<span class="o">)</span><span class="w"> </span><span class="o">(</span><span class="nv">IR</span><span class="o">=</span><span class="m">10</span><span class="o">)</span>
<a id="__codelineno-0-6" name="__codelineno-0-6" href="#__codelineno-0-6"></a><span class="w">    </span>Design<span class="w"> </span><span class="nb">hash</span><span class="w">    </span>F639ECA87C70D781A820
<a id="__codelineno-0-7" name="__codelineno-0-7" href="#__codelineno-0-7"></a><span class="w">    </span>+<span class="w"> </span>Node<span class="w"> </span>10186E00<span class="w">  </span>ROM/RAM/Constant<span class="w"> </span><span class="c1">#0</span>
<a id="__codelineno-0-8" name="__codelineno-0-8" href="#__codelineno-0-8"></a><span class="w">    </span>+<span class="w"> </span>Node<span class="w"> </span>10186E01<span class="w">  </span>ROM/RAM/Constant<span class="w"> </span><span class="c1">#1</span>
<a id="__codelineno-0-9" name="__codelineno-0-9" href="#__codelineno-0-9"></a><span class="w">    </span>+<span class="w"> </span>Node<span class="w"> </span>07F86E00<span class="w">  </span>Bridge<span class="w"> </span><span class="c1">#0</span>
<a id="__codelineno-0-10" name="__codelineno-0-10" href="#__codelineno-0-10"></a><span class="w">  </span>020D10DD<span class="w">   </span>VTAP10<span class="w"> </span><span class="o">(</span><span class="nv">IR</span><span class="o">=</span><span class="m">10</span><span class="o">)</span>
<a id="__codelineno-0-11" name="__codelineno-0-11" href="#__codelineno-0-11"></a><span class="w">    </span>Design<span class="w"> </span><span class="nb">hash</span><span class="w">    </span>9998D4EC4E3E1E4E3499
<a id="__codelineno-0-12" name="__codelineno-0-12" href="#__codelineno-0-12"></a><span class="w">    </span>+<span class="w"> </span>Node<span class="w"> </span>0C006E00<span class="w">  </span>JTAG<span class="w"> </span>UART<span class="w"> </span><span class="c1">#0</span>
<a id="__codelineno-0-13" name="__codelineno-0-13" href="#__codelineno-0-13"></a><span class="w">    </span>+<span class="w"> </span>Node<span class="w"> </span>0C206E00<span class="w">  </span>JTAG<span class="w"> </span>PHY<span class="w"> </span><span class="c1">#0</span>
<a id="__codelineno-0-14" name="__codelineno-0-14" href="#__codelineno-0-14"></a><span class="w">    </span>+<span class="w"> </span>Node<span class="w"> </span><span class="m">19104600</span><span class="w">  </span>Nios<span class="w"> </span>II<span class="w"> </span><span class="c1">#0</span>
<a id="__codelineno-0-15" name="__codelineno-0-15" href="#__codelineno-0-15"></a>
<a id="__codelineno-0-16" name="__codelineno-0-16" href="#__codelineno-0-16"></a><span class="w">  </span>Captured<span class="w"> </span>DR<span class="w"> </span>after<span class="w"> </span><span class="nv">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">(</span>0364F0DD020D10DD<span class="o">)</span><span class="w"> </span><span class="o">[</span><span class="m">64</span><span class="o">]</span>
<a id="__codelineno-0-17" name="__codelineno-0-17" href="#__codelineno-0-17"></a><span class="w">  </span>Captured<span class="w"> </span>IR<span class="w"> </span>after<span class="w"> </span><span class="nv">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">(</span><span class="m">00555</span><span class="o">)</span><span class="w"> </span><span class="o">[</span><span class="m">20</span><span class="o">]</span>
<a id="__codelineno-0-18" name="__codelineno-0-18" href="#__codelineno-0-18"></a><span class="w">  </span>Captured<span class="w"> </span>Bypass<span class="w"> </span>after<span class="w"> </span><span class="nv">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">(</span><span class="m">0</span><span class="o">)</span><span class="w"> </span><span class="o">[</span><span class="m">2</span><span class="o">]</span>
<a id="__codelineno-0-19" name="__codelineno-0-19" href="#__codelineno-0-19"></a><span class="w">  </span>Captured<span class="w"> </span>Bypass<span class="w"> </span><span class="nv">chain</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">(</span><span class="m">0</span><span class="o">)</span><span class="w"> </span><span class="o">[</span><span class="m">2</span><span class="o">]</span>
<a id="__codelineno-0-20" name="__codelineno-0-20" href="#__codelineno-0-20"></a><span class="w">  </span>JTAG<span class="w"> </span>clock<span class="w"> </span>speed<span class="w"> </span>auto-adjustment<span class="w"> </span>is<span class="w"> </span>enabled.<span class="w"> </span>To<span class="w"> </span>disable,<span class="w"> </span><span class="nb">set</span><span class="w"> </span>JtagClockAutoAdjust<span class="w"> </span>parameter<span class="w"> </span>to<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-0-21" name="__codelineno-0-21" href="#__codelineno-0-21"></a><span class="w">  </span>JTAG<span class="w"> </span>clock<span class="w"> </span>speed<span class="w"> </span><span class="m">24</span><span class="w"> </span>MHz
</code></pre></div>
<h3 id="17-upgrading-the-agilex-5-modular-development-kit-fim-via-jtag">1.7 Upgrading the Agilex 5 Modular Development Kit <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr><a class="headerlink" href="#17-upgrading-the-agilex-5-modular-development-kit-fim-via-jtag" title="Permanent link">&para;</a></h3>
<p>Intel provides a pre-built <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that can be used out-of-box for platform bring-up. This shell design is available on the <a href="https://github.com/OFS/ofs-agx5-pcie-attach/releases/tag/ofs-2025.1-1"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> 2025.1-1 Release Page</a>. After programming the shell and installing both the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> and Backport Linux <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> kernel drivers as shown in the <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for PCIe Attach FPGAs</a>, you can confirm the correct <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> has been configured by checking the output of <code>fpgainfo fme</code> against the following table:</p>
<h4 id="table-5-fim-version">Table 5: <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Version<a class="headerlink" href="#table-5-fim-version" title="Permanent link">&para;</a></h4>
<table>
<thead>
<tr>
<th>Identifier</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pr Interface ID</td>
<td>8fee156c-67fb-5326-be8c-2c751c9b21a4</td>
</tr>
<tr>
<td>Bitstream ID</td>
<td>360571653699914041</td>
</tr>
</tbody>
</table>
<ol>
<li>
<p>Download and unpack the artifacts from <a href="https://github.com/OFS/ofs-agx5-pcie-attach/releases/download/ofs-2025.1-1/eseries-mdk-images_ofs-2025-1-1.tar.gz">the 2025.1-1 release page</a>. The file <code>ofs_top.sof</code> is the base <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> file. This file is loaded into the FPGA using the development kit built in USB Blaster. Please be aware this FPGA is not loaded into non-volatile storage, therefore if the server is power cycled, you will need to reload the FPGA .sof file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-1-1" name="__codelineno-1-1" href="#__codelineno-1-1"></a>wget<span class="w"> </span>https://github.com/OFS/ofs-agx5-pcie-attach/releases/download/ofs-2025.1-1/eseries-mdk-images_ofs-2025-1-1.tar.gz
<a id="__codelineno-1-2" name="__codelineno-1-2" href="#__codelineno-1-2"></a>tar<span class="w"> </span>eseries-mdk-images_ofs-2025-1-1.tar.gz
<a id="__codelineno-1-3" name="__codelineno-1-3" href="#__codelineno-1-3"></a><span class="nb">cd</span><span class="w"> </span>eseries-mdk-images_ofs-2025-1-1
</code></pre></div>
</li>
<li>
<p>Remove the card from the PCIe bus to prevent a surprise link down. This step is not necessary if no image is currently loaded.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-2-1" name="__codelineno-2-1" href="#__codelineno-2-1"></a>sudo<span class="w"> </span>pci_device<span class="w"> </span>&lt;PCIe<span class="w"> </span>BDF&gt;<span class="w"> </span>unplug
</code></pre></div>
</li>
<li>
<p>Start the Quartus Prime Programmer GUI interface, <code>quartus_pgmw &amp;</code>, located in the <code>bin</code> directory of your Quartus installation. Select "Hardware Setup", double click the AGI FPGA Development Kit hardware item and change the hardware frequency to 16MHz.</p>
<p><a class="glightbox" href="../images/qprogrammer_agx5_serlect.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="QProgrammer Hardware Setup" src="../images/qprogrammer_agx5_serlect.png" /></a></p>
</li>
<li>
<p>On the home screen select "Auto Detect" and accept the default device.</p>
</li>
<li>
<p>Left click on the line for device A5EC065BB32AR0 (the Agilex device) and hit "Change File". Load ofs_top.sof from the artifacts directory and check "Program / Configure". Hit start.</p>
<p><a class="glightbox" href="../images/qprogrammer_agx5_autodetect.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="QProgrammer Auto Detect" src="../images/qprogrammer_agx5_autodetect.png" /></a></p>
</li>
<li>
<p>Re-add the card to the PCIe bus. This step is not necessary if no image was loaded beforehand.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-3-1" name="__codelineno-3-1" href="#__codelineno-3-1"></a>sudo<span class="w"> </span>pci_device<span class="w"> </span>&lt;BDF&gt;<span class="w"> </span>plug
</code></pre></div>
</li>
<li>
<p>If this is the first time you've loaded an image into the board, you will need to restart (warm boot) the server (not power cycle / cold boot).</p>
</li>
<li>
<p>Verify the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Interface ID for your image matches expectation. When loading a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> from the pre-compiled binary included in the artifacts archive, this ID will match the one listed in <a href="#table-4-hardware-bkc-for-ofs-pcie-attach">Table 4</a>.</p>
</li>
</ol>
<h2 id="20-ofs-stack-architecture-overview-for-reference-platform">2.0 <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Stack Architecture Overview for Reference Platform<a class="headerlink" href="#20-ofs-stack-architecture-overview-for-reference-platform" title="Permanent link">&para;</a></h2>
<h3 id="21-hardware-components">2.1 Hardware Components<a class="headerlink" href="#21-hardware-components" title="Permanent link">&para;</a></h3>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> hardware architecture decomposes all designs into a standard set of modules, interfaces, and capabilities. Although the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> infrastructure provides a standard set of functionality and capability, the user is responsible for making the customizations to their specific design in compliance with the specifications outlined in the <a href="https://ofs.github.io/latest/hw/n6001/reference_manuals/ofs_fim/mnl_fim_ofs_n6001/">Shell Technical Reference Manual: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 PCIe Attach FPGAs</a>.</p>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> is a hardware and software infrastructure that provides an efficient approach to developing a custom FPGA-based platform or workload using an Intel, 3<sup>rd</sup> party, or custom board.</p>
<h4 id="211-fpga-interface-manager">2.1.1 FPGA Interface Manager<a class="headerlink" href="#211-fpga-interface-manager" title="Permanent link">&para;</a></h4>
<p><a class="glightbox" href="/ofs-2025.1-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/images/iseries_fim_overview.jpg" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="iSeries-PCIe-Attach" src="/ofs-2025.1-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/images/iseries_fim_overview.jpg" /></a></p>
<p>The FPGA Interface Manager (<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>), or shell of the FPGA provides platform management functionality, clocks, resets, and interface access to the host and peripheral features on the acceleration platform. The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> architecture for Agilex™ 7 FPGA provides modularity, configurability, and scalability. The primary components of the FPGA Interface Manager or shell of the reference design are:</p>
<ul>
<li>PCIe Subsystem - a hierarchical design that targets the P-tile PCIe hard IP and is configured to support bifurcated Gen 5 speeds</li>
<li>Ethernet Subsystem - provides portability to different Ethernet configurations across platforms and generations and reusability of the hardware framework and software stack.</li>
<li>Memory Subsystem - 2 x 8 GB DDR4 DIMMs, supporting 2666 MHz speeds, 64-bit width (no ECC)</li>
<li>Reset Controller</li>
<li>FPGA Management Engine - Provides a way to manage the platform and enable acceleration functions on the platform.</li>
<li><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Peripheral Fabric for <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> accesses to other interface peripherals</li>
<li>Board Peripheral Fabric for master to slave CSR accesses from Host or <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></li>
<li>Platform Management Controller Interface (PMCI) to the board management controller</li>
</ul>
<p>The FPGA Management Engine (<abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr>) provides management features for the platform and the loading/unloading of accelerators through partial reconfiguration. Each feature of the <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> exposes itself to the kernel-level <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> drivers on the host through a Device Feature Header (DFH) register that is placed at the beginning of Control Status Register (CSR) space. Only one PCIe link can access the <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> register space in a multi-host channel design architecture at a time.</p>
<p><em>Note: For more information on the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and its external connections, refer to the <a href="https://ofs.github.io/latest/hw/n6001/reference_manuals/ofs_fim/mnl_fim_ofs_n6001/">Shell Technical Reference Manual: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 PCIe Attach FPGAs</a>.</em></p>
<h4 id="212-afu">2.1.2 <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr><a class="headerlink" href="#212-afu" title="Permanent link">&para;</a></h4>
<p>An <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> is an acceleration workload that interfaces to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> boundary in this reference design comprises both static and partial reconfiguration (<abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>) regions. You can decide how you want to partition these two areas or if you want your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region to only be a partial reconfiguration region. A port gasket within the design provides all the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> specific modules and logic required to support partial reconfiguration. Only one partial reconfiguration region is supported in this design.</p>
<p>Like the <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr>, the port gasket exposes its capability to the host software driver through a DFH register placed at the beginning of the port gasket CSR space. In addition, only one PCIe link can access the port register space.</p>
<p>You can compile your design in one of the following ways:</p>
<ul>
<li>Your entire <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> resides in a partial reconfiguration region of the FPGA.</li>
<li>The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> is part of the static region and is compiled as a flat design.</li>
<li>Your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> contains both static and <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> regions.</li>
</ul>
<p>In this design, the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region is comprised of:</p>
<ul>
<li><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Interface handler to verify transactions coming from <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region.</li>
<li>PF/VF Mux to route transactions to and from corresponding <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> components: ST2MM module, Virtio LB stub, PCIe loopback host exerciser (HE-LB), HSSI host exerciser (HE-HSSI), Memory Host Exerciser (HE-MEM), Traffic Generator to memory (HE-MEM-TG), Port Gasket (PRG) and HPS Copy Engine.</li>
<li>AXI4 Streaming to Memory Map (ST2MM) Module that routes <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> CSR accesses to <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> and board peripherals.</li>
<li>Host exercisers to test PCIe, memory and HSSI interfaces (these can be removed from the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region after your <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design is complete to provide more resource area for workloads)</li>
<li>Basic HPS Copy Engine to copy second-stage bootloader and Linux OS image from Host DDR to HPS DDR.</li>
<li>Port gasket and partial reconfiguration support.</li>
<li>Component for handling PLDM over MCTP over PCIe Vendor Defined Messages (VDM)</li>
</ul>
<p>The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> has the option to consume native packets from the host or interface channels or to instantiate a shim provided by the Platform Interface Manager (<abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>) to translate between protocols.</p>
<p><em>Note: For more information on the Platform Interface Manager and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development and testing, refer to the <a href="https://ofs.github.io/latest/hw/common/user_guides/afu_dev/ug_dev_afu_ofs_agx7_pcie_attach/ug_dev_afu_ofs_agx7_pcie_attach/">Workload Developer Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 PCIe Attach FPGAs</a>.</em></p>
<h3 id="22-ofs-software-overview">2.2 <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Software Overview<a class="headerlink" href="#22-ofs-software-overview" title="Permanent link">&para;</a></h3>
<p>The responsibility of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> kernel drivers is to act as the lowest software layer in the FPGA software stack, providing a minimalist driver implementation between the host software and functionality that has been implemented on the development platform. This leaves the implementation of IP-specific software in user-land, not the kernel. The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> software stack also provides a mechanism for interface and feature discovery of FPGA platforms.</p>
<p>The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> is a software framework for managing and accessing programmable accelerators (FPGAs). It consists of a collection of libraries and tools to facilitate the development of software applications and accelerators. The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> resides exclusively in user-space, and can be found on the <a href="https://github.com/OFS/opae-sdk/releases/tag/2.14.0-3"><abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> Github</a>.</p>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> drivers decompose implemented functionality, including external <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> features such as HSSI, EMIF and SPI, into sets of individual Device Features. Each Device Feature has its associated Device Feature Header (DFH), which enables a uniform discovery mechanism by software. A set of Device Features are exposed through the host interface in a Device Feature List (<abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr>). The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> drivers discover and "walk" the Device Features in a Device Feature List and associate each Device Feature with its matching kernel driver.</p>
<p>In this way the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> software provides a clean and extensible framework for the creation and integration of additional functionalities and their features.</p>
<p><em>Note: A deeper dive on available SW APIs and programming model is available in the [Software Reference Manual: Open FPGA Stack], on <a href="https://docs.kernel.org/fpga/dfl.html?highlight=fpga">kernel.org</a>, and through the <a href="https://github.com/OFS/linux-dfl/wiki">Linux <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> wiki pages</a>.</em></p>
<h2 id="30-ofs-dfl-kernel-drivers">3.0 <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> Kernel Drivers<a class="headerlink" href="#30-ofs-dfl-kernel-drivers" title="Permanent link">&para;</a></h2>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Backport <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> driver software provides the bottom-most API to FPGA platforms for this release. Libraries such as OPAE and frameworks like DPDK are consumers of the APIs provided by <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>. Applications may be built on top of these frameworks and libraries. The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> software does not cover any out-of-band management interfaces. <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> driver software is designed to be extendable, flexible, and provide for bare-metal and virtualized functionality. An in depth look at the various aspects of the driver architecture such as the API, an explanation of the <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> framework, and instructions on how to port <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> driver patches to other kernel distributions can be found on <a href="https://github.com/OPAE/linux-dfl/wiki">the wiki</a>.</p>
<p>An in-depth review of the Linux device driver architecture can be found on <a href="https://opae.github.io/latest/docs/drv_arch/drv_arch.html">opae.github.io</a>.</p>
<p>The Backport <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> driver suite can be automatically installed using a supplied Python 3 installation script. This script ships with a README detailing execution instructions on the <a href="https://github.com/OFS/ofs-agx5-pcie-attach/releases/tag/ofs-2025.1-1"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> 2025.1-1 Release Page</a>.</p>
<p>You can also build and install the software stack yourself from source as shown in the [Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for PCIe Attach FPGAs].</p>
<h2 id="40-opae-software-development-kit">4.0 OPAE Software Development Kit<a class="headerlink" href="#40-opae-software-development-kit" title="Permanent link">&para;</a></h2>
<p>The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> software stack sits in user space on top of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> kernel drivers. It is a common software infrastructure layer that simplifies and streamlines integration of programmable accelerators such as FPGAs into software applications and environments. OPAE consists of a set of drivers, user-space libraries, and tools to discover, enumerate, share, query, access, manipulate, and reconfigure programmable accelerators. OPAE is designed to support a layered, common programming model across different platforms and devices. To learn more about OPAE, its documentation, code samples, an explanation of the available tools, and an overview of the software architecture, visit <a href="https://opae.github.io/latest/index.html">opae.github.io</a>.</p>
<p>The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> source code is contained within a single GitHub repository hosted at the <a href="https://github.com/OFS/opae-sdk/releases/tag/2.14.0-3">OPAE Github</a>. This repository is open source and does not require any permissions to access.</p>
<p>You may choose to use the supplied Python 3 installation script. This script ships with a README detailing execution instructions on the <a href="https://github.com/OFS/ofs-agx5-pcie-attach/releases/tag/ofs-2025.1-1"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> 2025.1-1 Release Page</a>.</p>
<p>Instructions on building and installing the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> from source can be found in the [Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for PCIe Attach FPGAs].</p>
<h3 id="41-opae-tools-overview">4.1 OPAE Tools Overview<a class="headerlink" href="#41-opae-tools-overview" title="Permanent link">&para;</a></h3>
<p>The following section offers a brief introduction including expected output values for the utilities included with OPAE. A full explanation of each command with a description of its syntax is available in the <a href="https://github.com/OPAE/opae-sdk/blob/2.14.0-3/doc/src/fpga_tools/readme.md">opae-sdk GitHub repo</a>.</p>
<p>A list of all tools included in the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> release can be found on the <a href="https://ofs.github.io/ofs-2023.3/sw/fpga_tools/fpgadiag/">OPAE FPGA Tools</a> tab of ofs.github.io.</p>
<h4 id="411-board-management-with-fpgainfo">4.1.1 Board Management with fpgainfo<a class="headerlink" href="#411-board-management-with-fpgainfo" title="Permanent link">&para;</a></h4>
<p>The <strong>fpgainfo</strong> utility displays FPGA information derived from sysfs files. As this release targets a development kit platform, it does not have access to an on-board <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr>. Subcommands that target specific <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> functionality (such as reading temeletry) are not supported for this release.</p>
<p>Displays FPGA information derived from sysfs files. The command argument is one of the following: errors, power, temp, port, fme, bmc, phy or mac, security. Some commands may also have other arguments or options that control their behavior.</p>
<p>For systems with multiple FPGA devices, you can specify the BDF to limit the output to the FPGA resource with the corresponding PCIe configuration. If not specified, information displays for all resources for the given command.</p>
<p><em>Note: Your Bitstream ID and <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Interface Id may not match the below examples.</em></p>
<p>The following examples walk through sample outputs generated by <code>fpgainfo</code>. As the Agilex 5 Modular Development Kit does not contain a traditional <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> as used by other <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> products, those lines in <code>fpgainfo</code>'s output will not return valid objects. The subcommand <code>fpgainfo bmc</code> will likewise fail to report telemetry data.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-4-1" name="__codelineno-4-1" href="#__codelineno-4-1"></a>Intel<span class="w"> </span>Acceleration<span class="w"> </span>JTAG<span class="w"> </span>PCI<span class="w"> </span>Development<span class="w"> </span>Kit
<a id="__codelineno-4-2" name="__codelineno-4-2" href="#__codelineno-4-2"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-4-3" name="__codelineno-4-3" href="#__codelineno-4-3"></a>Interface<span class="w">                        </span>:<span class="w"> </span>DFL
<a id="__codelineno-4-4" name="__codelineno-4-4" href="#__codelineno-4-4"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xED00000
<a id="__codelineno-4-5" name="__codelineno-4-5" href="#__codelineno-4-5"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.0
<a id="__codelineno-4-6" name="__codelineno-4-6" href="#__codelineno-4-6"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-4-7" name="__codelineno-4-7" href="#__codelineno-4-7"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-4-8" name="__codelineno-4-8" href="#__codelineno-4-8"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-4-9" name="__codelineno-4-9" href="#__codelineno-4-9"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-4-10" name="__codelineno-4-10" href="#__codelineno-4-10"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-4-11" name="__codelineno-4-11" href="#__codelineno-4-11"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-4-12" name="__codelineno-4-12" href="#__codelineno-4-12"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x501020236DBC939
<a id="__codelineno-4-13" name="__codelineno-4-13" href="#__codelineno-4-13"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-4-14" name="__codelineno-4-14" href="#__codelineno-4-14"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>8fee156c-67fb-5326-be8c-2c751c9b21a4
<a id="__codelineno-4-15" name="__codelineno-4-15" href="#__codelineno-4-15"></a>Boot<span class="w"> </span>Page<span class="w">                        </span>:<span class="w"> </span>user
</code></pre></div>
<h4 id="412-updating-with-fpgasupdate">4.1.2 Updating with fpgasupdate<a class="headerlink" href="#412-updating-with-fpgasupdate" title="Permanent link">&para;</a></h4>
<p>The <strong>fpgasupdate</strong> tool is used to program <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> workloads into an open slot in a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. The <strong>fpgasupdate</strong> tool only accepts images that have been formatted using PACsign.</p>
<p>As the Agilex 5 Modular Development Kit does not contain a traditional <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr>, you do not have access to a factory, user1, and user2 programmed image for both the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> FW and RTL. Only the programming of a GBS workload is supported for this release.</p>
<p>The process of programming a SOF with a new <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> version is shown in section <a href="#17-upgrading-the--envagx5_mod_dk_model_l--fim-via-jtag">1.7 Upgrading the Agilex 5 Modular Development Kit <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-5-1" name="__codelineno-5-1" href="#__codelineno-5-1"></a>sudo<span class="w"> </span>fpgasupdate<span class="w"> </span>ofs_pr_afu.gbs<span class="w">   </span>&lt;PCI<span class="w"> </span>ADDRESS&gt;
<a id="__codelineno-5-2" name="__codelineno-5-2" href="#__codelineno-5-2"></a><span class="o">[</span><span class="m">2022</span>-04-14<span class="w"> </span><span class="m">16</span>:42:31.58<span class="o">]</span><span class="w"> </span><span class="o">[</span>WARNING<span class="w"> </span><span class="o">]</span><span class="w"> </span>Update<span class="w"> </span>starting.<span class="w"> </span>Please<span class="w"> </span><span class="k">do</span><span class="w"> </span>not<span class="w"> </span>interrupt.<span class="w">                                           </span>
<a id="__codelineno-5-3" name="__codelineno-5-3" href="#__codelineno-5-3"></a><span class="o">[</span><span class="m">2022</span>-04-14<span class="w"> </span><span class="m">16</span>:42:31.58<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>updating<span class="w"> </span>from<span class="w"> </span>file<span class="w"> </span>ofs_pr_afu.gbs<span class="w"> </span>with<span class="w"> </span>size<span class="w"> </span><span class="m">19928064</span><span class="w">               </span>
<a id="__codelineno-5-4" name="__codelineno-5-4" href="#__codelineno-5-4"></a><span class="o">[</span><span class="m">2022</span>-04-14<span class="w"> </span><span class="m">16</span>:42:31.60<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>waiting<span class="w"> </span><span class="k">for</span><span class="w"> </span>idle<span class="w">                                                                 </span>
<a id="__codelineno-5-5" name="__codelineno-5-5" href="#__codelineno-5-5"></a><span class="o">[</span><span class="m">2022</span>-04-14<span class="w"> </span><span class="m">16</span>:42:31.60<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>preparing<span class="w"> </span>image<span class="w"> </span>file<span class="w">                                                                </span>
<a id="__codelineno-5-6" name="__codelineno-5-6" href="#__codelineno-5-6"></a><span class="o">[</span><span class="m">2022</span>-04-14<span class="w"> </span><span class="m">16</span>:42:38.61<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>writing<span class="w"> </span>image<span class="w"> </span>file<span class="w">                                                                 </span>
<a id="__codelineno-5-7" name="__codelineno-5-7" href="#__codelineno-5-7"></a><span class="o">(</span><span class="m">100</span>%<span class="o">)</span><span class="w"> </span><span class="o">[</span>████████████████████<span class="o">]</span><span class="w"> </span><span class="o">[</span><span class="m">19928064</span>/19928064<span class="w"> </span>bytes<span class="o">][</span>Elapsed<span class="w"> </span>Time:<span class="w"> </span><span class="m">0</span>:00:16.01<span class="o">]</span><span class="w">                                       </span>
<a id="__codelineno-5-8" name="__codelineno-5-8" href="#__codelineno-5-8"></a><span class="o">[</span><span class="m">2022</span>-04-14<span class="w"> </span><span class="m">16</span>:42:54.63<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>programming<span class="w"> </span>image<span class="w"> </span>file<span class="w">                                                              </span>
<a id="__codelineno-5-9" name="__codelineno-5-9" href="#__codelineno-5-9"></a><span class="o">(</span><span class="m">100</span>%<span class="o">)</span><span class="w"> </span><span class="o">[</span>████████████████████<span class="o">][</span>Elapsed<span class="w"> </span>Time:<span class="w"> </span><span class="m">0</span>:06:16.40<span class="o">]</span><span class="w">                                                                 </span>
<a id="__codelineno-5-10" name="__codelineno-5-10" href="#__codelineno-5-10"></a><span class="o">[</span><span class="m">2022</span>-04-14<span class="w"> </span><span class="m">16</span>:49:11.03<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>update<span class="w"> </span>of<span class="w"> </span><span class="m">0000</span>:b1:00.0<span class="w"> </span><span class="nb">complete</span><span class="w">                                                     </span>
<a id="__codelineno-5-11" name="__codelineno-5-11" href="#__codelineno-5-11"></a><span class="o">[</span><span class="m">2022</span>-04-14<span class="w"> </span><span class="m">16</span>:49:11.03<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>Secure<span class="w"> </span>update<span class="w"> </span>OK<span class="w">                                                                   </span>
<a id="__codelineno-5-12" name="__codelineno-5-12" href="#__codelineno-5-12"></a><span class="o">[</span><span class="m">2022</span>-04-14<span class="w"> </span><span class="m">16</span>:49:11.03<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>Total<span class="w"> </span>time:<span class="w"> </span><span class="m">0</span>:06:39.45
</code></pre></div>
<h4 id="413-verify-fme-interrupts-with-hello_events">4.1.3 Verify <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> Interrupts with hello_events<a class="headerlink" href="#413-verify-fme-interrupts-with-hello_events" title="Permanent link">&para;</a></h4>
<p>The <strong>hello_events</strong> utility is used to verify <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> interrupts. This tool injects <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> errors and waits for error interrupts, then clears the errors.</p>
<p>Sample output from <code>sudo hello_events</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-6-1" name="__codelineno-6-1" href="#__codelineno-6-1"></a>sudo<span class="w"> </span>hello_events
<a id="__codelineno-6-2" name="__codelineno-6-2" href="#__codelineno-6-2"></a>Waiting<span class="w"> </span><span class="k">for</span><span class="w"> </span>interrupts<span class="w"> </span>now...
<a id="__codelineno-6-3" name="__codelineno-6-3" href="#__codelineno-6-3"></a>injecting<span class="w"> </span>error
<a id="__codelineno-6-4" name="__codelineno-6-4" href="#__codelineno-6-4"></a>FME<span class="w"> </span>Interrupt<span class="w"> </span>occurred
<a id="__codelineno-6-5" name="__codelineno-6-5" href="#__codelineno-6-5"></a>Successfully<span class="w"> </span>tested<span class="w"> </span>Register/Unregister<span class="w"> </span><span class="k">for</span><span class="w"> </span>FME<span class="w"> </span>events!
<a id="__codelineno-6-6" name="__codelineno-6-6" href="#__codelineno-6-6"></a>clearing<span class="w"> </span>error
</code></pre></div>
<h4 id="414-host-exerciser-modules">4.1.4 Host Exerciser Modules<a class="headerlink" href="#414-host-exerciser-modules" title="Permanent link">&para;</a></h4>
<p>The reference <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and unchanged <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> compilations contain Host Exerciser Modules (HEMs). These are used to exercise and characterize the various host-FPGA interactions, including Memory Mapped Input/Output (<abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr>), data transfer from host to FPGA, <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>, host to FPGA memory, etc. There are three HEMs present in the Intel <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Reference <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> - HE-LPBK, HE-MEM, and HE-HSSI. These exercisers are tied to three different VFs that must be enabled before they can be used.
Execution of these exercisers requires you bind specific VF endpoint to <strong>vfio-pci</strong>. The host-side software looks for these endpoints to grab the correct FPGA resource.</p>
<p>Refer to the Intel <a href="https://ofs.github.io/latest/hw/n6001/reference_manuals/ofs_fim/mnl_fim_ofs_n6001/">Shell Technical Reference Manual: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 PCIe Attach FPGAs</a> for a full description of these modules.</p>
<h5 id="table-6-module-pfvf-mappings">Table 6: Module PF/VF Mappings<a class="headerlink" href="#table-6-module-pfvf-mappings" title="Permanent link">&para;</a></h5>
<table>
<thead>
<tr>
<th>Module</th>
<th>PF/VF</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST2MM</td>
<td>PF0</td>
</tr>
<tr>
<td>HE-MEM</td>
<td>PF0-VF0</td>
</tr>
<tr>
<td>HE-HSSI</td>
<td>PF0-VF1</td>
</tr>
<tr>
<td>HE-MEM_TG</td>
<td>PF0-VF2</td>
</tr>
<tr>
<td>HE-LB Stub</td>
<td>PF1-VF0</td>
</tr>
<tr>
<td>HE-LB</td>
<td>PF2</td>
</tr>
<tr>
<td>VirtIO LB Stub</td>
<td>PF3</td>
</tr>
<tr>
<td>HPS Copy Engine</td>
<td>PF4</td>
</tr>
</tbody>
</table>
<h5 id="4141-he-mem-he-lb">4.1.4.1 HE-MEM / HE-LB<a class="headerlink" href="#4141-he-mem-he-lb" title="Permanent link">&para;</a></h5>
<p>The host exerciser used to exercise and characterize the various host-FPGA interactions eg. <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr>, Data transfer from host to FPGA , <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>, host to FPGA memory etc.
<strong>Host Exerciser Loopback (HE-LBK)</strong> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> can move data between host memory and FPGA.</p>
<p>HE-LBK supports:
- Latency (<abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to Host memory read)
- <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> latency (Write+Read)
- <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> BW (64B <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> writes)
- BW (Read/Write, Read only, Wr only)</p>
<p><strong>Host Exerciser Loopback Memory (HE-MEM)</strong> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> is used to exercise use of FPGA connected DDR, data read from the host is written to DDR, and the same data is read from DDR before sending it back to the host.</p>
<p><strong>HE-LB</strong> is responsible for generating traffic with the intention of exercising the path from the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to the Host at full bandwidth. <strong>HE-MEM</strong> is used to exercise use of FPGA connected DDR; data read from the host is written to DDR, and the same data is read from DDR before sending it back to the host. <strong>HE-MEM</strong> uses external DDR memory (i.e. EMIF) to store data. It has a customized version of the AVMM interface to communicate with the EMIF memory controller. Both exercisers rely on the user-space tool host_exerciser. When using the Agilex 5 Modular Development Kit SmartNIC Platform, optimal performance requires the exercisers be run at 400 MHz.</p>
<p>Execution of these exercisers requires you to bind specific VF endpoint to <strong>vfio-pci</strong>. The following commands will bind the correct endpoint for a device with B/D/F 0000:b1:00.0 and run through a basic loopback test.</p>
<p><em>Note: While running the <code>opae.io init</code> command listed below, the command has failed if no output is present after completion. Double check that Intel VT-D and IOMMU have been enabled in the kernel as discussed in section <a href="#30-ofs-dfl-kernel-drivers">3.0 <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> Kernel Drivers</a>.</em> Repace <em>user</em> with your log in username.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-7-1" name="__codelineno-7-1" href="#__codelineno-7-1"></a>sudo<span class="w"> </span>pci_device<span class="w">  </span><span class="m">0000</span>:b1:00.0<span class="w"> </span>vf<span class="w"> </span><span class="m">3</span>
<a id="__codelineno-7-2" name="__codelineno-7-2" href="#__codelineno-7-2"></a>
<a id="__codelineno-7-3" name="__codelineno-7-3" href="#__codelineno-7-3"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:b1:00.2<span class="w"> </span>user:user
<a id="__codelineno-7-4" name="__codelineno-7-4" href="#__codelineno-7-4"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.2<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-7-5" name="__codelineno-7-5" href="#__codelineno-7-5"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.2<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-7-6" name="__codelineno-7-6" href="#__codelineno-7-6"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.2<span class="w"> </span>is<span class="w"> </span><span class="m">315</span>
<a id="__codelineno-7-7" name="__codelineno-7-7" href="#__codelineno-7-7"></a>Assigning<span class="w"> </span>/dev/vfio/315<span class="w"> </span>to<span class="w"> </span>user:user
<a id="__codelineno-7-8" name="__codelineno-7-8" href="#__codelineno-7-8"></a>
<a id="__codelineno-7-9" name="__codelineno-7-9" href="#__codelineno-7-9"></a>
<a id="__codelineno-7-10" name="__codelineno-7-10" href="#__codelineno-7-10"></a>$<span class="w"> </span>sudo<span class="w"> </span>host_exerciser<span class="w"> </span>--clock-mhz<span class="w"> </span><span class="m">400</span><span class="w"> </span>lpbk
<a id="__codelineno-7-11" name="__codelineno-7-11" href="#__codelineno-7-11"></a><span class="w">    </span>starting<span class="w"> </span><span class="nb">test</span><span class="w"> </span>run,<span class="w"> </span>count<span class="w"> </span>of<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-7-12" name="__codelineno-7-12" href="#__codelineno-7-12"></a>API<span class="w"> </span>version:<span class="w"> </span><span class="m">4</span>
<a id="__codelineno-7-13" name="__codelineno-7-13" href="#__codelineno-7-13"></a>Bus<span class="w"> </span>width:<span class="w"> </span><span class="m">32</span><span class="w"> </span>bytes
<a id="__codelineno-7-14" name="__codelineno-7-14" href="#__codelineno-7-14"></a>AFU<span class="w"> </span>clock<span class="w"> </span>from<span class="w"> </span><span class="nb">command</span><span class="w"> </span>line:<span class="w"> </span><span class="m">400</span><span class="w"> </span>MHz
<a id="__codelineno-7-15" name="__codelineno-7-15" href="#__codelineno-7-15"></a>Allocate<span class="w"> </span>SRC<span class="w"> </span>Buffer
<a id="__codelineno-7-16" name="__codelineno-7-16" href="#__codelineno-7-16"></a>Allocate<span class="w"> </span>DST<span class="w"> </span>Buffer
<a id="__codelineno-7-17" name="__codelineno-7-17" href="#__codelineno-7-17"></a>Allocate<span class="w"> </span>DSM<span class="w"> </span>Buffer
<a id="__codelineno-7-18" name="__codelineno-7-18" href="#__codelineno-7-18"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>Performance<span class="w"> </span>Counter:
<a id="__codelineno-7-19" name="__codelineno-7-19" href="#__codelineno-7-19"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numReads:<span class="w"> </span><span class="m">2048</span>
<a id="__codelineno-7-20" name="__codelineno-7-20" href="#__codelineno-7-20"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numWrites:<span class="w"> </span><span class="m">2049</span>
<a id="__codelineno-7-21" name="__codelineno-7-21" href="#__codelineno-7-21"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numPendReads:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-7-22" name="__codelineno-7-22" href="#__codelineno-7-22"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numPendWrites:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-7-23" name="__codelineno-7-23" href="#__codelineno-7-23"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numPendEmifReads:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-7-24" name="__codelineno-7-24" href="#__codelineno-7-24"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numPendEmifWrites:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-7-25" name="__codelineno-7-25" href="#__codelineno-7-25"></a><span class="w">    </span>Number<span class="w"> </span>of<span class="w"> </span>clocks:<span class="w"> </span><span class="m">12469</span>
<a id="__codelineno-7-26" name="__codelineno-7-26" href="#__codelineno-7-26"></a><span class="w">    </span>Total<span class="w"> </span>number<span class="w"> </span>of<span class="w"> </span>Reads<span class="w"> </span>sent:<span class="w"> </span><span class="m">2048</span>
<a id="__codelineno-7-27" name="__codelineno-7-27" href="#__codelineno-7-27"></a><span class="w">    </span>Total<span class="w"> </span>number<span class="w"> </span>of<span class="w"> </span>Writes<span class="w"> </span>sent:<span class="w"> </span><span class="m">2048</span>
<a id="__codelineno-7-28" name="__codelineno-7-28" href="#__codelineno-7-28"></a><span class="w">    </span>Bandwidth:<span class="w"> </span><span class="m">2</span>.102<span class="w"> </span>GB/s
<a id="__codelineno-7-29" name="__codelineno-7-29" href="#__codelineno-7-29"></a><span class="w">    </span>Test<span class="w"> </span>lpbk<span class="o">(</span><span class="m">1</span><span class="o">)</span>:<span class="w"> </span>PASS
</code></pre></div>
<p>The following example will run a loopback throughput test using one cache line per request.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-8-1" name="__codelineno-8-1" href="#__codelineno-8-1"></a>sudo<span class="w"> </span>pci_device<span class="w">  </span><span class="m">0000</span>:b1:00.0<span class="w"> </span>vf<span class="w"> </span><span class="m">3</span>
<a id="__codelineno-8-2" name="__codelineno-8-2" href="#__codelineno-8-2"></a>
<a id="__codelineno-8-3" name="__codelineno-8-3" href="#__codelineno-8-3"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:b1:00.2<span class="w"> </span>user:user
<a id="__codelineno-8-4" name="__codelineno-8-4" href="#__codelineno-8-4"></a>
<a id="__codelineno-8-5" name="__codelineno-8-5" href="#__codelineno-8-5"></a>sudo<span class="w"> </span>host_exerciser<span class="w"> </span>--clock-mhz<span class="w"> </span><span class="m">400</span><span class="w"> </span>--mode<span class="w"> </span>trput<span class="w"> </span>--cls<span class="w"> </span>cl_1<span class="w"> </span>lpbk
<a id="__codelineno-8-6" name="__codelineno-8-6" href="#__codelineno-8-6"></a><span class="w">    </span>starting<span class="w"> </span><span class="nb">test</span><span class="w"> </span>run,<span class="w"> </span>count<span class="w"> </span>of<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-8-7" name="__codelineno-8-7" href="#__codelineno-8-7"></a>API<span class="w"> </span>version:<span class="w"> </span><span class="m">4</span>
<a id="__codelineno-8-8" name="__codelineno-8-8" href="#__codelineno-8-8"></a>Bus<span class="w"> </span>width:<span class="w"> </span><span class="m">32</span><span class="w"> </span>bytes
<a id="__codelineno-8-9" name="__codelineno-8-9" href="#__codelineno-8-9"></a>AFU<span class="w"> </span>clock<span class="w"> </span>from<span class="w"> </span><span class="nb">command</span><span class="w"> </span>line:<span class="w"> </span><span class="m">400</span><span class="w"> </span>MHz
<a id="__codelineno-8-10" name="__codelineno-8-10" href="#__codelineno-8-10"></a>Allocate<span class="w"> </span>SRC<span class="w"> </span>Buffer
<a id="__codelineno-8-11" name="__codelineno-8-11" href="#__codelineno-8-11"></a>Allocate<span class="w"> </span>DST<span class="w"> </span>Buffer
<a id="__codelineno-8-12" name="__codelineno-8-12" href="#__codelineno-8-12"></a>Allocate<span class="w"> </span>DSM<span class="w"> </span>Buffer
<a id="__codelineno-8-13" name="__codelineno-8-13" href="#__codelineno-8-13"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>Performance<span class="w"> </span>Counter:
<a id="__codelineno-8-14" name="__codelineno-8-14" href="#__codelineno-8-14"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numReads:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-8-15" name="__codelineno-8-15" href="#__codelineno-8-15"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numWrites:<span class="w"> </span><span class="m">1025</span>
<a id="__codelineno-8-16" name="__codelineno-8-16" href="#__codelineno-8-16"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numPendReads:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-8-17" name="__codelineno-8-17" href="#__codelineno-8-17"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numPendWrites:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-8-18" name="__codelineno-8-18" href="#__codelineno-8-18"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numPendEmifReads:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-8-19" name="__codelineno-8-19" href="#__codelineno-8-19"></a><span class="w">    </span>Host<span class="w"> </span>Exerciser<span class="w"> </span>numPendEmifWrites:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-8-20" name="__codelineno-8-20" href="#__codelineno-8-20"></a><span class="w">    </span>Number<span class="w"> </span>of<span class="w"> </span>clocks:<span class="w"> </span><span class="m">6397</span>
<a id="__codelineno-8-21" name="__codelineno-8-21" href="#__codelineno-8-21"></a><span class="w">    </span>Total<span class="w"> </span>number<span class="w"> </span>of<span class="w"> </span>Reads<span class="w"> </span>sent:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-8-22" name="__codelineno-8-22" href="#__codelineno-8-22"></a><span class="w">    </span>Total<span class="w"> </span>number<span class="w"> </span>of<span class="w"> </span>Writes<span class="w"> </span>sent:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-8-23" name="__codelineno-8-23" href="#__codelineno-8-23"></a><span class="w">    </span>Bandwidth:<span class="w"> </span><span class="m">4</span>.098<span class="w"> </span>GB/s
<a id="__codelineno-8-24" name="__codelineno-8-24" href="#__codelineno-8-24"></a><span class="w">    </span>Test<span class="w"> </span>lpbk<span class="o">(</span><span class="m">1</span><span class="o">)</span>:<span class="w"> </span>PASS
</code></pre></div>
<h5 id="4142-traffic-generator-afu-test-application">4.1.4.2 Traffic Generator <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Test Application<a class="headerlink" href="#4142-traffic-generator-afu-test-application" title="Permanent link">&para;</a></h5>
<p>Beginning in OPAE version 2.0.11-1+ the TG <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> has an OPAE application to access &amp; exercise traffic, targeting a specific bank. The supported arguments for test configuration are:</p>
<ul>
<li>Number of test loops: --loops</li>
<li>Number of read transfers per test loop: -r,--read</li>
<li>Number of write transfers per test loop: -w,--write</li>
<li>Burst size of each transfer: -b,--bls</li>
<li>Address stride between each transfer: --stride</li>
<li>Target memory TG: -m,--mem-channel</li>
</ul>
<p>Below are some example commands for how to execute the test application.
To run the preconfigured write/read traffic test on channel 0:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-9-1" name="__codelineno-9-1" href="#__codelineno-9-1"></a>mem_tg<span class="w"> </span>tg_test
<a id="__codelineno-9-2" name="__codelineno-9-2" href="#__codelineno-9-2"></a>Memory<span class="w"> </span>channel<span class="w"> </span>clock<span class="w"> </span>frequency<span class="w"> </span>unknown.<span class="w"> </span>Assuming<span class="w"> </span><span class="m">300</span><span class="w"> </span>MHz.
<a id="__codelineno-9-3" name="__codelineno-9-3" href="#__codelineno-9-3"></a>Channel<span class="w"> </span><span class="m">0</span>:
<a id="__codelineno-9-4" name="__codelineno-9-4" href="#__codelineno-9-4"></a>TG<span class="w"> </span>PASS
<a id="__codelineno-9-5" name="__codelineno-9-5" href="#__codelineno-9-5"></a>Mem<span class="w"> </span>Clock<span class="w"> </span>Cycles:<span class="w"> </span><span class="m">72</span>
<a id="__codelineno-9-6" name="__codelineno-9-6" href="#__codelineno-9-6"></a>DEBUG:<span class="w"> </span>wcnt_<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-9-7" name="__codelineno-9-7" href="#__codelineno-9-7"></a>DEBUG:<span class="w"> </span>rcnt_<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-9-8" name="__codelineno-9-8" href="#__codelineno-9-8"></a>DEBUG:<span class="w"> </span>waddr_<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-9-9" name="__codelineno-9-9" href="#__codelineno-9-9"></a>DEBUG:<span class="w"> </span>raddr_<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-9-10" name="__codelineno-9-10" href="#__codelineno-9-10"></a>DEBUG:<span class="w"> </span>bcnt_<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-9-11" name="__codelineno-9-11" href="#__codelineno-9-11"></a>DEBUG:<span class="w"> </span>loop_<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-9-12" name="__codelineno-9-12" href="#__codelineno-9-12"></a>DEBUG:<span class="w"> </span>num_ticks<span class="w"> </span><span class="m">72</span>
<a id="__codelineno-9-13" name="__codelineno-9-13" href="#__codelineno-9-13"></a>Write<span class="w"> </span>BW:<span class="w"> </span><span class="m">0</span>.266667<span class="w"> </span>GB/s
<a id="__codelineno-9-14" name="__codelineno-9-14" href="#__codelineno-9-14"></a>Read<span class="w"> </span>BW:<span class="w"> </span><span class="m">0</span>.266667<span class="w"> </span>GB/s
<a id="__codelineno-9-15" name="__codelineno-9-15" href="#__codelineno-9-15"></a>
<a id="__codelineno-9-16" name="__codelineno-9-16" href="#__codelineno-9-16"></a>Thread<span class="w"> </span>on<span class="w"> </span>channel<span class="w"> </span><span class="m">0</span><span class="w"> </span>exited<span class="w"> </span>with<span class="w"> </span>status<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-9-17" name="__codelineno-9-17" href="#__codelineno-9-17"></a><span class="o">[</span><span class="m">2025</span>-08-14<span class="w"> </span><span class="m">12</span>:16:06.931<span class="o">]</span><span class="w"> </span><span class="o">[</span>tg_test<span class="o">]</span><span class="w"> </span><span class="o">[</span>info<span class="o">]</span><span class="w"> </span>Test<span class="w"> </span>tg_test<span class="o">(</span><span class="m">1</span><span class="o">)</span>:<span class="w"> </span>PASS
</code></pre></div>
<p>Target channel 1 with a 1MB single-word write only test for 1000 iterations</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-10-1" name="__codelineno-10-1" href="#__codelineno-10-1"></a>mem_tg<span class="w"> </span>--loops<span class="w"> </span><span class="m">1000</span><span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>-w<span class="w"> </span><span class="m">2000</span><span class="w"> </span>-m<span class="w"> </span><span class="m">1</span><span class="w"> </span>tg_test
<a id="__codelineno-10-2" name="__codelineno-10-2" href="#__codelineno-10-2"></a><span class="o">[</span><span class="m">2024</span>-06-27<span class="w"> </span><span class="m">21</span>:07:28.601<span class="o">]</span><span class="w"> </span><span class="o">[</span>tg_test<span class="o">]</span><span class="w"> </span><span class="o">[</span>info<span class="o">]</span><span class="w"> </span>starting<span class="w"> </span><span class="nb">test</span><span class="w"> </span>run,<span class="w"> </span>count<span class="w"> </span>of<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-10-3" name="__codelineno-10-3" href="#__codelineno-10-3"></a>Memory<span class="w"> </span>channel<span class="w"> </span>clock<span class="w"> </span>frequency<span class="w"> </span>unknown.<span class="w"> </span>Assuming<span class="w"> </span><span class="m">300</span><span class="w"> </span>MHz.
<a id="__codelineno-10-4" name="__codelineno-10-4" href="#__codelineno-10-4"></a>Channel<span class="w"> </span><span class="m">1</span>:
<a id="__codelineno-10-5" name="__codelineno-10-5" href="#__codelineno-10-5"></a>TG<span class="w"> </span>PASS
<a id="__codelineno-10-6" name="__codelineno-10-6" href="#__codelineno-10-6"></a>Mem<span class="w"> </span>Clock<span class="w"> </span>Cycles:<span class="w"> </span><span class="m">2116468</span>
<a id="__codelineno-10-7" name="__codelineno-10-7" href="#__codelineno-10-7"></a>DEBUG:<span class="w"> </span>wcnt_<span class="w"> </span><span class="m">2000</span>
<a id="__codelineno-10-8" name="__codelineno-10-8" href="#__codelineno-10-8"></a>DEBUG:<span class="w"> </span>rcnt_<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-10-9" name="__codelineno-10-9" href="#__codelineno-10-9"></a>DEBUG:<span class="w"> </span>bcnt_<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-10-10" name="__codelineno-10-10" href="#__codelineno-10-10"></a>DEBUG:<span class="w"> </span>loop_<span class="w"> </span><span class="m">1000</span>
<a id="__codelineno-10-11" name="__codelineno-10-11" href="#__codelineno-10-11"></a>DEBUG:<span class="w"> </span>num_ticks<span class="w"> </span><span class="m">2116468</span>
<a id="__codelineno-10-12" name="__codelineno-10-12" href="#__codelineno-10-12"></a>Write<span class="w"> </span>BW:<span class="w"> </span><span class="m">18</span>.1434<span class="w"> </span>GB/s
<a id="__codelineno-10-13" name="__codelineno-10-13" href="#__codelineno-10-13"></a>Read<span class="w"> </span>BW:<span class="w"> </span><span class="m">0</span><span class="w"> </span>GB/s
<a id="__codelineno-10-14" name="__codelineno-10-14" href="#__codelineno-10-14"></a>
<a id="__codelineno-10-15" name="__codelineno-10-15" href="#__codelineno-10-15"></a>Thread<span class="w"> </span>on<span class="w"> </span>channel<span class="w"> </span><span class="m">1</span><span class="w"> </span>exited<span class="w"> </span>with<span class="w"> </span>status<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-10-16" name="__codelineno-10-16" href="#__codelineno-10-16"></a><span class="o">[</span><span class="m">2024</span>-06-27<span class="w"> </span><span class="m">21</span>:07:28.608<span class="o">]</span><span class="w"> </span><span class="o">[</span>tg_test<span class="o">]</span><span class="w"> </span><span class="o">[</span>info<span class="o">]</span><span class="w"> </span>Test<span class="w"> </span>tg_test<span class="o">(</span><span class="m">1</span><span class="o">)</span>:<span class="w"> </span>PASS
</code></pre></div>
<p>Target channel 2 with 4MB write/read test of max burst length for 10 iterations</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-11-1" name="__codelineno-11-1" href="#__codelineno-11-1"></a>mem_tg<span class="w"> </span>--loops<span class="w"> </span><span class="m">10</span><span class="w"> </span>-r<span class="w"> </span><span class="m">8</span><span class="w"> </span>-w<span class="w"> </span><span class="m">8</span><span class="w"> </span>--bls<span class="w"> </span><span class="m">255</span><span class="w"> </span>-m<span class="w"> </span><span class="m">2</span><span class="w"> </span>tg_test
<a id="__codelineno-11-2" name="__codelineno-11-2" href="#__codelineno-11-2"></a><span class="o">[</span><span class="m">2024</span>-06-27<span class="w"> </span><span class="m">21</span>:07:41.537<span class="o">]</span><span class="w"> </span><span class="o">[</span>tg_test<span class="o">]</span><span class="w"> </span><span class="o">[</span>info<span class="o">]</span><span class="w"> </span>starting<span class="w"> </span><span class="nb">test</span><span class="w"> </span>run,<span class="w"> </span>count<span class="w"> </span>of<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-11-3" name="__codelineno-11-3" href="#__codelineno-11-3"></a>Memory<span class="w"> </span>channel<span class="w"> </span>clock<span class="w"> </span>frequency<span class="w"> </span>unknown.<span class="w"> </span>Assuming<span class="w"> </span><span class="m">300</span><span class="w"> </span>MHz.
<a id="__codelineno-11-4" name="__codelineno-11-4" href="#__codelineno-11-4"></a>Channel<span class="w"> </span><span class="m">2</span>:
<a id="__codelineno-11-5" name="__codelineno-11-5" href="#__codelineno-11-5"></a>TG<span class="w"> </span>PASS
<a id="__codelineno-11-6" name="__codelineno-11-6" href="#__codelineno-11-6"></a>Mem<span class="w"> </span>Clock<span class="w"> </span>Cycles:<span class="w"> </span><span class="m">43398</span>
<a id="__codelineno-11-7" name="__codelineno-11-7" href="#__codelineno-11-7"></a>DEBUG:<span class="w"> </span>wcnt_<span class="w"> </span><span class="m">8</span>
<a id="__codelineno-11-8" name="__codelineno-11-8" href="#__codelineno-11-8"></a>DEBUG:<span class="w"> </span>rcnt_<span class="w"> </span><span class="m">8</span>
<a id="__codelineno-11-9" name="__codelineno-11-9" href="#__codelineno-11-9"></a>DEBUG:<span class="w"> </span>bcnt_<span class="w"> </span><span class="m">255</span>
<a id="__codelineno-11-10" name="__codelineno-11-10" href="#__codelineno-11-10"></a>DEBUG:<span class="w"> </span>loop_<span class="w"> </span><span class="m">10</span>
<a id="__codelineno-11-11" name="__codelineno-11-11" href="#__codelineno-11-11"></a>DEBUG:<span class="w"> </span>num_ticks<span class="w"> </span><span class="m">43398</span>
<a id="__codelineno-11-12" name="__codelineno-11-12" href="#__codelineno-11-12"></a>Write<span class="w"> </span>BW:<span class="w"> </span><span class="m">9</span>.0253<span class="w"> </span>GB/s
<a id="__codelineno-11-13" name="__codelineno-11-13" href="#__codelineno-11-13"></a>Read<span class="w"> </span>BW:<span class="w"> </span><span class="m">9</span>.0253<span class="w"> </span>GB/s
<a id="__codelineno-11-14" name="__codelineno-11-14" href="#__codelineno-11-14"></a>
<a id="__codelineno-11-15" name="__codelineno-11-15" href="#__codelineno-11-15"></a>Thread<span class="w"> </span>on<span class="w"> </span>channel<span class="w"> </span><span class="m">2</span><span class="w"> </span>exited<span class="w"> </span>with<span class="w"> </span>status<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-11-16" name="__codelineno-11-16" href="#__codelineno-11-16"></a><span class="o">[</span><span class="m">2024</span>-06-27<span class="w"> </span><span class="m">21</span>:07:41.539<span class="o">]</span><span class="w"> </span><span class="o">[</span>tg_test<span class="o">]</span><span class="w"> </span><span class="o">[</span>info<span class="o">]</span><span class="w"> </span>Test<span class="w"> </span>tg_test<span class="o">(</span><span class="m">1</span><span class="o">)</span>:<span class="w"> </span>PASS
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-12-1" name="__codelineno-12-1" href="#__codelineno-12-1"></a>sudo<span class="w"> </span>mem_tg<span class="w"> </span>--loops<span class="w"> </span><span class="m">1000</span><span class="w"> </span>-r<span class="w"> </span><span class="m">2000</span><span class="w"> </span>-w<span class="w"> </span><span class="m">2000</span><span class="w"> </span>--stride<span class="w"> </span><span class="m">2</span><span class="w"> </span>--bls<span class="w"> </span><span class="m">2</span><span class="w">  </span>-m<span class="w"> </span><span class="m">1</span><span class="w"> </span>tg_test
<a id="__codelineno-12-2" name="__codelineno-12-2" href="#__codelineno-12-2"></a><span class="o">[</span><span class="m">2024</span>-06-27<span class="w"> </span><span class="m">21</span>:07:54.841<span class="o">]</span><span class="w"> </span><span class="o">[</span>tg_test<span class="o">]</span><span class="w"> </span><span class="o">[</span>info<span class="o">]</span><span class="w"> </span>starting<span class="w"> </span><span class="nb">test</span><span class="w"> </span>run,<span class="w"> </span>count<span class="w"> </span>of<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-12-3" name="__codelineno-12-3" href="#__codelineno-12-3"></a>Memory<span class="w"> </span>channel<span class="w"> </span>clock<span class="w"> </span>frequency<span class="w"> </span>unknown.<span class="w"> </span>Assuming<span class="w"> </span><span class="m">300</span><span class="w"> </span>MHz.
<a id="__codelineno-12-4" name="__codelineno-12-4" href="#__codelineno-12-4"></a>Channel<span class="w"> </span><span class="m">1</span>:
<a id="__codelineno-12-5" name="__codelineno-12-5" href="#__codelineno-12-5"></a>TG<span class="w"> </span>PASS
<a id="__codelineno-12-6" name="__codelineno-12-6" href="#__codelineno-12-6"></a>Mem<span class="w"> </span>Clock<span class="w"> </span>Cycles:<span class="w"> </span><span class="m">8508637</span>
<a id="__codelineno-12-7" name="__codelineno-12-7" href="#__codelineno-12-7"></a>DEBUG:<span class="w"> </span>wcnt_<span class="w"> </span><span class="m">2000</span>
<a id="__codelineno-12-8" name="__codelineno-12-8" href="#__codelineno-12-8"></a>DEBUG:<span class="w"> </span>rcnt_<span class="w"> </span><span class="m">2000</span>
<a id="__codelineno-12-9" name="__codelineno-12-9" href="#__codelineno-12-9"></a>DEBUG:<span class="w"> </span>bcnt_<span class="w"> </span><span class="m">2</span>
<a id="__codelineno-12-10" name="__codelineno-12-10" href="#__codelineno-12-10"></a>DEBUG:<span class="w"> </span>loop_<span class="w"> </span><span class="m">1000</span>
<a id="__codelineno-12-11" name="__codelineno-12-11" href="#__codelineno-12-11"></a>DEBUG:<span class="w"> </span>num_ticks<span class="w"> </span><span class="m">8508637</span>
<a id="__codelineno-12-12" name="__codelineno-12-12" href="#__codelineno-12-12"></a>Write<span class="w"> </span>BW:<span class="w"> </span><span class="m">9</span>.02612<span class="w"> </span>GB/s
<a id="__codelineno-12-13" name="__codelineno-12-13" href="#__codelineno-12-13"></a>Read<span class="w"> </span>BW:<span class="w"> </span><span class="m">9</span>.02612<span class="w"> </span>GB/s
<a id="__codelineno-12-14" name="__codelineno-12-14" href="#__codelineno-12-14"></a>
<a id="__codelineno-12-15" name="__codelineno-12-15" href="#__codelineno-12-15"></a>Thread<span class="w"> </span>on<span class="w"> </span>channel<span class="w"> </span><span class="m">1</span><span class="w"> </span>exited<span class="w"> </span>with<span class="w"> </span>status<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-12-16" name="__codelineno-12-16" href="#__codelineno-12-16"></a><span class="o">[</span><span class="m">2024</span>-06-27<span class="w"> </span><span class="m">21</span>:07:54.867<span class="o">]</span><span class="w"> </span><span class="o">[</span>tg_test<span class="o">]</span><span class="w"> </span><span class="o">[</span>info<span class="o">]</span><span class="w"> </span>Test<span class="w"> </span>tg_test<span class="o">(</span><span class="m">1</span><span class="o">)</span>:<span class="w"> </span>PASS
</code></pre></div>
<h5 id="414-he-hssi">4.1.4 HE-HSSI<a class="headerlink" href="#414-he-hssi" title="Permanent link">&para;</a></h5>
<p>HE-HSSI is responsible for handling client-side ethernet traffic. It wraps the 10G and 100G HSSI AFUs and includes a traffic generator and checker. The user-space tool <code>hssi</code> exports a control interface to the HE-HSSI's <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>'s packet generator logic.</p>
<p>The <code>hssi</code> application provides a means of interacting with the 10G and with the 100G HSSI AFUs. In both 10G and 100G operating modes, the application initializes the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, completes the desired transfer as described by the mode- specific options, and displays the ethernet statistics by invoking <code>ethtool --statistics INTERFACE</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-13-1" name="__codelineno-13-1" href="#__codelineno-13-1"></a>sudo<span class="w"> </span>fpgainfo<span class="w"> </span>phy<span class="w"> </span>b1:00.0
<a id="__codelineno-13-2" name="__codelineno-13-2" href="#__codelineno-13-2"></a>Intel<span class="w"> </span>Acceleration<span class="w"> </span>JTAG<span class="w"> </span>PCI<span class="w"> </span>Development<span class="w"> </span>Kit
<a id="__codelineno-13-3" name="__codelineno-13-3" href="#__codelineno-13-3"></a>//******<span class="w"> </span>PHY<span class="w"> </span>******//
<a id="__codelineno-13-4" name="__codelineno-13-4" href="#__codelineno-13-4"></a>Interface<span class="w">                        </span>:<span class="w"> </span>DFL
<a id="__codelineno-13-5" name="__codelineno-13-5" href="#__codelineno-13-5"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF100000
<a id="__codelineno-13-6" name="__codelineno-13-6" href="#__codelineno-13-6"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.0
<a id="__codelineno-13-7" name="__codelineno-13-7" href="#__codelineno-13-7"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-13-8" name="__codelineno-13-8" href="#__codelineno-13-8"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-13-9" name="__codelineno-13-9" href="#__codelineno-13-9"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-13-10" name="__codelineno-13-10" href="#__codelineno-13-10"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-13-11" name="__codelineno-13-11" href="#__codelineno-13-11"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-13-12" name="__codelineno-13-12" href="#__codelineno-13-12"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-13-13" name="__codelineno-13-13" href="#__codelineno-13-13"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x50102025B1C68BA
<a id="__codelineno-13-14" name="__codelineno-13-14" href="#__codelineno-13-14"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-13-15" name="__codelineno-13-15" href="#__codelineno-13-15"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>e5ee3be6-1b34-5c65-923b-84cf652e6b93
<a id="__codelineno-13-16" name="__codelineno-13-16" href="#__codelineno-13-16"></a>QSFP0<span class="w">                            </span>:<span class="w"> </span>Not<span class="w"> </span>Connected
<a id="__codelineno-13-17" name="__codelineno-13-17" href="#__codelineno-13-17"></a>QSFP1<span class="w">                            </span>:<span class="w"> </span>Not<span class="w"> </span>Connected
<a id="__codelineno-13-18" name="__codelineno-13-18" href="#__codelineno-13-18"></a>//******<span class="w"> </span>HSSI<span class="w"> </span>information<span class="w"> </span>******//
<a id="__codelineno-13-19" name="__codelineno-13-19" href="#__codelineno-13-19"></a>HSSI<span class="w"> </span>version<span class="w">                     </span>:<span class="w"> </span><span class="m">2</span>.0
<a id="__codelineno-13-20" name="__codelineno-13-20" href="#__codelineno-13-20"></a>Number<span class="w"> </span>of<span class="w"> </span>ports<span class="w">                  </span>:<span class="w"> </span><span class="m">8</span>
<a id="__codelineno-13-21" name="__codelineno-13-21" href="#__codelineno-13-21"></a>Port0<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-13-22" name="__codelineno-13-22" href="#__codelineno-13-22"></a>Port1<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-13-23" name="__codelineno-13-23" href="#__codelineno-13-23"></a>Port2<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-13-24" name="__codelineno-13-24" href="#__codelineno-13-24"></a>Port3<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-13-25" name="__codelineno-13-25" href="#__codelineno-13-25"></a>Port4<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-13-26" name="__codelineno-13-26" href="#__codelineno-13-26"></a>Port5<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-13-27" name="__codelineno-13-27" href="#__codelineno-13-27"></a>Port6<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-13-28" name="__codelineno-13-28" href="#__codelineno-13-28"></a>Port7<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
</code></pre></div>
<p>The following example walks through the process of binding the VF corresponding with the HE-HSSI exerciser to vfio-pci, sending traffic, and verifying that traffic was received.</p>
<h6 id="table-7-accelerator-pfvf-and-guid-mappings">Table 7: Accelerator PF/VF and GUID Mappings<a class="headerlink" href="#table-7-accelerator-pfvf-and-guid-mappings" title="Permanent link">&para;</a></h6>
<table>
<thead>
<tr>
<th>Component</th>
<th>VF</th>
<th>Accelerator GUID</th>
</tr>
</thead>
<tbody>
<tr>
<td>Agilex 5 Modular DK PF</td>
<td>XXXX:XX:XX.0</td>
<td>N/A</td>
</tr>
<tr>
<td>VirtIO Stub</td>
<td>XXXX:XX:XX.1</td>
<td>3e7b60a0-df2d-4850-aa31-f54a3e403501</td>
</tr>
<tr>
<td>HE-MEM Stub</td>
<td>XXXX:XX:XX.2</td>
<td>56e203e9-864f-49a7-b94b-12284c31e02b</td>
</tr>
</tbody>
</table>
<ol>
<li>
<p><strong>Create</strong> 3 VFs in the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-14-1" name="__codelineno-14-1" href="#__codelineno-14-1"></a>sudo<span class="w"> </span>pci_device<span class="w"> </span>b1:00.0<span class="w"> </span>vf<span class="w"> </span><span class="m">3</span><span class="w"> </span>
</code></pre></div>
</li>
<li>
<p>Verify all 3 VFs were created.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-15-1" name="__codelineno-15-1" href="#__codelineno-15-1"></a>lspci<span class="w"> </span>-s<span class="w"> </span>b1:00<span class="w"> </span>
<a id="__codelineno-15-2" name="__codelineno-15-2" href="#__codelineno-15-2"></a>b1:00.0<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span><span class="w"> </span>
<a id="__codelineno-15-3" name="__codelineno-15-3" href="#__codelineno-15-3"></a>b1:00.1<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span>
<a id="__codelineno-15-4" name="__codelineno-15-4" href="#__codelineno-15-4"></a>b1:00.2<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span>
<a id="__codelineno-15-5" name="__codelineno-15-5" href="#__codelineno-15-5"></a>b1:00.3<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Red<span class="w"> </span>Hat,<span class="w"> </span>Inc.<span class="w"> </span>Virtio<span class="w"> </span>network<span class="w"> </span>device<span class="w"> </span>
</code></pre></div>
</li>
<li>
<p><strong>Bind</strong> all the PF/VF endpoints to the <code>vfio-pci</code> driver.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-16-1" name="__codelineno-16-1" href="#__codelineno-16-1"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:b1:00.1<span class="w"> </span>user:user
<a id="__codelineno-16-2" name="__codelineno-16-2" href="#__codelineno-16-2"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbcce<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.1<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-16-3" name="__codelineno-16-3" href="#__codelineno-16-3"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbcce<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.1<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-16-4" name="__codelineno-16-4" href="#__codelineno-16-4"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbcce<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.1<span class="w"> </span>is<span class="w"> </span><span class="m">187</span>
<a id="__codelineno-16-5" name="__codelineno-16-5" href="#__codelineno-16-5"></a>Assigning<span class="w"> </span>/dev/vfio/187<span class="w"> </span>to<span class="w"> </span>user
<a id="__codelineno-16-6" name="__codelineno-16-6" href="#__codelineno-16-6"></a>Changing<span class="w"> </span>permissions<span class="w"> </span><span class="k">for</span><span class="w"> </span>/dev/vfio/187<span class="w"> </span>to<span class="w"> </span>rw-rw----
<a id="__codelineno-16-7" name="__codelineno-16-7" href="#__codelineno-16-7"></a>
<a id="__codelineno-16-8" name="__codelineno-16-8" href="#__codelineno-16-8"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:b1:00.2<span class="w"> </span>user:user
<a id="__codelineno-16-9" name="__codelineno-16-9" href="#__codelineno-16-9"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbcce<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.2<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-16-10" name="__codelineno-16-10" href="#__codelineno-16-10"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbcce<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.2<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-16-11" name="__codelineno-16-11" href="#__codelineno-16-11"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbcce<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.2<span class="w"> </span>is<span class="w"> </span><span class="m">188</span>
<a id="__codelineno-16-12" name="__codelineno-16-12" href="#__codelineno-16-12"></a>Assigning<span class="w"> </span>/dev/vfio/188<span class="w"> </span>to<span class="w"> </span>user
<a id="__codelineno-16-13" name="__codelineno-16-13" href="#__codelineno-16-13"></a>Changing<span class="w"> </span>permissions<span class="w"> </span><span class="k">for</span><span class="w"> </span>/dev/vfio/188<span class="w"> </span>to<span class="w"> </span>rw-rw----
<a id="__codelineno-16-14" name="__codelineno-16-14" href="#__codelineno-16-14"></a>
<a id="__codelineno-16-15" name="__codelineno-16-15" href="#__codelineno-16-15"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:b1:00.3<span class="w"> </span>user:user
<a id="__codelineno-16-16" name="__codelineno-16-16" href="#__codelineno-16-16"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.7<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-16-17" name="__codelineno-16-17" href="#__codelineno-16-17"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:b1:00.7<span class="w"> </span>is<span class="w"> </span><span class="m">319</span>
<a id="__codelineno-16-18" name="__codelineno-16-18" href="#__codelineno-16-18"></a>Assigning<span class="w"> </span>/dev/vfio/319<span class="w"> </span>to<span class="w"> </span>user
<a id="__codelineno-16-19" name="__codelineno-16-19" href="#__codelineno-16-19"></a>Changing<span class="w"> </span>permissions<span class="w"> </span><span class="k">for</span><span class="w"> </span>/dev/vfio/319<span class="w"> </span>to<span class="w"> </span>rw-rw----
</code></pre></div>
</li>
<li>
<p>Check that the accelerators are present using <code>fpgainfo</code>. <em>Note your port configuration may differ from the below.</em></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-17-1" name="__codelineno-17-1" href="#__codelineno-17-1"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-17-2" name="__codelineno-17-2" href="#__codelineno-17-2"></a>Interface<span class="w">                        </span>:<span class="w"> </span>DFL
<a id="__codelineno-17-3" name="__codelineno-17-3" href="#__codelineno-17-3"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xEC00000
<a id="__codelineno-17-4" name="__codelineno-17-4" href="#__codelineno-17-4"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.0
<a id="__codelineno-17-5" name="__codelineno-17-5" href="#__codelineno-17-5"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-17-6" name="__codelineno-17-6" href="#__codelineno-17-6"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-17-7" name="__codelineno-17-7" href="#__codelineno-17-7"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-17-8" name="__codelineno-17-8" href="#__codelineno-17-8"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-17-9" name="__codelineno-17-9" href="#__codelineno-17-9"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-17-10" name="__codelineno-17-10" href="#__codelineno-17-10"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-17-11" name="__codelineno-17-11" href="#__codelineno-17-11"></a>Interface<span class="w">                        </span>:<span class="w"> </span>VFIO
<a id="__codelineno-17-12" name="__codelineno-17-12" href="#__codelineno-17-12"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x60B1000000000000
<a id="__codelineno-17-13" name="__codelineno-17-13" href="#__codelineno-17-13"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.3
<a id="__codelineno-17-14" name="__codelineno-17-14" href="#__codelineno-17-14"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-17-15" name="__codelineno-17-15" href="#__codelineno-17-15"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-17-16" name="__codelineno-17-16" href="#__codelineno-17-16"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-17-17" name="__codelineno-17-17" href="#__codelineno-17-17"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-17-18" name="__codelineno-17-18" href="#__codelineno-17-18"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x01
<a id="__codelineno-17-19" name="__codelineno-17-19" href="#__codelineno-17-19"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>4dadea34-2c78-48cb-a3dc-5b831f5cecbb
<a id="__codelineno-17-20" name="__codelineno-17-20" href="#__codelineno-17-20"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-17-21" name="__codelineno-17-21" href="#__codelineno-17-21"></a>Interface<span class="w">                        </span>:<span class="w"> </span>VFIO
<a id="__codelineno-17-22" name="__codelineno-17-22" href="#__codelineno-17-22"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x40B1000000000000
<a id="__codelineno-17-23" name="__codelineno-17-23" href="#__codelineno-17-23"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.2
<a id="__codelineno-17-24" name="__codelineno-17-24" href="#__codelineno-17-24"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-17-25" name="__codelineno-17-25" href="#__codelineno-17-25"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-17-26" name="__codelineno-17-26" href="#__codelineno-17-26"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-17-27" name="__codelineno-17-27" href="#__codelineno-17-27"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-17-28" name="__codelineno-17-28" href="#__codelineno-17-28"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x01
<a id="__codelineno-17-29" name="__codelineno-17-29" href="#__codelineno-17-29"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>56e203e9-864f-49a7-b94b-12284c31e02b
<a id="__codelineno-17-30" name="__codelineno-17-30" href="#__codelineno-17-30"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-17-31" name="__codelineno-17-31" href="#__codelineno-17-31"></a>Interface<span class="w">                        </span>:<span class="w"> </span>VFIO
<a id="__codelineno-17-32" name="__codelineno-17-32" href="#__codelineno-17-32"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x20B1000000000000
<a id="__codelineno-17-33" name="__codelineno-17-33" href="#__codelineno-17-33"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.1
<a id="__codelineno-17-34" name="__codelineno-17-34" href="#__codelineno-17-34"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-17-35" name="__codelineno-17-35" href="#__codelineno-17-35"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-17-36" name="__codelineno-17-36" href="#__codelineno-17-36"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-17-37" name="__codelineno-17-37" href="#__codelineno-17-37"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-17-38" name="__codelineno-17-38" href="#__codelineno-17-38"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x01
<a id="__codelineno-17-39" name="__codelineno-17-39" href="#__codelineno-17-39"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>8568ab4e-6ba5-4616-bb65-2a578330a8eb
<a id="__codelineno-17-40" name="__codelineno-17-40" href="#__codelineno-17-40"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-17-41" name="__codelineno-17-41" href="#__codelineno-17-41"></a>Interface<span class="w">                        </span>:<span class="w"> </span>UIO
<a id="__codelineno-17-42" name="__codelineno-17-42" href="#__codelineno-17-42"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xEA00000
<a id="__codelineno-17-43" name="__codelineno-17-43" href="#__codelineno-17-43"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.0
<a id="__codelineno-17-44" name="__codelineno-17-44" href="#__codelineno-17-44"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-17-45" name="__codelineno-17-45" href="#__codelineno-17-45"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-17-46" name="__codelineno-17-46" href="#__codelineno-17-46"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-17-47" name="__codelineno-17-47" href="#__codelineno-17-47"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-17-48" name="__codelineno-17-48" href="#__codelineno-17-48"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x01
<a id="__codelineno-17-49" name="__codelineno-17-49" href="#__codelineno-17-49"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span><span class="m">00000000</span>-0000-0000-0000-000000000000
</code></pre></div>
</li>
<li>
<p>Check Ethernet PHY settings with <code>fpgainfo</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-18-1" name="__codelineno-18-1" href="#__codelineno-18-1"></a>sudo<span class="w"> </span>fpgainfo<span class="w"> </span>phy<span class="w"> </span>-B<span class="w"> </span>0xb1<span class="w"> </span>
<a id="__codelineno-18-2" name="__codelineno-18-2" href="#__codelineno-18-2"></a>Intel<span class="w"> </span>Acceleration<span class="w"> </span>JTAG<span class="w"> </span>PCI<span class="w"> </span>Development<span class="w"> </span>Kit
<a id="__codelineno-18-3" name="__codelineno-18-3" href="#__codelineno-18-3"></a>//******<span class="w"> </span>PHY<span class="w"> </span>******//
<a id="__codelineno-18-4" name="__codelineno-18-4" href="#__codelineno-18-4"></a>Interface<span class="w">                        </span>:<span class="w"> </span>DFL
<a id="__codelineno-18-5" name="__codelineno-18-5" href="#__codelineno-18-5"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF100000
<a id="__codelineno-18-6" name="__codelineno-18-6" href="#__codelineno-18-6"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.0
<a id="__codelineno-18-7" name="__codelineno-18-7" href="#__codelineno-18-7"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-18-8" name="__codelineno-18-8" href="#__codelineno-18-8"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-18-9" name="__codelineno-18-9" href="#__codelineno-18-9"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-18-10" name="__codelineno-18-10" href="#__codelineno-18-10"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-18-11" name="__codelineno-18-11" href="#__codelineno-18-11"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-18-12" name="__codelineno-18-12" href="#__codelineno-18-12"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-18-13" name="__codelineno-18-13" href="#__codelineno-18-13"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x50102025B1C68BA
<a id="__codelineno-18-14" name="__codelineno-18-14" href="#__codelineno-18-14"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-18-15" name="__codelineno-18-15" href="#__codelineno-18-15"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>e5ee3be6-1b34-5c65-923b-84cf652e6b93
<a id="__codelineno-18-16" name="__codelineno-18-16" href="#__codelineno-18-16"></a>QSFP0<span class="w">                            </span>:<span class="w"> </span>Not<span class="w"> </span>Connected
<a id="__codelineno-18-17" name="__codelineno-18-17" href="#__codelineno-18-17"></a>QSFP1<span class="w">                            </span>:<span class="w"> </span>Not<span class="w"> </span>Connected
<a id="__codelineno-18-18" name="__codelineno-18-18" href="#__codelineno-18-18"></a>//******<span class="w"> </span>HSSI<span class="w"> </span>information<span class="w"> </span>******//
<a id="__codelineno-18-19" name="__codelineno-18-19" href="#__codelineno-18-19"></a>HSSI<span class="w"> </span>version<span class="w">                     </span>:<span class="w"> </span><span class="m">2</span>.0
<a id="__codelineno-18-20" name="__codelineno-18-20" href="#__codelineno-18-20"></a>Number<span class="w"> </span>of<span class="w"> </span>ports<span class="w">                  </span>:<span class="w"> </span><span class="m">8</span>
<a id="__codelineno-18-21" name="__codelineno-18-21" href="#__codelineno-18-21"></a>Port0<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-18-22" name="__codelineno-18-22" href="#__codelineno-18-22"></a>Port1<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-18-23" name="__codelineno-18-23" href="#__codelineno-18-23"></a>Port2<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-18-24" name="__codelineno-18-24" href="#__codelineno-18-24"></a>Port3<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-18-25" name="__codelineno-18-25" href="#__codelineno-18-25"></a>Port4<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-18-26" name="__codelineno-18-26" href="#__codelineno-18-26"></a>Port5<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-18-27" name="__codelineno-18-27" href="#__codelineno-18-27"></a>Port6<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-18-28" name="__codelineno-18-28" href="#__codelineno-18-28"></a>Port7<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
</code></pre></div>
</li>
<li>
<p>Set loopback mode.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-19-1" name="__codelineno-19-1" href="#__codelineno-19-1"></a>sudo<span class="w"> </span>hssiloopback<span class="w"> </span>--loopback<span class="w"> </span><span class="nb">enable</span><span class="w">  </span>--pcie-address<span class="w"> </span><span class="m">0000</span>:b1:00.0<span class="w"> </span>
<a id="__codelineno-19-2" name="__codelineno-19-2" href="#__codelineno-19-2"></a>args<span class="w"> </span>Namespace<span class="o">(</span><span class="nv">loopback</span><span class="o">=</span><span class="s1">&#39;enable&#39;</span>,<span class="w"> </span><span class="nv">ncsi_ch_sel</span><span class="o">=</span>None,<span class="w"> </span><span class="nv">pcie_address</span><span class="o">=</span><span class="s1">&#39;0000:84:00.0&#39;</span>,<span class="w"> </span><span class="nv">port</span><span class="o">=</span><span class="m">0</span><span class="o">)</span>
<a id="__codelineno-19-3" name="__codelineno-19-3" href="#__codelineno-19-3"></a>sbdf:<span class="w"> </span><span class="m">0000</span>:b1:00.0
<a id="__codelineno-19-4" name="__codelineno-19-4" href="#__codelineno-19-4"></a>FPGA<span class="w"> </span>dev:<span class="w"> </span><span class="o">{</span><span class="s1">&#39;segment&#39;</span>:<span class="w"> </span><span class="m">0</span>,<span class="w"> </span><span class="s1">&#39;bus&#39;</span>:<span class="w"> </span><span class="m">132</span>,<span class="w"> </span><span class="s1">&#39;dev&#39;</span>:<span class="w"> </span><span class="m">0</span>,<span class="w"> </span><span class="s1">&#39;func&#39;</span>:<span class="w"> </span><span class="m">0</span>,<span class="w"> </span><span class="s1">&#39;path&#39;</span>:<span class="w"> </span><span class="s1">&#39;/sys/class/fpga_region/region0&#39;</span>,<span class="w"> </span><span class="s1">&#39;pcie_address&#39;</span>:<span class="w"> </span><span class="s1">&#39;0000:b1:00.0&#39;</span><span class="o">}</span>
<a id="__codelineno-19-5" name="__codelineno-19-5" href="#__codelineno-19-5"></a>args.hssi_grps<span class="o">[(</span><span class="s1">&#39;dfl_dev.3&#39;</span>,<span class="w"> </span><span class="o">[</span><span class="s1">&#39;/sys/bus/pci/devices/0000:b1:00.0/fpga_region/region0/dfl-fme.0/dfl_dev.3/uio/uio0&#39;</span><span class="o">]</span>,<span class="w"> </span><span class="s1">&#39;0000:b1:00.0&#39;</span>,<span class="w"> </span><span class="m">21</span><span class="o">)]</span>
<a id="__codelineno-19-6" name="__codelineno-19-6" href="#__codelineno-19-6"></a>fpga<span class="w"> </span>uio<span class="w"> </span>dev:dfl_dev.3
<a id="__codelineno-19-7" name="__codelineno-19-7" href="#__codelineno-19-7"></a>
<a id="__codelineno-19-8" name="__codelineno-19-8" href="#__codelineno-19-8"></a>--------HSSI<span class="w"> </span>INFO<span class="w"> </span>START-------
<a id="__codelineno-19-9" name="__codelineno-19-9" href="#__codelineno-19-9"></a>DFH<span class="w">                     </span>:0x3000000010003015
<a id="__codelineno-19-10" name="__codelineno-19-10" href="#__codelineno-19-10"></a>HSSI<span class="w"> </span>ID<span class="w">                 </span>:0x15
<a id="__codelineno-19-11" name="__codelineno-19-11" href="#__codelineno-19-11"></a>DFHv<span class="w">                    </span>:0.5
<a id="__codelineno-19-12" name="__codelineno-19-12" href="#__codelineno-19-12"></a>guidl<span class="w">                   </span>:0x99a078ad18418b9d
<a id="__codelineno-19-13" name="__codelineno-19-13" href="#__codelineno-19-13"></a>guidh<span class="w">                   </span>:0x4118a7cbd9db4a9b
<a id="__codelineno-19-14" name="__codelineno-19-14" href="#__codelineno-19-14"></a>HSSI<span class="w"> </span>version<span class="w">            </span>:2.0
<a id="__codelineno-19-15" name="__codelineno-19-15" href="#__codelineno-19-15"></a>Firmware<span class="w"> </span>Version<span class="w">        </span>:16
<a id="__codelineno-19-16" name="__codelineno-19-16" href="#__codelineno-19-16"></a>HSSI<span class="w"> </span>num<span class="w"> </span>ports<span class="w">          </span>:8
<a id="__codelineno-19-17" name="__codelineno-19-17" href="#__codelineno-19-17"></a>Port0<span class="w">                   </span>:25GbE
<a id="__codelineno-19-18" name="__codelineno-19-18" href="#__codelineno-19-18"></a>Port1<span class="w">                   </span>:25GbE
<a id="__codelineno-19-19" name="__codelineno-19-19" href="#__codelineno-19-19"></a>Port2<span class="w">                   </span>:25GbE
<a id="__codelineno-19-20" name="__codelineno-19-20" href="#__codelineno-19-20"></a>Port3<span class="w">                   </span>:25GbE
<a id="__codelineno-19-21" name="__codelineno-19-21" href="#__codelineno-19-21"></a>Port4<span class="w">                   </span>:25GbE
<a id="__codelineno-19-22" name="__codelineno-19-22" href="#__codelineno-19-22"></a>Port5<span class="w">                   </span>:25GbE
<a id="__codelineno-19-23" name="__codelineno-19-23" href="#__codelineno-19-23"></a>Port6<span class="w">                   </span>:25GbE
<a id="__codelineno-19-24" name="__codelineno-19-24" href="#__codelineno-19-24"></a>Port7<span class="w">                   </span>:25GbE
<a id="__codelineno-19-25" name="__codelineno-19-25" href="#__codelineno-19-25"></a>--------HSSI<span class="w"> </span>INFO<span class="w"> </span>END-------
<a id="__codelineno-19-26" name="__codelineno-19-26" href="#__codelineno-19-26"></a>
<a id="__codelineno-19-27" name="__codelineno-19-27" href="#__codelineno-19-27"></a>hssi<span class="w"> </span>loopback<span class="w"> </span>enabled<span class="w"> </span>to<span class="w"> </span>port0
<a id="__codelineno-19-28" name="__codelineno-19-28" href="#__codelineno-19-28"></a><span class="o">[</span>DCPsupport@AN-R760-1<span class="w"> </span>~<span class="o">]</span>$<span class="w"> </span>sudo<span class="w"> </span>fpgainfo<span class="w"> </span>phy<span class="w"> </span>0xb1
<a id="__codelineno-19-29" name="__codelineno-19-29" href="#__codelineno-19-29"></a>Intel<span class="w"> </span>Acceleration<span class="w"> </span>JTAG<span class="w"> </span>PCI<span class="w"> </span>Development<span class="w"> </span>Kit
<a id="__codelineno-19-30" name="__codelineno-19-30" href="#__codelineno-19-30"></a>//******<span class="w"> </span>PHY<span class="w"> </span>******//
<a id="__codelineno-19-31" name="__codelineno-19-31" href="#__codelineno-19-31"></a>Interface<span class="w">                        </span>:<span class="w"> </span>DFL
<a id="__codelineno-19-32" name="__codelineno-19-32" href="#__codelineno-19-32"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xED00000
<a id="__codelineno-19-33" name="__codelineno-19-33" href="#__codelineno-19-33"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:b1:00.0
<a id="__codelineno-19-34" name="__codelineno-19-34" href="#__codelineno-19-34"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-19-35" name="__codelineno-19-35" href="#__codelineno-19-35"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-19-36" name="__codelineno-19-36" href="#__codelineno-19-36"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-19-37" name="__codelineno-19-37" href="#__codelineno-19-37"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-19-38" name="__codelineno-19-38" href="#__codelineno-19-38"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-19-39" name="__codelineno-19-39" href="#__codelineno-19-39"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-19-40" name="__codelineno-19-40" href="#__codelineno-19-40"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x50102025B1C68BA
<a id="__codelineno-19-41" name="__codelineno-19-41" href="#__codelineno-19-41"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-19-42" name="__codelineno-19-42" href="#__codelineno-19-42"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>79a90b4b-b308-55d0-961e-a882ef571b2c
<a id="__codelineno-19-43" name="__codelineno-19-43" href="#__codelineno-19-43"></a>QSFP0<span class="w">                            </span>:<span class="w"> </span>Not<span class="w"> </span>Connected
<a id="__codelineno-19-44" name="__codelineno-19-44" href="#__codelineno-19-44"></a>QSFP1<span class="w">                            </span>:<span class="w"> </span>Connected
<a id="__codelineno-19-45" name="__codelineno-19-45" href="#__codelineno-19-45"></a>//******<span class="w"> </span>HSSI<span class="w"> </span>information<span class="w"> </span>******//
<a id="__codelineno-19-46" name="__codelineno-19-46" href="#__codelineno-19-46"></a>HSSI<span class="w"> </span>version<span class="w">                     </span>:<span class="w"> </span><span class="m">2</span>.0
<a id="__codelineno-19-47" name="__codelineno-19-47" href="#__codelineno-19-47"></a>Number<span class="w"> </span>of<span class="w"> </span>ports<span class="w">                  </span>:<span class="w"> </span><span class="m">8</span>
<a id="__codelineno-19-48" name="__codelineno-19-48" href="#__codelineno-19-48"></a>Port0<span class="w">                            </span>:25GbE<span class="w">        </span>UP
<a id="__codelineno-19-49" name="__codelineno-19-49" href="#__codelineno-19-49"></a>Port1<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-19-50" name="__codelineno-19-50" href="#__codelineno-19-50"></a>Port2<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-19-51" name="__codelineno-19-51" href="#__codelineno-19-51"></a>Port3<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-19-52" name="__codelineno-19-52" href="#__codelineno-19-52"></a>Port4<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-19-53" name="__codelineno-19-53" href="#__codelineno-19-53"></a>Port5<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-19-54" name="__codelineno-19-54" href="#__codelineno-19-54"></a>Port6<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
<a id="__codelineno-19-55" name="__codelineno-19-55" href="#__codelineno-19-55"></a>Port7<span class="w">                            </span>:25GbE<span class="w">        </span>DOWN
</code></pre></div>
</li>
<li>
<p>Send traffic through the 10G <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-20-1" name="__codelineno-20-1" href="#__codelineno-20-1"></a><span class="w">    </span>10G<span class="w"> </span>loopback<span class="w"> </span><span class="nb">test</span>
<a id="__codelineno-20-2" name="__codelineno-20-2" href="#__codelineno-20-2"></a><span class="w">  </span>Tx/Rx<span class="w"> </span>port:<span class="w"> </span><span class="m">99</span>
<a id="__codelineno-20-3" name="__codelineno-20-3" href="#__codelineno-20-3"></a><span class="w">  </span>Tx<span class="w"> </span>port:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-20-4" name="__codelineno-20-4" href="#__codelineno-20-4"></a><span class="w">  </span>Rx<span class="w"> </span>port:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-20-5" name="__codelineno-20-5" href="#__codelineno-20-5"></a><span class="w">  </span>eth_loopback:<span class="w"> </span>on
<a id="__codelineno-20-6" name="__codelineno-20-6" href="#__codelineno-20-6"></a><span class="w">  </span>he_loopback:<span class="w"> </span>none
<a id="__codelineno-20-7" name="__codelineno-20-7" href="#__codelineno-20-7"></a><span class="w">  </span>num_packets:<span class="w"> </span><span class="m">100</span>
<a id="__codelineno-20-8" name="__codelineno-20-8" href="#__codelineno-20-8"></a><span class="w">  </span>packet_length:<span class="w"> </span><span class="m">64</span>
<a id="__codelineno-20-9" name="__codelineno-20-9" href="#__codelineno-20-9"></a><span class="w">  </span>src_address:<span class="w"> </span><span class="m">11</span>:22:33:44:55:66
<a id="__codelineno-20-10" name="__codelineno-20-10" href="#__codelineno-20-10"></a><span class="w">    </span><span class="o">(</span>bits<span class="o">)</span>:<span class="w"> </span>0x665544332211
<a id="__codelineno-20-11" name="__codelineno-20-11" href="#__codelineno-20-11"></a><span class="w">  </span>dest_address:<span class="w"> </span><span class="m">77</span>:88:99:aa:bb:cc
<a id="__codelineno-20-12" name="__codelineno-20-12" href="#__codelineno-20-12"></a><span class="w">    </span><span class="o">(</span>bits<span class="o">)</span>:<span class="w"> </span>0xccbbaa998877
<a id="__codelineno-20-13" name="__codelineno-20-13" href="#__codelineno-20-13"></a><span class="w">  </span>random_length:<span class="w"> </span>fixed
<a id="__codelineno-20-14" name="__codelineno-20-14" href="#__codelineno-20-14"></a><span class="w">  </span>random_payload:<span class="w"> </span>incremental
<a id="__codelineno-20-15" name="__codelineno-20-15" href="#__codelineno-20-15"></a><span class="w">  </span>rnd_seed0:<span class="w"> </span>5eed0000
<a id="__codelineno-20-16" name="__codelineno-20-16" href="#__codelineno-20-16"></a><span class="w">  </span>rnd_seed1:<span class="w"> </span>5eed0001
<a id="__codelineno-20-17" name="__codelineno-20-17" href="#__codelineno-20-17"></a><span class="w">  </span>rnd_seed2:<span class="w"> </span>25eed
<a id="__codelineno-20-18" name="__codelineno-20-18" href="#__codelineno-20-18"></a><span class="w">  </span>eth:
<a id="__codelineno-20-19" name="__codelineno-20-19" href="#__codelineno-20-19"></a>
<a id="__codelineno-20-20" name="__codelineno-20-20" href="#__codelineno-20-20"></a>No<span class="w"> </span>eth<span class="w"> </span>interface,<span class="w"> </span>so<span class="w"> </span>not<span class="w"> </span>honoring<span class="w"> </span>--eth-loopback.<span class="w"> </span>Try<span class="w"> </span>using<span class="w"> </span>the<span class="w"> </span>hssiloopback<span class="w"> </span><span class="nb">command</span><span class="w"> </span>instead.
<a id="__codelineno-20-21" name="__codelineno-20-21" href="#__codelineno-20-21"></a>0x40000<span class="w">           </span>ETH_AFU_DFH:<span class="w"> </span>0x1000010000001000
<a id="__codelineno-20-22" name="__codelineno-20-22" href="#__codelineno-20-22"></a>0x40008<span class="w">          </span>ETH_AFU_ID_L:<span class="w"> </span>0xbb370242ac130002
<a id="__codelineno-20-23" name="__codelineno-20-23" href="#__codelineno-20-23"></a>0x40010<span class="w">          </span>ETH_AFU_ID_H:<span class="w"> </span>0x823c334c98bf11ea
<a id="__codelineno-20-24" name="__codelineno-20-24" href="#__codelineno-20-24"></a>0x40030<span class="w">      </span>TRAFFIC_CTRL_CMD:<span class="w"> </span>0x0000000000000000
<a id="__codelineno-20-25" name="__codelineno-20-25" href="#__codelineno-20-25"></a>0x40038<span class="w">     </span>TRAFFIC_CTRL_DATA:<span class="w"> </span>0x0000000100000000
<a id="__codelineno-20-26" name="__codelineno-20-26" href="#__codelineno-20-26"></a>0x40040<span class="w"> </span>TRAFFIC_CTRL_PORT_SEL:<span class="w"> </span>0x0000000000000000
<a id="__codelineno-20-27" name="__codelineno-20-27" href="#__codelineno-20-27"></a>0x40048<span class="w">        </span>AFU_SCRATCHPAD:<span class="w"> </span>0x0000000045324511
<a id="__codelineno-20-28" name="__codelineno-20-28" href="#__codelineno-20-28"></a>
<a id="__codelineno-20-29" name="__codelineno-20-29" href="#__codelineno-20-29"></a>0x3c00<span class="w">         </span>number_packets:<span class="w"> </span>0x00000064
<a id="__codelineno-20-30" name="__codelineno-20-30" href="#__codelineno-20-30"></a>0x3c01<span class="w">          </span>random_length:<span class="w"> </span>0x00000000
<a id="__codelineno-20-31" name="__codelineno-20-31" href="#__codelineno-20-31"></a>0x3c02<span class="w">         </span>random_payload:<span class="w"> </span>0x00000000
<a id="__codelineno-20-32" name="__codelineno-20-32" href="#__codelineno-20-32"></a>0x3c03<span class="w">                  </span>start:<span class="w"> </span>0x00000000
<a id="__codelineno-20-33" name="__codelineno-20-33" href="#__codelineno-20-33"></a>0x3c04<span class="w">                   </span>stop:<span class="w"> </span>0x00000000
<a id="__codelineno-20-34" name="__codelineno-20-34" href="#__codelineno-20-34"></a>0x3c05<span class="w">           </span>source_addr0:<span class="w"> </span>0x44332211
<a id="__codelineno-20-35" name="__codelineno-20-35" href="#__codelineno-20-35"></a>0x3c06<span class="w">           </span>source_addr1:<span class="w"> </span>0x00006655
<a id="__codelineno-20-36" name="__codelineno-20-36" href="#__codelineno-20-36"></a>0x3c07<span class="w">             </span>dest_addr0:<span class="w"> </span>0xaa998877
<a id="__codelineno-20-37" name="__codelineno-20-37" href="#__codelineno-20-37"></a>0x3c08<span class="w">             </span>dest_addr1:<span class="w"> </span>0x0000ccbb
<a id="__codelineno-20-38" name="__codelineno-20-38" href="#__codelineno-20-38"></a>0x3c09<span class="w">        </span>packet_tx_count:<span class="w"> </span>0x00000064
<a id="__codelineno-20-39" name="__codelineno-20-39" href="#__codelineno-20-39"></a>0x3c0a<span class="w">              </span>rnd_seed0:<span class="w"> </span>0x5eed0000
<a id="__codelineno-20-40" name="__codelineno-20-40" href="#__codelineno-20-40"></a>0x3c0b<span class="w">              </span>rnd_seed1:<span class="w"> </span>0x5eed0001
<a id="__codelineno-20-41" name="__codelineno-20-41" href="#__codelineno-20-41"></a>0x3c0c<span class="w">              </span>rnd_seed2:<span class="w"> </span>0x00025eed
<a id="__codelineno-20-42" name="__codelineno-20-42" href="#__codelineno-20-42"></a>0x3c0d<span class="w">             </span>pkt_length:<span class="w"> </span>0x00000040
<a id="__codelineno-20-43" name="__codelineno-20-43" href="#__codelineno-20-43"></a>0x3cf4<span class="w">          </span>tx_sta_tstamp:<span class="w"> </span>0x02c1a766
<a id="__codelineno-20-44" name="__codelineno-20-44" href="#__codelineno-20-44"></a>0x3cf5<span class="w">          </span>tx_end_tstamp:<span class="w"> </span>0x02c1abd6
<a id="__codelineno-20-45" name="__codelineno-20-45" href="#__codelineno-20-45"></a>0x3d00<span class="w">                </span>num_pkt:<span class="w"> </span>0xffffffff
<a id="__codelineno-20-46" name="__codelineno-20-46" href="#__codelineno-20-46"></a>0x3d01<span class="w">               </span>pkt_good:<span class="w"> </span>0x00000063
<a id="__codelineno-20-47" name="__codelineno-20-47" href="#__codelineno-20-47"></a>0x3d02<span class="w">                </span>pkt_bad:<span class="w"> </span>0x00000000
<a id="__codelineno-20-48" name="__codelineno-20-48" href="#__codelineno-20-48"></a>0x3d07<span class="w">            </span>avst_rx_err:<span class="w"> </span>0x00000000
<a id="__codelineno-20-49" name="__codelineno-20-49" href="#__codelineno-20-49"></a>0x3d0b<span class="w">          </span>rx_sta_tstamp:<span class="w"> </span>0x02c1a85d
<a id="__codelineno-20-50" name="__codelineno-20-50" href="#__codelineno-20-50"></a>0x3d0c<span class="w">          </span>rx_end_tstamp:<span class="w"> </span>0x02c1acd2
<a id="__codelineno-20-51" name="__codelineno-20-51" href="#__codelineno-20-51"></a>0x3e00<span class="w">               </span>mac_loop:<span class="w"> </span>0x00000000
<a id="__codelineno-20-52" name="__codelineno-20-52" href="#__codelineno-20-52"></a>
<a id="__codelineno-20-53" name="__codelineno-20-53" href="#__codelineno-20-53"></a>HSSI<span class="w"> </span>performance:
<a id="__codelineno-20-54" name="__codelineno-20-54" href="#__codelineno-20-54"></a><span class="w">        </span>Selected<span class="w"> </span>clock<span class="w"> </span>frequency<span class="w"> </span>:<span class="w"> </span><span class="m">402</span>.832<span class="w"> </span>MHz
<a id="__codelineno-20-55" name="__codelineno-20-55" href="#__codelineno-20-55"></a><span class="w">        </span>Latency<span class="w"> </span>minimum<span class="w"> </span>:<span class="w"> </span><span class="m">613</span>.159<span class="w"> </span>ns
<a id="__codelineno-20-56" name="__codelineno-20-56" href="#__codelineno-20-56"></a><span class="w">        </span>Latency<span class="w"> </span>maximum<span class="w"> </span>:<span class="w"> </span><span class="m">625</span>.571<span class="w"> </span>ns
<a id="__codelineno-20-57" name="__codelineno-20-57" href="#__codelineno-20-57"></a><span class="w">        </span>Achieved<span class="w"> </span>Tx<span class="w"> </span>throughput<span class="w"> </span>:<span class="w"> </span><span class="m">15</span>.8863<span class="w"> </span>GB/s
<a id="__codelineno-20-58" name="__codelineno-20-58" href="#__codelineno-20-58"></a><span class="w">        </span>Achieved<span class="w"> </span>Rx<span class="w"> </span>throughput<span class="w"> </span>:<span class="w"> </span><span class="m">15</span>.8167<span class="w"> </span>GB/s
</code></pre></div>
</li>
</ol>
<p>The <code>hssi_loopback</code> utility works in conjunction with a packet generator accelerator function unit (<abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>) to test high-speed serial interface (HSSI) cards. <code>hssi_loopback</code> tests both external and internal loopbacks.</p>
<p>The <code>hssistats</code> tool provides the MAC statistics.</p>





                
              </article>
            </div>
          
          
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
            Back to top
          </button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../../../../..", "features": ["navigation.instant", "navigation.tracking", "navigation.tabs", "navigation.tabs.sticky", "navigation.top", "navigation.indexes", "search.suggest", "search.highlight", "content.code.copy", "navigation.indexes", "toc.follow"], "search": "../../../../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": {"default": "ofs-2023.1", "provider": "mike"}}</script>
    
    
      <script src="../../../../../assets/javascripts/bundle.fac441b0.min.js"></script>
      
    
  <script>document$.subscribe(() => {const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});})</script></body>
</html>