ARM GAS  /tmp/cc3GLcg5.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sys.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.sys_msleep,"ax",%progbits
  18              		.align	1
  19              		.global	sys_msleep
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	sys_msleep:
  25              	.LVL0:
  26              	.LFB102:
  27              		.file 1 "Middlewares/Third_Party/LwIP/src/core/sys.c"
   1:Middlewares/Third_Party/LwIP/src/core/sys.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * lwIP Operating System abstraction
   4:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
   6:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
   7:Middlewares/Third_Party/LwIP/src/core/sys.c **** /*
   8:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
   9:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * All rights reserved.
  10:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  11:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Redistribution and use in source and binary forms, with or without modification,
  12:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * are permitted provided that the following conditions are met:
  13:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  14:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  15:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    this list of conditions and the following disclaimer.
  16:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  17:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    this list of conditions and the following disclaimer in the documentation
  18:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    and/or other materials provided with the distribution.
  19:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 3. The name of the author may not be used to endorse or promote products
  20:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    derived from this software without specific prior written permission.
  21:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  22:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  23:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  24:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  25:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  26:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  27:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  30:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  31:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * OF SUCH DAMAGE.
ARM GAS  /tmp/cc3GLcg5.s 			page 2


  32:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  33:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * This file is part of the lwIP TCP/IP stack.
  34:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  35:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Author: Adam Dunkels <adam@sics.se>
  36:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  37:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
  38:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  39:Middlewares/Third_Party/LwIP/src/core/sys.c **** /**
  40:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_layer Porting (system abstraction layer)
  41:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup lwip
  42:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @verbinclude "sys_arch.txt"
  43:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  44:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_os OS abstraction layer
  45:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_layer
  46:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * No need to implement functions in this section in NO_SYS mode.
  47:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  48:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_sem Semaphores
  49:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_os
  50:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  51:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_mutex Mutexes
  52:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_os
  53:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Mutexes are recommended to correctly handle priority inversion,
  54:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * especially if you use LWIP_CORE_LOCKING .
  55:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  56:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_mbox Mailboxes
  57:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_os
  58:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  59:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_time Time
  60:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_layer
  61:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  62:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_prot Critical sections
  63:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_layer
  64:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Used to protect short regions of code against concurrent access.
  65:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * - Your system is a bare-metal system (probably with an RTOS)
  66:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *   and interrupts are under your control:
  67:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *   Implement this as LockInterrupts() / UnlockInterrupts()
  68:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * - Your system uses an RTOS with deferred interrupt handling from a
  69:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *   worker thread: Implement as a global mutex or lock/unlock scheduler
  70:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * - Your system uses a high-level OS with e.g. POSIX signals:
  71:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *   Implement as a global mutex
  72:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  73:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @defgroup sys_misc Misc
  74:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @ingroup sys_os
  75:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
  76:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  77:Middlewares/Third_Party/LwIP/src/core/sys.c **** #include "lwip/opt.h"
  78:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  79:Middlewares/Third_Party/LwIP/src/core/sys.c **** #include "lwip/sys.h"
  80:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  81:Middlewares/Third_Party/LwIP/src/core/sys.c **** /* Most of the functions defined in sys.h must be implemented in the
  82:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * architecture-dependent file sys_arch.c */
  83:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  84:Middlewares/Third_Party/LwIP/src/core/sys.c **** #if !NO_SYS
  85:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  86:Middlewares/Third_Party/LwIP/src/core/sys.c **** #ifndef sys_msleep
  87:Middlewares/Third_Party/LwIP/src/core/sys.c **** /**
  88:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Sleep for some ms. Timeouts are NOT processed while sleeping.
ARM GAS  /tmp/cc3GLcg5.s 			page 3


  89:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  90:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @param ms number of milliseconds to sleep
  91:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
  92:Middlewares/Third_Party/LwIP/src/core/sys.c **** void
  93:Middlewares/Third_Party/LwIP/src/core/sys.c **** sys_msleep(u32_t ms)
  94:Middlewares/Third_Party/LwIP/src/core/sys.c **** {
  28              		.loc 1 94 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  95:Middlewares/Third_Party/LwIP/src/core/sys.c ****   if (ms > 0) {
  32              		.loc 1 95 3 view .LVU1
  33              		.loc 1 95 6 is_stmt 0 view .LVU2
  34 0000 00B9     		cbnz	r0, .L8
  35 0002 7047     		bx	lr
  36              	.L8:
  94:Middlewares/Third_Party/LwIP/src/core/sys.c ****   if (ms > 0) {
  37              		.loc 1 94 1 view .LVU3
  38 0004 10B5     		push	{r4, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 4, -8
  42              		.cfi_offset 14, -4
  43 0006 82B0     		sub	sp, sp, #8
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 16
  46 0008 0446     		mov	r4, r0
  47              	.LBB2:
  96:Middlewares/Third_Party/LwIP/src/core/sys.c ****     sys_sem_t delaysem;
  48              		.loc 1 96 5 is_stmt 1 view .LVU4
  97:Middlewares/Third_Party/LwIP/src/core/sys.c ****     err_t err = sys_sem_new(&delaysem, 0);
  49              		.loc 1 97 5 view .LVU5
  50              		.loc 1 97 17 is_stmt 0 view .LVU6
  51 000a 0021     		movs	r1, #0
  52 000c 01A8     		add	r0, sp, #4
  53              	.LVL1:
  54              		.loc 1 97 17 view .LVU7
  55 000e FFF7FEFF 		bl	sys_sem_new
  56              	.LVL2:
  98:Middlewares/Third_Party/LwIP/src/core/sys.c ****     if (err == ERR_OK) {
  57              		.loc 1 98 5 is_stmt 1 view .LVU8
  58              		.loc 1 98 8 is_stmt 0 view .LVU9
  59 0012 08B1     		cbz	r0, .L9
  60              	.LVL3:
  61              	.L1:
  62              		.loc 1 98 8 view .LVU10
  63              	.LBE2:
  99:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_arch_sem_wait(&delaysem, ms);
 100:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_sem_free(&delaysem);
 101:Middlewares/Third_Party/LwIP/src/core/sys.c ****     }
 102:Middlewares/Third_Party/LwIP/src/core/sys.c ****   }
 103:Middlewares/Third_Party/LwIP/src/core/sys.c **** }
  64              		.loc 1 103 1 view .LVU11
  65 0014 02B0     		add	sp, sp, #8
  66              	.LCFI2:
  67              		.cfi_remember_state
  68              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc3GLcg5.s 			page 4


  69              		@ sp needed
  70 0016 10BD     		pop	{r4, pc}
  71              	.LVL4:
  72              	.L9:
  73              	.LCFI3:
  74              		.cfi_restore_state
  75              	.LBB3:
  99:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_arch_sem_wait(&delaysem, ms);
  76              		.loc 1 99 7 is_stmt 1 view .LVU12
  77 0018 2146     		mov	r1, r4
  78 001a 01A8     		add	r0, sp, #4
  79              	.LVL5:
  99:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_arch_sem_wait(&delaysem, ms);
  80              		.loc 1 99 7 is_stmt 0 view .LVU13
  81 001c FFF7FEFF 		bl	sys_arch_sem_wait
  82              	.LVL6:
 100:Middlewares/Third_Party/LwIP/src/core/sys.c ****     }
  83              		.loc 1 100 7 is_stmt 1 view .LVU14
  84 0020 01A8     		add	r0, sp, #4
  85 0022 FFF7FEFF 		bl	sys_sem_free
  86              	.LVL7:
  87              	.LBE3:
  88              		.loc 1 103 1 is_stmt 0 view .LVU15
  89 0026 F5E7     		b	.L1
  90              		.cfi_endproc
  91              	.LFE102:
  93              		.text
  94              	.Letext0:
  95              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
  96              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
  97              		.file 4 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
  98              		.file 5 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
  99              		.file 6 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 100              		.file 7 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 101              		.file 8 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 102              		.file 9 "Middlewares/Third_Party/LwIP/system/arch/sys_arch.h"
 103              		.file 10 "Middlewares/Third_Party/LwIP/src/include/lwip/sys.h"
ARM GAS  /tmp/cc3GLcg5.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 sys.c
     /tmp/cc3GLcg5.s:18     .text.sys_msleep:0000000000000000 $t
     /tmp/cc3GLcg5.s:24     .text.sys_msleep:0000000000000000 sys_msleep

UNDEFINED SYMBOLS
sys_sem_new
sys_arch_sem_wait
sys_sem_free
