// Seed: 3175167164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wor id_0
);
  wire id_2;
  tri1 id_3;
  supply1 id_4;
  uwire id_5 = 1;
  wire id_6;
  id_7(
      ~id_3, 1, ~id_5 ^ id_8, !id_8, 1, id_4
  ); module_0(
      id_4, id_6, id_6, id_3, id_6, id_4, id_2
  );
endmodule
