

================================================================
== Vivado HLS Report for 'Cipher'
================================================================
* Date:           Tue Jul  4 18:06:35 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol1
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.100|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1250|  1250|  1250|  1250|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |  1164|  1164|       128|          -|          -|     9|    no    |
        | + SubBytes_label2    |    56|    56|        14|          -|          -|     4|    no    |
        |  ++ SubBytes_label3  |    12|    12|         3|          -|          -|     4|    no    |
        | + Loop 1.2           |    16|    16|         4|          -|          -|     4|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 8 5 
5 --> 6 4 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 24 19 
19 --> 20 23 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 3 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 26 [2/2] (1.46ns)   --->   "call fastcc void @AddRoundKey(i8 0, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:435]   --->   Operation 26 'call' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 1" [c_src/aes.c:297->c_src/aes.c:443]   --->   Operation 27 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [16 x i8]* %state, i64 0, i64 5" [c_src/aes.c:298->c_src/aes.c:443]   --->   Operation 28 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr [16 x i8]* %state, i64 0, i64 9" [c_src/aes.c:299->c_src/aes.c:443]   --->   Operation 29 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr [16 x i8]* %state, i64 0, i64 13" [c_src/aes.c:300->c_src/aes.c:443]   --->   Operation 30 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr [16 x i8]* %state, i64 0, i64 2" [c_src/aes.c:304->c_src/aes.c:443]   --->   Operation 31 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 10" [c_src/aes.c:305->c_src/aes.c:443]   --->   Operation 32 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 6" [c_src/aes.c:308->c_src/aes.c:443]   --->   Operation 33 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr [16 x i8]* %state, i64 0, i64 14" [c_src/aes.c:309->c_src/aes.c:443]   --->   Operation 34 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr [16 x i8]* %state, i64 0, i64 3" [c_src/aes.c:313->c_src/aes.c:443]   --->   Operation 35 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr [16 x i8]* %state, i64 0, i64 15" [c_src/aes.c:314->c_src/aes.c:443]   --->   Operation 36 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr [16 x i8]* %state, i64 0, i64 11" [c_src/aes.c:315->c_src/aes.c:443]   --->   Operation 37 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr [16 x i8]* %state, i64 0, i64 7" [c_src/aes.c:316->c_src/aes.c:443]   --->   Operation 38 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i8 0, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:435]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (1.39ns)   --->   "br label %1" [c_src/aes.c:441]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.39>

State 3 <SV = 2> <Delay = 1.39>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%round_0 = phi i8 [ 1, %0 ], [ %round, %MixColumns.exit ]"   --->   Operation 41 'phi' 'round_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.39ns)   --->   "br label %2" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.39>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 0, %1 ], [ %i, %SubBytes_label2_end ]"   --->   Operation 43 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.98ns)   --->   "%icmp_ln283 = icmp eq i3 %i_0_i, -4" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 44 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.45ns)   --->   "%i = add i3 %i_0_i, 1" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 46 'add' 'i' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln283, label %SubBytes.exit, label %SubBytes_label2_begin" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str3) nounwind" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 49 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i3 %i_0_i to i6" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 50 'zext' 'zext_ln284' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.39ns)   --->   "br label %3" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 51 'br' <Predicate = (!icmp_ln283)> <Delay = 1.39>
ST_4 : Operation 52 [2/2] (1.76ns)   --->   "%temp = load i8* %state_addr, align 1" [c_src/aes.c:297->c_src/aes.c:443]   --->   Operation 52 'load' 'temp' <Predicate = (icmp_ln283)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 53 [2/2] (1.76ns)   --->   "%state_load = load i8* %state_addr_1, align 1" [c_src/aes.c:298->c_src/aes.c:443]   --->   Operation 53 'load' 'state_load' <Predicate = (icmp_ln283)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 3.35>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%j_0_i = phi i3 [ 0, %SubBytes_label2_begin ], [ %j, %4 ]"   --->   Operation 54 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln284 = icmp eq i3 %j_0_i, -4" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 55 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 56 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.45ns)   --->   "%j = add i3 %j_0_i, 1" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 57 'add' 'j' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln284, label %SubBytes_label2_end, label %4" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_0_i, i2 0)" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i5 %tmp to i6" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 60 'zext' 'zext_ln285' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.58ns)   --->   "%add_ln285 = add i6 %zext_ln284, %zext_ln285" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 61 'add' 'add_ln285' <Predicate = (!icmp_ln284)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln285_1 = zext i6 %add_ln285 to i64" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 62 'zext' 'zext_ln285_1' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln285_1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 63 'getelementptr' 'state_addr_12' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.76ns)   --->   "%state_load_11 = load i8* %state_addr_12, align 1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 64 'load' 'state_load_11' <Predicate = (!icmp_ln284)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str3, i32 %tmp_i) nounwind" [c_src/aes.c:287->c_src/aes.c:442]   --->   Operation 65 'specregionend' 'empty_43' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %2" [c_src/aes.c:283->c_src/aes.c:442]   --->   Operation 66 'br' <Predicate = (icmp_ln284)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.54>
ST_6 : Operation 67 [1/2] (1.76ns)   --->   "%state_load_11 = load i8* %state_addr_12, align 1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 67 'load' 'state_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln285_2 = zext i8 %state_load_11 to i64" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 68 'zext' 'zext_ln285_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_2" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 69 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 70 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 4.54>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 72 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 73 [1/1] (1.76ns)   --->   "store i8 %sbox_load, i8* %state_addr_12, align 1" [c_src/aes.c:285->c_src/aes.c:442]   --->   Operation 73 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %3" [c_src/aes.c:284->c_src/aes.c:442]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.76>
ST_8 : Operation 75 [1/2] (1.76ns)   --->   "%temp = load i8* %state_addr, align 1" [c_src/aes.c:297->c_src/aes.c:443]   --->   Operation 75 'load' 'temp' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 76 [1/2] (1.76ns)   --->   "%state_load = load i8* %state_addr_1, align 1" [c_src/aes.c:298->c_src/aes.c:443]   --->   Operation 76 'load' 'state_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 77 [2/2] (1.76ns)   --->   "%state_load_1 = load i8* %state_addr_2, align 1" [c_src/aes.c:299->c_src/aes.c:443]   --->   Operation 77 'load' 'state_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 78 [2/2] (1.76ns)   --->   "%state_load_2 = load i8* %state_addr_3, align 1" [c_src/aes.c:300->c_src/aes.c:443]   --->   Operation 78 'load' 'state_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 5> <Delay = 1.76>
ST_9 : Operation 79 [1/2] (1.76ns)   --->   "%state_load_1 = load i8* %state_addr_2, align 1" [c_src/aes.c:299->c_src/aes.c:443]   --->   Operation 79 'load' 'state_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 80 [1/2] (1.76ns)   --->   "%state_load_2 = load i8* %state_addr_3, align 1" [c_src/aes.c:300->c_src/aes.c:443]   --->   Operation 80 'load' 'state_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 81 [2/2] (1.76ns)   --->   "%temp_1 = load i8* %state_addr_4, align 1" [c_src/aes.c:304->c_src/aes.c:443]   --->   Operation 81 'load' 'temp_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 82 [2/2] (1.76ns)   --->   "%state_load_4 = load i8* %state_addr_5, align 1" [c_src/aes.c:305->c_src/aes.c:443]   --->   Operation 82 'load' 'state_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 6> <Delay = 1.76>
ST_10 : Operation 83 [1/2] (1.76ns)   --->   "%temp_1 = load i8* %state_addr_4, align 1" [c_src/aes.c:304->c_src/aes.c:443]   --->   Operation 83 'load' 'temp_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 84 [1/2] (1.76ns)   --->   "%state_load_4 = load i8* %state_addr_5, align 1" [c_src/aes.c:305->c_src/aes.c:443]   --->   Operation 84 'load' 'state_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 85 [2/2] (1.76ns)   --->   "%temp_2 = load i8* %state_addr_6, align 1" [c_src/aes.c:308->c_src/aes.c:443]   --->   Operation 85 'load' 'temp_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 86 [2/2] (1.76ns)   --->   "%state_load_6 = load i8* %state_addr_7, align 1" [c_src/aes.c:309->c_src/aes.c:443]   --->   Operation 86 'load' 'state_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 7> <Delay = 1.76>
ST_11 : Operation 87 [1/2] (1.76ns)   --->   "%temp_2 = load i8* %state_addr_6, align 1" [c_src/aes.c:308->c_src/aes.c:443]   --->   Operation 87 'load' 'temp_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 88 [1/2] (1.76ns)   --->   "%state_load_6 = load i8* %state_addr_7, align 1" [c_src/aes.c:309->c_src/aes.c:443]   --->   Operation 88 'load' 'state_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 89 [2/2] (1.76ns)   --->   "%temp_3 = load i8* %state_addr_8, align 1" [c_src/aes.c:313->c_src/aes.c:443]   --->   Operation 89 'load' 'temp_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 90 [2/2] (1.76ns)   --->   "%state_load_8 = load i8* %state_addr_9, align 1" [c_src/aes.c:314->c_src/aes.c:443]   --->   Operation 90 'load' 'state_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 8> <Delay = 1.76>
ST_12 : Operation 91 [1/2] (1.76ns)   --->   "%temp_3 = load i8* %state_addr_8, align 1" [c_src/aes.c:313->c_src/aes.c:443]   --->   Operation 91 'load' 'temp_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 92 [1/2] (1.76ns)   --->   "%state_load_8 = load i8* %state_addr_9, align 1" [c_src/aes.c:314->c_src/aes.c:443]   --->   Operation 92 'load' 'state_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 93 [2/2] (1.76ns)   --->   "%state_load_9 = load i8* %state_addr_10, align 1" [c_src/aes.c:315->c_src/aes.c:443]   --->   Operation 93 'load' 'state_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 94 [2/2] (1.76ns)   --->   "%state_load_10 = load i8* %state_addr_11, align 1" [c_src/aes.c:316->c_src/aes.c:443]   --->   Operation 94 'load' 'state_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 9> <Delay = 1.76>
ST_13 : Operation 95 [1/1] (1.76ns)   --->   "store i8 %state_load, i8* %state_addr, align 1" [c_src/aes.c:298->c_src/aes.c:443]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 96 [1/1] (1.76ns)   --->   "store i8 %state_load_1, i8* %state_addr_1, align 1" [c_src/aes.c:299->c_src/aes.c:443]   --->   Operation 96 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 97 [1/2] (1.76ns)   --->   "%state_load_9 = load i8* %state_addr_10, align 1" [c_src/aes.c:315->c_src/aes.c:443]   --->   Operation 97 'load' 'state_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 98 [1/2] (1.76ns)   --->   "%state_load_10 = load i8* %state_addr_11, align 1" [c_src/aes.c:316->c_src/aes.c:443]   --->   Operation 98 'load' 'state_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 10> <Delay = 1.76>
ST_14 : Operation 99 [1/1] (1.76ns)   --->   "store i8 %state_load_2, i8* %state_addr_2, align 1" [c_src/aes.c:300->c_src/aes.c:443]   --->   Operation 99 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 100 [1/1] (1.76ns)   --->   "store i8 %temp, i8* %state_addr_3, align 1" [c_src/aes.c:301->c_src/aes.c:443]   --->   Operation 100 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 11> <Delay = 1.76>
ST_15 : Operation 101 [1/1] (1.76ns)   --->   "store i8 %state_load_4, i8* %state_addr_4, align 1" [c_src/aes.c:305->c_src/aes.c:443]   --->   Operation 101 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 102 [1/1] (1.76ns)   --->   "store i8 %temp_1, i8* %state_addr_5, align 1" [c_src/aes.c:306->c_src/aes.c:443]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 12> <Delay = 1.76>
ST_16 : Operation 103 [1/1] (1.76ns)   --->   "store i8 %state_load_6, i8* %state_addr_6, align 1" [c_src/aes.c:309->c_src/aes.c:443]   --->   Operation 103 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 104 [1/1] (1.76ns)   --->   "store i8 %temp_2, i8* %state_addr_7, align 1" [c_src/aes.c:310->c_src/aes.c:443]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 13> <Delay = 1.76>
ST_17 : Operation 105 [1/1] (1.76ns)   --->   "store i8 %state_load_8, i8* %state_addr_8, align 1" [c_src/aes.c:314->c_src/aes.c:443]   --->   Operation 105 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 106 [1/1] (1.76ns)   --->   "store i8 %state_load_9, i8* %state_addr_9, align 1" [c_src/aes.c:315->c_src/aes.c:443]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 14> <Delay = 1.76>
ST_18 : Operation 107 [1/1] (1.76ns)   --->   "store i8 %state_load_10, i8* %state_addr_10, align 1" [c_src/aes.c:316->c_src/aes.c:443]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 108 [1/1] (1.76ns)   --->   "store i8 %temp_3, i8* %state_addr_11, align 1" [c_src/aes.c:317->c_src/aes.c:443]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 109 [1/1] (1.21ns)   --->   "%icmp_ln444 = icmp eq i8 %round_0, 10" [c_src/aes.c:444]   --->   Operation 109 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 110 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %6, label %.preheader.preheader" [c_src/aes.c:444]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (1.39ns)   --->   "br label %.preheader" [c_src/aes.c:326->c_src/aes.c:447]   --->   Operation 112 'br' <Predicate = (!icmp_ln444)> <Delay = 1.39>

State 19 <SV = 15> <Delay = 1.76>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%i_0_i3 = phi i3 [ %i_6, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 113 'phi' 'i_0_i3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.98ns)   --->   "%icmp_ln326 = icmp eq i3 %i_0_i3, -4" [c_src/aes.c:326->c_src/aes.c:447]   --->   Operation 114 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 115 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (1.45ns)   --->   "%i_6 = add i3 %i_0_i3, 1" [c_src/aes.c:326->c_src/aes.c:447]   --->   Operation 116 'add' 'i_6' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln326, label %MixColumns.exit, label %5" [c_src/aes.c:326->c_src/aes.c:447]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i3, i2 0)" [c_src/aes.c:327->c_src/aes.c:447]   --->   Operation 118 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i5 %tmp_1 to i64" [c_src/aes.c:327->c_src/aes.c:447]   --->   Operation 119 'zext' 'zext_ln327' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln327" [c_src/aes.c:327->c_src/aes.c:447]   --->   Operation 120 'getelementptr' 'state_addr_13' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln328 = or i5 %tmp_1, 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 121 'or' 'or_ln328' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln328)" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 122 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_2" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 123 'getelementptr' 'state_addr_14' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_19 : Operation 124 [2/2] (1.76ns)   --->   "%t = load i8* %state_addr_13, align 1" [c_src/aes.c:327->c_src/aes.c:447]   --->   Operation 124 'load' 't' <Predicate = (!icmp_ln326)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 125 [2/2] (1.76ns)   --->   "%state_load_13 = load i8* %state_addr_14, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 125 'load' 'state_load_13' <Predicate = (!icmp_ln326)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 126 [2/2] (1.46ns)   --->   "call fastcc void @AddRoundKey(i8 %round_0, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:448]   --->   Operation 126 'call' <Predicate = (icmp_ln326)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 127 [1/1] (1.63ns)   --->   "%round = add i8 %round_0, 1" [c_src/aes.c:441]   --->   Operation 127 'add' 'round' <Predicate = (icmp_ln326)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 1.76>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln328_1 = or i5 %tmp_1, 2" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 128 'or' 'or_ln328_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln328_1)" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 129 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_3" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 130 'getelementptr' 'state_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln328_2 = or i5 %tmp_1, 3" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 131 'or' 'or_ln328_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln328_2)" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 132 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_4" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 133 'getelementptr' 'state_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/2] (1.76ns)   --->   "%t = load i8* %state_addr_13, align 1" [c_src/aes.c:327->c_src/aes.c:447]   --->   Operation 134 'load' 't' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 135 [1/2] (1.76ns)   --->   "%state_load_13 = load i8* %state_addr_14, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 135 'load' 'state_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 136 [2/2] (1.76ns)   --->   "%state_load_14 = load i8* %state_addr_15, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 136 'load' 'state_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 137 [2/2] (1.76ns)   --->   "%state_load_15 = load i8* %state_addr_16, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 137 'load' 'state_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 21 <SV = 17> <Delay = 6.10>
ST_21 : Operation 138 [1/2] (1.76ns)   --->   "%state_load_14 = load i8* %state_addr_15, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 138 'load' 'state_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 139 [1/2] (1.76ns)   --->   "%state_load_15 = load i8* %state_addr_16, align 1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 139 'load' 'state_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 140 [1/1] (0.79ns)   --->   "%Tm = xor i8 %state_load_13, %t" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 140 'xor' 'Tm' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [1/1] (0.79ns)   --->   "%xor_ln328_1 = xor i8 %state_load_14, %Tm" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 141 'xor' 'xor_ln328_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.79ns)   --->   "%Tmp = xor i8 %state_load_15, %xor_ln328_1" [c_src/aes.c:328->c_src/aes.c:447]   --->   Operation 142 'xor' 'Tmp' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_1)   --->   "%shl_ln320 = shl i8 %Tm, 1" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447]   --->   Operation 143 'shl' 'shl_ln320' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm, i32 7)" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447]   --->   Operation 144 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_1)   --->   "%select_ln320 = select i1 %tmp_5, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447]   --->   Operation 145 'select' 'select_ln320' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_1)   --->   "%xor_ln331 = xor i8 %t, %select_ln320" [c_src/aes.c:331->c_src/aes.c:447]   --->   Operation 146 'xor' 'xor_ln331' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_1)   --->   "%xor_ln331_2 = xor i8 %shl_ln320, %Tmp" [c_src/aes.c:331->c_src/aes.c:447]   --->   Operation 147 'xor' 'xor_ln331_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln331_1 = xor i8 %xor_ln331_2, %xor_ln331" [c_src/aes.c:331->c_src/aes.c:447]   --->   Operation 148 'xor' 'xor_ln331_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (1.76ns)   --->   "store i8 %xor_ln331_1, i8* %state_addr_13, align 1" [c_src/aes.c:331->c_src/aes.c:447]   --->   Operation 149 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 150 [1/1] (0.79ns)   --->   "%Tm_1 = xor i8 %state_load_14, %state_load_13" [c_src/aes.c:332->c_src/aes.c:447]   --->   Operation 150 'xor' 'Tm_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_1)   --->   "%shl_ln320_1 = shl i8 %Tm_1, 1" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447]   --->   Operation 151 'shl' 'shl_ln320_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_1, i32 7)" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447]   --->   Operation 152 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_1)   --->   "%select_ln320_1 = select i1 %tmp_6, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447]   --->   Operation 153 'select' 'select_ln320_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_1)   --->   "%xor_ln334 = xor i8 %state_load_13, %select_ln320_1" [c_src/aes.c:334->c_src/aes.c:447]   --->   Operation 154 'xor' 'xor_ln334' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_1)   --->   "%xor_ln334_2 = xor i8 %shl_ln320_1, %Tmp" [c_src/aes.c:334->c_src/aes.c:447]   --->   Operation 155 'xor' 'xor_ln334_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln334_1 = xor i8 %xor_ln334_2, %xor_ln334" [c_src/aes.c:334->c_src/aes.c:447]   --->   Operation 156 'xor' 'xor_ln334_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (1.76ns)   --->   "store i8 %xor_ln334_1, i8* %state_addr_14, align 1" [c_src/aes.c:334->c_src/aes.c:447]   --->   Operation 157 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 158 [1/1] (0.79ns)   --->   "%Tm_2 = xor i8 %state_load_15, %state_load_14" [c_src/aes.c:335->c_src/aes.c:447]   --->   Operation 158 'xor' 'Tm_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_1)   --->   "%shl_ln320_2 = shl i8 %Tm_2, 1" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447]   --->   Operation 159 'shl' 'shl_ln320_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_1)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_2, i32 7)" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447]   --->   Operation 160 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_1)   --->   "%select_ln320_2 = select i1 %tmp_7, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447]   --->   Operation 161 'select' 'select_ln320_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_1)   --->   "%xor_ln337 = xor i8 %state_load_14, %select_ln320_2" [c_src/aes.c:337->c_src/aes.c:447]   --->   Operation 162 'xor' 'xor_ln337' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_1)   --->   "%xor_ln337_2 = xor i8 %shl_ln320_2, %Tmp" [c_src/aes.c:337->c_src/aes.c:447]   --->   Operation 163 'xor' 'xor_ln337_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln337_1 = xor i8 %xor_ln337_2, %xor_ln337" [c_src/aes.c:337->c_src/aes.c:447]   --->   Operation 164 'xor' 'xor_ln337_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/1] (0.79ns)   --->   "%Tm_3 = xor i8 %state_load_15, %t" [c_src/aes.c:338->c_src/aes.c:447]   --->   Operation 165 'xor' 'Tm_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%shl_ln320_3 = shl i8 %Tm_3, 1" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447]   --->   Operation 166 'shl' 'shl_ln320_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_3, i32 7)" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447]   --->   Operation 167 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%select_ln320_3 = select i1 %tmp_8, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447]   --->   Operation 168 'select' 'select_ln320_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%xor_ln340_1 = xor i8 %shl_ln320_3, %xor_ln328_1" [c_src/aes.c:340->c_src/aes.c:447]   --->   Operation 169 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln340 = xor i8 %xor_ln340_1, %select_ln320_3" [c_src/aes.c:340->c_src/aes.c:447]   --->   Operation 170 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 1.76>
ST_22 : Operation 171 [1/1] (1.76ns)   --->   "store i8 %xor_ln337_1, i8* %state_addr_15, align 1" [c_src/aes.c:337->c_src/aes.c:447]   --->   Operation 171 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 172 [1/1] (1.76ns)   --->   "store i8 %xor_ln340, i8* %state_addr_16, align 1" [c_src/aes.c:340->c_src/aes.c:447]   --->   Operation 172 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "br label %.preheader" [c_src/aes.c:326->c_src/aes.c:447]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 16> <Delay = 0.00>
ST_23 : Operation 174 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i8 %round_0, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:448]   --->   Operation 174 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "br label %1" [c_src/aes.c:441]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 15> <Delay = 1.46>
ST_24 : Operation 176 [2/2] (1.46ns)   --->   "call fastcc void @AddRoundKey(i8 10, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:451]   --->   Operation 176 'call' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 16> <Delay = 0.00>
ST_25 : Operation 177 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i8 10, [16 x i8]* %state, [176 x i8]* %RoundKey)" [c_src/aes.c:451]   --->   Operation 177 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "ret void" [c_src/aes.c:452]   --->   Operation 178 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	'call' operation ('call_ln435', c_src/aes.c:435) to 'AddRoundKey' [16]  (1.46 ns)

 <State 2>: 1.39ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('round') with incoming values : ('round', c_src/aes.c:441) [19]  (1.39 ns)

 <State 3>: 1.39ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', c_src/aes.c:283->c_src/aes.c:442) [22]  (1.39 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	'load' operation ('temp', c_src/aes.c:297->c_src/aes.c:443) on array 'state' [55]  (1.77 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', c_src/aes.c:284->c_src/aes.c:442) [33]  (0 ns)
	'add' operation ('add_ln285', c_src/aes.c:285->c_src/aes.c:442) [42]  (1.58 ns)
	'getelementptr' operation ('state_addr_12', c_src/aes.c:285->c_src/aes.c:442) [44]  (0 ns)
	'load' operation ('state_load_11', c_src/aes.c:285->c_src/aes.c:442) on array 'state' [45]  (1.77 ns)

 <State 6>: 4.54ns
The critical path consists of the following:
	'load' operation ('state_load_11', c_src/aes.c:285->c_src/aes.c:442) on array 'state' [45]  (1.77 ns)
	'getelementptr' operation ('sbox_addr', c_src/aes.c:285->c_src/aes.c:442) [47]  (0 ns)
	'load' operation ('sbox_load', c_src/aes.c:285->c_src/aes.c:442) on array 'sbox' [48]  (2.77 ns)

 <State 7>: 4.54ns
The critical path consists of the following:
	'load' operation ('sbox_load', c_src/aes.c:285->c_src/aes.c:442) on array 'sbox' [48]  (2.77 ns)
	'store' operation ('store_ln285', c_src/aes.c:285->c_src/aes.c:442) of variable 'sbox_load', c_src/aes.c:285->c_src/aes.c:442 on array 'state' [49]  (1.77 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'load' operation ('temp', c_src/aes.c:297->c_src/aes.c:443) on array 'state' [55]  (1.77 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	'load' operation ('state_load_1', c_src/aes.c:299->c_src/aes.c:443) on array 'state' [58]  (1.77 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	'load' operation ('temp', c_src/aes.c:304->c_src/aes.c:443) on array 'state' [63]  (1.77 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	'load' operation ('temp', c_src/aes.c:308->c_src/aes.c:443) on array 'state' [67]  (1.77 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	'load' operation ('temp', c_src/aes.c:313->c_src/aes.c:443) on array 'state' [71]  (1.77 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln298', c_src/aes.c:298->c_src/aes.c:443) of variable 'state_load', c_src/aes.c:298->c_src/aes.c:443 on array 'state' [57]  (1.77 ns)

 <State 14>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln300', c_src/aes.c:300->c_src/aes.c:443) of variable 'state_load_2', c_src/aes.c:300->c_src/aes.c:443 on array 'state' [61]  (1.77 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln305', c_src/aes.c:305->c_src/aes.c:443) of variable 'state_load_4', c_src/aes.c:305->c_src/aes.c:443 on array 'state' [65]  (1.77 ns)

 <State 16>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln309', c_src/aes.c:309->c_src/aes.c:443) of variable 'state_load_6', c_src/aes.c:309->c_src/aes.c:443 on array 'state' [69]  (1.77 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln314', c_src/aes.c:314->c_src/aes.c:443) of variable 'state_load_8', c_src/aes.c:314->c_src/aes.c:443 on array 'state' [73]  (1.77 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln316', c_src/aes.c:316->c_src/aes.c:443) of variable 'state_load_10', c_src/aes.c:316->c_src/aes.c:443 on array 'state' [77]  (1.77 ns)

 <State 19>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', c_src/aes.c:326->c_src/aes.c:447) [85]  (0 ns)
	'getelementptr' operation ('state_addr_13', c_src/aes.c:327->c_src/aes.c:447) [93]  (0 ns)
	'load' operation ('t', c_src/aes.c:327->c_src/aes.c:447) on array 'state' [103]  (1.77 ns)

 <State 20>: 1.77ns
The critical path consists of the following:
	'or' operation ('or_ln328_1', c_src/aes.c:328->c_src/aes.c:447) [97]  (0 ns)
	'getelementptr' operation ('state_addr_15', c_src/aes.c:328->c_src/aes.c:447) [99]  (0 ns)
	'load' operation ('state_load_14', c_src/aes.c:328->c_src/aes.c:447) on array 'state' [105]  (1.77 ns)

 <State 21>: 6.1ns
The critical path consists of the following:
	'load' operation ('state_load_14', c_src/aes.c:328->c_src/aes.c:447) on array 'state' [105]  (1.77 ns)
	'xor' operation ('xor_ln328_1', c_src/aes.c:328->c_src/aes.c:447) [108]  (0.795 ns)
	'xor' operation ('Tmp', c_src/aes.c:328->c_src/aes.c:447) [109]  (0.795 ns)
	'xor' operation ('xor_ln331_2', c_src/aes.c:331->c_src/aes.c:447) [114]  (0 ns)
	'xor' operation ('xor_ln331_1', c_src/aes.c:331->c_src/aes.c:447) [115]  (0.972 ns)
	'store' operation ('store_ln331', c_src/aes.c:331->c_src/aes.c:447) of variable 'xor_ln331_1', c_src/aes.c:331->c_src/aes.c:447 on array 'state' [116]  (1.77 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln337', c_src/aes.c:337->c_src/aes.c:447) of variable 'xor_ln337_1', c_src/aes.c:337->c_src/aes.c:447 on array 'state' [132]  (1.77 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 1.46ns
The critical path consists of the following:
	'call' operation ('call_ln451', c_src/aes.c:451) to 'AddRoundKey' [146]  (1.46 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
