srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "D:/Programs/Vivado/Vivado/2018.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "D:/Programs/Vivado/Vivado/2018.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "D:/Programs/Vivado/Vivado/2018.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "D:/Programs/Vivado/Vivado/2018.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "D:/Programs/Vivado/Vivado/2018.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "D:/Programs/Vivado/Vivado/2018.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "D:/Programs/Vivado/Vivado/2018.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity AU_7_seg (VHDL-1012)
INFO: analyzing architecture Behavioral of entity au_7_seg (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity CPU (VHDL-1012)
INFO: analyzing architecture Behavioral of entity cpu (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity D_FF (VHDL-1012)
INFO: analyzing architecture Behavioral of entity d_ff (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Decoder_2_to_4 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity decoder_2_to_4 (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Decoder_3_to_8 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity decoder_3_to_8 (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity FA (VHDL-1012)
INFO: analyzing architecture Behavioral of entity fa (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity FA1 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity fa1 (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity HA (VHDL-1012)
INFO: analyzing architecture Behavioral of entity ha (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity InsDecoder (VHDL-1012)
INFO: analyzing architecture Behavioral of entity insdecoder (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity LUT_16_7 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity lut_16_7 (VHDL-9006)
F:/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd(42): INFO: The direction of input port <address> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
F:/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd(43): INFO: The direction of input port <data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity LUT_8_12 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity lut_8_12 (VHDL-9006)
F:/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd(42): INFO: The direction of input port <address> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
F:/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd(43): INFO: The direction of input port <data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity ProgramCounter (VHDL-1012)
INFO: analyzing architecture Behavioral of entity programcounter (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity RCA_3 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity rca_3 (VHDL-9006)
F:/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd(46): INFO: The direction of input port <c_in> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity RCA_4 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity rca_4 (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Reg (VHDL-1012)
INFO: analyzing architecture Behavioral of entity reg (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Slow_Clk (VHDL-1012)
INFO: analyzing architecture Behavioral of entity slow_clk (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity TSB3_bit_2_way (VHDL-1012)
INFO: analyzing architecture Behavioral of entity tsb3_bit_2_way (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity TSB4_bit_2_way (VHDL-1012)
INFO: analyzing architecture Behavioral of entity tsb4_bit_2_way (VHDL-9006)
-- Analyzing VHDL file "F:/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity TSB4_bit_8_way (VHDL-1012)
INFO: analyzing architecture Behavioral of entity tsb4_bit_8_way (VHDL-9006)
Listing tops:
VHDL top: library:xil_defaultlib entity:cpu arch:
VHDL top: library:xil_defaultlib entity:cpu arch:
VHDL top: library:xil_defaultlib entity:d_ff arch:
VHDL top: library:xil_defaultlib entity:d_ff arch:
END of tops
F:/CPU/CPU.srcs/sources_1/new/CPU.vhd(34): INFO: executing CPU(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd(34): INFO: executing Slow_Clk_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd(34): INFO: executing ProgramCounter_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd(34): INFO: executing LUT_8_12_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd(35): INFO: executing TSB3_bit_2_way_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd(34): INFO: executing RCA_3_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd(34): INFO: executing FA_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd(34): INFO: executing HA_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd(34): INFO: executing InsDecoder_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd(34): INFO: executing TSB4_bit_2_way_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd(34): INFO: executing Decoder_3_to_8_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd(34): INFO: executing Decoder_2_to_4_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd(34): INFO: executing Reg_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd(34): INFO: executing TSB4_bit_8_way_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd(34): INFO: executing RCA_4_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd(34): INFO: executing FA1_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd(34): INFO: executing AU_7_seg_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd(34): INFO: executing LUT_16_7_default(Behavioral) (VHDL-1067)
F:/CPU/CPU.srcs/sources_1/imports/new/D_FF.vhd(34): INFO: executing D_FF(Behavioral) (VHDL-1067)
srcscan exits with return value 0
