;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	SUB 10, 301
	ADD 130, 9
	SUB @-127, 100
	SUB -8, <-26
	JMN @12, #-200
	ADD 130, 9
	SLT 12, @10
	SUB #72, @200
	MOV -270, 174
	SUB #12, @260
	SUB -207, <-120
	MOV @128, 106
	MOV @128, 106
	SUB -207, <-120
	SUB @127, 106
	JMP @12, #260
	SUB -7, <-20
	SUB @12, @10
	JMN <127, 106
	JMN <127, 106
	CMP @12, @10
	SUB <927, 117
	CMP @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	SUB @-127, 100
	DJN -1, @-20
	SPL 0, <-2
	ADD 270, 66
	SUB <927, 117
	CMP 300, 90
	CMP 300, 90
	CMP -200, -121
	SUB -207, <-120
	SLT #300, <1
	SLT #300, <1
	ADD 130, 9
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB <0, @302
	SUB <0, @302
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-26
