$comment
	File created using the following command:
		vcd file adc.msim.vcd -direction
$end
$date
	Sun Dec 11 16:12:07 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Block1_vlg_vec_tst $end
$var reg 1 ! areset $end
$var reg 1 " inclk0 $end
$var reg 1 # x $end
$var wire 1 $ c0 $end
$var wire 1 % led1 $end
$var wire 1 & led2 $end
$var wire 1 ' led3 $end
$var wire 1 ( locked $end
$var wire 1 ) reset $end
$var wire 1 * s1 $end
$var wire 1 + s2 $end
$var wire 1 , s3 $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 b2v_inst|fstate.state6~q $end
$var wire 1 5 b2v_inst|fstate.state3~q $end
$var wire 1 6 b2v_inst|Selector0~0_combout $end
$var wire 1 7 b2v_inst|fstate.state7~q $end
$var wire 1 8 b2v_inst|Selector3~0_combout $end
$var wire 1 9 b2v_inst|Selector4~0_combout $end
$var wire 1 : b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk $end
$var wire 1 ; x~input_o $end
$var wire 1 < b2v_inst|Selector13~0_combout $end
$var wire 1 = b2v_inst4|altpll_component|auto_generated|pll_lock_sync~feeder_combout $end
$var wire 1 > areset~input_o $end
$var wire 1 ? b2v_inst4|altpll_component|auto_generated|pll_lock_sync~q $end
$var wire 1 @ inclk0~input_o $end
$var wire 1 A b2v_inst4|altpll_component|auto_generated|wire_pll1_fbout $end
$var wire 1 B b2v_inst4|altpll_component|auto_generated|wire_pll1_locked $end
$var wire 1 C b2v_inst4|altpll_component|auto_generated|locked~combout $end
$var wire 1 D b2v_inst4|altpll_component|auto_generated|locked~clkctrl_outclk $end
$var wire 1 E b2v_inst|fstate.state5~q $end
$var wire 1 F b2v_inst|fstate.state10~0_combout $end
$var wire 1 G b2v_inst|fstate.state10~q $end
$var wire 1 H b2v_inst|Selector1~0_combout $end
$var wire 1 I b2v_inst|fstate.state4~q $end
$var wire 1 J b2v_inst|fstate.state8~0_combout $end
$var wire 1 K b2v_inst|fstate.state8~q $end
$var wire 1 L b2v_inst|fstate.state9~0_combout $end
$var wire 1 M b2v_inst|fstate.state9~q $end
$var wire 1 N b2v_inst|WideOr16~0_combout $end
$var wire 1 O b2v_inst|Selector2~0_combout $end
$var wire 1 P b2v_inst|fstate.state2~q $end
$var wire 1 Q b2v_inst|WideOr16~combout $end
$var wire 1 R b2v_inst|fstate.state1~feeder_combout $end
$var wire 1 S b2v_inst|fstate.state1~q $end
$var wire 1 T b2v_inst|fstate.state13~0_combout $end
$var wire 1 U b2v_inst|fstate.state13~q $end
$var wire 1 V b2v_inst|WideOr14~0_combout $end
$var wire 1 W b2v_inst|fstate.state12~0_combout $end
$var wire 1 X b2v_inst|fstate.state12~q $end
$var wire 1 Y b2v_inst|WideOr14~combout $end
$var wire 1 Z b2v_inst|fstate.state15~0_combout $end
$var wire 1 [ b2v_inst|fstate.state15~q $end
$var wire 1 \ b2v_inst|fstate.state11~0_combout $end
$var wire 1 ] b2v_inst|fstate.state11~q $end
$var wire 1 ^ b2v_inst|WideOr15~combout $end
$var wire 1 _ b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_c0_outclk $end
$var wire 1 ` b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [4] $end
$var wire 1 a b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [3] $end
$var wire 1 b b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [2] $end
$var wire 1 c b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [1] $end
$var wire 1 d b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [0] $end
$var wire 1 e b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [4] $end
$var wire 1 f b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [3] $end
$var wire 1 g b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [2] $end
$var wire 1 h b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [1] $end
$var wire 1 i b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
x$
1%
0&
0'
0(
1)
1*
0+
0,
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
x:
1;
0<
1=
0>
0?
0@
xA
0B
1C
1D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
1R
0S
0T
0U
1V
0W
0X
1Y
0Z
0[
0\
0]
0^
x_
xd
xc
xb
xa
x`
xi
xh
xg
xf
xe
$end
#833
1A
#10000
1"
0-
1@
#10833
0A
#20000
0#
0"
0;
1-
0@
0O
18
#20833
1A
#30000
1"
0-
1@
#30833
0A
#40000
0"
1-
0@
#40833
1A
#50000
1"
0-
1@
#50833
0A
#60000
0"
1-
0@
#60833
1A
#70000
1"
0-
1@
#75416
0A
#80000
0"
1-
0@
#90000
1"
0-
1@
1A
1B
0e
0f
0g
0h
1i
0`
0a
0b
0c
1d
1:
1_
1$
1?
0C
0D
0)
1(
#100000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#110000
1"
0-
1@
1i
1d
1:
1_
1A
1$
1S
15
0Y
08
19
1+
1&
#120000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#130000
1"
0-
1@
1i
1d
1:
1_
1A
1$
17
05
1Z
09
#140000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#150000
1"
0-
1@
1i
1d
1:
1_
1A
1$
1[
07
1^
1'
1,
#160000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#170000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#180000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#190000
1!
1"
0-
1>
1@
0?
1C
1D
1)
0(
0S
0[
1Y
18
0Z
0^
0+
0&
0'
0,
#200000
0"
1-
0@
#210000
1"
0-
1@
#220000
0"
1-
0@
#230000
1"
0-
1@
#240000
0!
0"
1-
0>
0@
0B
xe
xf
xg
xh
xi
x`
xa
xb
xc
xd
x:
x_
x$
#240833
1A
#250000
1"
0-
1@
#250833
0A
#260000
0"
1-
0@
#260833
1A
#270000
1"
0-
1@
#270833
0A
#280000
0"
1-
0@
#280833
1A
#290000
1"
0-
1@
#290833
0A
#300000
0"
1-
0@
#300833
1A
#310000
1"
0-
1@
#315416
0A
#320000
0"
1-
0@
#330000
1"
0-
1@
1A
1B
0e
0f
0g
0h
1i
0`
0a
0b
0c
1d
1:
1_
1$
1?
0C
0D
0)
1(
#340000
1#
0"
1;
1-
0@
1O
08
0i
0d
0:
0_
0A
0$
#350000
1"
0-
1@
1i
1d
1:
1_
1A
1$
1S
1P
0Y
0O
1Q
1H
1+
1&
0*
0%
#360000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#370000
1"
0-
1@
1i
1d
1:
1_
1A
1$
0P
1I
0Q
0H
0V
1N
1J
1Y
1Q
1*
1%
1^
0+
0&
0*
0%
1'
1,
#380000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#390000
1"
0-
1@
1i
1d
1:
1_
1A
1$
1K
0I
1V
0N
0^
0'
0,
#400000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#410000
0#
1"
0;
0-
1@
1i
1d
1:
1_
1A
1$
#420000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#430000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#440000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#450000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#460000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#470000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#480000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#490000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#500000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#510000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#520000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#530000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#540000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#550000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#560000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#570000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#580000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#590000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#600000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#610000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#620000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#630000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#640000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#650000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#660000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#670000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#680000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#690000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#700000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#710000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#720000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#730000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#740000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#750000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#760000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#770000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#780000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#790000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#800000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#810000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#820000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#830000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#840000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#850000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#860000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#870000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#880000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#890000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#900000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#910000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#920000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#930000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#940000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#950000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#960000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#970000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#980000
0"
1-
0@
0i
0d
0:
0_
0A
0$
#990000
1"
0-
1@
1i
1d
1:
1_
1A
1$
#1000000
