<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="47" />
   <export preferredWidth="237" />
   <name preferredWidth="308" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="212" />
   <clocksource preferredWidth="212" />
   <frequency preferredWidth="209" />
  </columns>
 </clocktable>
 <window width="1222" height="947" x="289" y="54" />
 <library expandedCategories="Library,Project" />
 <hdlexample language="VERILOG" />
</preferences>
