Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Feb 17 19:30:42 2026
| Host         : vivado22 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_toplevel_timing_summary_routed.rpt -pb multiplier_toplevel_timing_summary_routed.pb -rpx multiplier_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.788        0.000                      0                  590        0.166        0.000                      0                  590        4.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.788        0.000                      0                  590        0.166        0.000                      0                  590        4.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 regB/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 1.794ns (29.020%)  route 4.388ns (70.980%))
  Logic Levels:           5  (LUT3=1 LUT5=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    regB/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  regB/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  regB/data_q_reg[0]/Q
                         net (fo=12, routed)          1.189     6.774    counter/Bout_OBUF[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     6.898 r  counter/regA_i_19/O
                         net (fo=13, routed)          0.847     7.745    sw_i_sync[4]/regA_i_13
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.150     7.895 r  sw_i_sync[4]/regA_i_15/O
                         net (fo=3, routed)           1.066     8.961    sw_i_sync[4]/two_complement_mux_out[1]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.356     9.317 r  sw_i_sync[4]/regA_i_10/O
                         net (fo=2, routed)           0.874    10.191    sw_i_sync[4]/c3
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.377    10.568 r  sw_i_sync[4]/regA_i_2/O
                         net (fo=2, routed)           0.412    10.980    regA/data_i[7]
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.331    11.311 r  regA/data_q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.311    regA/p_1_in[6]
    SLICE_X1Y84          FDRE                                         r  regA/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.503    14.832    regA/clk
    SLICE_X1Y84          FDRE                                         r  regA/data_q_reg[6]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.031    15.098    regA/data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 regB/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regX/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.558ns (25.676%)  route 4.510ns (74.324%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    regB/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  regB/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  regB/data_q_reg[0]/Q
                         net (fo=12, routed)          1.189     6.774    counter/Bout_OBUF[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     6.898 r  counter/regA_i_19/O
                         net (fo=13, routed)          0.847     7.745    sw_i_sync[4]/regA_i_13
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.150     7.895 f  sw_i_sync[4]/regA_i_15/O
                         net (fo=3, routed)           1.066     8.961    sw_i_sync[4]/two_complement_mux_out[1]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.356     9.317 f  sw_i_sync[4]/regA_i_10/O
                         net (fo=2, routed)           0.874    10.191    sw_i_sync[0]/c3
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.348    10.539 r  sw_i_sync[0]/regX_i_1/O
                         net (fo=1, routed)           0.534    11.073    regX/data_i[0]
    SLICE_X1Y85          LUT4 (Prop_lut4_I2_O)        0.124    11.197 r  regX/data_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.197    regX/data_q[0]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  regX/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.504    14.833    regX/clk
    SLICE_X1Y85          FDRE                                         r  regX/data_q_reg[0]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y85          FDRE (Setup_fdre_C_D)        0.029    15.097    regX/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 regB/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 1.794ns (29.575%)  route 4.272ns (70.425%))
  Logic Levels:           5  (LUT3=2 LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    regB/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  regB/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  regB/data_q_reg[0]/Q
                         net (fo=12, routed)          1.189     6.774    counter/Bout_OBUF[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     6.898 r  counter/regA_i_19/O
                         net (fo=13, routed)          0.847     7.745    sw_i_sync[4]/regA_i_13
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.150     7.895 r  sw_i_sync[4]/regA_i_15/O
                         net (fo=3, routed)           1.066     8.961    sw_i_sync[4]/two_complement_mux_out[1]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.356     9.317 r  sw_i_sync[4]/regA_i_10/O
                         net (fo=2, routed)           0.874    10.191    sw_i_sync[4]/c3
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.377    10.568 r  sw_i_sync[4]/regA_i_2/O
                         net (fo=2, routed)           0.296    10.864    regA/data_i[7]
    SLICE_X1Y84          LUT3 (Prop_lut3_I2_O)        0.331    11.195 r  regA/data_q[7]_i_2/O
                         net (fo=1, routed)           0.000    11.195    regA/p_1_in[7]
    SLICE_X1Y84          FDRE                                         r  regA/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.503    14.832    regA/clk
    SLICE_X1Y84          FDRE                                         r  regA/data_q_reg[7]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.031    15.098    regA/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 counter/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/data_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.428ns (27.551%)  route 3.755ns (72.449%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  counter/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.988     6.573    counter/curr_state__0[1]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.152     6.725 r  counter/controlMachine_i_2/O
                         net (fo=1, routed)           0.162     6.886    controlMachine/counter[1]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.326     7.212 r  controlMachine/shift_INST_0_i_1/O
                         net (fo=4, routed)           1.078     8.290    controlMachine/shift_INST_0_i_1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.117     8.407 r  controlMachine/shift_INST_0/O
                         net (fo=19, routed)          0.860     9.268    button_sync[1]/shift
    SLICE_X7Y85          LUT2 (Prop_lut2_I0_O)        0.377     9.645 r  button_sync[1]/data_q[7]_i_1/O
                         net (fo=8, routed)           0.667    10.312    regB/data_q_reg[7]_0
    SLICE_X3Y82          FDRE                                         r  regB/data_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.501    14.830    regB/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  regB/data_q_reg[4]/C
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.408    14.643    regB/data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 counter/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/data_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.428ns (27.551%)  route 3.755ns (72.449%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  counter/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.988     6.573    counter/curr_state__0[1]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.152     6.725 r  counter/controlMachine_i_2/O
                         net (fo=1, routed)           0.162     6.886    controlMachine/counter[1]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.326     7.212 r  controlMachine/shift_INST_0_i_1/O
                         net (fo=4, routed)           1.078     8.290    controlMachine/shift_INST_0_i_1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.117     8.407 r  controlMachine/shift_INST_0/O
                         net (fo=19, routed)          0.860     9.268    button_sync[1]/shift
    SLICE_X7Y85          LUT2 (Prop_lut2_I0_O)        0.377     9.645 r  button_sync[1]/data_q[7]_i_1/O
                         net (fo=8, routed)           0.667    10.312    regB/data_q_reg[7]_0
    SLICE_X3Y82          FDRE                                         r  regB/data_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.501    14.830    regB/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  regB/data_q_reg[5]/C
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.408    14.643    regB/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 counter/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/data_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.428ns (27.551%)  route 3.755ns (72.449%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  counter/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.988     6.573    counter/curr_state__0[1]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.152     6.725 r  counter/controlMachine_i_2/O
                         net (fo=1, routed)           0.162     6.886    controlMachine/counter[1]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.326     7.212 r  controlMachine/shift_INST_0_i_1/O
                         net (fo=4, routed)           1.078     8.290    controlMachine/shift_INST_0_i_1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.117     8.407 r  controlMachine/shift_INST_0/O
                         net (fo=19, routed)          0.860     9.268    button_sync[1]/shift
    SLICE_X7Y85          LUT2 (Prop_lut2_I0_O)        0.377     9.645 r  button_sync[1]/data_q[7]_i_1/O
                         net (fo=8, routed)           0.667    10.312    regB/data_q_reg[7]_0
    SLICE_X3Y82          FDRE                                         r  regB/data_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.501    14.830    regB/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  regB/data_q_reg[6]/C
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.408    14.643    regB/data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 counter/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/data_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.428ns (27.617%)  route 3.743ns (72.383%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  counter/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.988     6.573    counter/curr_state__0[1]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.152     6.725 r  counter/controlMachine_i_2/O
                         net (fo=1, routed)           0.162     6.886    controlMachine/counter[1]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.326     7.212 r  controlMachine/shift_INST_0_i_1/O
                         net (fo=4, routed)           1.078     8.290    controlMachine/shift_INST_0_i_1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.117     8.407 r  controlMachine/shift_INST_0/O
                         net (fo=19, routed)          0.860     9.268    button_sync[1]/shift
    SLICE_X7Y85          LUT2 (Prop_lut2_I0_O)        0.377     9.645 r  button_sync[1]/data_q[7]_i_1/O
                         net (fo=8, routed)           0.655    10.300    regB/data_q_reg[7]_0
    SLICE_X3Y83          FDRE                                         r  regB/data_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.502    14.831    regB/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  regB/data_q_reg[3]/C
                         clock pessimism              0.257    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.408    14.644    regB/data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 counter/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/data_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.428ns (27.617%)  route 3.743ns (72.383%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  counter/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.988     6.573    counter/curr_state__0[1]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.152     6.725 r  counter/controlMachine_i_2/O
                         net (fo=1, routed)           0.162     6.886    controlMachine/counter[1]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.326     7.212 r  controlMachine/shift_INST_0_i_1/O
                         net (fo=4, routed)           1.078     8.290    controlMachine/shift_INST_0_i_1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.117     8.407 r  controlMachine/shift_INST_0/O
                         net (fo=19, routed)          0.860     9.268    button_sync[1]/shift
    SLICE_X7Y85          LUT2 (Prop_lut2_I0_O)        0.377     9.645 r  button_sync[1]/data_q[7]_i_1/O
                         net (fo=8, routed)           0.655    10.300    regB/data_q_reg[7]_0
    SLICE_X3Y83          FDRE                                         r  regB/data_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.502    14.831    regB/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  regB/data_q_reg[7]/C
                         clock pessimism              0.257    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.408    14.644    regB/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 counter/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/data_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.428ns (28.333%)  route 3.612ns (71.667%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  counter/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.988     6.573    counter/curr_state__0[1]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.152     6.725 r  counter/controlMachine_i_2/O
                         net (fo=1, routed)           0.162     6.886    controlMachine/counter[1]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.326     7.212 r  controlMachine/shift_INST_0_i_1/O
                         net (fo=4, routed)           1.078     8.290    controlMachine/shift_INST_0_i_1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.117     8.407 r  controlMachine/shift_INST_0/O
                         net (fo=19, routed)          0.860     9.268    button_sync[1]/shift
    SLICE_X7Y85          LUT2 (Prop_lut2_I0_O)        0.377     9.645 r  button_sync[1]/data_q[7]_i_1/O
                         net (fo=8, routed)           0.524    10.169    regB/data_q_reg[7]_0
    SLICE_X3Y84          FDRE                                         r  regB/data_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.503    14.832    regB/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  regB/data_q_reg[2]/C
                         clock pessimism              0.257    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X3Y84          FDRE (Setup_fdre_C_CE)      -0.408    14.645    regB/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 counter/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/data_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.428ns (28.439%)  route 3.593ns (71.561%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  counter/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.988     6.573    counter/curr_state__0[1]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.152     6.725 r  counter/controlMachine_i_2/O
                         net (fo=1, routed)           0.162     6.886    controlMachine/counter[1]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.326     7.212 r  controlMachine/shift_INST_0_i_1/O
                         net (fo=4, routed)           1.078     8.290    controlMachine/shift_INST_0_i_1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.117     8.407 r  controlMachine/shift_INST_0/O
                         net (fo=19, routed)          0.860     9.268    button_sync[1]/shift
    SLICE_X7Y85          LUT2 (Prop_lut2_I0_O)        0.377     9.645 r  button_sync[1]/data_q[7]_i_1/O
                         net (fo=8, routed)           0.505    10.150    regB/data_q_reg[7]_0
    SLICE_X3Y86          FDRE                                         r  regB/data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.504    14.833    regB/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  regB/data_q_reg[0]/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.408    14.646    regB/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  4.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sw_i_sync[6]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_i_sync[6]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.808%)  route 0.137ns (49.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.450    sw_i_sync[6]/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  sw_i_sync[6]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  sw_i_sync[6]/ff1_reg/Q
                         net (fo=3, routed)           0.137     1.728    sw_i_sync[6]/ff1
    SLICE_X3Y79          FDRE                                         r  sw_i_sync[6]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.852     1.966    sw_i_sync[6]/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  sw_i_sync[6]/ff2_reg/C
                         clock pessimism             -0.479     1.487    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.075     1.562    sw_i_sync[6]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sw_i_sync[3]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_i_sync[3]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.265%)  route 0.140ns (49.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.450    sw_i_sync[3]/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  sw_i_sync[3]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  sw_i_sync[3]/ff1_reg/Q
                         net (fo=3, routed)           0.140     1.731    sw_i_sync[3]/ff1
    SLICE_X4Y80          FDRE                                         r  sw_i_sync[3]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.851     1.965    sw_i_sync[3]/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  sw_i_sync[3]/ff2_reg/C
                         clock pessimism             -0.500     1.465    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.075     1.540    sw_i_sync[3]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sw_i_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_i_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.560     1.428    sw_i_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  sw_i_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.148     1.576 r  sw_i_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.650    sw_i_sync[0]/ff2
    SLICE_X8Y85          LUT4 (Prop_lut4_I2_O)        0.098     1.748 r  sw_i_sync[0]/q_i_1/O
                         net (fo=1, routed)           0.000     1.748    sw_i_sync[0]/q_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  sw_i_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.828     1.942    sw_i_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  sw_i_sync[0]/q_reg/C
                         clock pessimism             -0.514     1.428    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.120     1.548    sw_i_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sw_i_sync[6]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_i_sync[6]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.584     1.452    sw_i_sync[6]/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  sw_i_sync[6]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.128     1.580 r  sw_i_sync[6]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.649    sw_i_sync[6]/ff2
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.099     1.748 r  sw_i_sync[6]/q_i_1__5/O
                         net (fo=1, routed)           0.000     1.748    sw_i_sync[6]/q_i_1__5_n_0
    SLICE_X3Y79          FDRE                                         r  sw_i_sync[6]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.852     1.966    sw_i_sync[6]/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  sw_i_sync[6]/q_reg/C
                         clock pessimism             -0.514     1.452    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.091     1.543    sw_i_sync[6]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sw_i_sync[7]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_i_sync[7]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.453    sw_i_sync[7]/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  sw_i_sync[7]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.128     1.581 r  sw_i_sync[7]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.650    sw_i_sync[7]/ff2
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.099     1.749 r  sw_i_sync[7]/q_i_1__6/O
                         net (fo=1, routed)           0.000     1.749    sw_i_sync[7]/q_i_1__6_n_0
    SLICE_X3Y80          FDRE                                         r  sw_i_sync[7]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.853     1.967    sw_i_sync[7]/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  sw_i_sync[7]/q_reg/C
                         clock pessimism             -0.514     1.453    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091     1.544    sw_i_sync[7]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sw_i_sync[3]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_i_sync[3]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.583     1.451    sw_i_sync[3]/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  sw_i_sync[3]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     1.579 r  sw_i_sync[3]/ff2_reg/Q
                         net (fo=2, routed)           0.076     1.656    sw_i_sync[3]/ff2
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.099     1.755 r  sw_i_sync[3]/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.755    sw_i_sync[3]/q_i_1__2_n_0
    SLICE_X4Y80          FDRE                                         r  sw_i_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.851     1.965    sw_i_sync[3]/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  sw_i_sync[3]/q_reg/C
                         clock pessimism             -0.514     1.451    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.091     1.542    sw_i_sync[3]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.560     1.428    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.148     1.576 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.088     1.664    button_sync[0]/ff1
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.098     1.762 r  button_sync[0]/q_i_1__8/O
                         net (fo=1, routed)           0.000     1.762    button_sync[0]/q_i_1__8_n_0
    SLICE_X8Y86          FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.828     1.942    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  button_sync[0]/q_reg/C
                         clock pessimism             -0.514     1.428    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.120     1.548    button_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sw_i_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_i_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.395%)  route 0.089ns (26.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.457    sw_i_sync[1]/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  sw_i_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.148     1.605 r  sw_i_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.089     1.695    sw_i_sync[1]/ff1
    SLICE_X6Y89          LUT4 (Prop_lut4_I1_O)        0.098     1.793 r  sw_i_sync[1]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    sw_i_sync[1]/q_i_1__0_n_0
    SLICE_X6Y89          FDRE                                         r  sw_i_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.860     1.973    sw_i_sync[1]/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  sw_i_sync[1]/q_reg/C
                         clock pessimism             -0.516     1.457    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.120     1.577    sw_i_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sw_i_sync[5]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_i_sync[5]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.395%)  route 0.089ns (26.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.583     1.451    sw_i_sync[5]/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  sw_i_sync[5]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.148     1.599 r  sw_i_sync[5]/ff1_reg/Q
                         net (fo=3, routed)           0.089     1.689    sw_i_sync[5]/ff1
    SLICE_X6Y80          LUT4 (Prop_lut4_I1_O)        0.098     1.787 r  sw_i_sync[5]/q_i_1__4/O
                         net (fo=1, routed)           0.000     1.787    sw_i_sync[5]/q_i_1__4_n_0
    SLICE_X6Y80          FDRE                                         r  sw_i_sync[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.851     1.965    sw_i_sync[5]/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  sw_i_sync[5]/q_reg/C
                         clock pessimism             -0.514     1.451    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120     1.571    sw_i_sync[5]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sw_i_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_i_sync[0]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.767%)  route 0.130ns (44.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.560     1.428    sw_i_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  sw_i_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.592 r  sw_i_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.130     1.722    sw_i_sync[0]/ff1
    SLICE_X8Y85          FDRE                                         r  sw_i_sync[0]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.828     1.942    sw_i_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  sw_i_sync[0]/ff2_reg/C
                         clock pessimism             -0.499     1.443    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.060     1.503    sw_i_sync[0]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84    HexA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86    HexA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86    HexA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87    HexA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87    HexA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87    HexA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87    HexA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88    HexA/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84    HexA/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87    HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87    HexA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87    HexA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87    HexA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87    HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87    HexA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87    HexA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87    HexA/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.085ns  (logic 3.613ns (35.825%)  route 6.472ns (64.175%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.623     5.131    HexA/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  HexA/counter_reg[16]/Q
                         net (fo=19, routed)          1.810     7.397    regB/p_0_in[1]
    SLICE_X2Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.521 r  regB/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.149     8.670    regB/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.794 r  regB/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.513    12.307    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.216 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.216    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.068ns  (logic 3.959ns (39.319%)  route 6.109ns (60.681%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.619     5.127    regA/clk
    SLICE_X1Y84          FDRE                                         r  regA/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  regA/data_q_reg[5]/Q
                         net (fo=12, routed)          0.999     6.582    Aout_OBUF[5]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.146     6.728 f  hex_seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.661     7.390    regB/hex_seg_OBUF[5]_inst_i_1_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.328     7.718 r  regB/hex_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.951     8.669    regB/hex_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     8.793 r  regB/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.497    12.290    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.195 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.195    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.972ns  (logic 3.966ns (39.770%)  route 6.006ns (60.230%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    regA/clk
    SLICE_X3Y85          FDRE                                         r  regA/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  regA/data_q_reg[4]/Q
                         net (fo=13, routed)          1.139     6.724    Aout_OBUF[4]
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.152     6.876 f  hex_seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.154     7.031    regB/hex_seg_OBUF[3]_inst_i_1_1
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.326     7.357 r  regB/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.994     8.350    regB/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.124     8.474 r  regB/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.718    12.193    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    15.100 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.100    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 3.975ns (40.373%)  route 5.871ns (59.627%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.126    regA/clk
    SLICE_X4Y86          FDRE                                         r  regA/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  regA/data_q_reg[2]/Q
                         net (fo=12, routed)          1.252     6.834    Aout_OBUF[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.150     6.984 f  hex_seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.452     7.436    regB/hex_seg_OBUF[1]_inst_i_1_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.328     7.764 r  regB/hex_seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.820     8.584    regB/hex_seg_OBUF[1]_inst_i_3_n_0
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.708 r  regB/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.347    12.055    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    14.972 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.972    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.690ns  (logic 3.958ns (40.842%)  route 5.733ns (59.158%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.619     5.127    regA/clk
    SLICE_X1Y84          FDRE                                         r  regA/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  regA/data_q_reg[6]/Q
                         net (fo=12, routed)          1.155     6.737    Aout_OBUF[6]
    SLICE_X0Y82          LUT4 (Prop_lut4_I1_O)        0.152     6.889 f  hex_seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.162     7.051    regB/hex_seg_OBUF[0]_inst_i_1_1
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.326     7.377 r  regB/hex_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.876     8.253    regB/hex_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.124     8.377 r  regB/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.541    11.917    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    14.817 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.817    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 3.742ns (40.434%)  route 5.513ns (59.566%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.621     5.129    regA/clk
    SLICE_X3Y85          FDRE                                         r  regA/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  regA/data_q_reg[4]/Q
                         net (fo=13, routed)          0.950     6.535    Aout_OBUF[4]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.659 f  hex_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.670     7.329    regB/hex_seg_OBUF[6]_inst_i_1_1
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.453 r  regB/hex_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.021     8.474    regB/hex_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.598 r  regB/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.872    11.470    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    14.384 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.384    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.093ns  (logic 3.723ns (40.945%)  route 5.370ns (59.055%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.622     5.130    HexA/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.586 r  HexA/counter_reg[15]/Q
                         net (fo=12, routed)          1.298     6.884    HexA/p_0_in[0]
    SLICE_X7Y85          LUT3 (Prop_lut3_I1_O)        0.152     7.036 r  HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.071    11.108    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.115    14.223 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.223    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.047ns  (logic 3.480ns (38.470%)  route 5.567ns (61.530%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.622     5.130    HexA/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.586 f  HexA/counter_reg[15]/Q
                         net (fo=12, routed)          1.296     6.882    HexA/p_0_in[0]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.006 r  HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.270    11.277    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    14.177 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.177    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.960ns  (logic 3.744ns (41.781%)  route 5.216ns (58.219%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.619     5.127    regA/clk
    SLICE_X1Y84          FDRE                                         r  regA/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 f  regA/data_q_reg[5]/Q
                         net (fo=12, routed)          0.999     6.582    Aout_OBUF[5]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.706 f  hex_seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.404     7.111    regB/hex_seg_OBUF[4]_inst_i_1_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.235 r  regB/hex_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.718     7.952    regB/hex_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     8.076 r  regB/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.095    11.171    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    14.087 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.087    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 3.721ns (44.416%)  route 4.657ns (55.584%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.622     5.130    HexA/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.586 r  HexA/counter_reg[15]/Q
                         net (fo=12, routed)          1.296     6.882    HexA/p_0_in[0]
    SLICE_X7Y85          LUT3 (Prop_lut3_I1_O)        0.152     7.034 r  HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.361    10.395    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.113    13.508 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.508    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regB/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.356ns (79.122%)  route 0.358ns (20.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.457    regB/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  regB/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regB/data_q_reg[1]/Q
                         net (fo=9, routed)           0.358     1.956    Bout_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.171 r  Bout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.171    Bout[1]
    C14                                                               r  Bout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.389ns (79.033%)  route 0.369ns (20.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.455    regB/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  regB/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  regB/data_q_reg[4]/Q
                         net (fo=9, routed)           0.369     1.965    Bout_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.248     3.213 r  Bout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.213    Bout[4]
    D16                                                               r  Bout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.366ns (77.673%)  route 0.393ns (22.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.457    regA/clk
    SLICE_X1Y84          FDRE                                         r  regA/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regA/data_q_reg[5]/Q
                         net (fo=12, routed)          0.393     1.991    Aout_OBUF[5]
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.216 r  Aout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.216    Aout[5]
    D18                                                               r  Aout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.388ns (77.307%)  route 0.408ns (22.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.457    regA/clk
    SLICE_X3Y85          FDRE                                         r  regA/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regA/data_q_reg[3]/Q
                         net (fo=11, routed)          0.408     2.006    Aout_OBUF[3]
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.253 r  Aout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.253    Aout[3]
    B17                                                               r  Aout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.373ns (75.967%)  route 0.434ns (24.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.455    regB/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  regB/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  regB/data_q_reg[6]/Q
                         net (fo=9, routed)           0.434     2.031    Bout_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.263 r  Bout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.263    Bout[6]
    E17                                                               r  Bout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.367ns (75.295%)  route 0.448ns (24.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.588     1.456    regB/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  regB/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  regB/data_q_reg[3]/Q
                         net (fo=9, routed)           0.448     2.046    Bout_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.271 r  Bout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.271    Bout[3]
    D15                                                               r  Bout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.361ns (74.611%)  route 0.463ns (25.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.457    regB/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  regB/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regB/data_q_reg[0]/Q
                         net (fo=12, routed)          0.463     2.062    Bout_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.282 r  Bout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.282    Bout[0]
    C13                                                               r  Bout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.388ns (75.834%)  route 0.442ns (24.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.588     1.456    regB/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  regB/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  regB/data_q_reg[7]/Q
                         net (fo=9, routed)           0.442     2.040    Bout_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.286 r  Bout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.286    Bout[7]
    D17                                                               r  Bout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.359ns (72.709%)  route 0.510ns (27.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.457    regB/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  regB/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regB/data_q_reg[2]/Q
                         net (fo=9, routed)           0.510     2.109    Bout_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.327 r  Bout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.327    Bout[2]
    D14                                                               r  Bout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.386ns (73.227%)  route 0.507ns (26.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.455    regA/clk
    SLICE_X4Y86          FDRE                                         r  regA/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  regA/data_q_reg[1]/Q
                         net (fo=11, routed)          0.507     2.103    Aout_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.348 r  Aout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.348    Aout[1]
    B18                                                               r  Aout[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_loadB_clearA
                            (input port)
  Destination:            counter/FSM_sequential_curr_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 1.469ns (21.562%)  route 5.346ns (78.438%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_loadB_clearA (IN)
                         net (fo=0)                   0.000     0.000    reset_loadB_clearA
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_loadB_clearA_IBUF_inst/O
                         net (fo=6, routed)           4.396     5.712    counter/reset
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.153     5.865 r  counter/FSM_sequential_curr_state[3]_i_1/O
                         net (fo=4, routed)           0.950     6.815    counter/reset0
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.505     4.834    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 reset_loadB_clearA
                            (input port)
  Destination:            counter/FSM_sequential_curr_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 1.469ns (21.562%)  route 5.346ns (78.438%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_loadB_clearA (IN)
                         net (fo=0)                   0.000     0.000    reset_loadB_clearA
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_loadB_clearA_IBUF_inst/O
                         net (fo=6, routed)           4.396     5.712    counter/reset
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.153     5.865 r  counter/FSM_sequential_curr_state[3]_i_1/O
                         net (fo=4, routed)           0.950     6.815    counter/reset0
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.505     4.834    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[1]/C

Slack:                    inf
  Source:                 reset_loadB_clearA
                            (input port)
  Destination:            counter/FSM_sequential_curr_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 1.469ns (21.562%)  route 5.346ns (78.438%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_loadB_clearA (IN)
                         net (fo=0)                   0.000     0.000    reset_loadB_clearA
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_loadB_clearA_IBUF_inst/O
                         net (fo=6, routed)           4.396     5.712    counter/reset
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.153     5.865 r  counter/FSM_sequential_curr_state[3]_i_1/O
                         net (fo=4, routed)           0.950     6.815    counter/reset0
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.505     4.834    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[2]/C

Slack:                    inf
  Source:                 reset_loadB_clearA
                            (input port)
  Destination:            counter/FSM_sequential_curr_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 1.469ns (21.562%)  route 5.346ns (78.438%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_loadB_clearA (IN)
                         net (fo=0)                   0.000     0.000    reset_loadB_clearA
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_loadB_clearA_IBUF_inst/O
                         net (fo=6, routed)           4.396     5.712    counter/reset
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.153     5.865 r  counter/FSM_sequential_curr_state[3]_i_1/O
                         net (fo=4, routed)           0.950     6.815    counter/reset0
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.505     4.834    counter/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  counter/FSM_sequential_curr_state_reg[3]/C

Slack:                    inf
  Source:                 reset_loadB_clearA
                            (input port)
  Destination:            controlMachine/curr_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.143ns  (logic 1.316ns (21.430%)  route 4.827ns (78.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_loadB_clearA (IN)
                         net (fo=0)                   0.000     0.000    reset_loadB_clearA
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_loadB_clearA_IBUF_inst/O
                         net (fo=6, routed)           4.827     6.143    controlMachine/reset
    SLICE_X5Y88          FDRE                                         r  controlMachine/curr_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.504     4.833    controlMachine/clk
    SLICE_X5Y88          FDRE                                         r  controlMachine/curr_state_reg[0]/C

Slack:                    inf
  Source:                 reset_loadB_clearA
                            (input port)
  Destination:            controlMachine/curr_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.143ns  (logic 1.316ns (21.430%)  route 4.827ns (78.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_loadB_clearA (IN)
                         net (fo=0)                   0.000     0.000    reset_loadB_clearA
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_loadB_clearA_IBUF_inst/O
                         net (fo=6, routed)           4.827     6.143    controlMachine/reset
    SLICE_X5Y88          FDRE                                         r  controlMachine/curr_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.504     4.833    controlMachine/clk
    SLICE_X5Y88          FDRE                                         r  controlMachine/curr_state_reg[2]/C

Slack:                    inf
  Source:                 reset_loadB_clearA
                            (input port)
  Destination:            controlMachine/curr_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.143ns  (logic 1.316ns (21.430%)  route 4.827ns (78.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_loadB_clearA (IN)
                         net (fo=0)                   0.000     0.000    reset_loadB_clearA
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_loadB_clearA_IBUF_inst/O
                         net (fo=6, routed)           4.827     6.143    controlMachine/reset
    SLICE_X5Y88          FDRE                                         r  controlMachine/curr_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.504     4.833    controlMachine/clk
    SLICE_X5Y88          FDRE                                         r  controlMachine/curr_state_reg[3]/C

Slack:                    inf
  Source:                 reset_loadB_clearA
                            (input port)
  Destination:            controlMachine/curr_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.316ns (22.519%)  route 4.530ns (77.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_loadB_clearA (IN)
                         net (fo=0)                   0.000     0.000    reset_loadB_clearA
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_loadB_clearA_IBUF_inst/O
                         net (fo=6, routed)           4.530     5.846    controlMachine/reset
    SLICE_X6Y88          FDRE                                         r  controlMachine/curr_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.504     4.833    controlMachine/clk
    SLICE_X6Y88          FDRE                                         r  controlMachine/curr_state_reg[1]/C

Slack:                    inf
  Source:                 reset_loadB_clearA
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 1.316ns (26.656%)  route 3.622ns (73.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_loadB_clearA (IN)
                         net (fo=0)                   0.000     0.000    reset_loadB_clearA
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_loadB_clearA_IBUF_inst/O
                         net (fo=6, routed)           3.622     4.939    button_sync[1]/reset
    SLICE_X7Y85          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.502     4.831    button_sync[1]/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_i_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.623ns  (logic 1.328ns (28.721%)  route 3.295ns (71.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.295     4.623    sw_i_sync[2]/sw_i_IBUF[0]
    SLICE_X6Y89          FDRE                                         r  sw_i_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.505     4.834    sw_i_sync[2]/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  sw_i_sync[2]/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_i_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.413ns (25.592%)  route 1.201ns (74.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.201     1.614    sw_i_sync[7]/sw_i_IBUF[0]
    SLICE_X6Y78          FDRE                                         r  sw_i_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.850     1.963    sw_i_sync[7]/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  sw_i_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_i_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.403ns (23.774%)  route 1.291ns (76.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.291     1.693    sw_i_sync[6]/sw_i_IBUF[0]
    SLICE_X4Y79          FDRE                                         r  sw_i_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.850     1.964    sw_i_sync[6]/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  sw_i_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_i_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.402ns (23.236%)  route 1.327ns (76.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.327     1.729    sw_i_sync[4]/sw_i_IBUF[0]
    SLICE_X6Y78          FDRE                                         r  sw_i_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.850     1.963    sw_i_sync[4]/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  sw_i_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_i_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.426ns (23.925%)  route 1.355ns (76.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.355     1.781    sw_i_sync[5]/sw_i_IBUF[0]
    SLICE_X6Y80          FDRE                                         r  sw_i_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.851     1.965    sw_i_sync[5]/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  sw_i_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_i_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.427ns (23.271%)  route 1.408ns (76.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.408     1.835    sw_i_sync[3]/sw_i_IBUF[0]
    SLICE_X4Y79          FDRE                                         r  sw_i_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.850     1.964    sw_i_sync[3]/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  sw_i_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.853ns  (logic 0.399ns (21.510%)  route 1.454ns (78.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run (IN)
                         net (fo=0)                   0.000     0.000    run
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  run_IBUF_inst/O
                         net (fo=1, routed)           1.454     1.853    button_sync[0]/run_IBUF
    SLICE_X8Y86          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.828     1.942    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_i_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.402ns (21.688%)  route 1.453ns (78.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.453     1.855    sw_i_sync[0]/sw_i_IBUF[0]
    SLICE_X8Y84          FDRE                                         r  sw_i_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.827     1.941    sw_i_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  sw_i_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_i_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.405ns (21.179%)  route 1.506ns (78.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.506     1.911    sw_i_sync[2]/sw_i_IBUF[0]
    SLICE_X6Y89          FDRE                                         r  sw_i_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.860     1.973    sw_i_sync[2]/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  sw_i_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_i_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.924ns  (logic 0.404ns (20.994%)  route 1.520ns (79.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.520     1.924    sw_i_sync[1]/sw_i_IBUF[0]
    SLICE_X6Y89          FDRE                                         r  sw_i_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.860     1.973    sw_i_sync[1]/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  sw_i_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 reset_loadB_clearA
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.394ns (19.237%)  route 1.652ns (80.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_loadB_clearA (IN)
                         net (fo=0)                   0.000     0.000    reset_loadB_clearA
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_loadB_clearA_IBUF_inst/O
                         net (fo=6, routed)           1.652     2.046    button_sync[1]/reset
    SLICE_X7Y85          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.856     1.970    button_sync[1]/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  button_sync[1]/ff1_reg/C





