<stg><name>Gamma_Pipeline_VITIS_LOOP_282_4</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgGamma, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %width_load_cast_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width_load_cast

]]></Node>
<StgValue><ssdm name="width_load_cast_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc122

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc122:0 %x_1 = load i11 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc122:1 %icmp_ln282 = icmp_eq  i11 %x_1, i11 %width_load_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc122:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc122:3 %x_2 = add i11 %x_1, i11 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc122:4 %br_ln282 = br i1 %icmp_ln282, void %for.inc122.split, void %for.inc130.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc122.split:17 %store_ln282 = store i11 %x_2, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc122.split:2 %imgRgb_read = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %imgRgb

]]></Node>
<StgValue><ssdm name="imgRgb_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="30">
<![CDATA[
for.inc122.split:3 %g_V = trunc i30 %imgRgb_read

]]></Node>
<StgValue><ssdm name="g_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc122.split:4 %b_V = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %imgRgb_read, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc122.split:5 %r_V = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %imgRgb_read, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="10">
<![CDATA[
for.inc122.split:6 %zext_ln541 = zext i10 %g_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc122.split:7 %lut_1_V_0_addr = getelementptr i10 %lut_1_V_0, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="lut_1_V_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10">
<![CDATA[
for.inc122.split:8 %lut_1_V_0_load = load i10 %lut_1_V_0_addr

]]></Node>
<StgValue><ssdm name="lut_1_V_0_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="10">
<![CDATA[
for.inc122.split:9 %zext_ln541_1 = zext i10 %b_V

]]></Node>
<StgValue><ssdm name="zext_ln541_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc122.split:10 %lut_2_V_0_addr = getelementptr i10 %lut_2_V_0, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="lut_2_V_0_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10">
<![CDATA[
for.inc122.split:11 %lut_2_V_0_load = load i10 %lut_2_V_0_addr

]]></Node>
<StgValue><ssdm name="lut_2_V_0_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="10">
<![CDATA[
for.inc122.split:12 %zext_ln541_2 = zext i10 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln541_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc122.split:13 %lut_0_V_0_addr = getelementptr i10 %lut_0_V_0, i64 0, i64 %zext_ln541_2

]]></Node>
<StgValue><ssdm name="lut_0_V_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10">
<![CDATA[
for.inc122.split:14 %lut_0_V_0_load = load i10 %lut_0_V_0_addr

]]></Node>
<StgValue><ssdm name="lut_0_V_0_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
for.inc130.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc122.split:0 %specpipeline_ln286 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln286"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122.split:1 %specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln258"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10">
<![CDATA[
for.inc122.split:8 %lut_1_V_0_load = load i10 %lut_1_V_0_addr

]]></Node>
<StgValue><ssdm name="lut_1_V_0_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10">
<![CDATA[
for.inc122.split:11 %lut_2_V_0_load = load i10 %lut_2_V_0_addr

]]></Node>
<StgValue><ssdm name="lut_2_V_0_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10">
<![CDATA[
for.inc122.split:14 %lut_0_V_0_load = load i10 %lut_0_V_0_addr

]]></Node>
<StgValue><ssdm name="lut_0_V_0_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc122.split:15 %p_0 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %lut_0_V_0_load, i10 %lut_2_V_0_load, i10 %lut_1_V_0_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30">
<![CDATA[
for.inc122.split:16 %write_ln300 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %imgGamma, i30 %p_0

]]></Node>
<StgValue><ssdm name="write_ln300"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc122.split:18 %br_ln282 = br void %for.inc122

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="width_load_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="width_load_cast"/></StgValue>
</port>
<port id="52" name="imgRgb" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="imgRgb"/></StgValue>
</port>
<port id="53" name="lut_1_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_1_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="lut_2_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_2_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="lut_0_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_0_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="imgGamma" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="imgGamma"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="58" from="StgValue_57" to="x" fromId="57" toId="6">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="imgRgb" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="63" from="empty_11" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="68" from="empty_1" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="71" from="empty_1" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="72" from="empty_1" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="73" from="empty_1" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="78" from="empty_1" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="79" from="empty_1" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="84" from="imgGamma" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="85" from="empty_11" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="91" from="empty_1" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="92" from="empty_1" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="93" from="empty_1" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="94" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="95" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="96" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="97" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="98" from="empty_1" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="99" from="empty_1" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="100" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="101" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="103" from="_ssdm_op_Read.ap_auto.i11" to="width_load_cast_read" fromId="102" toId="9">
</dataflow>
<dataflow id="104" from="width_load_cast" to="width_load_cast_read" fromId="51" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="107" from="x" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="108" from="x" to="x_1" fromId="6" toId="12">
</dataflow>
<dataflow id="109" from="x_1" to="icmp_ln282" fromId="12" toId="13">
</dataflow>
<dataflow id="110" from="width_load_cast_read" to="icmp_ln282" fromId="9" toId="13">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="114" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_115" to="speclooptripcount_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="118" from="x_1" to="x_2" fromId="12" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_119" to="x_2" fromId="119" toId="15">
</dataflow>
<dataflow id="121" from="icmp_ln282" to="br_ln282" fromId="13" toId="16">
</dataflow>
<dataflow id="122" from="x_2" to="store_ln282" fromId="15" toId="17">
</dataflow>
<dataflow id="123" from="x" to="store_ln282" fromId="6" toId="17">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_fifo.volatile.i30P0A" to="imgRgb_read" fromId="124" toId="18">
</dataflow>
<dataflow id="126" from="imgRgb" to="imgRgb_read" fromId="52" toId="18">
</dataflow>
<dataflow id="127" from="imgRgb_read" to="g_V" fromId="18" toId="19">
</dataflow>
<dataflow id="129" from="_ssdm_op_PartSelect.i10.i30.i32.i32" to="b_V" fromId="128" toId="20">
</dataflow>
<dataflow id="130" from="imgRgb_read" to="b_V" fromId="18" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="b_V" fromId="131" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_133" to="b_V" fromId="133" toId="20">
</dataflow>
<dataflow id="135" from="_ssdm_op_PartSelect.i10.i30.i32.i32" to="r_V" fromId="128" toId="21">
</dataflow>
<dataflow id="136" from="imgRgb_read" to="r_V" fromId="18" toId="21">
</dataflow>
<dataflow id="138" from="StgValue_137" to="r_V" fromId="137" toId="21">
</dataflow>
<dataflow id="140" from="StgValue_139" to="r_V" fromId="139" toId="21">
</dataflow>
<dataflow id="141" from="g_V" to="zext_ln541" fromId="19" toId="22">
</dataflow>
<dataflow id="142" from="lut_1_V_0" to="lut_1_V_0_addr" fromId="53" toId="23">
</dataflow>
<dataflow id="143" from="StgValue_113" to="lut_1_V_0_addr" fromId="113" toId="23">
</dataflow>
<dataflow id="144" from="zext_ln541" to="lut_1_V_0_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="145" from="lut_1_V_0_addr" to="lut_1_V_0_load" fromId="23" toId="24">
</dataflow>
<dataflow id="146" from="b_V" to="zext_ln541_1" fromId="20" toId="25">
</dataflow>
<dataflow id="147" from="lut_2_V_0" to="lut_2_V_0_addr" fromId="54" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_113" to="lut_2_V_0_addr" fromId="113" toId="26">
</dataflow>
<dataflow id="149" from="zext_ln541_1" to="lut_2_V_0_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="150" from="lut_2_V_0_addr" to="lut_2_V_0_load" fromId="26" toId="27">
</dataflow>
<dataflow id="151" from="r_V" to="zext_ln541_2" fromId="21" toId="28">
</dataflow>
<dataflow id="152" from="lut_0_V_0" to="lut_0_V_0_addr" fromId="55" toId="29">
</dataflow>
<dataflow id="153" from="StgValue_113" to="lut_0_V_0_addr" fromId="113" toId="29">
</dataflow>
<dataflow id="154" from="zext_ln541_2" to="lut_0_V_0_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="155" from="lut_0_V_0_addr" to="lut_0_V_0_load" fromId="29" toId="30">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecPipeline" to="specpipeline_ln286" fromId="156" toId="31">
</dataflow>
<dataflow id="158" from="StgValue_80" to="specpipeline_ln286" fromId="80" toId="31">
</dataflow>
<dataflow id="159" from="StgValue_64" to="specpipeline_ln286" fromId="64" toId="31">
</dataflow>
<dataflow id="160" from="StgValue_64" to="specpipeline_ln286" fromId="64" toId="31">
</dataflow>
<dataflow id="161" from="StgValue_64" to="specpipeline_ln286" fromId="64" toId="31">
</dataflow>
<dataflow id="162" from="empty_1" to="specpipeline_ln286" fromId="67" toId="31">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="specloopname_ln258" fromId="163" toId="32">
</dataflow>
<dataflow id="166" from="empty_21" to="specloopname_ln258" fromId="165" toId="32">
</dataflow>
<dataflow id="167" from="lut_1_V_0_addr" to="lut_1_V_0_load" fromId="23" toId="33">
</dataflow>
<dataflow id="168" from="lut_2_V_0_addr" to="lut_2_V_0_load" fromId="26" toId="34">
</dataflow>
<dataflow id="169" from="lut_0_V_0_addr" to="lut_0_V_0_load" fromId="29" toId="35">
</dataflow>
<dataflow id="171" from="_ssdm_op_BitConcatenate.i30.i10.i10.i10" to="p_0" fromId="170" toId="36">
</dataflow>
<dataflow id="172" from="lut_0_V_0_load" to="p_0" fromId="35" toId="36">
</dataflow>
<dataflow id="173" from="lut_2_V_0_load" to="p_0" fromId="34" toId="36">
</dataflow>
<dataflow id="174" from="lut_1_V_0_load" to="p_0" fromId="33" toId="36">
</dataflow>
<dataflow id="176" from="_ssdm_op_Write.ap_fifo.volatile.i30P0A" to="write_ln300" fromId="175" toId="37">
</dataflow>
<dataflow id="177" from="imgGamma" to="write_ln300" fromId="56" toId="37">
</dataflow>
<dataflow id="178" from="p_0" to="write_ln300" fromId="36" toId="37">
</dataflow>
<dataflow id="179" from="icmp_ln282" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="180" from="icmp_ln282" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
