{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768233722685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768233722685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 17:02:02 2026 " "Processing started: Mon Jan 12 17:02:02 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768233722685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233722685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233722686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768233723362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768233723363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731229 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "../sopc/nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731258 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731283 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233731292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233731292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_mm_interconnect_0_router_006_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731293 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_006 " "Found entity 2: nios_mm_interconnect_0_router_006" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233731295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233731295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731296 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233731299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233731299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731300 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233731302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233731303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731304 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0 " "Found entity 1: nios_pio_0" {  } { { "../sopc/nios/synthesis/submodules/nios_pio_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "../sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart " "Found entity 1: altera_avalon_jtag_uart" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_log_module " "Found entity 1: altera_avalon_jtag_uart_log_module" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_scfifo_r" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_scfifo_w" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_r" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_w" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0 " "Found entity 1: nios_intel_niosv_m_0" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0_irq_mapper " "Found entity 1: nios_intel_niosv_m_0_irq_mapper" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_dm_def (SystemVerilog) (nios) " "Found design unit 1: niosv_dm_def (SystemVerilog) (nios)" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_def.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ram " "Found entity 1: niosv_ram" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_jtag2mm " "Found entity 1: niosv_dm_jtag2mm" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_top " "Found entity 1: niosv_dm_top" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_module " "Found entity 1: niosv_debug_module" {  } { { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731794 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle ../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v\" instead of from Quartus Prime megafunction library" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1768233731796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_bundle " "Found entity 1: altera_std_synchronizer_bundle" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731799 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer ../sopc/nios/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"../sopc/nios/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1768233731802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_timer_msip " "Found entity 1: niosv_timer_msip" {  } { { "../sopc/nios/synthesis/submodules/niosv_timer_msip.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_opcode_def (SystemVerilog) (nios) " "Found design unit 1: niosv_opcode_def (SystemVerilog) (nios)" {  } { { "../sopc/nios/synthesis/submodules/niosv_opcode_def.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233731981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233731981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_mem_op_state " "Found entity 1: niosv_mem_op_state" {  } { { "../sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_enc " "Found entity 1: ecc_enc" {  } { { "../sopc/nios/synthesis/submodules/ecc_enc.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_dec " "Found entity 1: ecc_dec" {  } { { "../sopc/nios/synthesis/submodules/ecc_dec.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altecc_enc " "Found entity 1: altecc_enc" {  } { { "../sopc/nios/synthesis/submodules/altecc_enc.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altecc_dec " "Found entity 1: altecc_dec" {  } { { "../sopc/nios/synthesis/submodules/altecc_dec.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_reg_file " "Found entity 1: niosv_reg_file" {  } { { "../sopc/nios/synthesis/submodules/niosv_reg_file.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csr " "Found entity 1: niosv_csr" {  } { { "../sopc/nios/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csrind_if " "Found entity 1: niosv_csrind_if" {  } { { "../sopc/nios/synthesis/submodules/niosv_csrind_if.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csrind_host " "Found entity 1: niosv_csrind_host" {  } { { "../sopc/nios/synthesis/submodules/niosv_csrind_host.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_interrupt_handler " "Found entity 1: niosv_interrupt_handler" {  } { { "../sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_instr_buffer " "Found entity 1: niosv_instr_buffer" {  } { { "../sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_bus_req " "Found entity 1: niosv_bus_req" {  } { { "../sopc/nios/synthesis/submodules/niosv_bus_req.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_shift " "Found entity 1: niosv_shift" {  } { { "../sopc/nios/synthesis/submodules/niosv_shift.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233732939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233732939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_alu " "Found entity 1: niosv_alu" {  } { { "../sopc/nios/synthesis/submodules/niosv_alu.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_lsu " "Found entity 1: niosv_lsu" {  } { { "../sopc/nios/synthesis/submodules/niosv_lsu.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_decoder " "Found entity 1: niosv_c_decoder" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_decoder.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_core " "Found entity 1: niosv_c_core" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_core.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_csr " "Found entity 1: niosv_c_csr" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_csr.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_d_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_d_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_D_stage " "Found entity 1: niosv_c_D_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_D_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_D_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_e_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_e_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_E_stage " "Found entity 1: niosv_c_E_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_E_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_E_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_m0_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_m0_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_M0_stage " "Found entity 1: niosv_c_M0_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_M0_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_M0_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_decoder " "Found entity 1: niosv_m_decoder" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_decoder.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_core " "Found entity 1: niosv_m_core" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_instr_prefetch " "Found entity 1: niosv_m_instr_prefetch" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_d_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_d_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_D_stage " "Found entity 1: niosv_m_D_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233733969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233733969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_e_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_e_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_E_stage " "Found entity 1: niosv_m_E_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_m0_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_m0_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_M0_stage " "Found entity 1: niosv_m_M0_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_w_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_w_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_W_stage " "Found entity 1: niosv_m_W_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_W_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_W_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0_hart " "Found entity 1: nios_intel_niosv_m_0_hart" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_reset_controller-rtl " "Found design unit 1: niosv_reset_controller-rtl" {  } { { "../sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734191 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosv_reset_controller " "Found entity 1: niosv_reset_controller" {  } { { "../sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734201 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233734203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233734204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233734206 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233734207 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233734207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233734207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233734207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233734207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233734216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734217 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233734219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/rtl/tp_nios_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/rtl/tp_nios_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_nios_v-rtl " "Found design unit 1: tp_nios_v-rtl" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734228 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_nios_v " "Found entity 1: tp_nios_v" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233734228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734228 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "led_pio_export tp_nios_v.vhd(40) " "VHDL Association List error at tp_nios_v.vhd(40): formal \"led_pio_export\" does not exist" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 40 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1768233734232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/output_files/tp_nios_v.map.smsg " "Generated suppressed messages file C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/output_files/tp_nios_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734335 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768233734972 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 12 17:02:14 2026 " "Processing ended: Mon Jan 12 17:02:14 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768233734972 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768233734972 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768233734972 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233734972 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233735637 ""}
