
KatanaLRS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000156  00800100  000017a8  0000183c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017a8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000e  00800256  00800256  00001992  2**0
                  ALLOC
  3 .debug_aranges 00000020  00000000  00000000  00001992  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000001aa  00000000  00000000  000019b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000be1  00000000  00000000  00001b5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000366  00000000  00000000  0000273d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000d0f  00000000  00000000  00002aa3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001d0  00000000  00000000  000037b4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000003a9  00000000  00000000  00003984  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000006a5  00000000  00000000  00003d2d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 00 01 	jmp	0x200	; 0x200 <__vector_1>
       8:	0c 94 13 01 	jmp	0x226	; 0x226 <__vector_2>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 eb 00 	jmp	0x1d6	; 0x1d6 <__vector_5>
      18:	0c 94 ca 00 	jmp	0x194	; 0x194 <__vector_6>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 a4 06 	jmp	0xd48	; 0xd48 <__vector_18>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 dc 00 	jmp	0x1b8	; 0x1b8 <__vector_21>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	12 e0       	ldi	r17, 0x02	; 2
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e8 ea       	ldi	r30, 0xA8	; 168
      7c:	f7 e1       	ldi	r31, 0x17	; 23
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a6 35       	cpi	r26, 0x56	; 86
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	12 e0       	ldi	r17, 0x02	; 2
      8c:	a6 e5       	ldi	r26, 0x56	; 86
      8e:	b2 e0       	ldi	r27, 0x02	; 2
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a4 36       	cpi	r26, 0x64	; 100
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 9f 06 	call	0xd3e	; 0xd3e <main>
      9e:	0c 94 d2 0b 	jmp	0x17a4	; 0x17a4 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <startI2C>:
void stopI2C(void);
uint8_t writeI2C(uint8_t);
uint8_t readI2C(uint8_t);


uint8_t startI2C(uint8_t address, uint8_t intent){ // i.e. ITG3200ADDR, WRITE
      a6:	28 2f       	mov	r18, r24
	uint16_t time = TCNT1;
      a8:	e0 91 84 00 	lds	r30, 0x0084
      ac:	f0 91 85 00 	lds	r31, 0x0085
	//while( !(TWCR &(1<<TWINT)));			// Avoid Crashing
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTA);	// Send Start
      b0:	84 ea       	ldi	r24, 0xA4	; 164
      b2:	80 93 bc 00 	sts	0x00BC, r24
	while( !(TWCR &(1<<TWINT))){
		if(TCNT1== (time+50)) break;
      b6:	af 01       	movw	r20, r30
      b8:	4e 5c       	subi	r20, 0xCE	; 206
      ba:	5f 4f       	sbci	r21, 0xFF	; 255
      bc:	07 c0       	rjmp	.+14     	; 0xcc <startI2C+0x26>
      be:	80 91 84 00 	lds	r24, 0x0084
      c2:	90 91 85 00 	lds	r25, 0x0085
      c6:	84 17       	cp	r24, r20
      c8:	95 07       	cpc	r25, r21
      ca:	21 f0       	breq	.+8      	; 0xd4 <startI2C+0x2e>

uint8_t startI2C(uint8_t address, uint8_t intent){ // i.e. ITG3200ADDR, WRITE
	uint16_t time = TCNT1;
	//while( !(TWCR &(1<<TWINT)));			// Avoid Crashing
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTA);	// Send Start
	while( !(TWCR &(1<<TWINT))){
      cc:	80 91 bc 00 	lds	r24, 0x00BC
      d0:	87 ff       	sbrs	r24, 7
      d2:	f5 cf       	rjmp	.-22     	; 0xbe <startI2C+0x18>
		if(TCNT1== (time+50)) break;
	} //printf("ST1: %X\n",TWSR);			// Wait
#if defined(DEBUG_I2C)
	if(TW_STATUS != TW_START) printf("BadStart\n");
#endif
	TWDR = ((address<<1) | (intent & 0x01));			// Hail Slave Device
      d4:	61 70       	andi	r22, 0x01	; 1
      d6:	22 0f       	add	r18, r18
      d8:	26 2b       	or	r18, r22
      da:	20 93 bb 00 	sts	0x00BB, r18
	TWCR = (1<<TWINT)|(1<<TWEN);			// Engage
      de:	84 e8       	ldi	r24, 0x84	; 132
      e0:	80 93 bc 00 	sts	0x00BC, r24
	while( !(TWCR &(1<<TWINT))){
		if(TCNT1== (time+50)) break;
      e4:	9f 01       	movw	r18, r30
      e6:	2e 5c       	subi	r18, 0xCE	; 206
      e8:	3f 4f       	sbci	r19, 0xFF	; 255
      ea:	07 c0       	rjmp	.+14     	; 0xfa <startI2C+0x54>
      ec:	80 91 84 00 	lds	r24, 0x0084
      f0:	90 91 85 00 	lds	r25, 0x0085
      f4:	82 17       	cp	r24, r18
      f6:	93 07       	cpc	r25, r19
      f8:	21 f0       	breq	.+8      	; 0x102 <startI2C+0x5c>
#if defined(DEBUG_I2C)
	if(TW_STATUS != TW_START) printf("BadStart\n");
#endif
	TWDR = ((address<<1) | (intent & 0x01));			// Hail Slave Device
	TWCR = (1<<TWINT)|(1<<TWEN);			// Engage
	while( !(TWCR &(1<<TWINT))){
      fa:	80 91 bc 00 	lds	r24, 0x00BC
      fe:	87 ff       	sbrs	r24, 7
     100:	f5 cf       	rjmp	.-22     	; 0xec <startI2C+0x46>
		if(TCNT1== (time+50)) break;
	} //; //printf("ST2: %X\n",TWSR);			// Wait
#if defined(DEBUG_I2C)
	if(TW_STATUS == TW_NO_INFO || TW_STATUS == TW_BUS_ERROR) printf("BadHold\n");
#endif
	return TW_STATUS;
     102:	80 91 b9 00 	lds	r24, 0x00B9
}
     106:	88 7f       	andi	r24, 0xF8	; 248
     108:	08 95       	ret

0000010a <stopI2C>:

void stopI2C(void){
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Send Stop
     10a:	84 e9       	ldi	r24, 0x94	; 148
     10c:	80 93 bc 00 	sts	0x00BC, r24
	while(TWCR &(1<<TWSTO)); //printf("SP: %X\n",TWSR);
     110:	80 91 bc 00 	lds	r24, 0x00BC
     114:	84 fd       	sbrc	r24, 4
     116:	fc cf       	rjmp	.-8      	; 0x110 <stopI2C+0x6>
}
     118:	08 95       	ret

0000011a <writeI2C>:

uint8_t writeI2C(uint8_t data){
	uint16_t time = TCNT1;
     11a:	20 91 84 00 	lds	r18, 0x0084
     11e:	30 91 85 00 	lds	r19, 0x0085
	TWDR = data;							// Data
     122:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN);			// Enable
     126:	84 e8       	ldi	r24, 0x84	; 132
     128:	80 93 bc 00 	sts	0x00BC, r24
	while( !(TWCR &(1<<TWINT))){
		if(TCNT1== (time+50)) break;
     12c:	2e 5c       	subi	r18, 0xCE	; 206
     12e:	3f 4f       	sbci	r19, 0xFF	; 255
     130:	07 c0       	rjmp	.+14     	; 0x140 <writeI2C+0x26>
     132:	80 91 84 00 	lds	r24, 0x0084
     136:	90 91 85 00 	lds	r25, 0x0085
     13a:	82 17       	cp	r24, r18
     13c:	93 07       	cpc	r25, r19
     13e:	21 f0       	breq	.+8      	; 0x148 <writeI2C+0x2e>

uint8_t writeI2C(uint8_t data){
	uint16_t time = TCNT1;
	TWDR = data;							// Data
	TWCR = (1<<TWINT)|(1<<TWEN);			// Enable
	while( !(TWCR &(1<<TWINT))){
     140:	80 91 bc 00 	lds	r24, 0x00BC
     144:	87 ff       	sbrs	r24, 7
     146:	f5 cf       	rjmp	.-22     	; 0x132 <writeI2C+0x18>
		if(TCNT1== (time+50)) break;
	} //; //printf("WT: %X\n",TWSR);			// Wait
#if defined(DEBUG_I2C)
	if(TW_STATUS != TW_MT_DATA_ACK) printf("BadFrame\n");
#endif
	return TW_STATUS;
     148:	80 91 b9 00 	lds	r24, 0x00B9
}
     14c:	88 7f       	andi	r24, 0xF8	; 248
     14e:	08 95       	ret

00000150 <readI2C>:

uint8_t readI2C(uint8_t ackType){
	uint16_t time = TCNT1;
     150:	20 91 84 00 	lds	r18, 0x0084
     154:	30 91 85 00 	lds	r19, 0x0085
	//printf("TWCR: %X", (1<<TWINT)|(1<<TWEN)|(ackType<<TWEA));
	TWCR = (1<<TWINT)|(1<<TWEN)|(ackType<<TWEA);
     158:	82 95       	swap	r24
     15a:	88 0f       	add	r24, r24
     15c:	88 0f       	add	r24, r24
     15e:	80 7c       	andi	r24, 0xC0	; 192
     160:	84 68       	ori	r24, 0x84	; 132
     162:	80 93 bc 00 	sts	0x00BC, r24
	while( !(TWCR &(1<<TWINT))){
		if(TCNT1== (time+50)) break;
     166:	2e 5c       	subi	r18, 0xCE	; 206
     168:	3f 4f       	sbci	r19, 0xFF	; 255
     16a:	07 c0       	rjmp	.+14     	; 0x17a <readI2C+0x2a>
     16c:	80 91 84 00 	lds	r24, 0x0084
     170:	90 91 85 00 	lds	r25, 0x0085
     174:	82 17       	cp	r24, r18
     176:	93 07       	cpc	r25, r19
     178:	21 f0       	breq	.+8      	; 0x182 <readI2C+0x32>

uint8_t readI2C(uint8_t ackType){
	uint16_t time = TCNT1;
	//printf("TWCR: %X", (1<<TWINT)|(1<<TWEN)|(ackType<<TWEA));
	TWCR = (1<<TWINT)|(1<<TWEN)|(ackType<<TWEA);
	while( !(TWCR &(1<<TWINT))){
     17a:	80 91 bc 00 	lds	r24, 0x00BC
     17e:	87 ff       	sbrs	r24, 7
     180:	f5 cf       	rjmp	.-22     	; 0x16c <readI2C+0x1c>
		if(TCNT1== (time+50)) break;
	} //; //printf("RV: %X\n",TWSR);
	return TWDR;
     182:	80 91 bb 00 	lds	r24, 0x00BB
}
     186:	08 95       	ret

00000188 <transferSPI>:


uint8_t transferSPI(uint8_t);

uint8_t transferSPI(uint8_t data){
	SPDR = data;
     188:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
     18a:	0d b4       	in	r0, 0x2d	; 45
     18c:	07 fe       	sbrs	r0, 7
     18e:	fd cf       	rjmp	.-6      	; 0x18a <transferSPI+0x2>
	return SPDR;
     190:	8e b5       	in	r24, 0x2e	; 46
}
     192:	08 95       	ret

00000194 <__vector_6>:
	uint16_t sysVin;
	uint16_t atMega;
} volt;

// Interrupt Vectors
ISR(WDT_vect){
     194:	1f 92       	push	r1
     196:	0f 92       	push	r0
     198:	0f b6       	in	r0, 0x3f	; 63
     19a:	0f 92       	push	r0
     19c:	11 24       	eor	r1, r1
     19e:	8f 93       	push	r24
	stateFlags.intSource = INT_SRC_WDT;
     1a0:	80 91 57 02 	lds	r24, 0x0257
     1a4:	83 7f       	andi	r24, 0xF3	; 243
     1a6:	88 60       	ori	r24, 0x08	; 8
     1a8:	80 93 57 02 	sts	0x0257, r24
}
     1ac:	8f 91       	pop	r24
     1ae:	0f 90       	pop	r0
     1b0:	0f be       	out	0x3f, r0	; 63
     1b2:	0f 90       	pop	r0
     1b4:	1f 90       	pop	r1
     1b6:	18 95       	reti

000001b8 <__vector_21>:

ISR(ADC_vect){
     1b8:	1f 92       	push	r1
     1ba:	0f 92       	push	r0
     1bc:	0f b6       	in	r0, 0x3f	; 63
     1be:	0f 92       	push	r0
     1c0:	11 24       	eor	r1, r1
     1c2:	8f 93       	push	r24
	sleep_disable();
     1c4:	83 b7       	in	r24, 0x33	; 51
     1c6:	8e 7f       	andi	r24, 0xFE	; 254
     1c8:	83 bf       	out	0x33, r24	; 51
}
     1ca:	8f 91       	pop	r24
     1cc:	0f 90       	pop	r0
     1ce:	0f be       	out	0x3f, r0	; 63
     1d0:	0f 90       	pop	r0
     1d2:	1f 90       	pop	r1
     1d4:	18 95       	reti

000001d6 <__vector_5>:

ISR(PCINT2_vect){
     1d6:	1f 92       	push	r1
     1d8:	0f 92       	push	r0
     1da:	0f b6       	in	r0, 0x3f	; 63
     1dc:	0f 92       	push	r0
     1de:	11 24       	eor	r1, r1
     1e0:	8f 93       	push	r24
	stateFlags.intSource = INT_SRC_UART;
     1e2:	80 91 57 02 	lds	r24, 0x0257
     1e6:	8c 60       	ori	r24, 0x0C	; 12
     1e8:	80 93 57 02 	sts	0x0257, r24
	PCICR = 0;
     1ec:	10 92 68 00 	sts	0x0068, r1
	PCMSK2 = 0;
     1f0:	10 92 6d 00 	sts	0x006D, r1
}
     1f4:	8f 91       	pop	r24
     1f6:	0f 90       	pop	r0
     1f8:	0f be       	out	0x3f, r0	; 63
     1fa:	0f 90       	pop	r0
     1fc:	1f 90       	pop	r1
     1fe:	18 95       	reti

00000200 <__vector_1>:

ISR(INT0_vect){
     200:	1f 92       	push	r1
     202:	0f 92       	push	r0
     204:	0f b6       	in	r0, 0x3f	; 63
     206:	0f 92       	push	r0
     208:	11 24       	eor	r1, r1
     20a:	8f 93       	push	r24
	stateFlags.intSource = INT_SRC_INTx;
     20c:	80 91 57 02 	lds	r24, 0x0257
     210:	83 7f       	andi	r24, 0xF3	; 243
     212:	84 60       	ori	r24, 0x04	; 4
     214:	80 93 57 02 	sts	0x0257, r24
	EIMSK = 0;
     218:	1d ba       	out	0x1d, r1	; 29
}
     21a:	8f 91       	pop	r24
     21c:	0f 90       	pop	r0
     21e:	0f be       	out	0x3f, r0	; 63
     220:	0f 90       	pop	r0
     222:	1f 90       	pop	r1
     224:	18 95       	reti

00000226 <__vector_2>:

ISR(INT1_vect){
     226:	1f 92       	push	r1
     228:	0f 92       	push	r0
     22a:	0f b6       	in	r0, 0x3f	; 63
     22c:	0f 92       	push	r0
     22e:	11 24       	eor	r1, r1
     230:	8f 93       	push	r24
	stateFlags.intSource = INT_SRC_INTx;
     232:	80 91 57 02 	lds	r24, 0x0257
     236:	83 7f       	andi	r24, 0xF3	; 243
     238:	84 60       	ori	r24, 0x04	; 4
     23a:	80 93 57 02 	sts	0x0257, r24
	EIMSK = 0;
     23e:	1d ba       	out	0x1d, r1	; 29
}
     240:	8f 91       	pop	r24
     242:	0f 90       	pop	r0
     244:	0f be       	out	0x3f, r0	; 63
     246:	0f 90       	pop	r0
     248:	1f 90       	pop	r1
     24a:	18 95       	reti

0000024c <atMegaInit>:
	
	return systemReturnState;
}

uint8_t atMegaInit(void){
	uint8_t startupStatus = MCUSR; //wdt_init(); //
     24c:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
     24e:	14 be       	out	0x34, r1	; 52
	WDTCSR |= _BV(WDCE) | _BV(WDE); // Three Options Below:
     250:	e0 e6       	ldi	r30, 0x60	; 96
     252:	f0 e0       	ldi	r31, 0x00	; 0
     254:	90 81       	ld	r25, Z
     256:	98 61       	ori	r25, 0x18	; 24
     258:	90 83       	st	Z, r25
	// Was this WDTCSR = _BV(WDIE) | _BV(WDP2) | _BV(WDP1) | _BV(WDE); // Hardwire the WDT for 1 Sec
	//WDTCSR = _BV(WDE) | _BV(WDP3) | _BV(WDP0);
	//WDTCSR = 0;
	WDTCSR = _BV(WDIE) | _BV(WDE) | _BV(WDP3) | _BV(WDP0);
     25a:	99 e6       	ldi	r25, 0x69	; 105
     25c:	90 83       	st	Z, r25
	wdt_reset();
     25e:	a8 95       	wdr
	
	// System
	//MCUCR |= (1<<PUD);		// Pull-up Disable
	MCUCR = 0;
     260:	15 be       	out	0x35, r1	; 53
	PRR = 0;
     262:	10 92 64 00 	sts	0x0064, r1

	// Timers
	TCCR1A = _BV(COM1A1)|_BV(WGM11)|_BV(WGM13);
     266:	92 e9       	ldi	r25, 0x92	; 146
     268:	90 93 80 00 	sts	0x0080, r25
	TCCR1B = (1<<CS12); //(1<<CS11)|(1<<CS10); //
     26c:	94 e0       	ldi	r25, 0x04	; 4
     26e:	90 93 81 00 	sts	0x0081, r25
	ICR1 = 0xFFFF;
     272:	2f ef       	ldi	r18, 0xFF	; 255
     274:	3f ef       	ldi	r19, 0xFF	; 255
     276:	30 93 87 00 	sts	0x0087, r19
     27a:	20 93 86 00 	sts	0x0086, r18
	
	// IO Ports
	// 0: Input (Hi-Z) 1: Output
	//        76543210		7		6		5		4		3		2		1		0
	DDRB |= 0b00101111; //	XTAL2	XTAL1	SCK		MISO	MOSI	CS_RFM	LED_BL	LED_OR
     27e:	94 b1       	in	r25, 0x04	; 4
     280:	9f 62       	ori	r25, 0x2F	; 47
     282:	94 b9       	out	0x04, r25	; 4
    DDRC |= 0b00001111; //	--		Reset	SCL		SDA		P4		P3		P2		P1
     284:	97 b1       	in	r25, 0x07	; 7
     286:	9f 60       	ori	r25, 0x0F	; 15
     288:	97 b9       	out	0x07, r25	; 7
    DDRD |= 0b00000010; //	P8		P7		P6		P5		RFM_PBL	RF_INT	TXD		RXD
     28a:	51 9a       	sbi	0x0a, 1	; 10
	// PORTC |=0b00000000;
	
	// Serial Port
	UBRR0H = UART_UBRR >> 8;
     28c:	10 92 c5 00 	sts	0x00C5, r1
    UBRR0L = UART_UBRR;
     290:	98 e0       	ldi	r25, 0x08	; 8
     292:	90 93 c4 00 	sts	0x00C4, r25
    UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0);
     296:	98 e9       	ldi	r25, 0x98	; 152
     298:	90 93 c1 00 	sts	0x00C1, r25
    stdout = &uart_io; //= stdin 
     29c:	27 e4       	ldi	r18, 0x47	; 71
     29e:	32 e0       	ldi	r19, 0x02	; 2
     2a0:	30 93 61 02 	sts	0x0261, r19
     2a4:	20 93 60 02 	sts	0x0260, r18
	
	//SPI
	SPCR	= (1<<SPE)|(1<<MSTR)|(1<<SPR0); // |(1<<CPOL)|(1<<CPHA)
     2a8:	91 e5       	ldi	r25, 0x51	; 81
     2aa:	9c bd       	out	0x2c, r25	; 44
	
	//I2C
	TWCR = (1<<TWEN) | (1<<TWEA);
     2ac:	94 e4       	ldi	r25, 0x44	; 68
     2ae:	90 93 bc 00 	sts	0x00BC, r25
	TWSR &= ~((1<<TWPS1) | (1<<TWPS0));
     2b2:	e9 eb       	ldi	r30, 0xB9	; 185
     2b4:	f0 e0       	ldi	r31, 0x00	; 0
     2b6:	90 81       	ld	r25, Z
     2b8:	9c 7f       	andi	r25, 0xFC	; 252
     2ba:	90 83       	st	Z, r25
	TWBR = ((F_CPU / I2C_FREQ) - 16) / 2;
     2bc:	9c e0       	ldi	r25, 0x0C	; 12
     2be:	90 93 b8 00 	sts	0x00B8, r25
	
	// ADC
	ADMUX 	= 0; //(1<<REFS0);	// AVcc Connected
     2c2:	10 92 7c 00 	sts	0x007C, r1
	ADCSRA 	= (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0)|(1<<ADIE);
     2c6:	9f e8       	ldi	r25, 0x8F	; 143
     2c8:	90 93 7a 00 	sts	0x007A, r25
	DIDR0 	= (1<<ADC5D)|(1<<ADC4D)|(1<<ADC3D)|(1<<ADC2D)|(1<<ADC1D)|(1<<ADC0D);
     2cc:	9f e3       	ldi	r25, 0x3F	; 63
     2ce:	90 93 7e 00 	sts	0x007E, r25

	//PCICR = 0; //(1<<PCIE2);
	//PCMSK2 = 0; //(1<<PCINT16);
	
	EICRA = 0;
     2d2:	10 92 69 00 	sts	0x0069, r1
	EIMSK = 0; //(1<<INT1)|(1<<INT0);
     2d6:	1d ba       	out	0x1d, r1	; 29
	
	sei();
     2d8:	78 94       	sei
	
	return startupStatus;
}
     2da:	08 95       	ret

000002dc <systemSleep>:
	//	Interval	0	1	2	3	4	5	6	7	8	9
	//	Time in ms	16	32	64	128	256	512	1k	2k	4k	8k
	
	//LED = LOW;
	
	cli();
     2dc:	f8 94       	cli
	
	TWCR = 0;
     2de:	10 92 bc 00 	sts	0x00BC, r1
	TWSR = 0;
     2e2:	10 92 b9 00 	sts	0x00B9, r1
	SPCR = 0;
     2e6:	1c bc       	out	0x2c, r1	; 44
	ADMUX = 0;
     2e8:	10 92 7c 00 	sts	0x007C, r1
	ADCSRA = 0;
     2ec:	10 92 7a 00 	sts	0x007A, r1
	DIDR0 = (1<<ADC5D)|(1<<ADC4D)|(1<<ADC3D)|(1<<ADC2D)|(1<<ADC1D)|(1<<ADC0D);
     2f0:	8f e3       	ldi	r24, 0x3F	; 63
     2f2:	80 93 7e 00 	sts	0x007E, r24
	DIDR1 = (1<<AIN1D)|(1<<AIN0D);
     2f6:	83 e0       	ldi	r24, 0x03	; 3
     2f8:	80 93 7f 00 	sts	0x007F, r24
	UCSR0B =0;
     2fc:	10 92 c1 00 	sts	0x00C1, r1
	TCCR1B = 0;
     300:	10 92 81 00 	sts	0x0081, r1
	PORTB = PORTC = PORTD = 0; // 
     304:	1b b8       	out	0x0b, r1	; 11
     306:	8b b1       	in	r24, 0x0b	; 11
     308:	88 b9       	out	0x08, r24	; 8
     30a:	88 b1       	in	r24, 0x08	; 8
     30c:	85 b9       	out	0x05, r24	; 5
	DDRB = DDRC = DDRD = 0;
     30e:	1a b8       	out	0x0a, r1	; 10
     310:	8a b1       	in	r24, 0x0a	; 10
     312:	87 b9       	out	0x07, r24	; 7
     314:	87 b1       	in	r24, 0x07	; 7
     316:	84 b9       	out	0x04, r24	; 4
	
	//MPU_VLOGIC = LOW;
	power_all_disable();
     318:	e4 e6       	ldi	r30, 0x64	; 100
     31a:	f0 e0       	ldi	r31, 0x00	; 0
     31c:	80 81       	ld	r24, Z
     31e:	8f 6e       	ori	r24, 0xEF	; 239
     320:	80 83       	st	Z, r24
	
	//wdt_reset();
	//uint8_t value = (uint8_t)( ((configFlags.wdtSlpEn)<<WDIE) | (interval & 0x08? (1<<WDP3): 0x00) | (interval & 0x07) );
	MCUSR = 0;
     322:	14 be       	out	0x34, r1	; 52
	WDTCSR |= (1<<WDCE)|(1<<WDE);
     324:	e0 e6       	ldi	r30, 0x60	; 96
     326:	f0 e0       	ldi	r31, 0x00	; 0
     328:	80 81       	ld	r24, Z
     32a:	88 61       	ori	r24, 0x18	; 24
     32c:	80 83       	st	Z, r24
	WDTCSR = _BV(WDIE) | _BV(WDE) | _BV(WDP3) | _BV(WDP0);
     32e:	89 e6       	ldi	r24, 0x69	; 105
     330:	80 83       	st	Z, r24
	
	
	// if(stateFlags.systemState == DOWN)			set_sleep_mode(SLEEP_MODE_PWR_DOWN);
	// else if(stateFlags.systemState == SLEEP) 	set_sleep_mode(SLEEP_MODE_STANDBY);
	// else										set_sleep_mode(SLEEP_MODE_IDLE);
	set_sleep_mode(SLEEP_MODE_PWR_DOWN);
     332:	83 b7       	in	r24, 0x33	; 51
     334:	81 7f       	andi	r24, 0xF1	; 241
     336:	84 60       	ori	r24, 0x04	; 4
     338:	83 bf       	out	0x33, r24	; 51
	sleep_enable();
     33a:	83 b7       	in	r24, 0x33	; 51
     33c:	81 60       	ori	r24, 0x01	; 1
     33e:	83 bf       	out	0x33, r24	; 51
	sleep_bod_disable();
     340:	85 b7       	in	r24, 0x35	; 53
     342:	80 66       	ori	r24, 0x60	; 96
     344:	85 bf       	out	0x35, r24	; 53
     346:	8f 7d       	andi	r24, 0xDF	; 223
     348:	85 bf       	out	0x35, r24	; 53
	sei();
     34a:	78 94       	sei
	sleep_cpu();
     34c:	88 95       	sleep
	
	sleep_disable();
     34e:	83 b7       	in	r24, 0x33	; 51
     350:	8e 7f       	andi	r24, 0xFE	; 254
     352:	83 bf       	out	0x33, r24	; 51
	uint8_t systemReturnState = atMegaInit();
     354:	0e 94 26 01 	call	0x24c	; 0x24c <atMegaInit>
	
	//LED = HIGH;
	
	return systemReturnState;
}
     358:	08 95       	ret

0000035a <radioWriteReg>:

	#endif
}

void radioWriteReg(uint8_t regAddress, uint8_t regValue){
	CS_RFM = LOW;
     35a:	2a 98       	cbi	0x05, 2	; 5
		transferSPI((RFM_WRITE<<7) | regAddress);
     35c:	80 68       	ori	r24, 0x80	; 128


uint8_t transferSPI(uint8_t);

uint8_t transferSPI(uint8_t data){
	SPDR = data;
     35e:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
     360:	0d b4       	in	r0, 0x2d	; 45
     362:	07 fe       	sbrs	r0, 7
     364:	fd cf       	rjmp	.-6      	; 0x360 <radioWriteReg+0x6>
	return SPDR;
     366:	8e b5       	in	r24, 0x2e	; 46


uint8_t transferSPI(uint8_t);

uint8_t transferSPI(uint8_t data){
	SPDR = data;
     368:	6e bd       	out	0x2e, r22	; 46
	while(!(SPSR & _BV(SPIF)));
     36a:	0d b4       	in	r0, 0x2d	; 45
     36c:	07 fe       	sbrs	r0, 7
     36e:	fd cf       	rjmp	.-6      	; 0x36a <radioWriteReg+0x10>
	return SPDR;
     370:	8e b5       	in	r24, 0x2e	; 46
		transferSPI(regValue);
	CS_RFM = HIGH;
     372:	2a 9a       	sbi	0x05, 2	; 5
}
     374:	08 95       	ret

00000376 <radioMode>:
	
	return startupStatus;
}

void radioMode(uint8_t mode){
	radioWriteReg(GPIO_0_CFG, GPIO_TXST);
     376:	8b e0       	ldi	r24, 0x0B	; 11
     378:	62 e1       	ldi	r22, 0x12	; 18
     37a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(GPIO_1_CFG, GPIO_RXST);
     37e:	8c e0       	ldi	r24, 0x0C	; 12
     380:	65 e1       	ldi	r22, 0x15	; 21
     382:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(GPIO_2_CFG, GPIO_PMBLDET);
     386:	8d e0       	ldi	r24, 0x0D	; 13
     388:	69 e1       	ldi	r22, 0x19	; 25
     38a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	
	radioWriteReg(0x06, 0x00);		// Disable all interrupts
     38e:	86 e0       	ldi	r24, 0x06	; 6
     390:	60 e0       	ldi	r22, 0x00	; 0
     392:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x07, 0x01);		// Set READY mode
     396:	87 e0       	ldi	r24, 0x07	; 7
     398:	61 e0       	ldi	r22, 0x01	; 1
     39a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x09, 0x7F);		// Cap = 12.5pF
     39e:	89 e0       	ldi	r24, 0x09	; 9
     3a0:	6f e7       	ldi	r22, 0x7F	; 127
     3a2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x0A, 0x05);		// Clk output is 2MHz
     3a6:	8a e0       	ldi	r24, 0x0A	; 10
     3a8:	65 e0       	ldi	r22, 0x05	; 5
     3aa:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x0F, 0x70);		// NO ADC used
     3ae:	8f e0       	ldi	r24, 0x0F	; 15
     3b0:	60 e7       	ldi	r22, 0x70	; 112
     3b2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x10, 0x00);		// no ADC used
     3b6:	80 e1       	ldi	r24, 0x10	; 16
     3b8:	60 e0       	ldi	r22, 0x00	; 0
     3ba:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x12, 0x00);		// No temp sensor used
     3be:	82 e1       	ldi	r24, 0x12	; 18
     3c0:	60 e0       	ldi	r22, 0x00	; 0
     3c2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x13, 0x00);		// no temp sensor used
     3c6:	83 e1       	ldi	r24, 0x13	; 19
     3c8:	60 e0       	ldi	r22, 0x00	; 0
     3ca:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x70, 0x20);		// No manchester code, no data whiting, data rate < 30Kbps
     3ce:	80 e7       	ldi	r24, 0x70	; 112
     3d0:	60 e2       	ldi	r22, 0x20	; 32
     3d2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x1C, 0x1D);		// IF filter bandwidth
     3d6:	8c e1       	ldi	r24, 0x1C	; 28
     3d8:	6d e1       	ldi	r22, 0x1D	; 29
     3da:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x1D, 0x40);		// AFC Loop
     3de:	8d e1       	ldi	r24, 0x1D	; 29
     3e0:	60 e4       	ldi	r22, 0x40	; 64
     3e2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	//radioWriteReg(0x1E, 0x0A);	// AFC timing

	radioWriteReg(0x20, 0xA1);		// clock recovery
     3e6:	80 e2       	ldi	r24, 0x20	; 32
     3e8:	61 ea       	ldi	r22, 0xA1	; 161
     3ea:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x21, 0x20);		// clock recovery
     3ee:	81 e2       	ldi	r24, 0x21	; 33
     3f0:	60 e2       	ldi	r22, 0x20	; 32
     3f2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x22, 0x4E);		// clock recovery
     3f6:	82 e2       	ldi	r24, 0x22	; 34
     3f8:	6e e4       	ldi	r22, 0x4E	; 78
     3fa:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x23, 0xA5);		// clock recovery
     3fe:	83 e2       	ldi	r24, 0x23	; 35
     400:	65 ea       	ldi	r22, 0xA5	; 165
     402:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x24, 0x00);		// clock recovery timing
     406:	84 e2       	ldi	r24, 0x24	; 36
     408:	60 e0       	ldi	r22, 0x00	; 0
     40a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x25, 0x0A);		// clock recovery timing
     40e:	85 e2       	ldi	r24, 0x25	; 37
     410:	6a e0       	ldi	r22, 0x0A	; 10
     412:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	//radioWriteReg(0x2A, 0x18);
	radioWriteReg(0x2C, 0x00);
     416:	8c e2       	ldi	r24, 0x2C	; 44
     418:	60 e0       	ldi	r22, 0x00	; 0
     41a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x2D, 0x00);
     41e:	8d e2       	ldi	r24, 0x2D	; 45
     420:	60 e0       	ldi	r22, 0x00	; 0
     422:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x2E, 0x00);
     426:	8e e2       	ldi	r24, 0x2E	; 46
     428:	60 e0       	ldi	r22, 0x00	; 0
     42a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x6E, 0x27);		// TX data rate 1
     42e:	8e e6       	ldi	r24, 0x6E	; 110
     430:	67 e2       	ldi	r22, 0x27	; 39
     432:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x6F, 0x52);		// TX data rate 0
     436:	8f e6       	ldi	r24, 0x6F	; 111
     438:	62 e5       	ldi	r22, 0x52	; 82
     43a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x30, 0x00);		// Data access control <steve> 0x8C
     43e:	80 e3       	ldi	r24, 0x30	; 48
     440:	60 e0       	ldi	r22, 0x00	; 0
     442:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x32, 0xFF);		// Header control
     446:	82 e3       	ldi	r24, 0x32	; 50
     448:	6f ef       	ldi	r22, 0xFF	; 255
     44a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x33, 0x42);		// Header 3, 2, 1, 0 used for head length, fixed packet length, synchronize word length 3, 2,
     44e:	83 e3       	ldi	r24, 0x33	; 51
     450:	62 e4       	ldi	r22, 0x42	; 66
     452:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x34, 64);		// 64 nibble = 32 byte preamble
     456:	84 e3       	ldi	r24, 0x34	; 52
     458:	60 e4       	ldi	r22, 0x40	; 64
     45a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x35, 0x20);		// 0x35 need to detect 20bit preamble
     45e:	85 e3       	ldi	r24, 0x35	; 53
     460:	60 e2       	ldi	r22, 0x20	; 32
     462:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x36, 0x2D);		// synchronize word
     466:	86 e3       	ldi	r24, 0x36	; 54
     468:	6d e2       	ldi	r22, 0x2D	; 45
     46a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x37, 0xD4);
     46e:	87 e3       	ldi	r24, 0x37	; 55
     470:	64 ed       	ldi	r22, 0xD4	; 212
     472:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x38, 0x00);
     476:	88 e3       	ldi	r24, 0x38	; 56
     478:	60 e0       	ldi	r22, 0x00	; 0
     47a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x39, 0x00);
     47e:	89 e3       	ldi	r24, 0x39	; 57
     480:	60 e0       	ldi	r22, 0x00	; 0
     482:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x3A, '*');		// set tx header 3
     486:	8a e3       	ldi	r24, 0x3A	; 58
     488:	6a e2       	ldi	r22, 0x2A	; 42
     48a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x3B, 'E');		// set tx header 2
     48e:	8b e3       	ldi	r24, 0x3B	; 59
     490:	65 e4       	ldi	r22, 0x45	; 69
     492:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x3C, 'W');		// set tx header 1
     496:	8c e3       	ldi	r24, 0x3C	; 60
     498:	67 e5       	ldi	r22, 0x57	; 87
     49a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x3D, 'S');		// set tx header 0
     49e:	8d e3       	ldi	r24, 0x3D	; 61
     4a0:	63 e5       	ldi	r22, 0x53	; 83
     4a2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	//radioWriteReg(0x3E, 17);		// set packet length to 17 bytes (max size: 255 bytes)
	radioWriteReg(0x3E, 50);	// set packet length to PKTSIZE bytes (max size: 255 bytes)
     4a6:	8e e3       	ldi	r24, 0x3E	; 62
     4a8:	62 e3       	ldi	r22, 0x32	; 50
     4aa:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x3F, '*');		// set rx header
     4ae:	8f e3       	ldi	r24, 0x3F	; 63
     4b0:	6a e2       	ldi	r22, 0x2A	; 42
     4b2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x40, 'E');
     4b6:	80 e4       	ldi	r24, 0x40	; 64
     4b8:	65 e4       	ldi	r22, 0x45	; 69
     4ba:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x41, 'W');
     4be:	81 e4       	ldi	r24, 0x41	; 65
     4c0:	67 e5       	ldi	r22, 0x57	; 87
     4c2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x42, 'S');
     4c6:	82 e4       	ldi	r24, 0x42	; 66
     4c8:	63 e5       	ldi	r22, 0x53	; 83
     4ca:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x43, 0xFF);		// check all bits
     4ce:	83 e4       	ldi	r24, 0x43	; 67
     4d0:	6f ef       	ldi	r22, 0xFF	; 255
     4d2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x44, 0xFF);		// Check all bits
     4d6:	84 e4       	ldi	r24, 0x44	; 68
     4d8:	6f ef       	ldi	r22, 0xFF	; 255
     4da:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x45, 0xFF);		// check all bits
     4de:	85 e4       	ldi	r24, 0x45	; 69
     4e0:	6f ef       	ldi	r22, 0xFF	; 255
     4e2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x46, 0xFF);		// Check all bits
     4e6:	86 e4       	ldi	r24, 0x46	; 70
     4e8:	6f ef       	ldi	r22, 0xFF	; 255
     4ea:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x56, 0x02);		// <steve> Something to do with I/Q Swapping
     4ee:	86 e5       	ldi	r24, 0x56	; 86
     4f0:	62 e0       	ldi	r22, 0x02	; 2
     4f2:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x6D, 0x00);		// Tx power to max
     4f6:	8d e6       	ldi	r24, 0x6D	; 109
     4f8:	60 e0       	ldi	r22, 0x00	; 0
     4fa:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x79, 0x00);		// no frequency hopping
     4fe:	89 e7       	ldi	r24, 0x79	; 121
     500:	60 e0       	ldi	r22, 0x00	; 0
     502:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x7A, 0x00);		// no frequency hopping
     506:	8a e7       	ldi	r24, 0x7A	; 122
     508:	60 e0       	ldi	r22, 0x00	; 0
     50a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x71, 0x12);		// GFSK, fd[8]=0, no invert for TX/RX data, FIFO mode, txclk-->gpio
     50e:	81 e7       	ldi	r24, 0x71	; 113
     510:	62 e1       	ldi	r22, 0x12	; 18
     512:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x72, 0x48);		// Frequency deviation setting to 45K=72*625
     516:	82 e7       	ldi	r24, 0x72	; 114
     518:	68 e4       	ldi	r22, 0x48	; 72
     51a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x73, 0x00);		// No frequency offset
     51e:	83 e7       	ldi	r24, 0x73	; 115
     520:	60 e0       	ldi	r22, 0x00	; 0
     522:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x74, 0x00);		// No frequency offset
     526:	84 e7       	ldi	r24, 0x74	; 116
     528:	60 e0       	ldi	r22, 0x00	; 0
     52a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x75, 0x53);		// frequency set to 434MHz
     52e:	85 e7       	ldi	r24, 0x75	; 117
     530:	63 e5       	ldi	r22, 0x53	; 83
     532:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x76, 0x64);		// frequency set to 434MHz
     536:	86 e7       	ldi	r24, 0x76	; 118
     538:	64 e6       	ldi	r22, 0x64	; 100
     53a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x77, 0x00);		// frequency set to 434Mhz
     53e:	87 e7       	ldi	r24, 0x77	; 119
     540:	60 e0       	ldi	r22, 0x00	; 0
     542:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x5A, 0x7F);
     546:	8a e5       	ldi	r24, 0x5A	; 90
     548:	6f e7       	ldi	r22, 0x7F	; 127
     54a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x59, 0x40);
     54e:	89 e5       	ldi	r24, 0x59	; 89
     550:	60 e4       	ldi	r22, 0x40	; 64
     552:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x58, 0x80);
     556:	88 e5       	ldi	r24, 0x58	; 88
     558:	60 e8       	ldi	r22, 0x80	; 128
     55a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>

	radioWriteReg(0x6A, 0x0B);
     55e:	8a e6       	ldi	r24, 0x6A	; 106
     560:	6b e0       	ldi	r22, 0x0B	; 11
     562:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x68, 0x04);
     566:	88 e6       	ldi	r24, 0x68	; 104
     568:	64 e0       	ldi	r22, 0x04	; 4
     56a:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	radioWriteReg(0x1F, 0x03);
     56e:	8f e1       	ldi	r24, 0x1F	; 31
     570:	63 e0       	ldi	r22, 0x03	; 3
     572:	0e 94 ad 01 	call	0x35a	; 0x35a <radioWriteReg>
	
	
	#if defined(RFM22B)

	#endif
}
     576:	08 95       	ret

00000578 <putUARTchar>:
		"1 to 3\tToggle Config Flags\n"
		"`\tWrite Toggles to EEPROM and Review\n"
		"?\tConsole Useage\n\n");
}

static int putUARTchar(char c, FILE *stream){
     578:	1f 93       	push	r17
     57a:	18 2f       	mov	r17, r24
    if (c == '\n') putUARTchar('\r', stream);
     57c:	8a 30       	cpi	r24, 0x0A	; 10
     57e:	19 f4       	brne	.+6      	; 0x586 <putUARTchar+0xe>
     580:	8d e0       	ldi	r24, 0x0D	; 13
     582:	0e 94 bc 02 	call	0x578	; 0x578 <putUARTchar>
    loop_until_bit_is_set(UCSR0A, UDRE0);
     586:	80 91 c0 00 	lds	r24, 0x00C0
     58a:	85 ff       	sbrs	r24, 5
     58c:	fc cf       	rjmp	.-8      	; 0x586 <putUARTchar+0xe>
    UDR0 = c;
     58e:	10 93 c6 00 	sts	0x00C6, r17
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     592:	80 ed       	ldi	r24, 0xD0	; 208
     594:	97 e0       	ldi	r25, 0x07	; 7
     596:	01 97       	sbiw	r24, 0x01	; 1
     598:	f1 f7       	brne	.-4      	; 0x596 <putUARTchar+0x1e>
	_delay_us(500);
	//transferSPI(c);
    return 0;
}
     59a:	80 e0       	ldi	r24, 0x00	; 0
     59c:	90 e0       	ldi	r25, 0x00	; 0
     59e:	1f 91       	pop	r17
     5a0:	08 95       	ret

000005a2 <getUARTchar>:

uint8_t getUARTchar(void){
    while( !(UCSR0A & (1<<RXC0)));
     5a2:	80 91 c0 00 	lds	r24, 0x00C0
     5a6:	87 ff       	sbrs	r24, 7
     5a8:	fc cf       	rjmp	.-8      	; 0x5a2 <getUARTchar>
    return(UDR0);
     5aa:	80 91 c6 00 	lds	r24, 0x00C6
}
     5ae:	08 95       	ret

000005b0 <readADC>:

uint16_t readADC(uint8_t adcChannel){
	ADMUX 	= adcChannel; //(1<<REFS0) |
     5b0:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA 	|= (1<<ADSC);
     5b4:	80 91 7a 00 	lds	r24, 0x007A
     5b8:	80 64       	ori	r24, 0x40	; 64
     5ba:	80 93 7a 00 	sts	0x007A, r24
	while (ADCSRA & (1 << ADSC));
     5be:	80 91 7a 00 	lds	r24, 0x007A
     5c2:	86 fd       	sbrc	r24, 6
     5c4:	fc cf       	rjmp	.-8      	; 0x5be <readADC+0xe>
	return (ADCL + ((uint16_t) ADCH << 8));
     5c6:	90 91 78 00 	lds	r25, 0x0078
     5ca:	80 91 79 00 	lds	r24, 0x0079
     5ce:	38 2f       	mov	r19, r24
     5d0:	20 e0       	ldi	r18, 0x00	; 0
     5d2:	29 0f       	add	r18, r25
     5d4:	31 1d       	adc	r19, r1
}
     5d6:	c9 01       	movw	r24, r18
     5d8:	08 95       	ret

000005da <readAdcNoiseReduced>:

uint16_t readAdcNoiseReduced(uint8_t adcChannel){
	ADMUX 	= adcChannel; //(1<<REFS0) |
     5da:	80 93 7c 00 	sts	0x007C, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     5de:	83 b7       	in	r24, 0x33	; 51
     5e0:	81 7f       	andi	r24, 0xF1	; 241
     5e2:	82 60       	ori	r24, 0x02	; 2
     5e4:	83 bf       	out	0x33, r24	; 51
	sleep_enable();
     5e6:	83 b7       	in	r24, 0x33	; 51
     5e8:	81 60       	ori	r24, 0x01	; 1
     5ea:	83 bf       	out	0x33, r24	; 51
	sleep_bod_disable();
     5ec:	85 b7       	in	r24, 0x35	; 53
     5ee:	80 66       	ori	r24, 0x60	; 96
     5f0:	85 bf       	out	0x35, r24	; 53
     5f2:	8f 7d       	andi	r24, 0xDF	; 223
     5f4:	85 bf       	out	0x35, r24	; 53
	sei();
     5f6:	78 94       	sei
	sleep_cpu();
     5f8:	88 95       	sleep
	
	sleep_disable();
     5fa:	83 b7       	in	r24, 0x33	; 51
     5fc:	8e 7f       	andi	r24, 0xFE	; 254
     5fe:	83 bf       	out	0x33, r24	; 51
	return (ADCL + ((uint16_t) ADCH << 8));
     600:	90 91 78 00 	lds	r25, 0x0078
     604:	80 91 79 00 	lds	r24, 0x0079
     608:	38 2f       	mov	r19, r24
     60a:	20 e0       	ldi	r18, 0x00	; 0
     60c:	29 0f       	add	r18, r25
     60e:	31 1d       	adc	r19, r1
}
     610:	c9 01       	movw	r24, r18
     612:	08 95       	ret

00000614 <updateVolts>:
		transferSPI((RFM_WRITE<<7) | regAddress);
		transferSPI(regValue);
	CS_RFM = HIGH;
}

void updateVolts(void){
     614:	af 92       	push	r10
     616:	bf 92       	push	r11
     618:	cf 92       	push	r12
     61a:	df 92       	push	r13
     61c:	ef 92       	push	r14
     61e:	ff 92       	push	r15
     620:	0f 93       	push	r16
     622:	1f 93       	push	r17
     624:	cf 93       	push	r28
     626:	df 93       	push	r29
     628:	00 e0       	ldi	r16, 0x00	; 0
     62a:	aa 24       	eor	r10, r10
     62c:	bb 24       	eor	r11, r11
     62e:	cc 24       	eor	r12, r12
     630:	dd 24       	eor	r13, r13
     632:	c0 e0       	ldi	r28, 0x00	; 0
     634:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t sysVin = 0;
	uint16_t atMegaVolt = 0;
	
	
	for(uint8_t j=0; j<4; j++){
		lipoly += readADC(ADC_VBAT);
     636:	86 e0       	ldi	r24, 0x06	; 6
     638:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <readADC>
     63c:	a8 0e       	add	r10, r24
     63e:	b9 1e       	adc	r11, r25
		sysVin += readADC(ADC_VIN);
     640:	87 e0       	ldi	r24, 0x07	; 7
     642:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <readADC>
     646:	c8 0e       	add	r12, r24
     648:	d9 1e       	adc	r13, r25
     64a:	10 e0       	ldi	r17, 0x00	; 0
		for(uint8_t i=0; i<4; i++) readADC(ADC_VSYS);
     64c:	8e e0       	ldi	r24, 0x0E	; 14
     64e:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <readADC>
     652:	1f 5f       	subi	r17, 0xFF	; 255
     654:	14 30       	cpi	r17, 0x04	; 4
     656:	d1 f7       	brne	.-12     	; 0x64c <updateVolts+0x38>
		atMegaVolt += readAdcNoiseReduced(ADC_VSYS); // [4092:0]
     658:	8e e0       	ldi	r24, 0x0E	; 14
     65a:	0e 94 ed 02 	call	0x5da	; 0x5da <readAdcNoiseReduced>
     65e:	c8 0f       	add	r28, r24
     660:	d9 1f       	adc	r29, r25
	uint16_t lipoly = 0; // An array or struct would be more condusive?
	uint16_t sysVin = 0;
	uint16_t atMegaVolt = 0;
	
	
	for(uint8_t j=0; j<4; j++){
     662:	0f 5f       	subi	r16, 0xFF	; 255
     664:	04 30       	cpi	r16, 0x04	; 4
     666:	39 f7       	brne	.-50     	; 0x636 <updateVolts+0x22>
		for(uint8_t i=0; i<4; i++) readADC(ADC_VSYS);
		atMegaVolt += readAdcNoiseReduced(ADC_VSYS); // [4092:0]
	}
	lipoly >>= 2; // [1023:0]
	sysVin >>= 2;
	atMegaVolt >>= 2;
     668:	9e 01       	movw	r18, r28
     66a:	36 95       	lsr	r19
     66c:	27 95       	ror	r18
     66e:	36 95       	lsr	r19
     670:	27 95       	ror	r18
	// Repeated for sysVin
	// Is this next version more lossy? :
	// BATTv = battADC[1023:0] * ATMEGAv[4999:0] * 2 /1023 (appprox as >> 9) , Max is 5.1 Mil, divide is an easy right shift to within .1% actual
	// Both version require 32-bit ints, so might as well do the one with only one divide and 3 multiplies. First was 3 mult + 3 div
	
	atMegaVolt = (atMegaVolt < 225)? 4999 : (uint16_t)( (1125300)/((uint32_t) atMegaVolt) );
     672:	21 3e       	cpi	r18, 0xE1	; 225
     674:	31 05       	cpc	r19, r1
     676:	18 f4       	brcc	.+6      	; 0x67e <updateVolts+0x6a>
     678:	c7 e8       	ldi	r28, 0x87	; 135
     67a:	d3 e1       	ldi	r29, 0x13	; 19
     67c:	09 c0       	rjmp	.+18     	; 0x690 <updateVolts+0x7c>
     67e:	40 e0       	ldi	r20, 0x00	; 0
     680:	50 e0       	ldi	r21, 0x00	; 0
     682:	64 eb       	ldi	r22, 0xB4	; 180
     684:	7b e2       	ldi	r23, 0x2B	; 43
     686:	81 e1       	ldi	r24, 0x11	; 17
     688:	90 e0       	ldi	r25, 0x00	; 0
     68a:	0e 94 91 08 	call	0x1122	; 0x1122 <__udivmodsi4>
     68e:	e9 01       	movw	r28, r18
	sysVin = (uint16_t)( (uint32_t)( (uint32_t)sysVin * (uint32_t)atMegaVolt ) >> 9 );
     690:	7e 01       	movw	r14, r28
     692:	00 e0       	ldi	r16, 0x00	; 0
     694:	10 e0       	ldi	r17, 0x00	; 0
     696:	d6 94       	lsr	r13
     698:	c7 94       	ror	r12
     69a:	d6 94       	lsr	r13
     69c:	c7 94       	ror	r12
     69e:	96 01       	movw	r18, r12
     6a0:	40 e0       	ldi	r20, 0x00	; 0
     6a2:	50 e0       	ldi	r21, 0x00	; 0
     6a4:	c8 01       	movw	r24, r16
     6a6:	b7 01       	movw	r22, r14
     6a8:	0e 94 72 08 	call	0x10e4	; 0x10e4 <__mulsi3>
     6ac:	49 e0       	ldi	r20, 0x09	; 9
     6ae:	96 95       	lsr	r25
     6b0:	87 95       	ror	r24
     6b2:	77 95       	ror	r23
     6b4:	67 95       	ror	r22
     6b6:	4a 95       	dec	r20
     6b8:	d1 f7       	brne	.-12     	; 0x6ae <updateVolts+0x9a>
     6ba:	6b 01       	movw	r12, r22
	lipoly = (uint16_t)( (uint32_t)( (uint32_t)lipoly * (uint32_t)atMegaVolt ) >> 9 );
     6bc:	b6 94       	lsr	r11
     6be:	a7 94       	ror	r10
     6c0:	b6 94       	lsr	r11
     6c2:	a7 94       	ror	r10
     6c4:	95 01       	movw	r18, r10
     6c6:	40 e0       	ldi	r20, 0x00	; 0
     6c8:	50 e0       	ldi	r21, 0x00	; 0
     6ca:	c8 01       	movw	r24, r16
     6cc:	b7 01       	movw	r22, r14
     6ce:	0e 94 72 08 	call	0x10e4	; 0x10e4 <__mulsi3>
     6d2:	29 e0       	ldi	r18, 0x09	; 9
     6d4:	96 95       	lsr	r25
     6d6:	87 95       	ror	r24
     6d8:	77 95       	ror	r23
     6da:	67 95       	ror	r22
     6dc:	2a 95       	dec	r18
     6de:	d1 f7       	brne	.-12     	; 0x6d4 <updateVolts+0xc0>
	
	stateFlags.powerState = (sysVin > VIN_CUTOFF)? 1 : 0;
     6e0:	20 e0       	ldi	r18, 0x00	; 0
     6e2:	89 ed       	ldi	r24, 0xD9	; 217
     6e4:	c8 16       	cp	r12, r24
     6e6:	8e e0       	ldi	r24, 0x0E	; 14
     6e8:	d8 06       	cpc	r13, r24
     6ea:	08 f0       	brcs	.+2      	; 0x6ee <updateVolts+0xda>
     6ec:	21 e0       	ldi	r18, 0x01	; 1
     6ee:	22 95       	swap	r18
     6f0:	22 0f       	add	r18, r18
     6f2:	20 7e       	andi	r18, 0xE0	; 224
     6f4:	80 91 57 02 	lds	r24, 0x0257
     6f8:	8f 7d       	andi	r24, 0xDF	; 223
     6fa:	82 2b       	or	r24, r18
     6fc:	80 93 57 02 	sts	0x0257, r24
	stateFlags.batteryState = (lipoly > LIPOLY_CUTOFF)? 1 : 0;
     700:	20 e0       	ldi	r18, 0x00	; 0
     702:	8d e0       	ldi	r24, 0x0D	; 13
     704:	69 34       	cpi	r22, 0x49	; 73
     706:	78 07       	cpc	r23, r24
     708:	08 f0       	brcs	.+2      	; 0x70c <updateVolts+0xf8>
     70a:	21 e0       	ldi	r18, 0x01	; 1
     70c:	22 95       	swap	r18
     70e:	22 0f       	add	r18, r18
     710:	22 0f       	add	r18, r18
     712:	20 7c       	andi	r18, 0xC0	; 192
     714:	80 91 57 02 	lds	r24, 0x0257
     718:	8f 7b       	andi	r24, 0xBF	; 191
     71a:	82 2b       	or	r24, r18
     71c:	80 93 57 02 	sts	0x0257, r24
	
	// printf("Lipoly: %u\tVoltIn: %u\tATmega: %u\n",lipoly,sysVin,atMegaVolt);
	
	volt.lipoly = lipoly;
     720:	70 93 59 02 	sts	0x0259, r23
     724:	60 93 58 02 	sts	0x0258, r22
	volt.sysVin = sysVin;
     728:	d0 92 5b 02 	sts	0x025B, r13
     72c:	c0 92 5a 02 	sts	0x025A, r12
	volt.atMega = atMegaVolt;
     730:	d0 93 5d 02 	sts	0x025D, r29
     734:	c0 93 5c 02 	sts	0x025C, r28
	
	//return ((uint16_t) voltSample);
}
     738:	df 91       	pop	r29
     73a:	cf 91       	pop	r28
     73c:	1f 91       	pop	r17
     73e:	0f 91       	pop	r16
     740:	ff 90       	pop	r15
     742:	ef 90       	pop	r14
     744:	df 90       	pop	r13
     746:	cf 90       	pop	r12
     748:	bf 90       	pop	r11
     74a:	af 90       	pop	r10
     74c:	08 95       	ret

0000074e <flashOrangeLED>:
	
	sleep_disable();
	return (ADCL + ((uint16_t) ADCH << 8));
}

void flashOrangeLED(uint8_t count, uint8_t high, uint8_t low){
     74e:	2f 92       	push	r2
     750:	3f 92       	push	r3
     752:	4f 92       	push	r4
     754:	5f 92       	push	r5
     756:	6f 92       	push	r6
     758:	7f 92       	push	r7
     75a:	8f 92       	push	r8
     75c:	9f 92       	push	r9
     75e:	af 92       	push	r10
     760:	bf 92       	push	r11
     762:	cf 92       	push	r12
     764:	df 92       	push	r13
     766:	ef 92       	push	r14
     768:	ff 92       	push	r15
     76a:	0f 93       	push	r16
     76c:	1f 93       	push	r17
     76e:	df 93       	push	r29
     770:	cf 93       	push	r28
     772:	0f 92       	push	r0
     774:	cd b7       	in	r28, 0x3d	; 61
     776:	de b7       	in	r29, 0x3e	; 62
     778:	89 83       	std	Y+1, r24	; 0x01
	for(;count>0; count--){
		LED_OR = HIGH;
		_delay_ms(high);
     77a:	26 2e       	mov	r2, r22
     77c:	33 24       	eor	r3, r3
     77e:	44 24       	eor	r4, r4
     780:	55 24       	eor	r5, r5
		LED_OR = LOW;
		_delay_ms(low);
     782:	64 2e       	mov	r6, r20
     784:	77 24       	eor	r7, r7
     786:	88 24       	eor	r8, r8
     788:	99 24       	eor	r9, r9
     78a:	83 c0       	rjmp	.+262    	; 0x892 <flashOrangeLED+0x144>
	return (ADCL + ((uint16_t) ADCH << 8));
}

void flashOrangeLED(uint8_t count, uint8_t high, uint8_t low){
	for(;count>0; count--){
		LED_OR = HIGH;
     78c:	28 9a       	sbi	0x05, 0	; 5
		_delay_ms(high);
     78e:	c2 01       	movw	r24, r4
     790:	b1 01       	movw	r22, r2
     792:	0e 94 59 07 	call	0xeb2	; 0xeb2 <__floatunsisf>
     796:	5b 01       	movw	r10, r22
     798:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     79a:	20 e0       	ldi	r18, 0x00	; 0
     79c:	30 e0       	ldi	r19, 0x00	; 0
     79e:	4a e7       	ldi	r20, 0x7A	; 122
     7a0:	55 e4       	ldi	r21, 0x45	; 69
     7a2:	0e 94 e7 07 	call	0xfce	; 0xfce <__mulsf3>
     7a6:	7b 01       	movw	r14, r22
     7a8:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     7aa:	20 e0       	ldi	r18, 0x00	; 0
     7ac:	30 e0       	ldi	r19, 0x00	; 0
     7ae:	40 e8       	ldi	r20, 0x80	; 128
     7b0:	5f e3       	ldi	r21, 0x3F	; 63
     7b2:	0e 94 29 07 	call	0xe52	; 0xe52 <__cmpsf2>
     7b6:	88 23       	and	r24, r24
     7b8:	1c f4       	brge	.+6      	; 0x7c0 <flashOrangeLED+0x72>
     7ba:	61 e0       	ldi	r22, 0x01	; 1
     7bc:	70 e0       	ldi	r23, 0x00	; 0
     7be:	23 c0       	rjmp	.+70     	; 0x806 <flashOrangeLED+0xb8>
		__ticks = 1;
	else if (__tmp > 65535)
     7c0:	c8 01       	movw	r24, r16
     7c2:	b7 01       	movw	r22, r14
     7c4:	20 e0       	ldi	r18, 0x00	; 0
     7c6:	3f ef       	ldi	r19, 0xFF	; 255
     7c8:	4f e7       	ldi	r20, 0x7F	; 127
     7ca:	57 e4       	ldi	r21, 0x47	; 71
     7cc:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <__gesf2>
     7d0:	18 16       	cp	r1, r24
     7d2:	ac f4       	brge	.+42     	; 0x7fe <flashOrangeLED+0xb0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     7d4:	c6 01       	movw	r24, r12
     7d6:	b5 01       	movw	r22, r10
     7d8:	20 e0       	ldi	r18, 0x00	; 0
     7da:	30 e0       	ldi	r19, 0x00	; 0
     7dc:	40 e2       	ldi	r20, 0x20	; 32
     7de:	51 e4       	ldi	r21, 0x41	; 65
     7e0:	0e 94 e7 07 	call	0xfce	; 0xfce <__mulsf3>
     7e4:	0e 94 2d 07 	call	0xe5a	; 0xe5a <__fixunssfsi>
     7e8:	06 c0       	rjmp	.+12     	; 0x7f6 <flashOrangeLED+0xa8>
     7ea:	80 e9       	ldi	r24, 0x90	; 144
     7ec:	91 e0       	ldi	r25, 0x01	; 1
     7ee:	01 97       	sbiw	r24, 0x01	; 1
     7f0:	f1 f7       	brne	.-4      	; 0x7ee <flashOrangeLED+0xa0>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     7f2:	61 50       	subi	r22, 0x01	; 1
     7f4:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     7f6:	61 15       	cp	r22, r1
     7f8:	71 05       	cpc	r23, r1
     7fa:	b9 f7       	brne	.-18     	; 0x7ea <flashOrangeLED+0x9c>
     7fc:	07 c0       	rjmp	.+14     	; 0x80c <flashOrangeLED+0xbe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     7fe:	c8 01       	movw	r24, r16
     800:	b7 01       	movw	r22, r14
     802:	0e 94 2d 07 	call	0xe5a	; 0xe5a <__fixunssfsi>
     806:	cb 01       	movw	r24, r22
     808:	01 97       	sbiw	r24, 0x01	; 1
     80a:	f1 f7       	brne	.-4      	; 0x808 <flashOrangeLED+0xba>
		LED_OR = LOW;
     80c:	28 98       	cbi	0x05, 0	; 5
		_delay_ms(low);
     80e:	c4 01       	movw	r24, r8
     810:	b3 01       	movw	r22, r6
     812:	0e 94 59 07 	call	0xeb2	; 0xeb2 <__floatunsisf>
     816:	5b 01       	movw	r10, r22
     818:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     81a:	20 e0       	ldi	r18, 0x00	; 0
     81c:	30 e0       	ldi	r19, 0x00	; 0
     81e:	4a e7       	ldi	r20, 0x7A	; 122
     820:	55 e4       	ldi	r21, 0x45	; 69
     822:	0e 94 e7 07 	call	0xfce	; 0xfce <__mulsf3>
     826:	7b 01       	movw	r14, r22
     828:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     82a:	20 e0       	ldi	r18, 0x00	; 0
     82c:	30 e0       	ldi	r19, 0x00	; 0
     82e:	40 e8       	ldi	r20, 0x80	; 128
     830:	5f e3       	ldi	r21, 0x3F	; 63
     832:	0e 94 29 07 	call	0xe52	; 0xe52 <__cmpsf2>
     836:	88 23       	and	r24, r24
     838:	1c f4       	brge	.+6      	; 0x840 <flashOrangeLED+0xf2>
     83a:	61 e0       	ldi	r22, 0x01	; 1
     83c:	70 e0       	ldi	r23, 0x00	; 0
     83e:	23 c0       	rjmp	.+70     	; 0x886 <flashOrangeLED+0x138>
		__ticks = 1;
	else if (__tmp > 65535)
     840:	c8 01       	movw	r24, r16
     842:	b7 01       	movw	r22, r14
     844:	20 e0       	ldi	r18, 0x00	; 0
     846:	3f ef       	ldi	r19, 0xFF	; 255
     848:	4f e7       	ldi	r20, 0x7F	; 127
     84a:	57 e4       	ldi	r21, 0x47	; 71
     84c:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <__gesf2>
     850:	18 16       	cp	r1, r24
     852:	ac f4       	brge	.+42     	; 0x87e <flashOrangeLED+0x130>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     854:	c6 01       	movw	r24, r12
     856:	b5 01       	movw	r22, r10
     858:	20 e0       	ldi	r18, 0x00	; 0
     85a:	30 e0       	ldi	r19, 0x00	; 0
     85c:	40 e2       	ldi	r20, 0x20	; 32
     85e:	51 e4       	ldi	r21, 0x41	; 65
     860:	0e 94 e7 07 	call	0xfce	; 0xfce <__mulsf3>
     864:	0e 94 2d 07 	call	0xe5a	; 0xe5a <__fixunssfsi>
     868:	06 c0       	rjmp	.+12     	; 0x876 <flashOrangeLED+0x128>
     86a:	80 e9       	ldi	r24, 0x90	; 144
     86c:	91 e0       	ldi	r25, 0x01	; 1
     86e:	01 97       	sbiw	r24, 0x01	; 1
     870:	f1 f7       	brne	.-4      	; 0x86e <flashOrangeLED+0x120>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     872:	61 50       	subi	r22, 0x01	; 1
     874:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     876:	61 15       	cp	r22, r1
     878:	71 05       	cpc	r23, r1
     87a:	b9 f7       	brne	.-18     	; 0x86a <flashOrangeLED+0x11c>
     87c:	07 c0       	rjmp	.+14     	; 0x88c <flashOrangeLED+0x13e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     87e:	c8 01       	movw	r24, r16
     880:	b7 01       	movw	r22, r14
     882:	0e 94 2d 07 	call	0xe5a	; 0xe5a <__fixunssfsi>
     886:	cb 01       	movw	r24, r22
     888:	01 97       	sbiw	r24, 0x01	; 1
     88a:	f1 f7       	brne	.-4      	; 0x888 <flashOrangeLED+0x13a>
	sleep_disable();
	return (ADCL + ((uint16_t) ADCH << 8));
}

void flashOrangeLED(uint8_t count, uint8_t high, uint8_t low){
	for(;count>0; count--){
     88c:	89 81       	ldd	r24, Y+1	; 0x01
     88e:	81 50       	subi	r24, 0x01	; 1
     890:	89 83       	std	Y+1, r24	; 0x01
     892:	e9 81       	ldd	r30, Y+1	; 0x01
     894:	ee 23       	and	r30, r30
     896:	09 f0       	breq	.+2      	; 0x89a <flashOrangeLED+0x14c>
     898:	79 cf       	rjmp	.-270    	; 0x78c <flashOrangeLED+0x3e>
		LED_OR = HIGH;
		_delay_ms(high);
		LED_OR = LOW;
		_delay_ms(low);
	}
}
     89a:	0f 90       	pop	r0
     89c:	cf 91       	pop	r28
     89e:	df 91       	pop	r29
     8a0:	1f 91       	pop	r17
     8a2:	0f 91       	pop	r16
     8a4:	ff 90       	pop	r15
     8a6:	ef 90       	pop	r14
     8a8:	df 90       	pop	r13
     8aa:	cf 90       	pop	r12
     8ac:	bf 90       	pop	r11
     8ae:	af 90       	pop	r10
     8b0:	9f 90       	pop	r9
     8b2:	8f 90       	pop	r8
     8b4:	7f 90       	pop	r7
     8b6:	6f 90       	pop	r6
     8b8:	5f 90       	pop	r5
     8ba:	4f 90       	pop	r4
     8bc:	3f 90       	pop	r3
     8be:	2f 90       	pop	r2
     8c0:	08 95       	ret

000008c2 <flashBlueLED>:

void flashBlueLED(uint8_t count, uint8_t high, uint8_t low){
     8c2:	2f 92       	push	r2
     8c4:	3f 92       	push	r3
     8c6:	4f 92       	push	r4
     8c8:	5f 92       	push	r5
     8ca:	6f 92       	push	r6
     8cc:	7f 92       	push	r7
     8ce:	8f 92       	push	r8
     8d0:	9f 92       	push	r9
     8d2:	af 92       	push	r10
     8d4:	bf 92       	push	r11
     8d6:	cf 92       	push	r12
     8d8:	df 92       	push	r13
     8da:	ef 92       	push	r14
     8dc:	ff 92       	push	r15
     8de:	0f 93       	push	r16
     8e0:	1f 93       	push	r17
     8e2:	df 93       	push	r29
     8e4:	cf 93       	push	r28
     8e6:	0f 92       	push	r0
     8e8:	cd b7       	in	r28, 0x3d	; 61
     8ea:	de b7       	in	r29, 0x3e	; 62
     8ec:	89 83       	std	Y+1, r24	; 0x01
	for(;count>0; count--){
		LED_BL = HIGH;
		_delay_ms(high);
     8ee:	26 2e       	mov	r2, r22
     8f0:	33 24       	eor	r3, r3
     8f2:	44 24       	eor	r4, r4
     8f4:	55 24       	eor	r5, r5
		LED_BL = LOW;
		_delay_ms(low);
     8f6:	64 2e       	mov	r6, r20
     8f8:	77 24       	eor	r7, r7
     8fa:	88 24       	eor	r8, r8
     8fc:	99 24       	eor	r9, r9
     8fe:	83 c0       	rjmp	.+262    	; 0xa06 <__stack+0x107>
	}
}

void flashBlueLED(uint8_t count, uint8_t high, uint8_t low){
	for(;count>0; count--){
		LED_BL = HIGH;
     900:	29 9a       	sbi	0x05, 1	; 5
		_delay_ms(high);
     902:	c2 01       	movw	r24, r4
     904:	b1 01       	movw	r22, r2
     906:	0e 94 59 07 	call	0xeb2	; 0xeb2 <__floatunsisf>
     90a:	5b 01       	movw	r10, r22
     90c:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     90e:	20 e0       	ldi	r18, 0x00	; 0
     910:	30 e0       	ldi	r19, 0x00	; 0
     912:	4a e7       	ldi	r20, 0x7A	; 122
     914:	55 e4       	ldi	r21, 0x45	; 69
     916:	0e 94 e7 07 	call	0xfce	; 0xfce <__mulsf3>
     91a:	7b 01       	movw	r14, r22
     91c:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     91e:	20 e0       	ldi	r18, 0x00	; 0
     920:	30 e0       	ldi	r19, 0x00	; 0
     922:	40 e8       	ldi	r20, 0x80	; 128
     924:	5f e3       	ldi	r21, 0x3F	; 63
     926:	0e 94 29 07 	call	0xe52	; 0xe52 <__cmpsf2>
     92a:	88 23       	and	r24, r24
     92c:	1c f4       	brge	.+6      	; 0x934 <__stack+0x35>
     92e:	61 e0       	ldi	r22, 0x01	; 1
     930:	70 e0       	ldi	r23, 0x00	; 0
     932:	23 c0       	rjmp	.+70     	; 0x97a <__stack+0x7b>
		__ticks = 1;
	else if (__tmp > 65535)
     934:	c8 01       	movw	r24, r16
     936:	b7 01       	movw	r22, r14
     938:	20 e0       	ldi	r18, 0x00	; 0
     93a:	3f ef       	ldi	r19, 0xFF	; 255
     93c:	4f e7       	ldi	r20, 0x7F	; 127
     93e:	57 e4       	ldi	r21, 0x47	; 71
     940:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <__gesf2>
     944:	18 16       	cp	r1, r24
     946:	ac f4       	brge	.+42     	; 0x972 <__stack+0x73>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     948:	c6 01       	movw	r24, r12
     94a:	b5 01       	movw	r22, r10
     94c:	20 e0       	ldi	r18, 0x00	; 0
     94e:	30 e0       	ldi	r19, 0x00	; 0
     950:	40 e2       	ldi	r20, 0x20	; 32
     952:	51 e4       	ldi	r21, 0x41	; 65
     954:	0e 94 e7 07 	call	0xfce	; 0xfce <__mulsf3>
     958:	0e 94 2d 07 	call	0xe5a	; 0xe5a <__fixunssfsi>
     95c:	06 c0       	rjmp	.+12     	; 0x96a <__stack+0x6b>
     95e:	80 e9       	ldi	r24, 0x90	; 144
     960:	91 e0       	ldi	r25, 0x01	; 1
     962:	01 97       	sbiw	r24, 0x01	; 1
     964:	f1 f7       	brne	.-4      	; 0x962 <__stack+0x63>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     966:	61 50       	subi	r22, 0x01	; 1
     968:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     96a:	61 15       	cp	r22, r1
     96c:	71 05       	cpc	r23, r1
     96e:	b9 f7       	brne	.-18     	; 0x95e <__stack+0x5f>
     970:	07 c0       	rjmp	.+14     	; 0x980 <__stack+0x81>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     972:	c8 01       	movw	r24, r16
     974:	b7 01       	movw	r22, r14
     976:	0e 94 2d 07 	call	0xe5a	; 0xe5a <__fixunssfsi>
     97a:	cb 01       	movw	r24, r22
     97c:	01 97       	sbiw	r24, 0x01	; 1
     97e:	f1 f7       	brne	.-4      	; 0x97c <__stack+0x7d>
		LED_BL = LOW;
     980:	29 98       	cbi	0x05, 1	; 5
		_delay_ms(low);
     982:	c4 01       	movw	r24, r8
     984:	b3 01       	movw	r22, r6
     986:	0e 94 59 07 	call	0xeb2	; 0xeb2 <__floatunsisf>
     98a:	5b 01       	movw	r10, r22
     98c:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     98e:	20 e0       	ldi	r18, 0x00	; 0
     990:	30 e0       	ldi	r19, 0x00	; 0
     992:	4a e7       	ldi	r20, 0x7A	; 122
     994:	55 e4       	ldi	r21, 0x45	; 69
     996:	0e 94 e7 07 	call	0xfce	; 0xfce <__mulsf3>
     99a:	7b 01       	movw	r14, r22
     99c:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     99e:	20 e0       	ldi	r18, 0x00	; 0
     9a0:	30 e0       	ldi	r19, 0x00	; 0
     9a2:	40 e8       	ldi	r20, 0x80	; 128
     9a4:	5f e3       	ldi	r21, 0x3F	; 63
     9a6:	0e 94 29 07 	call	0xe52	; 0xe52 <__cmpsf2>
     9aa:	88 23       	and	r24, r24
     9ac:	1c f4       	brge	.+6      	; 0x9b4 <__stack+0xb5>
     9ae:	61 e0       	ldi	r22, 0x01	; 1
     9b0:	70 e0       	ldi	r23, 0x00	; 0
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__stack+0xfb>
		__ticks = 1;
	else if (__tmp > 65535)
     9b4:	c8 01       	movw	r24, r16
     9b6:	b7 01       	movw	r22, r14
     9b8:	20 e0       	ldi	r18, 0x00	; 0
     9ba:	3f ef       	ldi	r19, 0xFF	; 255
     9bc:	4f e7       	ldi	r20, 0x7F	; 127
     9be:	57 e4       	ldi	r21, 0x47	; 71
     9c0:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <__gesf2>
     9c4:	18 16       	cp	r1, r24
     9c6:	ac f4       	brge	.+42     	; 0x9f2 <__stack+0xf3>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     9c8:	c6 01       	movw	r24, r12
     9ca:	b5 01       	movw	r22, r10
     9cc:	20 e0       	ldi	r18, 0x00	; 0
     9ce:	30 e0       	ldi	r19, 0x00	; 0
     9d0:	40 e2       	ldi	r20, 0x20	; 32
     9d2:	51 e4       	ldi	r21, 0x41	; 65
     9d4:	0e 94 e7 07 	call	0xfce	; 0xfce <__mulsf3>
     9d8:	0e 94 2d 07 	call	0xe5a	; 0xe5a <__fixunssfsi>
     9dc:	06 c0       	rjmp	.+12     	; 0x9ea <__stack+0xeb>
     9de:	80 e9       	ldi	r24, 0x90	; 144
     9e0:	91 e0       	ldi	r25, 0x01	; 1
     9e2:	01 97       	sbiw	r24, 0x01	; 1
     9e4:	f1 f7       	brne	.-4      	; 0x9e2 <__stack+0xe3>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     9e6:	61 50       	subi	r22, 0x01	; 1
     9e8:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     9ea:	61 15       	cp	r22, r1
     9ec:	71 05       	cpc	r23, r1
     9ee:	b9 f7       	brne	.-18     	; 0x9de <__stack+0xdf>
     9f0:	07 c0       	rjmp	.+14     	; 0xa00 <__stack+0x101>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     9f2:	c8 01       	movw	r24, r16
     9f4:	b7 01       	movw	r22, r14
     9f6:	0e 94 2d 07 	call	0xe5a	; 0xe5a <__fixunssfsi>
     9fa:	cb 01       	movw	r24, r22
     9fc:	01 97       	sbiw	r24, 0x01	; 1
     9fe:	f1 f7       	brne	.-4      	; 0x9fc <__stack+0xfd>
		_delay_ms(low);
	}
}

void flashBlueLED(uint8_t count, uint8_t high, uint8_t low){
	for(;count>0; count--){
     a00:	89 81       	ldd	r24, Y+1	; 0x01
     a02:	81 50       	subi	r24, 0x01	; 1
     a04:	89 83       	std	Y+1, r24	; 0x01
     a06:	e9 81       	ldd	r30, Y+1	; 0x01
     a08:	ee 23       	and	r30, r30
     a0a:	09 f0       	breq	.+2      	; 0xa0e <__stack+0x10f>
     a0c:	79 cf       	rjmp	.-270    	; 0x900 <__stack+0x1>
		LED_BL = HIGH;
		_delay_ms(high);
		LED_BL = LOW;
		_delay_ms(low);
	}
}
     a0e:	0f 90       	pop	r0
     a10:	cf 91       	pop	r28
     a12:	df 91       	pop	r29
     a14:	1f 91       	pop	r17
     a16:	0f 91       	pop	r16
     a18:	ff 90       	pop	r15
     a1a:	ef 90       	pop	r14
     a1c:	df 90       	pop	r13
     a1e:	cf 90       	pop	r12
     a20:	bf 90       	pop	r11
     a22:	af 90       	pop	r10
     a24:	9f 90       	pop	r9
     a26:	8f 90       	pop	r8
     a28:	7f 90       	pop	r7
     a2a:	6f 90       	pop	r6
     a2c:	5f 90       	pop	r5
     a2e:	4f 90       	pop	r4
     a30:	3f 90       	pop	r3
     a32:	2f 90       	pop	r2
     a34:	08 95       	ret

00000a36 <printHelpInfo>:
	if(rfmDevType==0 && rfmVerCode==0) return (1);
	return 0;
}

void printHelpInfo(void){
	printf("\nConsole Useage:\n"
     a36:	80 e0       	ldi	r24, 0x00	; 0
     a38:	91 e0       	ldi	r25, 0x01	; 1
     a3a:	0e 94 cf 08 	call	0x119e	; 0x119e <puts>
		"B\tBattery mV\n"
		"M\tMonitor\n"
		"1 to 3\tToggle Config Flags\n"
		"`\tWrite Toggles to EEPROM and Review\n"
		"?\tConsole Useage\n\n");
}
     a3e:	08 95       	ret

00000a40 <deviceIdCheck>:
	volt.atMega = atMegaVolt;
	
	//return ((uint16_t) voltSample);
}

char deviceIdCheck(void){
     a40:	0f 93       	push	r16
     a42:	1f 93       	push	r17
	// printRegisters();
	CS_RFM = LOW;
     a44:	2a 98       	cbi	0x05, 2	; 5


uint8_t transferSPI(uint8_t);

uint8_t transferSPI(uint8_t data){
	SPDR = data;
     a46:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
     a48:	0d b4       	in	r0, 0x2d	; 45
     a4a:	07 fe       	sbrs	r0, 7
     a4c:	fd cf       	rjmp	.-6      	; 0xa48 <deviceIdCheck+0x8>
	return SPDR;
     a4e:	8e b5       	in	r24, 0x2e	; 46


uint8_t transferSPI(uint8_t);

uint8_t transferSPI(uint8_t data){
	SPDR = data;
     a50:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
     a52:	0d b4       	in	r0, 0x2d	; 45
     a54:	07 fe       	sbrs	r0, 7
     a56:	fd cf       	rjmp	.-6      	; 0xa52 <deviceIdCheck+0x12>
	return SPDR;
     a58:	0e b5       	in	r16, 0x2e	; 46


uint8_t transferSPI(uint8_t);

uint8_t transferSPI(uint8_t data){
	SPDR = data;
     a5a:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
     a5c:	0d b4       	in	r0, 0x2d	; 45
     a5e:	07 fe       	sbrs	r0, 7
     a60:	fd cf       	rjmp	.-6      	; 0xa5c <deviceIdCheck+0x1c>
	return SPDR;
     a62:	1e b5       	in	r17, 0x2e	; 46
		transferSPI(0x00);
		uint8_t rfmDevType = transferSPI(0x00);
		uint8_t rfmVerCode = transferSPI(0x00);
	CS_RFM = HIGH;
     a64:	2a 9a       	sbi	0x05, 2	; 5
	
	printf("\n%X\t%X\n",rfmDevType,rfmVerCode);
     a66:	00 d0       	rcall	.+0      	; 0xa68 <deviceIdCheck+0x28>
     a68:	00 d0       	rcall	.+0      	; 0xa6a <deviceIdCheck+0x2a>
     a6a:	00 d0       	rcall	.+0      	; 0xa6c <deviceIdCheck+0x2c>
     a6c:	ed b7       	in	r30, 0x3d	; 61
     a6e:	fe b7       	in	r31, 0x3e	; 62
     a70:	31 96       	adiw	r30, 0x01	; 1
     a72:	8a e7       	ldi	r24, 0x7A	; 122
     a74:	91 e0       	ldi	r25, 0x01	; 1
     a76:	ad b7       	in	r26, 0x3d	; 61
     a78:	be b7       	in	r27, 0x3e	; 62
     a7a:	12 96       	adiw	r26, 0x02	; 2
     a7c:	9c 93       	st	X, r25
     a7e:	8e 93       	st	-X, r24
     a80:	11 97       	sbiw	r26, 0x01	; 1
     a82:	02 83       	std	Z+2, r16	; 0x02
     a84:	13 82       	std	Z+3, r1	; 0x03
     a86:	14 83       	std	Z+4, r17	; 0x04
     a88:	15 82       	std	Z+5, r1	; 0x05
     a8a:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
	
	
	rfmDevType ^= 0b00001000;
	rfmVerCode ^= 0b00000110;
	
	if(rfmDevType==0 && rfmVerCode==0) return (1);
     a8e:	8d b7       	in	r24, 0x3d	; 61
     a90:	9e b7       	in	r25, 0x3e	; 62
     a92:	06 96       	adiw	r24, 0x06	; 6
     a94:	0f b6       	in	r0, 0x3f	; 63
     a96:	f8 94       	cli
     a98:	9e bf       	out	0x3e, r25	; 62
     a9a:	0f be       	out	0x3f, r0	; 63
     a9c:	8d bf       	out	0x3d, r24	; 61
     a9e:	08 30       	cpi	r16, 0x08	; 8
     aa0:	11 f0       	breq	.+4      	; 0xaa6 <deviceIdCheck+0x66>
     aa2:	80 e0       	ldi	r24, 0x00	; 0
     aa4:	04 c0       	rjmp	.+8      	; 0xaae <deviceIdCheck+0x6e>
     aa6:	80 e0       	ldi	r24, 0x00	; 0
     aa8:	16 30       	cpi	r17, 0x06	; 6
     aaa:	09 f4       	brne	.+2      	; 0xaae <deviceIdCheck+0x6e>
     aac:	81 e0       	ldi	r24, 0x01	; 1
	return 0;
}
     aae:	1f 91       	pop	r17
     ab0:	0f 91       	pop	r16
     ab2:	08 95       	ret

00000ab4 <loop>:
	// Console Usage Hints
	printHelpInfo();
}

void loop(void){
	if(stateFlags.intSource == INT_SRC_WDT){
     ab4:	80 91 57 02 	lds	r24, 0x0257
     ab8:	8c 70       	andi	r24, 0x0C	; 12
     aba:	88 30       	cpi	r24, 0x08	; 8
     abc:	09 f0       	breq	.+2      	; 0xac0 <loop+0xc>
     abe:	4e c0       	rjmp	.+156    	; 0xb5c <loop+0xa8>
		stateFlags.intSource = INT_SRC_CLEAR;
     ac0:	80 91 57 02 	lds	r24, 0x0257
     ac4:	83 7f       	andi	r24, 0xF3	; 243
     ac6:	80 93 57 02 	sts	0x0257, r24
		
		updateVolts();
     aca:	0e 94 0a 03 	call	0x614	; 0x614 <updateVolts>
		
		stateFlags.monitorMode = 1;
     ace:	80 91 57 02 	lds	r24, 0x0257
     ad2:	80 61       	ori	r24, 0x10	; 16
     ad4:	80 93 57 02 	sts	0x0257, r24
		#ifdef TRANSMITTER
		if(stateFlags.monitorMode==1){
     ad8:	80 91 57 02 	lds	r24, 0x0257
     adc:	84 ff       	sbrs	r24, 4
     ade:	34 c0       	rjmp	.+104    	; 0xb48 <loop+0x94>
			flashOrangeLED(2,5,5);
     ae0:	82 e0       	ldi	r24, 0x02	; 2
     ae2:	65 e0       	ldi	r22, 0x05	; 5
     ae4:	45 e0       	ldi	r20, 0x05	; 5
     ae6:	0e 94 a7 03 	call	0x74e	; 0x74e <flashOrangeLED>
			printf("Lipoly: %u\tVoltIn: %u\tATmega: %u\n",volt.lipoly,volt.sysVin,volt.atMega);
     aea:	8d b7       	in	r24, 0x3d	; 61
     aec:	9e b7       	in	r25, 0x3e	; 62
     aee:	08 97       	sbiw	r24, 0x08	; 8
     af0:	0f b6       	in	r0, 0x3f	; 63
     af2:	f8 94       	cli
     af4:	9e bf       	out	0x3e, r25	; 62
     af6:	0f be       	out	0x3f, r0	; 63
     af8:	8d bf       	out	0x3d, r24	; 61
     afa:	ed b7       	in	r30, 0x3d	; 61
     afc:	fe b7       	in	r31, 0x3e	; 62
     afe:	31 96       	adiw	r30, 0x01	; 1
     b00:	82 e8       	ldi	r24, 0x82	; 130
     b02:	91 e0       	ldi	r25, 0x01	; 1
     b04:	ad b7       	in	r26, 0x3d	; 61
     b06:	be b7       	in	r27, 0x3e	; 62
     b08:	12 96       	adiw	r26, 0x02	; 2
     b0a:	9c 93       	st	X, r25
     b0c:	8e 93       	st	-X, r24
     b0e:	11 97       	sbiw	r26, 0x01	; 1
     b10:	80 91 58 02 	lds	r24, 0x0258
     b14:	90 91 59 02 	lds	r25, 0x0259
     b18:	93 83       	std	Z+3, r25	; 0x03
     b1a:	82 83       	std	Z+2, r24	; 0x02
     b1c:	80 91 5a 02 	lds	r24, 0x025A
     b20:	90 91 5b 02 	lds	r25, 0x025B
     b24:	95 83       	std	Z+5, r25	; 0x05
     b26:	84 83       	std	Z+4, r24	; 0x04
     b28:	80 91 5c 02 	lds	r24, 0x025C
     b2c:	90 91 5d 02 	lds	r25, 0x025D
     b30:	97 83       	std	Z+7, r25	; 0x07
     b32:	86 83       	std	Z+6, r24	; 0x06
     b34:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
     b38:	8d b7       	in	r24, 0x3d	; 61
     b3a:	9e b7       	in	r25, 0x3e	; 62
     b3c:	08 96       	adiw	r24, 0x08	; 8
     b3e:	0f b6       	in	r0, 0x3f	; 63
     b40:	f8 94       	cli
     b42:	9e bf       	out	0x3e, r25	; 62
     b44:	0f be       	out	0x3f, r0	; 63
     b46:	8d bf       	out	0x3d, r24	; 61
		} else {
			radioWriteReg(OPCONTROL1_REG, 0x00);
		}
		#endif // RFM22B
		
		uint8_t tempReg = WDTCSR;
     b48:	90 91 60 00 	lds	r25, 0x0060
		tempReg |= _BV(WDIE);
     b4c:	90 64       	ori	r25, 0x40	; 64
		WDTCSR |= (1<<WDCE)|(1<<WDE);
     b4e:	80 91 60 00 	lds	r24, 0x0060
     b52:	88 61       	ori	r24, 0x18	; 24
     b54:	80 93 60 00 	sts	0x0060, r24
		WDTCSR = tempReg;
     b58:	90 93 60 00 	sts	0x0060, r25
     b5c:	08 95       	ret

00000b5e <printRegisters>:
		systemSleep(8);
	}
	#endif // RECEIVER
}

void printRegisters(void){
     b5e:	ef 92       	push	r14
     b60:	ff 92       	push	r15
     b62:	0f 93       	push	r16
     b64:	1f 93       	push	r17
     b66:	cf 93       	push	r28
     b68:	df 93       	push	r29
	
	
	printf("\n\t");
     b6a:	00 d0       	rcall	.+0      	; 0xb6c <printRegisters+0xe>
     b6c:	84 ea       	ldi	r24, 0xA4	; 164
     b6e:	91 e0       	ldi	r25, 0x01	; 1
     b70:	ad b7       	in	r26, 0x3d	; 61
     b72:	be b7       	in	r27, 0x3e	; 62
     b74:	12 96       	adiw	r26, 0x02	; 2
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	11 97       	sbiw	r26, 0x01	; 1
     b7c:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
     b80:	c0 e0       	ldi	r28, 0x00	; 0
     b82:	d0 e0       	ldi	r29, 0x00	; 0
     b84:	0f 90       	pop	r0
     b86:	0f 90       	pop	r0
	for(uint8_t c=0; c<16; c++)	printf("%X\t",c);
     b88:	77 ea       	ldi	r23, 0xA7	; 167
     b8a:	e7 2e       	mov	r14, r23
     b8c:	71 e0       	ldi	r23, 0x01	; 1
     b8e:	f7 2e       	mov	r15, r23
     b90:	00 d0       	rcall	.+0      	; 0xb92 <printRegisters+0x34>
     b92:	00 d0       	rcall	.+0      	; 0xb94 <printRegisters+0x36>
     b94:	ed b7       	in	r30, 0x3d	; 61
     b96:	fe b7       	in	r31, 0x3e	; 62
     b98:	f2 82       	std	Z+2, r15	; 0x02
     b9a:	e1 82       	std	Z+1, r14	; 0x01
     b9c:	d4 83       	std	Z+4, r29	; 0x04
     b9e:	c3 83       	std	Z+3, r28	; 0x03
     ba0:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
     ba4:	21 96       	adiw	r28, 0x01	; 1
     ba6:	0f 90       	pop	r0
     ba8:	0f 90       	pop	r0
     baa:	0f 90       	pop	r0
     bac:	0f 90       	pop	r0
     bae:	c0 31       	cpi	r28, 0x10	; 16
     bb0:	d1 05       	cpc	r29, r1
     bb2:	71 f7       	brne	.-36     	; 0xb90 <printRegisters+0x32>
	printf("\n");
     bb4:	8a e0       	ldi	r24, 0x0A	; 10
     bb6:	90 e0       	ldi	r25, 0x00	; 0
     bb8:	0e 94 c8 08 	call	0x1190	; 0x1190 <putchar>
     bbc:	c0 e0       	ldi	r28, 0x00	; 0
     bbe:	d0 e0       	ldi	r29, 0x00	; 0
     bc0:	00 e0       	ldi	r16, 0x00	; 0
	for(uint8_t j=0; j<8; j++){
		printf("%X\t",j);
     bc2:	00 d0       	rcall	.+0      	; 0xbc4 <printRegisters+0x66>
     bc4:	00 d0       	rcall	.+0      	; 0xbc6 <printRegisters+0x68>
     bc6:	ad b7       	in	r26, 0x3d	; 61
     bc8:	be b7       	in	r27, 0x3e	; 62
     bca:	11 96       	adiw	r26, 0x01	; 1
     bcc:	ec 92       	st	X, r14
     bce:	11 97       	sbiw	r26, 0x01	; 1
     bd0:	12 96       	adiw	r26, 0x02	; 2
     bd2:	fc 92       	st	X, r15
     bd4:	12 97       	sbiw	r26, 0x02	; 2
     bd6:	14 96       	adiw	r26, 0x04	; 4
     bd8:	dc 93       	st	X, r29
     bda:	ce 93       	st	-X, r28
     bdc:	13 97       	sbiw	r26, 0x03	; 3
     bde:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
		CS_RFM = LOW;
     be2:	2a 98       	cbi	0x05, 2	; 5


uint8_t transferSPI(uint8_t);

uint8_t transferSPI(uint8_t data){
	SPDR = data;
     be4:	0e bd       	out	0x2e, r16	; 46
     be6:	0f 90       	pop	r0
     be8:	0f 90       	pop	r0
     bea:	0f 90       	pop	r0
     bec:	0f 90       	pop	r0
	while(!(SPSR & _BV(SPIF)));
     bee:	0d b4       	in	r0, 0x2d	; 45
     bf0:	07 fe       	sbrs	r0, 7
     bf2:	fd cf       	rjmp	.-6      	; 0xbee <printRegisters+0x90>
	return SPDR;
     bf4:	8e b5       	in	r24, 0x2e	; 46
     bf6:	10 e0       	ldi	r17, 0x00	; 0


uint8_t transferSPI(uint8_t);

uint8_t transferSPI(uint8_t data){
	SPDR = data;
     bf8:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
     bfa:	0d b4       	in	r0, 0x2d	; 45
     bfc:	07 fe       	sbrs	r0, 7
     bfe:	fd cf       	rjmp	.-6      	; 0xbfa <printRegisters+0x9c>
	return SPDR;
     c00:	8e b5       	in	r24, 0x2e	; 46
			transferSPI(16*j);
			for(uint8_t k=0; k<16; k++){
				uint8_t response = transferSPI(0x00);
				printf("%X\t",response);
     c02:	00 d0       	rcall	.+0      	; 0xc04 <printRegisters+0xa6>
     c04:	00 d0       	rcall	.+0      	; 0xc06 <printRegisters+0xa8>
     c06:	ed b7       	in	r30, 0x3d	; 61
     c08:	fe b7       	in	r31, 0x3e	; 62
     c0a:	31 96       	adiw	r30, 0x01	; 1
     c0c:	ad b7       	in	r26, 0x3d	; 61
     c0e:	be b7       	in	r27, 0x3e	; 62
     c10:	11 96       	adiw	r26, 0x01	; 1
     c12:	ec 92       	st	X, r14
     c14:	11 97       	sbiw	r26, 0x01	; 1
     c16:	12 96       	adiw	r26, 0x02	; 2
     c18:	fc 92       	st	X, r15
     c1a:	82 83       	std	Z+2, r24	; 0x02
     c1c:	13 82       	std	Z+3, r1	; 0x03
     c1e:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
	printf("\n");
	for(uint8_t j=0; j<8; j++){
		printf("%X\t",j);
		CS_RFM = LOW;
			transferSPI(16*j);
			for(uint8_t k=0; k<16; k++){
     c22:	1f 5f       	subi	r17, 0xFF	; 255
     c24:	0f 90       	pop	r0
     c26:	0f 90       	pop	r0
     c28:	0f 90       	pop	r0
     c2a:	0f 90       	pop	r0
     c2c:	10 31       	cpi	r17, 0x10	; 16
     c2e:	21 f7       	brne	.-56     	; 0xbf8 <printRegisters+0x9a>
				uint8_t response = transferSPI(0x00);
				printf("%X\t",response);
			}
		CS_RFM = HIGH;
     c30:	2a 9a       	sbi	0x05, 2	; 5
		printf("\n");
     c32:	8a e0       	ldi	r24, 0x0A	; 10
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	0e 94 c8 08 	call	0x1190	; 0x1190 <putchar>
     c3a:	21 96       	adiw	r28, 0x01	; 1
     c3c:	00 5f       	subi	r16, 0xF0	; 240
	
	
	printf("\n\t");
	for(uint8_t c=0; c<16; c++)	printf("%X\t",c);
	printf("\n");
	for(uint8_t j=0; j<8; j++){
     c3e:	00 38       	cpi	r16, 0x80	; 128
     c40:	09 f0       	breq	.+2      	; 0xc44 <printRegisters+0xe6>
     c42:	bf cf       	rjmp	.-130    	; 0xbc2 <printRegisters+0x64>
	//printf("\n");
	
	//printf("_T\t%u",TCNT1);


}
     c44:	df 91       	pop	r29
     c46:	cf 91       	pop	r28
     c48:	1f 91       	pop	r17
     c4a:	0f 91       	pop	r16
     c4c:	ff 90       	pop	r15
     c4e:	ef 90       	pop	r14
     c50:	08 95       	ret

00000c52 <setup>:
	while(1){		
		loop();
	}
}

void setup(void){
     c52:	1f 93       	push	r17
     c54:	cf 93       	push	r28
     c56:	df 93       	push	r29
	uint8_t startStatus = atMegaInit();
     c58:	0e 94 26 01 	call	0x24c	; 0x24c <atMegaInit>
     c5c:	18 2f       	mov	r17, r24
	stateFlags.systemState = ACTIVE;
     c5e:	80 91 57 02 	lds	r24, 0x0257
     c62:	83 60       	ori	r24, 0x03	; 3
     c64:	80 93 57 02 	sts	0x0257, r24
	
	radioMode(ACTIVE);
     c68:	83 e0       	ldi	r24, 0x03	; 3
     c6a:	0e 94 bb 01 	call	0x376	; 0x376 <radioMode>
	
	// Tasks and Routines
	printf("\n\nKatanaLRS v1\nBy Steve Carlson May 2013\n\n");
     c6e:	8b ea       	ldi	r24, 0xAB	; 171
     c70:	91 e0       	ldi	r25, 0x01	; 1
     c72:	0e 94 cf 08 	call	0x119e	; 0x119e <puts>
	printf("Reset Source: "); //%X\n",startStatus); //%X\n", startStatus);
     c76:	00 d0       	rcall	.+0      	; 0xc78 <setup+0x26>
     c78:	85 ed       	ldi	r24, 0xD5	; 213
     c7a:	91 e0       	ldi	r25, 0x01	; 1
     c7c:	ed b7       	in	r30, 0x3d	; 61
     c7e:	fe b7       	in	r31, 0x3e	; 62
     c80:	92 83       	std	Z+2, r25	; 0x02
     c82:	81 83       	std	Z+1, r24	; 0x01
     c84:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
	if(startStatus&WDRF) printf("WatchDog\t"); // From iom328p.h in AVR Include Folder
     c88:	c1 2f       	mov	r28, r17
     c8a:	d0 e0       	ldi	r29, 0x00	; 0
     c8c:	ce 01       	movw	r24, r28
     c8e:	83 70       	andi	r24, 0x03	; 3
     c90:	90 70       	andi	r25, 0x00	; 0
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
     c96:	89 2b       	or	r24, r25
     c98:	59 f0       	breq	.+22     	; 0xcb0 <setup+0x5e>
     c9a:	00 d0       	rcall	.+0      	; 0xc9c <setup+0x4a>
     c9c:	84 ee       	ldi	r24, 0xE4	; 228
     c9e:	91 e0       	ldi	r25, 0x01	; 1
     ca0:	ed b7       	in	r30, 0x3d	; 61
     ca2:	fe b7       	in	r31, 0x3e	; 62
     ca4:	92 83       	std	Z+2, r25	; 0x02
     ca6:	81 83       	std	Z+1, r24	; 0x01
     ca8:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
     cac:	0f 90       	pop	r0
     cae:	0f 90       	pop	r0
	if(startStatus&BORF) printf("BrownOut\t");
     cb0:	c1 ff       	sbrs	r28, 1
     cb2:	0b c0       	rjmp	.+22     	; 0xcca <setup+0x78>
     cb4:	00 d0       	rcall	.+0      	; 0xcb6 <setup+0x64>
     cb6:	8e ee       	ldi	r24, 0xEE	; 238
     cb8:	91 e0       	ldi	r25, 0x01	; 1
     cba:	ed b7       	in	r30, 0x3d	; 61
     cbc:	fe b7       	in	r31, 0x3e	; 62
     cbe:	92 83       	std	Z+2, r25	; 0x02
     cc0:	81 83       	std	Z+1, r24	; 0x01
     cc2:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
     cc6:	0f 90       	pop	r0
     cc8:	0f 90       	pop	r0
	if(startStatus&EXTRF) printf("External\t");
     cca:	c0 ff       	sbrs	r28, 0
     ccc:	0b c0       	rjmp	.+22     	; 0xce4 <setup+0x92>
     cce:	00 d0       	rcall	.+0      	; 0xcd0 <setup+0x7e>
     cd0:	88 ef       	ldi	r24, 0xF8	; 248
     cd2:	91 e0       	ldi	r25, 0x01	; 1
     cd4:	ed b7       	in	r30, 0x3d	; 61
     cd6:	fe b7       	in	r31, 0x3e	; 62
     cd8:	92 83       	std	Z+2, r25	; 0x02
     cda:	81 83       	std	Z+1, r24	; 0x01
     cdc:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
     ce0:	0f 90       	pop	r0
     ce2:	0f 90       	pop	r0
	if(startStatus&PORF) printf("PowerOn\t");
	printf("\n\n");
     ce4:	82 e0       	ldi	r24, 0x02	; 2
     ce6:	92 e0       	ldi	r25, 0x02	; 2
     ce8:	0e 94 cf 08 	call	0x119e	; 0x119e <puts>
	//	WDRF BORF EXTRF PORF
	
	flashOrangeLED(10,10,40);
     cec:	8a e0       	ldi	r24, 0x0A	; 10
     cee:	6a e0       	ldi	r22, 0x0A	; 10
     cf0:	48 e2       	ldi	r20, 0x28	; 40
     cf2:	0e 94 a7 03 	call	0x74e	; 0x74e <flashOrangeLED>
	
	printf("Device ID Check: ");
     cf6:	00 d0       	rcall	.+0      	; 0xcf8 <setup+0xa6>
     cf8:	84 e0       	ldi	r24, 0x04	; 4
     cfa:	92 e0       	ldi	r25, 0x02	; 2
     cfc:	ed b7       	in	r30, 0x3d	; 61
     cfe:	fe b7       	in	r31, 0x3e	; 62
     d00:	92 83       	std	Z+2, r25	; 0x02
     d02:	81 83       	std	Z+1, r24	; 0x01
     d04:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
	if(deviceIdCheck()){
     d08:	0f 90       	pop	r0
     d0a:	0f 90       	pop	r0
     d0c:	0e 94 20 05 	call	0xa40	; 0xa40 <deviceIdCheck>
     d10:	88 23       	and	r24, r24
     d12:	19 f0       	breq	.+6      	; 0xd1a <setup+0xc8>
		printf("OK\n");
     d14:	86 e1       	ldi	r24, 0x16	; 22
     d16:	92 e0       	ldi	r25, 0x02	; 2
     d18:	02 c0       	rjmp	.+4      	; 0xd1e <setup+0xcc>
	} else{
		printf("FAILED!\n");
     d1a:	89 e1       	ldi	r24, 0x19	; 25
     d1c:	92 e0       	ldi	r25, 0x02	; 2
     d1e:	0e 94 cf 08 	call	0x119e	; 0x119e <puts>
	}	
	
	*((uint8_t*) &configFlags) = eeprom_read_byte((const uint8_t*) EEPROM_START);
     d22:	8a e0       	ldi	r24, 0x0A	; 10
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <__eerd_byte_m328p>
     d2a:	80 93 56 02 	sts	0x0256, r24
	if(rfmDevType==0 && rfmVerCode==0) return (1);
	return 0;
}

void printHelpInfo(void){
	printf("\nConsole Useage:\n"
     d2e:	80 e0       	ldi	r24, 0x00	; 0
     d30:	91 e0       	ldi	r25, 0x01	; 1
     d32:	0e 94 cf 08 	call	0x119e	; 0x119e <puts>
	
	*((uint8_t*) &configFlags) = eeprom_read_byte((const uint8_t*) EEPROM_START);
	
	// Console Usage Hints
	printHelpInfo();
}
     d36:	df 91       	pop	r29
     d38:	cf 91       	pop	r28
     d3a:	1f 91       	pop	r17
     d3c:	08 95       	ret

00000d3e <main>:
	}	
}

// Main Program
int main(void){
	setup();
     d3e:	0e 94 29 06 	call	0xc52	; 0xc52 <setup>

	while(1){		
		loop();
     d42:	0e 94 5a 05 	call	0xab4	; 0xab4 <loop>
     d46:	fd cf       	rjmp	.-6      	; 0xd42 <main+0x4>

00000d48 <__vector_18>:
ISR(INT1_vect){
	stateFlags.intSource = INT_SRC_INTx;
	EIMSK = 0;
}

ISR(USART_RX_vect){
     d48:	1f 92       	push	r1
     d4a:	0f 92       	push	r0
     d4c:	0f b6       	in	r0, 0x3f	; 63
     d4e:	0f 92       	push	r0
     d50:	11 24       	eor	r1, r1
     d52:	2f 93       	push	r18
     d54:	3f 93       	push	r19
     d56:	4f 93       	push	r20
     d58:	5f 93       	push	r21
     d5a:	6f 93       	push	r22
     d5c:	7f 93       	push	r23
     d5e:	8f 93       	push	r24
     d60:	9f 93       	push	r25
     d62:	af 93       	push	r26
     d64:	bf 93       	push	r27
     d66:	ef 93       	push	r30
     d68:	ff 93       	push	r31
	stateFlags.intSource = INT_SRC_UART;
     d6a:	80 91 57 02 	lds	r24, 0x0257
     d6e:	8c 60       	ori	r24, 0x0C	; 12
     d70:	80 93 57 02 	sts	0x0257, r24
	stateFlags.monitorMode = 0;
     d74:	80 91 57 02 	lds	r24, 0x0257
     d78:	8f 7e       	andi	r24, 0xEF	; 239
     d7a:	80 93 57 02 	sts	0x0257, r24
	
	uint8_t command = UDR0;
     d7e:	80 91 c6 00 	lds	r24, 0x00C6
	
	switch(command){
     d82:	82 34       	cpi	r24, 0x42	; 66
     d84:	89 f0       	breq	.+34     	; 0xda8 <__vector_18+0x60>
     d86:	83 34       	cpi	r24, 0x43	; 67
     d88:	30 f4       	brcc	.+12     	; 0xd96 <__vector_18+0x4e>
     d8a:	81 33       	cpi	r24, 0x31	; 49
     d8c:	71 f1       	breq	.+92     	; 0xdea <__vector_18+0xa2>
     d8e:	8f 33       	cpi	r24, 0x3F	; 63
     d90:	09 f0       	breq	.+2      	; 0xd94 <__vector_18+0x4c>
     d92:	4e c0       	rjmp	.+156    	; 0xe30 <__vector_18+0xe8>
     d94:	24 c0       	rjmp	.+72     	; 0xdde <__vector_18+0x96>
     d96:	8d 34       	cpi	r24, 0x4D	; 77
     d98:	e1 f0       	breq	.+56     	; 0xdd2 <__vector_18+0x8a>
     d9a:	80 36       	cpi	r24, 0x60	; 96
     d9c:	09 f4       	brne	.+2      	; 0xda0 <__vector_18+0x58>
     d9e:	42 c0       	rjmp	.+132    	; 0xe24 <__vector_18+0xdc>
     da0:	8a 34       	cpi	r24, 0x4A	; 74
     da2:	09 f0       	breq	.+2      	; 0xda6 <__vector_18+0x5e>
     da4:	45 c0       	rjmp	.+138    	; 0xe30 <__vector_18+0xe8>
     da6:	1e c0       	rjmp	.+60     	; 0xde4 <__vector_18+0x9c>
		case 'B':
			printf("Battery: %u\n", volt.atMega);
     da8:	00 d0       	rcall	.+0      	; 0xdaa <__vector_18+0x62>
     daa:	00 d0       	rcall	.+0      	; 0xdac <__vector_18+0x64>
     dac:	81 e2       	ldi	r24, 0x21	; 33
     dae:	92 e0       	ldi	r25, 0x02	; 2
     db0:	ed b7       	in	r30, 0x3d	; 61
     db2:	fe b7       	in	r31, 0x3e	; 62
     db4:	92 83       	std	Z+2, r25	; 0x02
     db6:	81 83       	std	Z+1, r24	; 0x01
     db8:	80 91 5c 02 	lds	r24, 0x025C
     dbc:	90 91 5d 02 	lds	r25, 0x025D
     dc0:	94 83       	std	Z+4, r25	; 0x04
     dc2:	83 83       	std	Z+3, r24	; 0x03
     dc4:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
     dc8:	0f 90       	pop	r0
     dca:	0f 90       	pop	r0
     dcc:	0f 90       	pop	r0
     dce:	0f 90       	pop	r0
     dd0:	2f c0       	rjmp	.+94     	; 0xe30 <__vector_18+0xe8>
			break;
		case 'M':
			stateFlags.monitorMode = 1;
     dd2:	80 91 57 02 	lds	r24, 0x0257
     dd6:	80 61       	ori	r24, 0x10	; 16
     dd8:	80 93 57 02 	sts	0x0257, r24
     ddc:	29 c0       	rjmp	.+82     	; 0xe30 <__vector_18+0xe8>
	if(rfmDevType==0 && rfmVerCode==0) return (1);
	return 0;
}

void printHelpInfo(void){
	printf("\nConsole Useage:\n"
     dde:	80 e0       	ldi	r24, 0x00	; 0
     de0:	91 e0       	ldi	r25, 0x01	; 1
     de2:	1d c0       	rjmp	.+58     	; 0xe1e <__vector_18+0xd6>
			break;
		case '?':
			printHelpInfo();
			break;
		case 'J':
			printRegisters();
     de4:	0e 94 af 05 	call	0xb5e	; 0xb5e <printRegisters>
     de8:	23 c0       	rjmp	.+70     	; 0xe30 <__vector_18+0xe8>
			break;
		case '1':
			configFlags.wdtSlpEn ^= 1;
     dea:	80 91 56 02 	lds	r24, 0x0256
     dee:	98 e0       	ldi	r25, 0x08	; 8
     df0:	89 27       	eor	r24, r25
     df2:	80 93 56 02 	sts	0x0256, r24
			printf("Sleep: ");
     df6:	00 d0       	rcall	.+0      	; 0xdf8 <__vector_18+0xb0>
     df8:	8e e2       	ldi	r24, 0x2E	; 46
     dfa:	92 e0       	ldi	r25, 0x02	; 2
     dfc:	ed b7       	in	r30, 0x3d	; 61
     dfe:	fe b7       	in	r31, 0x3e	; 62
     e00:	92 83       	std	Z+2, r25	; 0x02
     e02:	81 83       	std	Z+1, r24	; 0x01
     e04:	0e 94 b3 08 	call	0x1166	; 0x1166 <printf>
			if(configFlags.wdtSlpEn) printf("Enabled\n");
     e08:	80 91 56 02 	lds	r24, 0x0256
     e0c:	0f 90       	pop	r0
     e0e:	0f 90       	pop	r0
     e10:	83 ff       	sbrs	r24, 3
     e12:	03 c0       	rjmp	.+6      	; 0xe1a <__vector_18+0xd2>
     e14:	86 e3       	ldi	r24, 0x36	; 54
     e16:	92 e0       	ldi	r25, 0x02	; 2
     e18:	02 c0       	rjmp	.+4      	; 0xe1e <__vector_18+0xd6>
			else printf("Disabled\n");
     e1a:	8e e3       	ldi	r24, 0x3E	; 62
     e1c:	92 e0       	ldi	r25, 0x02	; 2
     e1e:	0e 94 cf 08 	call	0x119e	; 0x119e <puts>
     e22:	06 c0       	rjmp	.+12     	; 0xe30 <__vector_18+0xe8>
			break;
		case '`':
			eeprom_update_byte((uint8_t*)EEPROM_START,(*(uint8_t*) &configFlags));
     e24:	8a e0       	ldi	r24, 0x0A	; 10
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	60 91 56 02 	lds	r22, 0x0256
     e2c:	0e 94 e9 0a 	call	0x15d2	; 0x15d2 <__eeupd_byte_m328p>
			break;
		default:
			break;
	}	
}
     e30:	ff 91       	pop	r31
     e32:	ef 91       	pop	r30
     e34:	bf 91       	pop	r27
     e36:	af 91       	pop	r26
     e38:	9f 91       	pop	r25
     e3a:	8f 91       	pop	r24
     e3c:	7f 91       	pop	r23
     e3e:	6f 91       	pop	r22
     e40:	5f 91       	pop	r21
     e42:	4f 91       	pop	r20
     e44:	3f 91       	pop	r19
     e46:	2f 91       	pop	r18
     e48:	0f 90       	pop	r0
     e4a:	0f be       	out	0x3f, r0	; 63
     e4c:	0f 90       	pop	r0
     e4e:	1f 90       	pop	r1
     e50:	18 95       	reti

00000e52 <__cmpsf2>:
     e52:	6c d0       	rcall	.+216    	; 0xf2c <__fp_cmp>
     e54:	08 f4       	brcc	.+2      	; 0xe58 <__cmpsf2+0x6>
     e56:	81 e0       	ldi	r24, 0x01	; 1
     e58:	08 95       	ret

00000e5a <__fixunssfsi>:
     e5a:	94 d0       	rcall	.+296    	; 0xf84 <__fp_splitA>
     e5c:	88 f0       	brcs	.+34     	; 0xe80 <__fixunssfsi+0x26>
     e5e:	9f 57       	subi	r25, 0x7F	; 127
     e60:	90 f0       	brcs	.+36     	; 0xe86 <__fixunssfsi+0x2c>
     e62:	b9 2f       	mov	r27, r25
     e64:	99 27       	eor	r25, r25
     e66:	b7 51       	subi	r27, 0x17	; 23
     e68:	a0 f0       	brcs	.+40     	; 0xe92 <__fixunssfsi+0x38>
     e6a:	d1 f0       	breq	.+52     	; 0xea0 <__fixunssfsi+0x46>
     e6c:	66 0f       	add	r22, r22
     e6e:	77 1f       	adc	r23, r23
     e70:	88 1f       	adc	r24, r24
     e72:	99 1f       	adc	r25, r25
     e74:	1a f0       	brmi	.+6      	; 0xe7c <__fixunssfsi+0x22>
     e76:	ba 95       	dec	r27
     e78:	c9 f7       	brne	.-14     	; 0xe6c <__fixunssfsi+0x12>
     e7a:	12 c0       	rjmp	.+36     	; 0xea0 <__fixunssfsi+0x46>
     e7c:	b1 30       	cpi	r27, 0x01	; 1
     e7e:	81 f0       	breq	.+32     	; 0xea0 <__fixunssfsi+0x46>
     e80:	9b d0       	rcall	.+310    	; 0xfb8 <__fp_zero>
     e82:	b1 e0       	ldi	r27, 0x01	; 1
     e84:	08 95       	ret
     e86:	98 c0       	rjmp	.+304    	; 0xfb8 <__fp_zero>
     e88:	67 2f       	mov	r22, r23
     e8a:	78 2f       	mov	r23, r24
     e8c:	88 27       	eor	r24, r24
     e8e:	b8 5f       	subi	r27, 0xF8	; 248
     e90:	39 f0       	breq	.+14     	; 0xea0 <__fixunssfsi+0x46>
     e92:	b9 3f       	cpi	r27, 0xF9	; 249
     e94:	cc f3       	brlt	.-14     	; 0xe88 <__fixunssfsi+0x2e>
     e96:	86 95       	lsr	r24
     e98:	77 95       	ror	r23
     e9a:	67 95       	ror	r22
     e9c:	b3 95       	inc	r27
     e9e:	d9 f7       	brne	.-10     	; 0xe96 <__fixunssfsi+0x3c>
     ea0:	3e f4       	brtc	.+14     	; 0xeb0 <__fixunssfsi+0x56>
     ea2:	90 95       	com	r25
     ea4:	80 95       	com	r24
     ea6:	70 95       	com	r23
     ea8:	61 95       	neg	r22
     eaa:	7f 4f       	sbci	r23, 0xFF	; 255
     eac:	8f 4f       	sbci	r24, 0xFF	; 255
     eae:	9f 4f       	sbci	r25, 0xFF	; 255
     eb0:	08 95       	ret

00000eb2 <__floatunsisf>:
     eb2:	e8 94       	clt
     eb4:	09 c0       	rjmp	.+18     	; 0xec8 <__floatsisf+0x12>

00000eb6 <__floatsisf>:
     eb6:	97 fb       	bst	r25, 7
     eb8:	3e f4       	brtc	.+14     	; 0xec8 <__floatsisf+0x12>
     eba:	90 95       	com	r25
     ebc:	80 95       	com	r24
     ebe:	70 95       	com	r23
     ec0:	61 95       	neg	r22
     ec2:	7f 4f       	sbci	r23, 0xFF	; 255
     ec4:	8f 4f       	sbci	r24, 0xFF	; 255
     ec6:	9f 4f       	sbci	r25, 0xFF	; 255
     ec8:	99 23       	and	r25, r25
     eca:	a9 f0       	breq	.+42     	; 0xef6 <__floatsisf+0x40>
     ecc:	f9 2f       	mov	r31, r25
     ece:	96 e9       	ldi	r25, 0x96	; 150
     ed0:	bb 27       	eor	r27, r27
     ed2:	93 95       	inc	r25
     ed4:	f6 95       	lsr	r31
     ed6:	87 95       	ror	r24
     ed8:	77 95       	ror	r23
     eda:	67 95       	ror	r22
     edc:	b7 95       	ror	r27
     ede:	f1 11       	cpse	r31, r1
     ee0:	f8 cf       	rjmp	.-16     	; 0xed2 <__floatsisf+0x1c>
     ee2:	fa f4       	brpl	.+62     	; 0xf22 <__floatsisf+0x6c>
     ee4:	bb 0f       	add	r27, r27
     ee6:	11 f4       	brne	.+4      	; 0xeec <__floatsisf+0x36>
     ee8:	60 ff       	sbrs	r22, 0
     eea:	1b c0       	rjmp	.+54     	; 0xf22 <__floatsisf+0x6c>
     eec:	6f 5f       	subi	r22, 0xFF	; 255
     eee:	7f 4f       	sbci	r23, 0xFF	; 255
     ef0:	8f 4f       	sbci	r24, 0xFF	; 255
     ef2:	9f 4f       	sbci	r25, 0xFF	; 255
     ef4:	16 c0       	rjmp	.+44     	; 0xf22 <__floatsisf+0x6c>
     ef6:	88 23       	and	r24, r24
     ef8:	11 f0       	breq	.+4      	; 0xefe <__floatsisf+0x48>
     efa:	96 e9       	ldi	r25, 0x96	; 150
     efc:	11 c0       	rjmp	.+34     	; 0xf20 <__floatsisf+0x6a>
     efe:	77 23       	and	r23, r23
     f00:	21 f0       	breq	.+8      	; 0xf0a <__floatsisf+0x54>
     f02:	9e e8       	ldi	r25, 0x8E	; 142
     f04:	87 2f       	mov	r24, r23
     f06:	76 2f       	mov	r23, r22
     f08:	05 c0       	rjmp	.+10     	; 0xf14 <__floatsisf+0x5e>
     f0a:	66 23       	and	r22, r22
     f0c:	71 f0       	breq	.+28     	; 0xf2a <__floatsisf+0x74>
     f0e:	96 e8       	ldi	r25, 0x86	; 134
     f10:	86 2f       	mov	r24, r22
     f12:	70 e0       	ldi	r23, 0x00	; 0
     f14:	60 e0       	ldi	r22, 0x00	; 0
     f16:	2a f0       	brmi	.+10     	; 0xf22 <__floatsisf+0x6c>
     f18:	9a 95       	dec	r25
     f1a:	66 0f       	add	r22, r22
     f1c:	77 1f       	adc	r23, r23
     f1e:	88 1f       	adc	r24, r24
     f20:	da f7       	brpl	.-10     	; 0xf18 <__floatsisf+0x62>
     f22:	88 0f       	add	r24, r24
     f24:	96 95       	lsr	r25
     f26:	87 95       	ror	r24
     f28:	97 f9       	bld	r25, 7
     f2a:	08 95       	ret

00000f2c <__fp_cmp>:
     f2c:	99 0f       	add	r25, r25
     f2e:	00 08       	sbc	r0, r0
     f30:	55 0f       	add	r21, r21
     f32:	aa 0b       	sbc	r26, r26
     f34:	e0 e8       	ldi	r30, 0x80	; 128
     f36:	fe ef       	ldi	r31, 0xFE	; 254
     f38:	16 16       	cp	r1, r22
     f3a:	17 06       	cpc	r1, r23
     f3c:	e8 07       	cpc	r30, r24
     f3e:	f9 07       	cpc	r31, r25
     f40:	c0 f0       	brcs	.+48     	; 0xf72 <__fp_cmp+0x46>
     f42:	12 16       	cp	r1, r18
     f44:	13 06       	cpc	r1, r19
     f46:	e4 07       	cpc	r30, r20
     f48:	f5 07       	cpc	r31, r21
     f4a:	98 f0       	brcs	.+38     	; 0xf72 <__fp_cmp+0x46>
     f4c:	62 1b       	sub	r22, r18
     f4e:	73 0b       	sbc	r23, r19
     f50:	84 0b       	sbc	r24, r20
     f52:	95 0b       	sbc	r25, r21
     f54:	39 f4       	brne	.+14     	; 0xf64 <__fp_cmp+0x38>
     f56:	0a 26       	eor	r0, r26
     f58:	61 f0       	breq	.+24     	; 0xf72 <__fp_cmp+0x46>
     f5a:	23 2b       	or	r18, r19
     f5c:	24 2b       	or	r18, r20
     f5e:	25 2b       	or	r18, r21
     f60:	21 f4       	brne	.+8      	; 0xf6a <__fp_cmp+0x3e>
     f62:	08 95       	ret
     f64:	0a 26       	eor	r0, r26
     f66:	09 f4       	brne	.+2      	; 0xf6a <__fp_cmp+0x3e>
     f68:	a1 40       	sbci	r26, 0x01	; 1
     f6a:	a6 95       	lsr	r26
     f6c:	8f ef       	ldi	r24, 0xFF	; 255
     f6e:	81 1d       	adc	r24, r1
     f70:	81 1d       	adc	r24, r1
     f72:	08 95       	ret

00000f74 <__fp_split3>:
     f74:	57 fd       	sbrc	r21, 7
     f76:	90 58       	subi	r25, 0x80	; 128
     f78:	44 0f       	add	r20, r20
     f7a:	55 1f       	adc	r21, r21
     f7c:	59 f0       	breq	.+22     	; 0xf94 <__fp_splitA+0x10>
     f7e:	5f 3f       	cpi	r21, 0xFF	; 255
     f80:	71 f0       	breq	.+28     	; 0xf9e <__fp_splitA+0x1a>
     f82:	47 95       	ror	r20

00000f84 <__fp_splitA>:
     f84:	88 0f       	add	r24, r24
     f86:	97 fb       	bst	r25, 7
     f88:	99 1f       	adc	r25, r25
     f8a:	61 f0       	breq	.+24     	; 0xfa4 <__fp_splitA+0x20>
     f8c:	9f 3f       	cpi	r25, 0xFF	; 255
     f8e:	79 f0       	breq	.+30     	; 0xfae <__fp_splitA+0x2a>
     f90:	87 95       	ror	r24
     f92:	08 95       	ret
     f94:	12 16       	cp	r1, r18
     f96:	13 06       	cpc	r1, r19
     f98:	14 06       	cpc	r1, r20
     f9a:	55 1f       	adc	r21, r21
     f9c:	f2 cf       	rjmp	.-28     	; 0xf82 <__fp_split3+0xe>
     f9e:	46 95       	lsr	r20
     fa0:	f1 df       	rcall	.-30     	; 0xf84 <__fp_splitA>
     fa2:	08 c0       	rjmp	.+16     	; 0xfb4 <__fp_splitA+0x30>
     fa4:	16 16       	cp	r1, r22
     fa6:	17 06       	cpc	r1, r23
     fa8:	18 06       	cpc	r1, r24
     faa:	99 1f       	adc	r25, r25
     fac:	f1 cf       	rjmp	.-30     	; 0xf90 <__fp_splitA+0xc>
     fae:	86 95       	lsr	r24
     fb0:	71 05       	cpc	r23, r1
     fb2:	61 05       	cpc	r22, r1
     fb4:	08 94       	sec
     fb6:	08 95       	ret

00000fb8 <__fp_zero>:
     fb8:	e8 94       	clt

00000fba <__fp_szero>:
     fba:	bb 27       	eor	r27, r27
     fbc:	66 27       	eor	r22, r22
     fbe:	77 27       	eor	r23, r23
     fc0:	cb 01       	movw	r24, r22
     fc2:	97 f9       	bld	r25, 7
     fc4:	08 95       	ret

00000fc6 <__gesf2>:
     fc6:	b2 df       	rcall	.-156    	; 0xf2c <__fp_cmp>
     fc8:	08 f4       	brcc	.+2      	; 0xfcc <__gesf2+0x6>
     fca:	8f ef       	ldi	r24, 0xFF	; 255
     fcc:	08 95       	ret

00000fce <__mulsf3>:
     fce:	0b d0       	rcall	.+22     	; 0xfe6 <__mulsf3x>
     fd0:	78 c0       	rjmp	.+240    	; 0x10c2 <__fp_round>
     fd2:	69 d0       	rcall	.+210    	; 0x10a6 <__fp_pscA>
     fd4:	28 f0       	brcs	.+10     	; 0xfe0 <__mulsf3+0x12>
     fd6:	6e d0       	rcall	.+220    	; 0x10b4 <__fp_pscB>
     fd8:	18 f0       	brcs	.+6      	; 0xfe0 <__mulsf3+0x12>
     fda:	95 23       	and	r25, r21
     fdc:	09 f0       	breq	.+2      	; 0xfe0 <__mulsf3+0x12>
     fde:	5a c0       	rjmp	.+180    	; 0x1094 <__fp_inf>
     fe0:	5f c0       	rjmp	.+190    	; 0x10a0 <__fp_nan>
     fe2:	11 24       	eor	r1, r1
     fe4:	ea cf       	rjmp	.-44     	; 0xfba <__fp_szero>

00000fe6 <__mulsf3x>:
     fe6:	c6 df       	rcall	.-116    	; 0xf74 <__fp_split3>
     fe8:	a0 f3       	brcs	.-24     	; 0xfd2 <__mulsf3+0x4>

00000fea <__mulsf3_pse>:
     fea:	95 9f       	mul	r25, r21
     fec:	d1 f3       	breq	.-12     	; 0xfe2 <__mulsf3+0x14>
     fee:	95 0f       	add	r25, r21
     ff0:	50 e0       	ldi	r21, 0x00	; 0
     ff2:	55 1f       	adc	r21, r21
     ff4:	62 9f       	mul	r22, r18
     ff6:	f0 01       	movw	r30, r0
     ff8:	72 9f       	mul	r23, r18
     ffa:	bb 27       	eor	r27, r27
     ffc:	f0 0d       	add	r31, r0
     ffe:	b1 1d       	adc	r27, r1
    1000:	63 9f       	mul	r22, r19
    1002:	aa 27       	eor	r26, r26
    1004:	f0 0d       	add	r31, r0
    1006:	b1 1d       	adc	r27, r1
    1008:	aa 1f       	adc	r26, r26
    100a:	64 9f       	mul	r22, r20
    100c:	66 27       	eor	r22, r22
    100e:	b0 0d       	add	r27, r0
    1010:	a1 1d       	adc	r26, r1
    1012:	66 1f       	adc	r22, r22
    1014:	82 9f       	mul	r24, r18
    1016:	22 27       	eor	r18, r18
    1018:	b0 0d       	add	r27, r0
    101a:	a1 1d       	adc	r26, r1
    101c:	62 1f       	adc	r22, r18
    101e:	73 9f       	mul	r23, r19
    1020:	b0 0d       	add	r27, r0
    1022:	a1 1d       	adc	r26, r1
    1024:	62 1f       	adc	r22, r18
    1026:	83 9f       	mul	r24, r19
    1028:	a0 0d       	add	r26, r0
    102a:	61 1d       	adc	r22, r1
    102c:	22 1f       	adc	r18, r18
    102e:	74 9f       	mul	r23, r20
    1030:	33 27       	eor	r19, r19
    1032:	a0 0d       	add	r26, r0
    1034:	61 1d       	adc	r22, r1
    1036:	23 1f       	adc	r18, r19
    1038:	84 9f       	mul	r24, r20
    103a:	60 0d       	add	r22, r0
    103c:	21 1d       	adc	r18, r1
    103e:	82 2f       	mov	r24, r18
    1040:	76 2f       	mov	r23, r22
    1042:	6a 2f       	mov	r22, r26
    1044:	11 24       	eor	r1, r1
    1046:	9f 57       	subi	r25, 0x7F	; 127
    1048:	50 40       	sbci	r21, 0x00	; 0
    104a:	8a f0       	brmi	.+34     	; 0x106e <__mulsf3_pse+0x84>
    104c:	e1 f0       	breq	.+56     	; 0x1086 <__mulsf3_pse+0x9c>
    104e:	88 23       	and	r24, r24
    1050:	4a f0       	brmi	.+18     	; 0x1064 <__mulsf3_pse+0x7a>
    1052:	ee 0f       	add	r30, r30
    1054:	ff 1f       	adc	r31, r31
    1056:	bb 1f       	adc	r27, r27
    1058:	66 1f       	adc	r22, r22
    105a:	77 1f       	adc	r23, r23
    105c:	88 1f       	adc	r24, r24
    105e:	91 50       	subi	r25, 0x01	; 1
    1060:	50 40       	sbci	r21, 0x00	; 0
    1062:	a9 f7       	brne	.-22     	; 0x104e <__mulsf3_pse+0x64>
    1064:	9e 3f       	cpi	r25, 0xFE	; 254
    1066:	51 05       	cpc	r21, r1
    1068:	70 f0       	brcs	.+28     	; 0x1086 <__mulsf3_pse+0x9c>
    106a:	14 c0       	rjmp	.+40     	; 0x1094 <__fp_inf>
    106c:	a6 cf       	rjmp	.-180    	; 0xfba <__fp_szero>
    106e:	5f 3f       	cpi	r21, 0xFF	; 255
    1070:	ec f3       	brlt	.-6      	; 0x106c <__mulsf3_pse+0x82>
    1072:	98 3e       	cpi	r25, 0xE8	; 232
    1074:	dc f3       	brlt	.-10     	; 0x106c <__mulsf3_pse+0x82>
    1076:	86 95       	lsr	r24
    1078:	77 95       	ror	r23
    107a:	67 95       	ror	r22
    107c:	b7 95       	ror	r27
    107e:	f7 95       	ror	r31
    1080:	e7 95       	ror	r30
    1082:	9f 5f       	subi	r25, 0xFF	; 255
    1084:	c1 f7       	brne	.-16     	; 0x1076 <__mulsf3_pse+0x8c>
    1086:	fe 2b       	or	r31, r30
    1088:	88 0f       	add	r24, r24
    108a:	91 1d       	adc	r25, r1
    108c:	96 95       	lsr	r25
    108e:	87 95       	ror	r24
    1090:	97 f9       	bld	r25, 7
    1092:	08 95       	ret

00001094 <__fp_inf>:
    1094:	97 f9       	bld	r25, 7
    1096:	9f 67       	ori	r25, 0x7F	; 127
    1098:	80 e8       	ldi	r24, 0x80	; 128
    109a:	70 e0       	ldi	r23, 0x00	; 0
    109c:	60 e0       	ldi	r22, 0x00	; 0
    109e:	08 95       	ret

000010a0 <__fp_nan>:
    10a0:	9f ef       	ldi	r25, 0xFF	; 255
    10a2:	80 ec       	ldi	r24, 0xC0	; 192
    10a4:	08 95       	ret

000010a6 <__fp_pscA>:
    10a6:	00 24       	eor	r0, r0
    10a8:	0a 94       	dec	r0
    10aa:	16 16       	cp	r1, r22
    10ac:	17 06       	cpc	r1, r23
    10ae:	18 06       	cpc	r1, r24
    10b0:	09 06       	cpc	r0, r25
    10b2:	08 95       	ret

000010b4 <__fp_pscB>:
    10b4:	00 24       	eor	r0, r0
    10b6:	0a 94       	dec	r0
    10b8:	12 16       	cp	r1, r18
    10ba:	13 06       	cpc	r1, r19
    10bc:	14 06       	cpc	r1, r20
    10be:	05 06       	cpc	r0, r21
    10c0:	08 95       	ret

000010c2 <__fp_round>:
    10c2:	09 2e       	mov	r0, r25
    10c4:	03 94       	inc	r0
    10c6:	00 0c       	add	r0, r0
    10c8:	11 f4       	brne	.+4      	; 0x10ce <__fp_round+0xc>
    10ca:	88 23       	and	r24, r24
    10cc:	52 f0       	brmi	.+20     	; 0x10e2 <__fp_round+0x20>
    10ce:	bb 0f       	add	r27, r27
    10d0:	40 f4       	brcc	.+16     	; 0x10e2 <__fp_round+0x20>
    10d2:	bf 2b       	or	r27, r31
    10d4:	11 f4       	brne	.+4      	; 0x10da <__fp_round+0x18>
    10d6:	60 ff       	sbrs	r22, 0
    10d8:	04 c0       	rjmp	.+8      	; 0x10e2 <__fp_round+0x20>
    10da:	6f 5f       	subi	r22, 0xFF	; 255
    10dc:	7f 4f       	sbci	r23, 0xFF	; 255
    10de:	8f 4f       	sbci	r24, 0xFF	; 255
    10e0:	9f 4f       	sbci	r25, 0xFF	; 255
    10e2:	08 95       	ret

000010e4 <__mulsi3>:
    10e4:	62 9f       	mul	r22, r18
    10e6:	d0 01       	movw	r26, r0
    10e8:	73 9f       	mul	r23, r19
    10ea:	f0 01       	movw	r30, r0
    10ec:	82 9f       	mul	r24, r18
    10ee:	e0 0d       	add	r30, r0
    10f0:	f1 1d       	adc	r31, r1
    10f2:	64 9f       	mul	r22, r20
    10f4:	e0 0d       	add	r30, r0
    10f6:	f1 1d       	adc	r31, r1
    10f8:	92 9f       	mul	r25, r18
    10fa:	f0 0d       	add	r31, r0
    10fc:	83 9f       	mul	r24, r19
    10fe:	f0 0d       	add	r31, r0
    1100:	74 9f       	mul	r23, r20
    1102:	f0 0d       	add	r31, r0
    1104:	65 9f       	mul	r22, r21
    1106:	f0 0d       	add	r31, r0
    1108:	99 27       	eor	r25, r25
    110a:	72 9f       	mul	r23, r18
    110c:	b0 0d       	add	r27, r0
    110e:	e1 1d       	adc	r30, r1
    1110:	f9 1f       	adc	r31, r25
    1112:	63 9f       	mul	r22, r19
    1114:	b0 0d       	add	r27, r0
    1116:	e1 1d       	adc	r30, r1
    1118:	f9 1f       	adc	r31, r25
    111a:	bd 01       	movw	r22, r26
    111c:	cf 01       	movw	r24, r30
    111e:	11 24       	eor	r1, r1
    1120:	08 95       	ret

00001122 <__udivmodsi4>:
    1122:	a1 e2       	ldi	r26, 0x21	; 33
    1124:	1a 2e       	mov	r1, r26
    1126:	aa 1b       	sub	r26, r26
    1128:	bb 1b       	sub	r27, r27
    112a:	fd 01       	movw	r30, r26
    112c:	0d c0       	rjmp	.+26     	; 0x1148 <__udivmodsi4_ep>

0000112e <__udivmodsi4_loop>:
    112e:	aa 1f       	adc	r26, r26
    1130:	bb 1f       	adc	r27, r27
    1132:	ee 1f       	adc	r30, r30
    1134:	ff 1f       	adc	r31, r31
    1136:	a2 17       	cp	r26, r18
    1138:	b3 07       	cpc	r27, r19
    113a:	e4 07       	cpc	r30, r20
    113c:	f5 07       	cpc	r31, r21
    113e:	20 f0       	brcs	.+8      	; 0x1148 <__udivmodsi4_ep>
    1140:	a2 1b       	sub	r26, r18
    1142:	b3 0b       	sbc	r27, r19
    1144:	e4 0b       	sbc	r30, r20
    1146:	f5 0b       	sbc	r31, r21

00001148 <__udivmodsi4_ep>:
    1148:	66 1f       	adc	r22, r22
    114a:	77 1f       	adc	r23, r23
    114c:	88 1f       	adc	r24, r24
    114e:	99 1f       	adc	r25, r25
    1150:	1a 94       	dec	r1
    1152:	69 f7       	brne	.-38     	; 0x112e <__udivmodsi4_loop>
    1154:	60 95       	com	r22
    1156:	70 95       	com	r23
    1158:	80 95       	com	r24
    115a:	90 95       	com	r25
    115c:	9b 01       	movw	r18, r22
    115e:	ac 01       	movw	r20, r24
    1160:	bd 01       	movw	r22, r26
    1162:	cf 01       	movw	r24, r30
    1164:	08 95       	ret

00001166 <printf>:
    1166:	a0 e0       	ldi	r26, 0x00	; 0
    1168:	b0 e0       	ldi	r27, 0x00	; 0
    116a:	e9 eb       	ldi	r30, 0xB9	; 185
    116c:	f8 e0       	ldi	r31, 0x08	; 8
    116e:	0c 94 ab 0b 	jmp	0x1756	; 0x1756 <__prologue_saves__+0x20>
    1172:	fe 01       	movw	r30, r28
    1174:	35 96       	adiw	r30, 0x05	; 5
    1176:	61 91       	ld	r22, Z+
    1178:	71 91       	ld	r23, Z+
    117a:	80 91 60 02 	lds	r24, 0x0260
    117e:	90 91 61 02 	lds	r25, 0x0261
    1182:	af 01       	movw	r20, r30
    1184:	0e 94 04 09 	call	0x1208	; 0x1208 <vfprintf>
    1188:	20 96       	adiw	r28, 0x00	; 0
    118a:	e2 e0       	ldi	r30, 0x02	; 2
    118c:	0c 94 c7 0b 	jmp	0x178e	; 0x178e <__epilogue_restores__+0x20>

00001190 <putchar>:
    1190:	60 91 60 02 	lds	r22, 0x0260
    1194:	70 91 61 02 	lds	r23, 0x0261
    1198:	0e 94 11 0b 	call	0x1622	; 0x1622 <fputc>
    119c:	08 95       	ret

0000119e <puts>:
    119e:	0f 93       	push	r16
    11a0:	1f 93       	push	r17
    11a2:	cf 93       	push	r28
    11a4:	df 93       	push	r29
    11a6:	8c 01       	movw	r16, r24
    11a8:	e0 91 60 02 	lds	r30, 0x0260
    11ac:	f0 91 61 02 	lds	r31, 0x0261
    11b0:	83 81       	ldd	r24, Z+3	; 0x03
    11b2:	81 ff       	sbrs	r24, 1
    11b4:	21 c0       	rjmp	.+66     	; 0x11f8 <puts+0x5a>
    11b6:	c0 e0       	ldi	r28, 0x00	; 0
    11b8:	d0 e0       	ldi	r29, 0x00	; 0
    11ba:	0d c0       	rjmp	.+26     	; 0x11d6 <puts+0x38>
    11bc:	e0 91 60 02 	lds	r30, 0x0260
    11c0:	f0 91 61 02 	lds	r31, 0x0261
    11c4:	20 85       	ldd	r18, Z+8	; 0x08
    11c6:	31 85       	ldd	r19, Z+9	; 0x09
    11c8:	bf 01       	movw	r22, r30
    11ca:	f9 01       	movw	r30, r18
    11cc:	09 95       	icall
    11ce:	89 2b       	or	r24, r25
    11d0:	11 f0       	breq	.+4      	; 0x11d6 <puts+0x38>
    11d2:	cf ef       	ldi	r28, 0xFF	; 255
    11d4:	df ef       	ldi	r29, 0xFF	; 255
    11d6:	f8 01       	movw	r30, r16
    11d8:	81 91       	ld	r24, Z+
    11da:	8f 01       	movw	r16, r30
    11dc:	88 23       	and	r24, r24
    11de:	71 f7       	brne	.-36     	; 0x11bc <puts+0x1e>
    11e0:	e0 91 60 02 	lds	r30, 0x0260
    11e4:	f0 91 61 02 	lds	r31, 0x0261
    11e8:	20 85       	ldd	r18, Z+8	; 0x08
    11ea:	31 85       	ldd	r19, Z+9	; 0x09
    11ec:	8a e0       	ldi	r24, 0x0A	; 10
    11ee:	bf 01       	movw	r22, r30
    11f0:	f9 01       	movw	r30, r18
    11f2:	09 95       	icall
    11f4:	89 2b       	or	r24, r25
    11f6:	11 f0       	breq	.+4      	; 0x11fc <puts+0x5e>
    11f8:	cf ef       	ldi	r28, 0xFF	; 255
    11fa:	df ef       	ldi	r29, 0xFF	; 255
    11fc:	ce 01       	movw	r24, r28
    11fe:	df 91       	pop	r29
    1200:	cf 91       	pop	r28
    1202:	1f 91       	pop	r17
    1204:	0f 91       	pop	r16
    1206:	08 95       	ret

00001208 <vfprintf>:
    1208:	ab e0       	ldi	r26, 0x0B	; 11
    120a:	b0 e0       	ldi	r27, 0x00	; 0
    120c:	ea e0       	ldi	r30, 0x0A	; 10
    120e:	f9 e0       	ldi	r31, 0x09	; 9
    1210:	0c 94 9b 0b 	jmp	0x1736	; 0x1736 <__prologue_saves__>
    1214:	3c 01       	movw	r6, r24
    1216:	2b 01       	movw	r4, r22
    1218:	5a 01       	movw	r10, r20
    121a:	fc 01       	movw	r30, r24
    121c:	17 82       	std	Z+7, r1	; 0x07
    121e:	16 82       	std	Z+6, r1	; 0x06
    1220:	83 81       	ldd	r24, Z+3	; 0x03
    1222:	81 fd       	sbrc	r24, 1
    1224:	03 c0       	rjmp	.+6      	; 0x122c <vfprintf+0x24>
    1226:	6f ef       	ldi	r22, 0xFF	; 255
    1228:	7f ef       	ldi	r23, 0xFF	; 255
    122a:	c6 c1       	rjmp	.+908    	; 0x15b8 <vfprintf+0x3b0>
    122c:	9a e0       	ldi	r25, 0x0A	; 10
    122e:	89 2e       	mov	r8, r25
    1230:	1e 01       	movw	r2, r28
    1232:	08 94       	sec
    1234:	21 1c       	adc	r2, r1
    1236:	31 1c       	adc	r3, r1
    1238:	f3 01       	movw	r30, r6
    123a:	23 81       	ldd	r18, Z+3	; 0x03
    123c:	f2 01       	movw	r30, r4
    123e:	23 fd       	sbrc	r18, 3
    1240:	85 91       	lpm	r24, Z+
    1242:	23 ff       	sbrs	r18, 3
    1244:	81 91       	ld	r24, Z+
    1246:	2f 01       	movw	r4, r30
    1248:	88 23       	and	r24, r24
    124a:	09 f4       	brne	.+2      	; 0x124e <vfprintf+0x46>
    124c:	b2 c1       	rjmp	.+868    	; 0x15b2 <vfprintf+0x3aa>
    124e:	85 32       	cpi	r24, 0x25	; 37
    1250:	39 f4       	brne	.+14     	; 0x1260 <vfprintf+0x58>
    1252:	23 fd       	sbrc	r18, 3
    1254:	85 91       	lpm	r24, Z+
    1256:	23 ff       	sbrs	r18, 3
    1258:	81 91       	ld	r24, Z+
    125a:	2f 01       	movw	r4, r30
    125c:	85 32       	cpi	r24, 0x25	; 37
    125e:	29 f4       	brne	.+10     	; 0x126a <vfprintf+0x62>
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	b3 01       	movw	r22, r6
    1264:	0e 94 11 0b 	call	0x1622	; 0x1622 <fputc>
    1268:	e7 cf       	rjmp	.-50     	; 0x1238 <vfprintf+0x30>
    126a:	98 2f       	mov	r25, r24
    126c:	ff 24       	eor	r15, r15
    126e:	ee 24       	eor	r14, r14
    1270:	99 24       	eor	r9, r9
    1272:	ff e1       	ldi	r31, 0x1F	; 31
    1274:	ff 15       	cp	r31, r15
    1276:	d0 f0       	brcs	.+52     	; 0x12ac <vfprintf+0xa4>
    1278:	9b 32       	cpi	r25, 0x2B	; 43
    127a:	69 f0       	breq	.+26     	; 0x1296 <vfprintf+0x8e>
    127c:	9c 32       	cpi	r25, 0x2C	; 44
    127e:	28 f4       	brcc	.+10     	; 0x128a <vfprintf+0x82>
    1280:	90 32       	cpi	r25, 0x20	; 32
    1282:	59 f0       	breq	.+22     	; 0x129a <vfprintf+0x92>
    1284:	93 32       	cpi	r25, 0x23	; 35
    1286:	91 f4       	brne	.+36     	; 0x12ac <vfprintf+0xa4>
    1288:	0e c0       	rjmp	.+28     	; 0x12a6 <vfprintf+0x9e>
    128a:	9d 32       	cpi	r25, 0x2D	; 45
    128c:	49 f0       	breq	.+18     	; 0x12a0 <vfprintf+0x98>
    128e:	90 33       	cpi	r25, 0x30	; 48
    1290:	69 f4       	brne	.+26     	; 0x12ac <vfprintf+0xa4>
    1292:	41 e0       	ldi	r20, 0x01	; 1
    1294:	24 c0       	rjmp	.+72     	; 0x12de <vfprintf+0xd6>
    1296:	52 e0       	ldi	r21, 0x02	; 2
    1298:	f5 2a       	or	r15, r21
    129a:	84 e0       	ldi	r24, 0x04	; 4
    129c:	f8 2a       	or	r15, r24
    129e:	28 c0       	rjmp	.+80     	; 0x12f0 <vfprintf+0xe8>
    12a0:	98 e0       	ldi	r25, 0x08	; 8
    12a2:	f9 2a       	or	r15, r25
    12a4:	25 c0       	rjmp	.+74     	; 0x12f0 <vfprintf+0xe8>
    12a6:	e0 e1       	ldi	r30, 0x10	; 16
    12a8:	fe 2a       	or	r15, r30
    12aa:	22 c0       	rjmp	.+68     	; 0x12f0 <vfprintf+0xe8>
    12ac:	f7 fc       	sbrc	r15, 7
    12ae:	29 c0       	rjmp	.+82     	; 0x1302 <vfprintf+0xfa>
    12b0:	89 2f       	mov	r24, r25
    12b2:	80 53       	subi	r24, 0x30	; 48
    12b4:	8a 30       	cpi	r24, 0x0A	; 10
    12b6:	70 f4       	brcc	.+28     	; 0x12d4 <vfprintf+0xcc>
    12b8:	f6 fe       	sbrs	r15, 6
    12ba:	05 c0       	rjmp	.+10     	; 0x12c6 <vfprintf+0xbe>
    12bc:	98 9c       	mul	r9, r8
    12be:	90 2c       	mov	r9, r0
    12c0:	11 24       	eor	r1, r1
    12c2:	98 0e       	add	r9, r24
    12c4:	15 c0       	rjmp	.+42     	; 0x12f0 <vfprintf+0xe8>
    12c6:	e8 9c       	mul	r14, r8
    12c8:	e0 2c       	mov	r14, r0
    12ca:	11 24       	eor	r1, r1
    12cc:	e8 0e       	add	r14, r24
    12ce:	f0 e2       	ldi	r31, 0x20	; 32
    12d0:	ff 2a       	or	r15, r31
    12d2:	0e c0       	rjmp	.+28     	; 0x12f0 <vfprintf+0xe8>
    12d4:	9e 32       	cpi	r25, 0x2E	; 46
    12d6:	29 f4       	brne	.+10     	; 0x12e2 <vfprintf+0xda>
    12d8:	f6 fc       	sbrc	r15, 6
    12da:	6b c1       	rjmp	.+726    	; 0x15b2 <vfprintf+0x3aa>
    12dc:	40 e4       	ldi	r20, 0x40	; 64
    12de:	f4 2a       	or	r15, r20
    12e0:	07 c0       	rjmp	.+14     	; 0x12f0 <vfprintf+0xe8>
    12e2:	9c 36       	cpi	r25, 0x6C	; 108
    12e4:	19 f4       	brne	.+6      	; 0x12ec <vfprintf+0xe4>
    12e6:	50 e8       	ldi	r21, 0x80	; 128
    12e8:	f5 2a       	or	r15, r21
    12ea:	02 c0       	rjmp	.+4      	; 0x12f0 <vfprintf+0xe8>
    12ec:	98 36       	cpi	r25, 0x68	; 104
    12ee:	49 f4       	brne	.+18     	; 0x1302 <vfprintf+0xfa>
    12f0:	f2 01       	movw	r30, r4
    12f2:	23 fd       	sbrc	r18, 3
    12f4:	95 91       	lpm	r25, Z+
    12f6:	23 ff       	sbrs	r18, 3
    12f8:	91 91       	ld	r25, Z+
    12fa:	2f 01       	movw	r4, r30
    12fc:	99 23       	and	r25, r25
    12fe:	09 f0       	breq	.+2      	; 0x1302 <vfprintf+0xfa>
    1300:	b8 cf       	rjmp	.-144    	; 0x1272 <vfprintf+0x6a>
    1302:	89 2f       	mov	r24, r25
    1304:	85 54       	subi	r24, 0x45	; 69
    1306:	83 30       	cpi	r24, 0x03	; 3
    1308:	18 f0       	brcs	.+6      	; 0x1310 <vfprintf+0x108>
    130a:	80 52       	subi	r24, 0x20	; 32
    130c:	83 30       	cpi	r24, 0x03	; 3
    130e:	38 f4       	brcc	.+14     	; 0x131e <vfprintf+0x116>
    1310:	44 e0       	ldi	r20, 0x04	; 4
    1312:	50 e0       	ldi	r21, 0x00	; 0
    1314:	a4 0e       	add	r10, r20
    1316:	b5 1e       	adc	r11, r21
    1318:	5f e3       	ldi	r21, 0x3F	; 63
    131a:	59 83       	std	Y+1, r21	; 0x01
    131c:	0f c0       	rjmp	.+30     	; 0x133c <vfprintf+0x134>
    131e:	93 36       	cpi	r25, 0x63	; 99
    1320:	31 f0       	breq	.+12     	; 0x132e <vfprintf+0x126>
    1322:	93 37       	cpi	r25, 0x73	; 115
    1324:	79 f0       	breq	.+30     	; 0x1344 <vfprintf+0x13c>
    1326:	93 35       	cpi	r25, 0x53	; 83
    1328:	09 f0       	breq	.+2      	; 0x132c <vfprintf+0x124>
    132a:	56 c0       	rjmp	.+172    	; 0x13d8 <vfprintf+0x1d0>
    132c:	20 c0       	rjmp	.+64     	; 0x136e <vfprintf+0x166>
    132e:	f5 01       	movw	r30, r10
    1330:	80 81       	ld	r24, Z
    1332:	89 83       	std	Y+1, r24	; 0x01
    1334:	42 e0       	ldi	r20, 0x02	; 2
    1336:	50 e0       	ldi	r21, 0x00	; 0
    1338:	a4 0e       	add	r10, r20
    133a:	b5 1e       	adc	r11, r21
    133c:	61 01       	movw	r12, r2
    133e:	01 e0       	ldi	r16, 0x01	; 1
    1340:	10 e0       	ldi	r17, 0x00	; 0
    1342:	12 c0       	rjmp	.+36     	; 0x1368 <vfprintf+0x160>
    1344:	f5 01       	movw	r30, r10
    1346:	c0 80       	ld	r12, Z
    1348:	d1 80       	ldd	r13, Z+1	; 0x01
    134a:	f6 fc       	sbrc	r15, 6
    134c:	03 c0       	rjmp	.+6      	; 0x1354 <vfprintf+0x14c>
    134e:	6f ef       	ldi	r22, 0xFF	; 255
    1350:	7f ef       	ldi	r23, 0xFF	; 255
    1352:	02 c0       	rjmp	.+4      	; 0x1358 <vfprintf+0x150>
    1354:	69 2d       	mov	r22, r9
    1356:	70 e0       	ldi	r23, 0x00	; 0
    1358:	42 e0       	ldi	r20, 0x02	; 2
    135a:	50 e0       	ldi	r21, 0x00	; 0
    135c:	a4 0e       	add	r10, r20
    135e:	b5 1e       	adc	r11, r21
    1360:	c6 01       	movw	r24, r12
    1362:	0e 94 06 0b 	call	0x160c	; 0x160c <strnlen>
    1366:	8c 01       	movw	r16, r24
    1368:	5f e7       	ldi	r21, 0x7F	; 127
    136a:	f5 22       	and	r15, r21
    136c:	14 c0       	rjmp	.+40     	; 0x1396 <vfprintf+0x18e>
    136e:	f5 01       	movw	r30, r10
    1370:	c0 80       	ld	r12, Z
    1372:	d1 80       	ldd	r13, Z+1	; 0x01
    1374:	f6 fc       	sbrc	r15, 6
    1376:	03 c0       	rjmp	.+6      	; 0x137e <vfprintf+0x176>
    1378:	6f ef       	ldi	r22, 0xFF	; 255
    137a:	7f ef       	ldi	r23, 0xFF	; 255
    137c:	02 c0       	rjmp	.+4      	; 0x1382 <vfprintf+0x17a>
    137e:	69 2d       	mov	r22, r9
    1380:	70 e0       	ldi	r23, 0x00	; 0
    1382:	42 e0       	ldi	r20, 0x02	; 2
    1384:	50 e0       	ldi	r21, 0x00	; 0
    1386:	a4 0e       	add	r10, r20
    1388:	b5 1e       	adc	r11, r21
    138a:	c6 01       	movw	r24, r12
    138c:	0e 94 fb 0a 	call	0x15f6	; 0x15f6 <strnlen_P>
    1390:	8c 01       	movw	r16, r24
    1392:	50 e8       	ldi	r21, 0x80	; 128
    1394:	f5 2a       	or	r15, r21
    1396:	f3 fe       	sbrs	r15, 3
    1398:	07 c0       	rjmp	.+14     	; 0x13a8 <vfprintf+0x1a0>
    139a:	1a c0       	rjmp	.+52     	; 0x13d0 <vfprintf+0x1c8>
    139c:	80 e2       	ldi	r24, 0x20	; 32
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	b3 01       	movw	r22, r6
    13a2:	0e 94 11 0b 	call	0x1622	; 0x1622 <fputc>
    13a6:	ea 94       	dec	r14
    13a8:	8e 2d       	mov	r24, r14
    13aa:	90 e0       	ldi	r25, 0x00	; 0
    13ac:	08 17       	cp	r16, r24
    13ae:	19 07       	cpc	r17, r25
    13b0:	a8 f3       	brcs	.-22     	; 0x139c <vfprintf+0x194>
    13b2:	0e c0       	rjmp	.+28     	; 0x13d0 <vfprintf+0x1c8>
    13b4:	f6 01       	movw	r30, r12
    13b6:	f7 fc       	sbrc	r15, 7
    13b8:	85 91       	lpm	r24, Z+
    13ba:	f7 fe       	sbrs	r15, 7
    13bc:	81 91       	ld	r24, Z+
    13be:	6f 01       	movw	r12, r30
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	b3 01       	movw	r22, r6
    13c4:	0e 94 11 0b 	call	0x1622	; 0x1622 <fputc>
    13c8:	e1 10       	cpse	r14, r1
    13ca:	ea 94       	dec	r14
    13cc:	01 50       	subi	r16, 0x01	; 1
    13ce:	10 40       	sbci	r17, 0x00	; 0
    13d0:	01 15       	cp	r16, r1
    13d2:	11 05       	cpc	r17, r1
    13d4:	79 f7       	brne	.-34     	; 0x13b4 <vfprintf+0x1ac>
    13d6:	ea c0       	rjmp	.+468    	; 0x15ac <vfprintf+0x3a4>
    13d8:	94 36       	cpi	r25, 0x64	; 100
    13da:	11 f0       	breq	.+4      	; 0x13e0 <vfprintf+0x1d8>
    13dc:	99 36       	cpi	r25, 0x69	; 105
    13de:	69 f5       	brne	.+90     	; 0x143a <vfprintf+0x232>
    13e0:	f7 fe       	sbrs	r15, 7
    13e2:	08 c0       	rjmp	.+16     	; 0x13f4 <vfprintf+0x1ec>
    13e4:	f5 01       	movw	r30, r10
    13e6:	20 81       	ld	r18, Z
    13e8:	31 81       	ldd	r19, Z+1	; 0x01
    13ea:	42 81       	ldd	r20, Z+2	; 0x02
    13ec:	53 81       	ldd	r21, Z+3	; 0x03
    13ee:	84 e0       	ldi	r24, 0x04	; 4
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	0a c0       	rjmp	.+20     	; 0x1408 <vfprintf+0x200>
    13f4:	f5 01       	movw	r30, r10
    13f6:	80 81       	ld	r24, Z
    13f8:	91 81       	ldd	r25, Z+1	; 0x01
    13fa:	9c 01       	movw	r18, r24
    13fc:	44 27       	eor	r20, r20
    13fe:	37 fd       	sbrc	r19, 7
    1400:	40 95       	com	r20
    1402:	54 2f       	mov	r21, r20
    1404:	82 e0       	ldi	r24, 0x02	; 2
    1406:	90 e0       	ldi	r25, 0x00	; 0
    1408:	a8 0e       	add	r10, r24
    140a:	b9 1e       	adc	r11, r25
    140c:	9f e6       	ldi	r25, 0x6F	; 111
    140e:	f9 22       	and	r15, r25
    1410:	57 ff       	sbrs	r21, 7
    1412:	09 c0       	rjmp	.+18     	; 0x1426 <vfprintf+0x21e>
    1414:	50 95       	com	r21
    1416:	40 95       	com	r20
    1418:	30 95       	com	r19
    141a:	21 95       	neg	r18
    141c:	3f 4f       	sbci	r19, 0xFF	; 255
    141e:	4f 4f       	sbci	r20, 0xFF	; 255
    1420:	5f 4f       	sbci	r21, 0xFF	; 255
    1422:	e0 e8       	ldi	r30, 0x80	; 128
    1424:	fe 2a       	or	r15, r30
    1426:	ca 01       	movw	r24, r20
    1428:	b9 01       	movw	r22, r18
    142a:	a1 01       	movw	r20, r2
    142c:	2a e0       	ldi	r18, 0x0A	; 10
    142e:	30 e0       	ldi	r19, 0x00	; 0
    1430:	0e 94 3d 0b 	call	0x167a	; 0x167a <__ultoa_invert>
    1434:	d8 2e       	mov	r13, r24
    1436:	d2 18       	sub	r13, r2
    1438:	40 c0       	rjmp	.+128    	; 0x14ba <vfprintf+0x2b2>
    143a:	95 37       	cpi	r25, 0x75	; 117
    143c:	29 f4       	brne	.+10     	; 0x1448 <vfprintf+0x240>
    143e:	1f 2d       	mov	r17, r15
    1440:	1f 7e       	andi	r17, 0xEF	; 239
    1442:	2a e0       	ldi	r18, 0x0A	; 10
    1444:	30 e0       	ldi	r19, 0x00	; 0
    1446:	1d c0       	rjmp	.+58     	; 0x1482 <vfprintf+0x27a>
    1448:	1f 2d       	mov	r17, r15
    144a:	19 7f       	andi	r17, 0xF9	; 249
    144c:	9f 36       	cpi	r25, 0x6F	; 111
    144e:	61 f0       	breq	.+24     	; 0x1468 <vfprintf+0x260>
    1450:	90 37       	cpi	r25, 0x70	; 112
    1452:	20 f4       	brcc	.+8      	; 0x145c <vfprintf+0x254>
    1454:	98 35       	cpi	r25, 0x58	; 88
    1456:	09 f0       	breq	.+2      	; 0x145a <vfprintf+0x252>
    1458:	ac c0       	rjmp	.+344    	; 0x15b2 <vfprintf+0x3aa>
    145a:	0f c0       	rjmp	.+30     	; 0x147a <vfprintf+0x272>
    145c:	90 37       	cpi	r25, 0x70	; 112
    145e:	39 f0       	breq	.+14     	; 0x146e <vfprintf+0x266>
    1460:	98 37       	cpi	r25, 0x78	; 120
    1462:	09 f0       	breq	.+2      	; 0x1466 <vfprintf+0x25e>
    1464:	a6 c0       	rjmp	.+332    	; 0x15b2 <vfprintf+0x3aa>
    1466:	04 c0       	rjmp	.+8      	; 0x1470 <vfprintf+0x268>
    1468:	28 e0       	ldi	r18, 0x08	; 8
    146a:	30 e0       	ldi	r19, 0x00	; 0
    146c:	0a c0       	rjmp	.+20     	; 0x1482 <vfprintf+0x27a>
    146e:	10 61       	ori	r17, 0x10	; 16
    1470:	14 fd       	sbrc	r17, 4
    1472:	14 60       	ori	r17, 0x04	; 4
    1474:	20 e1       	ldi	r18, 0x10	; 16
    1476:	30 e0       	ldi	r19, 0x00	; 0
    1478:	04 c0       	rjmp	.+8      	; 0x1482 <vfprintf+0x27a>
    147a:	14 fd       	sbrc	r17, 4
    147c:	16 60       	ori	r17, 0x06	; 6
    147e:	20 e1       	ldi	r18, 0x10	; 16
    1480:	32 e0       	ldi	r19, 0x02	; 2
    1482:	17 ff       	sbrs	r17, 7
    1484:	08 c0       	rjmp	.+16     	; 0x1496 <vfprintf+0x28e>
    1486:	f5 01       	movw	r30, r10
    1488:	60 81       	ld	r22, Z
    148a:	71 81       	ldd	r23, Z+1	; 0x01
    148c:	82 81       	ldd	r24, Z+2	; 0x02
    148e:	93 81       	ldd	r25, Z+3	; 0x03
    1490:	44 e0       	ldi	r20, 0x04	; 4
    1492:	50 e0       	ldi	r21, 0x00	; 0
    1494:	08 c0       	rjmp	.+16     	; 0x14a6 <vfprintf+0x29e>
    1496:	f5 01       	movw	r30, r10
    1498:	80 81       	ld	r24, Z
    149a:	91 81       	ldd	r25, Z+1	; 0x01
    149c:	bc 01       	movw	r22, r24
    149e:	80 e0       	ldi	r24, 0x00	; 0
    14a0:	90 e0       	ldi	r25, 0x00	; 0
    14a2:	42 e0       	ldi	r20, 0x02	; 2
    14a4:	50 e0       	ldi	r21, 0x00	; 0
    14a6:	a4 0e       	add	r10, r20
    14a8:	b5 1e       	adc	r11, r21
    14aa:	a1 01       	movw	r20, r2
    14ac:	0e 94 3d 0b 	call	0x167a	; 0x167a <__ultoa_invert>
    14b0:	d8 2e       	mov	r13, r24
    14b2:	d2 18       	sub	r13, r2
    14b4:	8f e7       	ldi	r24, 0x7F	; 127
    14b6:	f8 2e       	mov	r15, r24
    14b8:	f1 22       	and	r15, r17
    14ba:	f6 fe       	sbrs	r15, 6
    14bc:	0b c0       	rjmp	.+22     	; 0x14d4 <vfprintf+0x2cc>
    14be:	5e ef       	ldi	r21, 0xFE	; 254
    14c0:	f5 22       	and	r15, r21
    14c2:	d9 14       	cp	r13, r9
    14c4:	38 f4       	brcc	.+14     	; 0x14d4 <vfprintf+0x2cc>
    14c6:	f4 fe       	sbrs	r15, 4
    14c8:	07 c0       	rjmp	.+14     	; 0x14d8 <vfprintf+0x2d0>
    14ca:	f2 fc       	sbrc	r15, 2
    14cc:	05 c0       	rjmp	.+10     	; 0x14d8 <vfprintf+0x2d0>
    14ce:	8f ee       	ldi	r24, 0xEF	; 239
    14d0:	f8 22       	and	r15, r24
    14d2:	02 c0       	rjmp	.+4      	; 0x14d8 <vfprintf+0x2d0>
    14d4:	1d 2d       	mov	r17, r13
    14d6:	01 c0       	rjmp	.+2      	; 0x14da <vfprintf+0x2d2>
    14d8:	19 2d       	mov	r17, r9
    14da:	f4 fe       	sbrs	r15, 4
    14dc:	0d c0       	rjmp	.+26     	; 0x14f8 <vfprintf+0x2f0>
    14de:	fe 01       	movw	r30, r28
    14e0:	ed 0d       	add	r30, r13
    14e2:	f1 1d       	adc	r31, r1
    14e4:	80 81       	ld	r24, Z
    14e6:	80 33       	cpi	r24, 0x30	; 48
    14e8:	19 f4       	brne	.+6      	; 0x14f0 <vfprintf+0x2e8>
    14ea:	99 ee       	ldi	r25, 0xE9	; 233
    14ec:	f9 22       	and	r15, r25
    14ee:	08 c0       	rjmp	.+16     	; 0x1500 <vfprintf+0x2f8>
    14f0:	1f 5f       	subi	r17, 0xFF	; 255
    14f2:	f2 fe       	sbrs	r15, 2
    14f4:	05 c0       	rjmp	.+10     	; 0x1500 <vfprintf+0x2f8>
    14f6:	03 c0       	rjmp	.+6      	; 0x14fe <vfprintf+0x2f6>
    14f8:	8f 2d       	mov	r24, r15
    14fa:	86 78       	andi	r24, 0x86	; 134
    14fc:	09 f0       	breq	.+2      	; 0x1500 <vfprintf+0x2f8>
    14fe:	1f 5f       	subi	r17, 0xFF	; 255
    1500:	0f 2d       	mov	r16, r15
    1502:	f3 fc       	sbrc	r15, 3
    1504:	14 c0       	rjmp	.+40     	; 0x152e <vfprintf+0x326>
    1506:	f0 fe       	sbrs	r15, 0
    1508:	0f c0       	rjmp	.+30     	; 0x1528 <vfprintf+0x320>
    150a:	1e 15       	cp	r17, r14
    150c:	10 f0       	brcs	.+4      	; 0x1512 <vfprintf+0x30a>
    150e:	9d 2c       	mov	r9, r13
    1510:	0b c0       	rjmp	.+22     	; 0x1528 <vfprintf+0x320>
    1512:	9d 2c       	mov	r9, r13
    1514:	9e 0c       	add	r9, r14
    1516:	91 1a       	sub	r9, r17
    1518:	1e 2d       	mov	r17, r14
    151a:	06 c0       	rjmp	.+12     	; 0x1528 <vfprintf+0x320>
    151c:	80 e2       	ldi	r24, 0x20	; 32
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	b3 01       	movw	r22, r6
    1522:	0e 94 11 0b 	call	0x1622	; 0x1622 <fputc>
    1526:	1f 5f       	subi	r17, 0xFF	; 255
    1528:	1e 15       	cp	r17, r14
    152a:	c0 f3       	brcs	.-16     	; 0x151c <vfprintf+0x314>
    152c:	04 c0       	rjmp	.+8      	; 0x1536 <vfprintf+0x32e>
    152e:	1e 15       	cp	r17, r14
    1530:	10 f4       	brcc	.+4      	; 0x1536 <vfprintf+0x32e>
    1532:	e1 1a       	sub	r14, r17
    1534:	01 c0       	rjmp	.+2      	; 0x1538 <vfprintf+0x330>
    1536:	ee 24       	eor	r14, r14
    1538:	04 ff       	sbrs	r16, 4
    153a:	0f c0       	rjmp	.+30     	; 0x155a <vfprintf+0x352>
    153c:	80 e3       	ldi	r24, 0x30	; 48
    153e:	90 e0       	ldi	r25, 0x00	; 0
    1540:	b3 01       	movw	r22, r6
    1542:	0e 94 11 0b 	call	0x1622	; 0x1622 <fputc>
    1546:	02 ff       	sbrs	r16, 2
    1548:	1d c0       	rjmp	.+58     	; 0x1584 <vfprintf+0x37c>
    154a:	01 fd       	sbrc	r16, 1
    154c:	03 c0       	rjmp	.+6      	; 0x1554 <vfprintf+0x34c>
    154e:	88 e7       	ldi	r24, 0x78	; 120
    1550:	90 e0       	ldi	r25, 0x00	; 0
    1552:	0e c0       	rjmp	.+28     	; 0x1570 <vfprintf+0x368>
    1554:	88 e5       	ldi	r24, 0x58	; 88
    1556:	90 e0       	ldi	r25, 0x00	; 0
    1558:	0b c0       	rjmp	.+22     	; 0x1570 <vfprintf+0x368>
    155a:	80 2f       	mov	r24, r16
    155c:	86 78       	andi	r24, 0x86	; 134
    155e:	91 f0       	breq	.+36     	; 0x1584 <vfprintf+0x37c>
    1560:	01 ff       	sbrs	r16, 1
    1562:	02 c0       	rjmp	.+4      	; 0x1568 <vfprintf+0x360>
    1564:	8b e2       	ldi	r24, 0x2B	; 43
    1566:	01 c0       	rjmp	.+2      	; 0x156a <vfprintf+0x362>
    1568:	80 e2       	ldi	r24, 0x20	; 32
    156a:	f7 fc       	sbrc	r15, 7
    156c:	8d e2       	ldi	r24, 0x2D	; 45
    156e:	90 e0       	ldi	r25, 0x00	; 0
    1570:	b3 01       	movw	r22, r6
    1572:	0e 94 11 0b 	call	0x1622	; 0x1622 <fputc>
    1576:	06 c0       	rjmp	.+12     	; 0x1584 <vfprintf+0x37c>
    1578:	80 e3       	ldi	r24, 0x30	; 48
    157a:	90 e0       	ldi	r25, 0x00	; 0
    157c:	b3 01       	movw	r22, r6
    157e:	0e 94 11 0b 	call	0x1622	; 0x1622 <fputc>
    1582:	9a 94       	dec	r9
    1584:	d9 14       	cp	r13, r9
    1586:	c0 f3       	brcs	.-16     	; 0x1578 <vfprintf+0x370>
    1588:	da 94       	dec	r13
    158a:	f1 01       	movw	r30, r2
    158c:	ed 0d       	add	r30, r13
    158e:	f1 1d       	adc	r31, r1
    1590:	80 81       	ld	r24, Z
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	b3 01       	movw	r22, r6
    1596:	0e 94 11 0b 	call	0x1622	; 0x1622 <fputc>
    159a:	dd 20       	and	r13, r13
    159c:	a9 f7       	brne	.-22     	; 0x1588 <vfprintf+0x380>
    159e:	06 c0       	rjmp	.+12     	; 0x15ac <vfprintf+0x3a4>
    15a0:	80 e2       	ldi	r24, 0x20	; 32
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	b3 01       	movw	r22, r6
    15a6:	0e 94 11 0b 	call	0x1622	; 0x1622 <fputc>
    15aa:	ea 94       	dec	r14
    15ac:	ee 20       	and	r14, r14
    15ae:	c1 f7       	brne	.-16     	; 0x15a0 <vfprintf+0x398>
    15b0:	43 ce       	rjmp	.-890    	; 0x1238 <vfprintf+0x30>
    15b2:	f3 01       	movw	r30, r6
    15b4:	66 81       	ldd	r22, Z+6	; 0x06
    15b6:	77 81       	ldd	r23, Z+7	; 0x07
    15b8:	cb 01       	movw	r24, r22
    15ba:	2b 96       	adiw	r28, 0x0b	; 11
    15bc:	e2 e1       	ldi	r30, 0x12	; 18
    15be:	0c 94 b7 0b 	jmp	0x176e	; 0x176e <__epilogue_restores__>

000015c2 <__eerd_byte_m328p>:
    15c2:	f9 99       	sbic	0x1f, 1	; 31
    15c4:	fe cf       	rjmp	.-4      	; 0x15c2 <__eerd_byte_m328p>
    15c6:	92 bd       	out	0x22, r25	; 34
    15c8:	81 bd       	out	0x21, r24	; 33
    15ca:	f8 9a       	sbi	0x1f, 0	; 31
    15cc:	99 27       	eor	r25, r25
    15ce:	80 b5       	in	r24, 0x20	; 32
    15d0:	08 95       	ret

000015d2 <__eeupd_byte_m328p>:
    15d2:	26 2f       	mov	r18, r22

000015d4 <__eeupd_r18_m328p>:
    15d4:	f9 99       	sbic	0x1f, 1	; 31
    15d6:	fe cf       	rjmp	.-4      	; 0x15d4 <__eeupd_r18_m328p>
    15d8:	92 bd       	out	0x22, r25	; 34
    15da:	81 bd       	out	0x21, r24	; 33
    15dc:	f8 9a       	sbi	0x1f, 0	; 31
    15de:	01 97       	sbiw	r24, 0x01	; 1
    15e0:	00 b4       	in	r0, 0x20	; 32
    15e2:	02 16       	cp	r0, r18
    15e4:	39 f0       	breq	.+14     	; 0x15f4 <__eeupd_r18_m328p+0x20>
    15e6:	1f ba       	out	0x1f, r1	; 31
    15e8:	20 bd       	out	0x20, r18	; 32
    15ea:	0f b6       	in	r0, 0x3f	; 63
    15ec:	f8 94       	cli
    15ee:	fa 9a       	sbi	0x1f, 2	; 31
    15f0:	f9 9a       	sbi	0x1f, 1	; 31
    15f2:	0f be       	out	0x3f, r0	; 63
    15f4:	08 95       	ret

000015f6 <strnlen_P>:
    15f6:	fc 01       	movw	r30, r24
    15f8:	05 90       	lpm	r0, Z+
    15fa:	61 50       	subi	r22, 0x01	; 1
    15fc:	70 40       	sbci	r23, 0x00	; 0
    15fe:	01 10       	cpse	r0, r1
    1600:	d8 f7       	brcc	.-10     	; 0x15f8 <strnlen_P+0x2>
    1602:	80 95       	com	r24
    1604:	90 95       	com	r25
    1606:	8e 0f       	add	r24, r30
    1608:	9f 1f       	adc	r25, r31
    160a:	08 95       	ret

0000160c <strnlen>:
    160c:	fc 01       	movw	r30, r24
    160e:	61 50       	subi	r22, 0x01	; 1
    1610:	70 40       	sbci	r23, 0x00	; 0
    1612:	01 90       	ld	r0, Z+
    1614:	01 10       	cpse	r0, r1
    1616:	d8 f7       	brcc	.-10     	; 0x160e <strnlen+0x2>
    1618:	80 95       	com	r24
    161a:	90 95       	com	r25
    161c:	8e 0f       	add	r24, r30
    161e:	9f 1f       	adc	r25, r31
    1620:	08 95       	ret

00001622 <fputc>:
    1622:	0f 93       	push	r16
    1624:	1f 93       	push	r17
    1626:	cf 93       	push	r28
    1628:	df 93       	push	r29
    162a:	8c 01       	movw	r16, r24
    162c:	eb 01       	movw	r28, r22
    162e:	8b 81       	ldd	r24, Y+3	; 0x03
    1630:	81 ff       	sbrs	r24, 1
    1632:	1b c0       	rjmp	.+54     	; 0x166a <fputc+0x48>
    1634:	82 ff       	sbrs	r24, 2
    1636:	0d c0       	rjmp	.+26     	; 0x1652 <fputc+0x30>
    1638:	2e 81       	ldd	r18, Y+6	; 0x06
    163a:	3f 81       	ldd	r19, Y+7	; 0x07
    163c:	8c 81       	ldd	r24, Y+4	; 0x04
    163e:	9d 81       	ldd	r25, Y+5	; 0x05
    1640:	28 17       	cp	r18, r24
    1642:	39 07       	cpc	r19, r25
    1644:	64 f4       	brge	.+24     	; 0x165e <fputc+0x3c>
    1646:	e8 81       	ld	r30, Y
    1648:	f9 81       	ldd	r31, Y+1	; 0x01
    164a:	01 93       	st	Z+, r16
    164c:	f9 83       	std	Y+1, r31	; 0x01
    164e:	e8 83       	st	Y, r30
    1650:	06 c0       	rjmp	.+12     	; 0x165e <fputc+0x3c>
    1652:	e8 85       	ldd	r30, Y+8	; 0x08
    1654:	f9 85       	ldd	r31, Y+9	; 0x09
    1656:	80 2f       	mov	r24, r16
    1658:	09 95       	icall
    165a:	89 2b       	or	r24, r25
    165c:	31 f4       	brne	.+12     	; 0x166a <fputc+0x48>
    165e:	8e 81       	ldd	r24, Y+6	; 0x06
    1660:	9f 81       	ldd	r25, Y+7	; 0x07
    1662:	01 96       	adiw	r24, 0x01	; 1
    1664:	9f 83       	std	Y+7, r25	; 0x07
    1666:	8e 83       	std	Y+6, r24	; 0x06
    1668:	02 c0       	rjmp	.+4      	; 0x166e <fputc+0x4c>
    166a:	0f ef       	ldi	r16, 0xFF	; 255
    166c:	1f ef       	ldi	r17, 0xFF	; 255
    166e:	c8 01       	movw	r24, r16
    1670:	df 91       	pop	r29
    1672:	cf 91       	pop	r28
    1674:	1f 91       	pop	r17
    1676:	0f 91       	pop	r16
    1678:	08 95       	ret

0000167a <__ultoa_invert>:
    167a:	fa 01       	movw	r30, r20
    167c:	aa 27       	eor	r26, r26
    167e:	28 30       	cpi	r18, 0x08	; 8
    1680:	51 f1       	breq	.+84     	; 0x16d6 <__ultoa_invert+0x5c>
    1682:	20 31       	cpi	r18, 0x10	; 16
    1684:	81 f1       	breq	.+96     	; 0x16e6 <__ultoa_invert+0x6c>
    1686:	e8 94       	clt
    1688:	6f 93       	push	r22
    168a:	6e 7f       	andi	r22, 0xFE	; 254
    168c:	6e 5f       	subi	r22, 0xFE	; 254
    168e:	7f 4f       	sbci	r23, 0xFF	; 255
    1690:	8f 4f       	sbci	r24, 0xFF	; 255
    1692:	9f 4f       	sbci	r25, 0xFF	; 255
    1694:	af 4f       	sbci	r26, 0xFF	; 255
    1696:	b1 e0       	ldi	r27, 0x01	; 1
    1698:	3e d0       	rcall	.+124    	; 0x1716 <__ultoa_invert+0x9c>
    169a:	b4 e0       	ldi	r27, 0x04	; 4
    169c:	3c d0       	rcall	.+120    	; 0x1716 <__ultoa_invert+0x9c>
    169e:	67 0f       	add	r22, r23
    16a0:	78 1f       	adc	r23, r24
    16a2:	89 1f       	adc	r24, r25
    16a4:	9a 1f       	adc	r25, r26
    16a6:	a1 1d       	adc	r26, r1
    16a8:	68 0f       	add	r22, r24
    16aa:	79 1f       	adc	r23, r25
    16ac:	8a 1f       	adc	r24, r26
    16ae:	91 1d       	adc	r25, r1
    16b0:	a1 1d       	adc	r26, r1
    16b2:	6a 0f       	add	r22, r26
    16b4:	71 1d       	adc	r23, r1
    16b6:	81 1d       	adc	r24, r1
    16b8:	91 1d       	adc	r25, r1
    16ba:	a1 1d       	adc	r26, r1
    16bc:	20 d0       	rcall	.+64     	; 0x16fe <__ultoa_invert+0x84>
    16be:	09 f4       	brne	.+2      	; 0x16c2 <__ultoa_invert+0x48>
    16c0:	68 94       	set
    16c2:	3f 91       	pop	r19
    16c4:	2a e0       	ldi	r18, 0x0A	; 10
    16c6:	26 9f       	mul	r18, r22
    16c8:	11 24       	eor	r1, r1
    16ca:	30 19       	sub	r19, r0
    16cc:	30 5d       	subi	r19, 0xD0	; 208
    16ce:	31 93       	st	Z+, r19
    16d0:	de f6       	brtc	.-74     	; 0x1688 <__ultoa_invert+0xe>
    16d2:	cf 01       	movw	r24, r30
    16d4:	08 95       	ret
    16d6:	46 2f       	mov	r20, r22
    16d8:	47 70       	andi	r20, 0x07	; 7
    16da:	40 5d       	subi	r20, 0xD0	; 208
    16dc:	41 93       	st	Z+, r20
    16de:	b3 e0       	ldi	r27, 0x03	; 3
    16e0:	0f d0       	rcall	.+30     	; 0x1700 <__ultoa_invert+0x86>
    16e2:	c9 f7       	brne	.-14     	; 0x16d6 <__ultoa_invert+0x5c>
    16e4:	f6 cf       	rjmp	.-20     	; 0x16d2 <__ultoa_invert+0x58>
    16e6:	46 2f       	mov	r20, r22
    16e8:	4f 70       	andi	r20, 0x0F	; 15
    16ea:	40 5d       	subi	r20, 0xD0	; 208
    16ec:	4a 33       	cpi	r20, 0x3A	; 58
    16ee:	18 f0       	brcs	.+6      	; 0x16f6 <__ultoa_invert+0x7c>
    16f0:	49 5d       	subi	r20, 0xD9	; 217
    16f2:	31 fd       	sbrc	r19, 1
    16f4:	40 52       	subi	r20, 0x20	; 32
    16f6:	41 93       	st	Z+, r20
    16f8:	02 d0       	rcall	.+4      	; 0x16fe <__ultoa_invert+0x84>
    16fa:	a9 f7       	brne	.-22     	; 0x16e6 <__ultoa_invert+0x6c>
    16fc:	ea cf       	rjmp	.-44     	; 0x16d2 <__ultoa_invert+0x58>
    16fe:	b4 e0       	ldi	r27, 0x04	; 4
    1700:	a6 95       	lsr	r26
    1702:	97 95       	ror	r25
    1704:	87 95       	ror	r24
    1706:	77 95       	ror	r23
    1708:	67 95       	ror	r22
    170a:	ba 95       	dec	r27
    170c:	c9 f7       	brne	.-14     	; 0x1700 <__ultoa_invert+0x86>
    170e:	00 97       	sbiw	r24, 0x00	; 0
    1710:	61 05       	cpc	r22, r1
    1712:	71 05       	cpc	r23, r1
    1714:	08 95       	ret
    1716:	9b 01       	movw	r18, r22
    1718:	ac 01       	movw	r20, r24
    171a:	0a 2e       	mov	r0, r26
    171c:	06 94       	lsr	r0
    171e:	57 95       	ror	r21
    1720:	47 95       	ror	r20
    1722:	37 95       	ror	r19
    1724:	27 95       	ror	r18
    1726:	ba 95       	dec	r27
    1728:	c9 f7       	brne	.-14     	; 0x171c <__ultoa_invert+0xa2>
    172a:	62 0f       	add	r22, r18
    172c:	73 1f       	adc	r23, r19
    172e:	84 1f       	adc	r24, r20
    1730:	95 1f       	adc	r25, r21
    1732:	a0 1d       	adc	r26, r0
    1734:	08 95       	ret

00001736 <__prologue_saves__>:
    1736:	2f 92       	push	r2
    1738:	3f 92       	push	r3
    173a:	4f 92       	push	r4
    173c:	5f 92       	push	r5
    173e:	6f 92       	push	r6
    1740:	7f 92       	push	r7
    1742:	8f 92       	push	r8
    1744:	9f 92       	push	r9
    1746:	af 92       	push	r10
    1748:	bf 92       	push	r11
    174a:	cf 92       	push	r12
    174c:	df 92       	push	r13
    174e:	ef 92       	push	r14
    1750:	ff 92       	push	r15
    1752:	0f 93       	push	r16
    1754:	1f 93       	push	r17
    1756:	cf 93       	push	r28
    1758:	df 93       	push	r29
    175a:	cd b7       	in	r28, 0x3d	; 61
    175c:	de b7       	in	r29, 0x3e	; 62
    175e:	ca 1b       	sub	r28, r26
    1760:	db 0b       	sbc	r29, r27
    1762:	0f b6       	in	r0, 0x3f	; 63
    1764:	f8 94       	cli
    1766:	de bf       	out	0x3e, r29	; 62
    1768:	0f be       	out	0x3f, r0	; 63
    176a:	cd bf       	out	0x3d, r28	; 61
    176c:	09 94       	ijmp

0000176e <__epilogue_restores__>:
    176e:	2a 88       	ldd	r2, Y+18	; 0x12
    1770:	39 88       	ldd	r3, Y+17	; 0x11
    1772:	48 88       	ldd	r4, Y+16	; 0x10
    1774:	5f 84       	ldd	r5, Y+15	; 0x0f
    1776:	6e 84       	ldd	r6, Y+14	; 0x0e
    1778:	7d 84       	ldd	r7, Y+13	; 0x0d
    177a:	8c 84       	ldd	r8, Y+12	; 0x0c
    177c:	9b 84       	ldd	r9, Y+11	; 0x0b
    177e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1780:	b9 84       	ldd	r11, Y+9	; 0x09
    1782:	c8 84       	ldd	r12, Y+8	; 0x08
    1784:	df 80       	ldd	r13, Y+7	; 0x07
    1786:	ee 80       	ldd	r14, Y+6	; 0x06
    1788:	fd 80       	ldd	r15, Y+5	; 0x05
    178a:	0c 81       	ldd	r16, Y+4	; 0x04
    178c:	1b 81       	ldd	r17, Y+3	; 0x03
    178e:	aa 81       	ldd	r26, Y+2	; 0x02
    1790:	b9 81       	ldd	r27, Y+1	; 0x01
    1792:	ce 0f       	add	r28, r30
    1794:	d1 1d       	adc	r29, r1
    1796:	0f b6       	in	r0, 0x3f	; 63
    1798:	f8 94       	cli
    179a:	de bf       	out	0x3e, r29	; 62
    179c:	0f be       	out	0x3f, r0	; 63
    179e:	cd bf       	out	0x3d, r28	; 61
    17a0:	ed 01       	movw	r28, r26
    17a2:	08 95       	ret

000017a4 <_exit>:
    17a4:	f8 94       	cli

000017a6 <__stop_program>:
    17a6:	ff cf       	rjmp	.-2      	; 0x17a6 <__stop_program>
