@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/cva6_combined_rtl/ariane/arianelattice/rtl/arianelattice.v":3931:17:3931:28|Unrecognized synthesis directive optimization. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/cva6_combined_rtl/ariane/arianelattice/rtl/arianelattice.v":19554:16:19554:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/cva6_combined_rtl/ariane/arianelattice/rtl/arianelattice.v":19597:16:19597:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/cva6_combined_rtl/ariane/arianelattice/rtl/arianelattice.v":19668:16:19668:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/cva6_combined_rtl/ariane/arianelattice/rtl/arianelattice.v":64323:16:64323:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/cva6_combined_rtl/ariane/arianelattice/rtl/arianelattice.v":66291:16:66291:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/cva6_combined_rtl/ariane/arianelattice/rtl/arianelattice.v":67238:16:67238:17|Unrecognized synthesis directive dc. Verify the correct directive name.

