{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1400766618596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1400766618597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 22 15:50:18 2014 " "Processing started: Thu May 22 15:50:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1400766618597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1400766618597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_drc --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1400766618597 ""}
{ "Warning" "WDRC_DRC_USE_OLD_RULE_ASSIGNMENT" "" "Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule." { { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_COMB_CLOCK " "CLK_RULE_COMB_CLOCK" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_INV_CLOCK " "CLK_RULE_INV_CLOCK" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_INPINS_CLKNET " "CLK_RULE_INPINS_CLKNET" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_CLKNET_CLKSPINES " "CLK_RULE_CLKNET_CLKSPINES" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_MIX_EDGES " "CLK_RULE_MIX_EDGES" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_COMB_ASYNCH_RESET " "RESET_RULE_COMB_ASYNCH_RESET" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_UNSYNCH_EXRESET " "RESET_RULE_UNSYNCH_EXRESET" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_IMSYNCH_EXRESET " "RESET_RULE_IMSYNCH_EXRESET" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_IMSYNCH_ASYNCH_DOMAIN " "RESET_RULE_IMSYNCH_ASYNCH_DOMAIN" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_UNSYNCH_ASYNCH_DOMAIN " "RESET_RULE_UNSYNCH_ASYNCH_DOMAIN" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_INPINS_RESETNET " "RESET_RULE_INPINS_RESETNET" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "DRC_REPORT_FANOUT_EXCEEDING " "DRC_REPORT_FANOUT_EXCEEDING" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "DRC_REPORT_TOP_FANOUT " "DRC_REPORT_TOP_FANOUT" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_COMBLOOP " "NONSYNCHSTRUCT_RULE_COMBLOOP" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_REG_LOOP " "NONSYNCHSTRUCT_RULE_REG_LOOP" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_DELAY_CHAIN " "NONSYNCHSTRUCT_RULE_DELAY_CHAIN" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_RIPPLE_CLK " "NONSYNCHSTRUCT_RULE_RIPPLE_CLK" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN " "NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR " "NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_SRLATCH " "NONSYNCHSTRUCT_RULE_SRLATCH" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED " "NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE " "NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_ASYN_RAM " "NONSYNCHSTRUCT_RULE_ASYN_RAM" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "SIGNALRACE_RULE_TRISTATE " "SIGNALRACE_RULE_TRISTATE" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_NO_SZER_ACLK_DOMAIN " "ACLK_RULE_NO_SZER_ACLK_DOMAIN" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_SZER_BTW_ACLK_DOMAIN " "ACLK_RULE_SZER_BTW_ACLK_DOMAIN" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_IMSZER_ADOMAIN " "ACLK_RULE_IMSZER_ADOMAIN" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "HCPY_VREF_PINS " "HCPY_VREF_PINS" {  } {  } 0 308079 "%1!s!" 0 0 "" 0 -1 1400766618834 ""}  } {  } 0 308078 "Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule." 0 0 "" 0 -1 1400766618834 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1400766618977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1400766618977 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1400766618977 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1400766618977 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1400766618997 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 1 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|FIFO_CLK " "Node  \"ddlctrlr:inst\|FIFO_CLK\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1584 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1544 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620861 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1400766620861 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 17 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 17 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " inst64 " "Node  \"inst64\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1713 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0 " "Node  \"ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 96 21 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2170 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|SEGMENT_CNT\[1\]~0 " "Node  \"ddlctrlr:inst\|SEGMENT_CNT\[1\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 78 12 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2178 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|LOCAL_STATUS\[18\]~0 " "Node  \"ddlctrlr:inst\|LOCAL_STATUS\[18\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2949 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0 " "Node  \"DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0\"" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2666 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_DELAY:inst68\|COUNTER\[4\]~1 " "Node  \"L0_DELAY:inst68\|COUNTER\[4\]~1\"" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2919 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0 " "Node  \"TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0\"" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 69 14 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2951 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Node  \"TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0\"" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 83 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2999 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0 " "Node  \"ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2996 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Node  \"TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0\"" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 84 16 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2833 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Node  \"TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1\"" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 19 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2875 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Node  \"ddlctrlr:inst\|CMD_DEC_REG\[7\]~1\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 72 12 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2294 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0 " "Node  \"ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 93 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2470 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|COLUMN_CNT\[3\]~0 " "Node  \"ddlctrlr:inst\|COLUMN_CNT\[3\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2163 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|WORD_NR_CNT\[9\]~0 " "Node  \"ddlctrlr:inst\|WORD_NR_CNT\[9\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2240 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|WRITE_fbTEN~1 " "Node  \"ddlctrlr:inst\|WRITE_fbTEN~1\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 84 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2469 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2411 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620863 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1400766620863 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 8 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 8 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 397 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620865 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 396 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620865 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[2\] " "Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[2\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 395 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620865 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[4\] " "Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[4\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 393 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620865 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[3\] " "Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[3\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 394 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620865 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[6\] " "Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[6\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 391 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620865 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[5\] " "Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[5\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 392 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620865 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\] " "Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 390 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620865 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1400766620865 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 276 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 276 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff\"" {  } { { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 953 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|usedw_is_0_dff " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|usedw_is_0_dff\"" {  } { { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 50 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 957 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff\"" {  } { { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 47 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 955 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[5\] " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[5\]\"" {  } { { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_8m7.tdf" 105 8 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 726 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\] " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\]\"" {  } { { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_8m7.tdf" 105 8 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 736 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\] " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\]\"" {  } { { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_8m7.tdf" 105 8 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 734 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[28\] " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[29\] " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[30\] " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[31\] " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_we_reg " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_we_reg\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_datain_reg0 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_datain_reg0\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg0 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg0\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg1 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg1\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg2 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg2\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg3 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg3\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg4 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg4\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg5 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg5\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg6 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg6\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg7 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg7\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg8 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg8\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg9 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~porta_address_reg9\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg0 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg0\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg1 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg1\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg2 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg2\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg3 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg3\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg4 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg4\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg5 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg5\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg6 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg6\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg7 " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a28~portb_address_reg7\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 851 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 862 6720 7625 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620878 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1 1400766620878 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1400766620878 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 4 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 4 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk0 " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1278 6720 7625 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620882 ""} { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk1 " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk1\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1278 6720 7625 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620882 ""} { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk2 " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk2\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1278 6720 7625 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620882 ""} { "Warning" "WDRC_NODES_WARNING" " inst85 " "Node  \"inst85\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1714 6720 7625 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620882 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1 1400766620882 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 4 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 4 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk0 " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1278 6720 7625 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620886 ""} { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk1 " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk1\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1278 6720 7625 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620886 ""} { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk2 " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk2\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1278 6720 7625 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620886 ""} { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk4 " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk4\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1278 6720 7625 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620886 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1400766620886 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " inst67 " "Node  \"inst67\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1719 6720 7625 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620888 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1400766620888 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 56 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 56 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|IDLE_LOCAL~32 " "Node  \"ddlctrlr:inst\|IDLE_LOCAL~32\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2086 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|valid_wreq " "Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 961 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|START_BLOCK_WRITE " "Node  \"ddlctrlr:inst\|START_BLOCK_WRITE\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1586 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|IDLE_RCB~46 " "Node  \"ddlctrlr:inst\|IDLE_RCB~46\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2154 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk2~clkctrl " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk2~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7481 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|ENA_REG " "Node  \"ddlctrlr:inst\|ENA_REG\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 97 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1658 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " inst64~clkctrl " "Node  \"inst64~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7470 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7473 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|FIFO_CLK~clkctrl " "Node  \"ddlctrlr:inst\|FIFO_CLK~clkctrl\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1584 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7467 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " header:inst15\|HEADER_WRD7 " "Node  \"header:inst15\|HEADER_WRD7\"" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 51 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 643 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " header:inst15\|HEADER_WRD5 " "Node  \"header:inst15\|HEADER_WRD5\"" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 51 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 641 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " inst20~clkctrl " "Node  \"inst20~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7472 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " inst67 " "Node  \"inst67\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1719 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Node  \"DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE\"" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1359 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|FIFO_DATA_ENABLE " "Node  \"ddlctrlr:inst\|FIFO_DATA_ENABLE\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1586 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1545 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " inst85~clkctrl " "Node  \"inst85~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7468 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " header:inst15\|NOSTRA_WRD2 " "Node  \"header:inst15\|NOSTRA_WRD2\"" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 51 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 648 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " 87\[31\]~33 " "Node  \"87\[31\]~33\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 8 104 152 40 "87" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2497 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk4~clkctrl " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk4~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7475 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " inst21~2 " "Node  \"inst21~2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2101 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk1~clkctrl " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk1~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7483 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7463 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3875 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:sld_hub_inst\|clr_reg~clkctrl " "Node  \"sld_hub:sld_hub_inst\|clr_reg~clkctrl\"" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7471 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:sld_hub_inst\|irf_reg\[1\]\[7\] " "Node  \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[7\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 866 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3902 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:sld_hub_inst\|irf_reg\[1\]\[4\] " "Node  \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 866 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3905 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 923 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5217 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7469 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|collect_data " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|collect_data\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 875 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5212 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~0\"" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5682 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620890 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1 1400766620890 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1400766620890 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk4~clkctrl " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk4~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7475 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7463 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7473 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7469 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " inst20~clkctrl " "Node  \"inst20~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7472 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 923 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5217 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " inst64~clkctrl " "Node  \"inst64~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7470 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 854 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5221 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk2~clkctrl " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk2~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7481 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk1~clkctrl " "Node  \"PLL:inst2\|altpll:altpll_component\|_clk1~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7483 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Node  \"DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE\"" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1359 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|FIFO_CLK~clkctrl " "Node  \"ddlctrlr:inst\|FIFO_CLK~clkctrl\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1584 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 7467 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:sld_hub_inst\|irf_reg\[1\]\[4\] " "Node  \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 866 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3905 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|IDLE_RCB~46 " "Node  \"ddlctrlr:inst\|IDLE_RCB~46\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2154 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[4\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[4\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5086 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[2\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[2\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5084 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[7\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[7\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5089 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[1\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[1\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5083 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[3\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[3\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5085 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[11\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[11\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5093 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[0\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[0\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5081 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[10\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[10\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5092 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[9\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[9\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5091 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[8\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[8\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5090 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[6\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[6\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5088 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[5\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_address_delayed\[5\]\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5087 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_66j:auto_generated\|safe_q\[11\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_66j:auto_generated\|safe_q\[11\]\"" {  } { { "db/cntr_66j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_66j.tdf" 115 8 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4294 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_66j:auto_generated\|safe_q\[3\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_66j:auto_generated\|safe_q\[3\]\"" {  } { { "db/cntr_66j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_66j.tdf" 115 8 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4310 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_66j:auto_generated\|safe_q\[10\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_66j:auto_generated\|safe_q\[10\]\"" {  } { { "db/cntr_66j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_66j.tdf" 115 8 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4296 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_66j:auto_generated\|safe_q\[5\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_66j:auto_generated\|safe_q\[5\]\"" {  } { { "db/cntr_66j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_66j.tdf" 115 8 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4306 6720 7625 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1400766620894 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1 1400766620894 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1400766620894 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "106 311 " "Design Assistant information: finished post-fitting analysis of current design -- generated 106 information messages and 311 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1 1400766620895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 101 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1400766620978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 22 15:50:20 2014 " "Processing ended: Thu May 22 15:50:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1400766620978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1400766620978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1400766620978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1400766620978 ""}
