

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_16u_config2_s'
================================================================
* Date:           Thu Oct 14 16:40:40 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.910 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     3920|   122304| 23.167 us | 0.723 ms |  3920|  122304|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3919|   122303|  5 ~ 156 |          -|          -|   784|    no    |
        | + ReuseLoop                      |      149|      149|         7|          1|          1|   144|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 14 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 7 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_window_0_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 32 'alloca' 'data_window_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 78, i32 78, i16* %data_window_0_V_V, i16* %data_window_0_V_V)"   --->   Operation 33 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_window_1_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 35 'alloca' 'data_window_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_445 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 78, i32 78, i16* %data_window_1_V_V, i16* %data_window_1_V_V)"   --->   Operation 36 'specchannel' 'empty_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_window_2_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 38 'alloca' 'data_window_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_446 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 78, i32 78, i16* %data_window_2_V_V, i16* %data_window_2_V_V)"   --->   Operation 39 'specchannel' 'empty_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_window_3_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 41 'alloca' 'data_window_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_447 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 78, i32 78, i16* %data_window_3_V_V, i16* %data_window_3_V_V)"   --->   Operation 42 'specchannel' 'empty_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_window_4_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 44 'alloca' 'data_window_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_448 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 78, i32 78, i16* %data_window_4_V_V, i16* %data_window_4_V_V)"   --->   Operation 45 'specchannel' 'empty_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_window_5_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 47 'alloca' 'data_window_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_449 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 78, i32 78, i16* %data_window_5_V_V, i16* %data_window_5_V_V)"   --->   Operation 48 'specchannel' 'empty_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_window_6_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 50 'alloca' 'data_window_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_450 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 78, i32 78, i16* %data_window_6_V_V, i16* %data_window_6_V_V)"   --->   Operation 51 'specchannel' 'empty_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_window_7_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 53 'alloca' 'data_window_7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_451 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 78, i32 78, i16* %data_window_7_V_V, i16* %data_window_7_V_V)"   --->   Operation 54 'specchannel' 'empty_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_window_8_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:37]   --->   Operation 56 'alloca' 'data_window_8_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_452 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 78, i32 78, i16* %data_window_8_V_V, i16* %data_window_8_V_V)"   --->   Operation 57 'specchannel' 'empty_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.76ns)   --->   "br label %ReadInputWidth_begin"   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%i_ih56 = phi i5 [ 1, %.preheader.preheader ], [ %i_ih, %ReadInputWidth_end ]"   --->   Operation 60 'phi' 'i_ih56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%icmp_ln5355 = phi i1 [ false, %.preheader.preheader ], [ %icmp_ln53, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 61 'phi' 'icmp_ln5355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%wp_idx54 = phi i5 [ 0, %.preheader.preheader ], [ %i_iw, %ReadInputWidth_end ]"   --->   Operation 62 'phi' 'wp_idx54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%h_idx_assign53 = phi i5 [ 0, %.preheader.preheader ], [ %select_ln52, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 63 'phi' 'h_idx_assign53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.21ns)   --->   "%select_ln53 = select i1 %icmp_ln5355, i5 0, i5 %wp_idx54" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 64 'select' 'select_ln53' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.21ns)   --->   "%select_ln52 = select i1 %icmp_ln5355, i5 %i_ih56, i5 %h_idx_assign53" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 65 'select' 'select_ln52' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln52, i32 1, i32 4)" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 66 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 67 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.78ns)   --->   "%r = sub i5 -4, %select_ln52" [firmware/nnet_utils/nnet_conv_stream.h:23->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 68 'sub' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_178 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln53, i32 1, i32 4)" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 69 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.30ns)   --->   "%icmp_ln13_2 = icmp eq i4 %tmp_178, 0" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 70 'icmp' 'icmp_ln13_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.78ns)   --->   "%r_2 = sub i5 -4, %select_ln53" [firmware/nnet_utils/nnet_conv_stream.h:23->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 71 'sub' 'r_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 72 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp ult i5 %r, 3" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 72 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln13)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.78ns)   --->   "%sub_ln23 = sub i5 5, %r" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 73 'sub' 'sub_ln23' <Predicate = (!icmp_ln13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%select_ln23 = select i1 %icmp_ln24, i5 %sub_ln23, i5 2" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 74 'select' 'select_ln23' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %icmp_ln13, i5 %select_ln52, i5 %select_ln23" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 75 'select' 'select_ln13' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.36ns)   --->   "%icmp_ln24_1 = icmp ult i5 %r_2, 3" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 76 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln13_2)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.78ns)   --->   "%sub_ln23_2 = sub i5 5, %r_2" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 77 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln13_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_1)   --->   "%select_ln23_1 = select i1 %icmp_ln24_1, i5 %sub_ln23_2, i5 2" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 78 'select' 'select_ln23_1' <Predicate = (!icmp_ln13_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_1 = select i1 %icmp_ln13_2, i5 %select_ln53, i5 %select_ln23_1" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:22->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 79 'select' 'select_ln13_1' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln23 = shl i5 %select_ln13, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 80 'shl' 'shl_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321_1 = add i5 %shl_ln23, %select_ln13_1" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 81 'add' 'add_ln321_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln321 = add i5 %add_ln321_1, %select_ln13" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 82 'add' 'add_ln321' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%indvar_flatten52 = phi i10 [ 0, %.preheader.preheader ], [ %add_ln52, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 83 'phi' 'indvar_flatten52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 84 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_456 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 85 'speclooptripcount' 'empty_456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 86 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str38)" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 87 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (3.20ns)   --->   "%p_Val2_s = call i9 @_ssdm_op_Mux.ap_auto.25i9.i5(i9 1, i9 3, i9 7, i9 6, i9 4, i9 9, i9 27, i9 63, i9 54, i9 36, i9 73, i9 219, i9 -1, i9 -74, i9 -220, i9 72, i9 216, i9 -8, i9 -80, i9 -224, i9 64, i9 192, i9 -64, i9 -128, i9 -256, i5 %add_ln321)" [firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 88 'mux' 'p_Val2_s' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i9 %p_Val2_s to i1" [firmware/nnet_utils/nnet_conv2d_stream.h:14->firmware/nnet_utils/nnet_conv2d_stream.h:58]   --->   Operation 89 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 90 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str34) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln52 = add i10 1, %indvar_flatten52" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 92 'add' 'add_ln52' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %trunc_ln14, label %0, label %._crit_edge.i.0" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_0_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 94 'write' <Predicate = (trunc_ln14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.0" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 95 'br' <Predicate = (trunc_ln14)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 1)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 96 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_179, label %1, label %._crit_edge.i.1" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_1_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 98 'write' <Predicate = (tmp_179)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.1" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 99 'br' <Predicate = (tmp_179)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 2)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 100 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_180, label %2, label %._crit_edge.i.2" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_2_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 102 'write' <Predicate = (tmp_180)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.2" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 103 'br' <Predicate = (tmp_180)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 3)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 104 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_181, label %3, label %._crit_edge.i.3" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_3_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 106 'write' <Predicate = (tmp_181)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.3" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 107 'br' <Predicate = (tmp_181)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 4)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 108 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp_182, label %4, label %._crit_edge.i.4" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_4_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 110 'write' <Predicate = (tmp_182)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.4" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 111 'br' <Predicate = (tmp_182)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 5)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 112 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %tmp_183, label %5, label %._crit_edge.i.5" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_5_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 114 'write' <Predicate = (tmp_183)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.5" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 115 'br' <Predicate = (tmp_183)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 6)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 116 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp_184, label %6, label %._crit_edge.i.6" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_6_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 118 'write' <Predicate = (tmp_184)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.6" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 119 'br' <Predicate = (tmp_184)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 7)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 120 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %tmp_185, label %7, label %._crit_edge.i.7" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_7_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 122 'write' <Predicate = (tmp_185)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.7" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 123 'br' <Predicate = (tmp_185)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 8)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 124 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_186, label %8, label %._crit_edge.i.8" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_8_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 126 'write' <Predicate = (tmp_186)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.8" [firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 127 'br' <Predicate = (tmp_186)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 8)" [firmware/nnet_utils/nnet_conv_stream.h:135->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 128 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %p_Result_s, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin", label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:135->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 130 [1/1] (2.18ns)   --->   "%tmp_V_471 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_0_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 130 'read' 'tmp_V_471' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 131 [1/1] (2.18ns)   --->   "%tmp_V_472 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_1_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 131 'read' 'tmp_V_472' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 132 [1/1] (2.18ns)   --->   "%tmp_V_473 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_2_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 132 'read' 'tmp_V_473' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 133 [1/1] (2.18ns)   --->   "%tmp_V_474 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_3_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 133 'read' 'tmp_V_474' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 134 [1/1] (2.18ns)   --->   "%tmp_V_475 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_4_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 134 'read' 'tmp_V_475' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 135 [1/1] (2.18ns)   --->   "%tmp_V_476 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_5_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 135 'read' 'tmp_V_476' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 136 [1/1] (2.18ns)   --->   "%tmp_V_477 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_6_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 136 'read' 'tmp_V_477' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 137 [1/1] (2.18ns)   --->   "%tmp_V_478 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_7_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 137 'read' 'tmp_V_478' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 138 [1/1] (2.18ns)   --->   "%tmp_V_479 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_8_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 138 'read' 'tmp_V_479' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%rbegin3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_1) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 139 'specregionbegin' 'rbegin3_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 5.02>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%in_index_0_i_i_i_i51 = phi i32 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %select_ln168, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 141 'phi' 'in_index_0_i_i_i_i51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%w_index50 = phi i8 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %w_index, %ReuseLoop_end ]"   --->   Operation 142 'phi' 'w_index50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i8 %w_index50 to i64" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 143 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%outidx20_addr = getelementptr [144 x i4]* @outidx20, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 144 'getelementptr' 'outidx20_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (3.25ns)   --->   "%out_index = load i4* %outidx20_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 145 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 144> <ROM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [144 x i6]* @w2_V, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 146 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [2/2] (3.25ns)   --->   "%w2_V_load = load i6* %w2_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 147 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 144> <ROM>
ST_7 : Operation 148 [1/1] (1.91ns)   --->   "%w_index = add i8 1, %w_index50" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 148 'add' 'w_index' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i_i_i_i51, 1" [firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 149 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (2.47ns)   --->   "%icmp_ln168 = icmp sgt i32 %in_index, 8" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 150 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (1.55ns)   --->   "%icmp_ln151 = icmp eq i8 %w_index50, -113" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 151 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.72>
ST_8 : Operation 153 [1/2] (3.25ns)   --->   "%out_index = load i4* %outidx20_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 153 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 144> <ROM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i32 %in_index_0_i_i_i_i51 to i4" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 154 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (2.55ns)   --->   "%tmp_113 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %tmp_V_471, i16 %tmp_V_472, i16 %tmp_V_473, i16 %tmp_V_474, i16 %tmp_V_475, i16 %tmp_V_476, i16 %tmp_V_477, i16 %tmp_V_478, i16 %tmp_V_479, i4 %trunc_ln160)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 155 'mux' 'tmp_113' <Predicate = true> <Delay = 2.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/2] (3.25ns)   --->   "%w2_V_load = load i6* %w2_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 156 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 144> <ROM>
ST_8 : Operation 157 [1/1] (0.69ns)   --->   "%select_ln168 = select i1 %icmp_ln168, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 157 'select' 'select_ln168' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp_113 to i20" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 158 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i6 %w2_V_load to i20" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 159 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i20 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 160 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 161 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i20 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 161 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 162 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i20 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 162 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.14>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_data_0_V_749 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_0_V, %ReuseLoop_end ]"   --->   Operation 163 'phi' 'tmp_data_0_V_749' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_data_1_V_747 = phi i16 [ 64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_1_V, %ReuseLoop_end ]"   --->   Operation 164 'phi' 'tmp_data_1_V_747' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_data_2_V_745 = phi i16 [ 256, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_2_V, %ReuseLoop_end ]"   --->   Operation 165 'phi' 'tmp_data_2_V_745' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_data_3_V_743 = phi i16 [ 64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_3_V, %ReuseLoop_end ]"   --->   Operation 166 'phi' 'tmp_data_3_V_743' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_data_4_V_741 = phi i16 [ 128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_4_V, %ReuseLoop_end ]"   --->   Operation 167 'phi' 'tmp_data_4_V_741' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_data_5_V_739 = phi i16 [ 64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_5_V, %ReuseLoop_end ]"   --->   Operation 168 'phi' 'tmp_data_5_V_739' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_data_6_V_737 = phi i16 [ 64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_6_V, %ReuseLoop_end ]"   --->   Operation 169 'phi' 'tmp_data_6_V_737' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_data_7_V_735 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_7_V, %ReuseLoop_end ]"   --->   Operation 170 'phi' 'tmp_data_7_V_735' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_data_8_V_733 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_8_V, %ReuseLoop_end ]"   --->   Operation 171 'phi' 'tmp_data_8_V_733' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_data_9_V_731 = phi i16 [ 192, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_9_V, %ReuseLoop_end ]"   --->   Operation 172 'phi' 'tmp_data_9_V_731' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_data_10_V_629 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_10_V, %ReuseLoop_end ]"   --->   Operation 173 'phi' 'tmp_data_10_V_629' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_data_11_V_627 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_11_V, %ReuseLoop_end ]"   --->   Operation 174 'phi' 'tmp_data_11_V_627' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_data_12_V_625 = phi i16 [ -128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_12_V, %ReuseLoop_end ]"   --->   Operation 175 'phi' 'tmp_data_12_V_625' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_data_13_V_623 = phi i16 [ 64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_13_V, %ReuseLoop_end ]"   --->   Operation 176 'phi' 'tmp_data_13_V_623' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_data_14_V_621 = phi i16 [ 64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_14_V, %ReuseLoop_end ]"   --->   Operation 177 'phi' 'tmp_data_14_V_621' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_data_15_V_619 = phi i16 [ 192, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_15_V, %ReuseLoop_end ]"   --->   Operation 178 'phi' 'tmp_data_15_V_619' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %r_V, i32 4, i32 19)" [firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 179 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (2.06ns)   --->   "%tmp_114 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %tmp_data_0_V_749, i16 %tmp_data_1_V_747, i16 %tmp_data_2_V_745, i16 %tmp_data_3_V_743, i16 %tmp_data_4_V_741, i16 %tmp_data_5_V_739, i16 %tmp_data_6_V_737, i16 %tmp_data_7_V_735, i16 %tmp_data_8_V_733, i16 %tmp_data_9_V_731, i16 %tmp_data_10_V_629, i16 %tmp_data_11_V_627, i16 %tmp_data_12_V_625, i16 %tmp_data_13_V_623, i16 %tmp_data_14_V_621, i16 %tmp_data_15_V_619, i4 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 180 'mux' 'tmp_114' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %tmp_114, %trunc_ln7" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 181 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.91>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str33) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 182 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str33)" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 183 'specregionbegin' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 184 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (1.76ns)   --->   "switch i4 %out_index, label %branch15 [
    i4 0, label %ReuseLoop_end
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 185 'switch' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 186 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 186 'br' <Predicate = (out_index == 14)> <Delay = 1.76>
ST_13 : Operation 187 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 187 'br' <Predicate = (out_index == 13)> <Delay = 1.76>
ST_13 : Operation 188 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 188 'br' <Predicate = (out_index == 12)> <Delay = 1.76>
ST_13 : Operation 189 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 189 'br' <Predicate = (out_index == 11)> <Delay = 1.76>
ST_13 : Operation 190 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 190 'br' <Predicate = (out_index == 10)> <Delay = 1.76>
ST_13 : Operation 191 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 191 'br' <Predicate = (out_index == 9)> <Delay = 1.76>
ST_13 : Operation 192 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 192 'br' <Predicate = (out_index == 8)> <Delay = 1.76>
ST_13 : Operation 193 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 193 'br' <Predicate = (out_index == 7)> <Delay = 1.76>
ST_13 : Operation 194 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 194 'br' <Predicate = (out_index == 6)> <Delay = 1.76>
ST_13 : Operation 195 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 195 'br' <Predicate = (out_index == 5)> <Delay = 1.76>
ST_13 : Operation 196 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 196 'br' <Predicate = (out_index == 4)> <Delay = 1.76>
ST_13 : Operation 197 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 197 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_13 : Operation 198 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 198 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_13 : Operation 199 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 199 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_13 : Operation 200 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 200 'br' <Predicate = (out_index == 15)> <Delay = 1.76>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_data_15_V = phi i16 [ %acc_0_V, %branch15 ], [ %tmp_data_15_V_619, %branch14 ], [ %tmp_data_15_V_619, %branch13 ], [ %tmp_data_15_V_619, %branch12 ], [ %tmp_data_15_V_619, %branch11 ], [ %tmp_data_15_V_619, %branch10 ], [ %tmp_data_15_V_619, %branch9 ], [ %tmp_data_15_V_619, %branch8 ], [ %tmp_data_15_V_619, %branch7 ], [ %tmp_data_15_V_619, %branch6 ], [ %tmp_data_15_V_619, %branch5 ], [ %tmp_data_15_V_619, %branch4 ], [ %tmp_data_15_V_619, %branch3 ], [ %tmp_data_15_V_619, %branch2 ], [ %tmp_data_15_V_619, %branch1 ], [ %tmp_data_15_V_619, %ReuseLoop_begin ]"   --->   Operation 201 'phi' 'tmp_data_15_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_data_14_V = phi i16 [ %tmp_data_14_V_621, %branch15 ], [ %acc_0_V, %branch14 ], [ %tmp_data_14_V_621, %branch13 ], [ %tmp_data_14_V_621, %branch12 ], [ %tmp_data_14_V_621, %branch11 ], [ %tmp_data_14_V_621, %branch10 ], [ %tmp_data_14_V_621, %branch9 ], [ %tmp_data_14_V_621, %branch8 ], [ %tmp_data_14_V_621, %branch7 ], [ %tmp_data_14_V_621, %branch6 ], [ %tmp_data_14_V_621, %branch5 ], [ %tmp_data_14_V_621, %branch4 ], [ %tmp_data_14_V_621, %branch3 ], [ %tmp_data_14_V_621, %branch2 ], [ %tmp_data_14_V_621, %branch1 ], [ %tmp_data_14_V_621, %ReuseLoop_begin ]"   --->   Operation 202 'phi' 'tmp_data_14_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_data_13_V = phi i16 [ %tmp_data_13_V_623, %branch15 ], [ %tmp_data_13_V_623, %branch14 ], [ %acc_0_V, %branch13 ], [ %tmp_data_13_V_623, %branch12 ], [ %tmp_data_13_V_623, %branch11 ], [ %tmp_data_13_V_623, %branch10 ], [ %tmp_data_13_V_623, %branch9 ], [ %tmp_data_13_V_623, %branch8 ], [ %tmp_data_13_V_623, %branch7 ], [ %tmp_data_13_V_623, %branch6 ], [ %tmp_data_13_V_623, %branch5 ], [ %tmp_data_13_V_623, %branch4 ], [ %tmp_data_13_V_623, %branch3 ], [ %tmp_data_13_V_623, %branch2 ], [ %tmp_data_13_V_623, %branch1 ], [ %tmp_data_13_V_623, %ReuseLoop_begin ]"   --->   Operation 203 'phi' 'tmp_data_13_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_data_12_V = phi i16 [ %tmp_data_12_V_625, %branch15 ], [ %tmp_data_12_V_625, %branch14 ], [ %tmp_data_12_V_625, %branch13 ], [ %acc_0_V, %branch12 ], [ %tmp_data_12_V_625, %branch11 ], [ %tmp_data_12_V_625, %branch10 ], [ %tmp_data_12_V_625, %branch9 ], [ %tmp_data_12_V_625, %branch8 ], [ %tmp_data_12_V_625, %branch7 ], [ %tmp_data_12_V_625, %branch6 ], [ %tmp_data_12_V_625, %branch5 ], [ %tmp_data_12_V_625, %branch4 ], [ %tmp_data_12_V_625, %branch3 ], [ %tmp_data_12_V_625, %branch2 ], [ %tmp_data_12_V_625, %branch1 ], [ %tmp_data_12_V_625, %ReuseLoop_begin ]"   --->   Operation 204 'phi' 'tmp_data_12_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_data_11_V = phi i16 [ %tmp_data_11_V_627, %branch15 ], [ %tmp_data_11_V_627, %branch14 ], [ %tmp_data_11_V_627, %branch13 ], [ %tmp_data_11_V_627, %branch12 ], [ %acc_0_V, %branch11 ], [ %tmp_data_11_V_627, %branch10 ], [ %tmp_data_11_V_627, %branch9 ], [ %tmp_data_11_V_627, %branch8 ], [ %tmp_data_11_V_627, %branch7 ], [ %tmp_data_11_V_627, %branch6 ], [ %tmp_data_11_V_627, %branch5 ], [ %tmp_data_11_V_627, %branch4 ], [ %tmp_data_11_V_627, %branch3 ], [ %tmp_data_11_V_627, %branch2 ], [ %tmp_data_11_V_627, %branch1 ], [ %tmp_data_11_V_627, %ReuseLoop_begin ]"   --->   Operation 205 'phi' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_data_10_V = phi i16 [ %tmp_data_10_V_629, %branch15 ], [ %tmp_data_10_V_629, %branch14 ], [ %tmp_data_10_V_629, %branch13 ], [ %tmp_data_10_V_629, %branch12 ], [ %tmp_data_10_V_629, %branch11 ], [ %acc_0_V, %branch10 ], [ %tmp_data_10_V_629, %branch9 ], [ %tmp_data_10_V_629, %branch8 ], [ %tmp_data_10_V_629, %branch7 ], [ %tmp_data_10_V_629, %branch6 ], [ %tmp_data_10_V_629, %branch5 ], [ %tmp_data_10_V_629, %branch4 ], [ %tmp_data_10_V_629, %branch3 ], [ %tmp_data_10_V_629, %branch2 ], [ %tmp_data_10_V_629, %branch1 ], [ %tmp_data_10_V_629, %ReuseLoop_begin ]"   --->   Operation 206 'phi' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_data_9_V = phi i16 [ %tmp_data_9_V_731, %branch15 ], [ %tmp_data_9_V_731, %branch14 ], [ %tmp_data_9_V_731, %branch13 ], [ %tmp_data_9_V_731, %branch12 ], [ %tmp_data_9_V_731, %branch11 ], [ %tmp_data_9_V_731, %branch10 ], [ %acc_0_V, %branch9 ], [ %tmp_data_9_V_731, %branch8 ], [ %tmp_data_9_V_731, %branch7 ], [ %tmp_data_9_V_731, %branch6 ], [ %tmp_data_9_V_731, %branch5 ], [ %tmp_data_9_V_731, %branch4 ], [ %tmp_data_9_V_731, %branch3 ], [ %tmp_data_9_V_731, %branch2 ], [ %tmp_data_9_V_731, %branch1 ], [ %tmp_data_9_V_731, %ReuseLoop_begin ]"   --->   Operation 207 'phi' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_data_8_V = phi i16 [ %tmp_data_8_V_733, %branch15 ], [ %tmp_data_8_V_733, %branch14 ], [ %tmp_data_8_V_733, %branch13 ], [ %tmp_data_8_V_733, %branch12 ], [ %tmp_data_8_V_733, %branch11 ], [ %tmp_data_8_V_733, %branch10 ], [ %tmp_data_8_V_733, %branch9 ], [ %acc_0_V, %branch8 ], [ %tmp_data_8_V_733, %branch7 ], [ %tmp_data_8_V_733, %branch6 ], [ %tmp_data_8_V_733, %branch5 ], [ %tmp_data_8_V_733, %branch4 ], [ %tmp_data_8_V_733, %branch3 ], [ %tmp_data_8_V_733, %branch2 ], [ %tmp_data_8_V_733, %branch1 ], [ %tmp_data_8_V_733, %ReuseLoop_begin ]"   --->   Operation 208 'phi' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_data_7_V = phi i16 [ %tmp_data_7_V_735, %branch15 ], [ %tmp_data_7_V_735, %branch14 ], [ %tmp_data_7_V_735, %branch13 ], [ %tmp_data_7_V_735, %branch12 ], [ %tmp_data_7_V_735, %branch11 ], [ %tmp_data_7_V_735, %branch10 ], [ %tmp_data_7_V_735, %branch9 ], [ %tmp_data_7_V_735, %branch8 ], [ %acc_0_V, %branch7 ], [ %tmp_data_7_V_735, %branch6 ], [ %tmp_data_7_V_735, %branch5 ], [ %tmp_data_7_V_735, %branch4 ], [ %tmp_data_7_V_735, %branch3 ], [ %tmp_data_7_V_735, %branch2 ], [ %tmp_data_7_V_735, %branch1 ], [ %tmp_data_7_V_735, %ReuseLoop_begin ]"   --->   Operation 209 'phi' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_data_6_V = phi i16 [ %tmp_data_6_V_737, %branch15 ], [ %tmp_data_6_V_737, %branch14 ], [ %tmp_data_6_V_737, %branch13 ], [ %tmp_data_6_V_737, %branch12 ], [ %tmp_data_6_V_737, %branch11 ], [ %tmp_data_6_V_737, %branch10 ], [ %tmp_data_6_V_737, %branch9 ], [ %tmp_data_6_V_737, %branch8 ], [ %tmp_data_6_V_737, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_data_6_V_737, %branch5 ], [ %tmp_data_6_V_737, %branch4 ], [ %tmp_data_6_V_737, %branch3 ], [ %tmp_data_6_V_737, %branch2 ], [ %tmp_data_6_V_737, %branch1 ], [ %tmp_data_6_V_737, %ReuseLoop_begin ]"   --->   Operation 210 'phi' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_data_5_V = phi i16 [ %tmp_data_5_V_739, %branch15 ], [ %tmp_data_5_V_739, %branch14 ], [ %tmp_data_5_V_739, %branch13 ], [ %tmp_data_5_V_739, %branch12 ], [ %tmp_data_5_V_739, %branch11 ], [ %tmp_data_5_V_739, %branch10 ], [ %tmp_data_5_V_739, %branch9 ], [ %tmp_data_5_V_739, %branch8 ], [ %tmp_data_5_V_739, %branch7 ], [ %tmp_data_5_V_739, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_data_5_V_739, %branch4 ], [ %tmp_data_5_V_739, %branch3 ], [ %tmp_data_5_V_739, %branch2 ], [ %tmp_data_5_V_739, %branch1 ], [ %tmp_data_5_V_739, %ReuseLoop_begin ]"   --->   Operation 211 'phi' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_data_4_V = phi i16 [ %tmp_data_4_V_741, %branch15 ], [ %tmp_data_4_V_741, %branch14 ], [ %tmp_data_4_V_741, %branch13 ], [ %tmp_data_4_V_741, %branch12 ], [ %tmp_data_4_V_741, %branch11 ], [ %tmp_data_4_V_741, %branch10 ], [ %tmp_data_4_V_741, %branch9 ], [ %tmp_data_4_V_741, %branch8 ], [ %tmp_data_4_V_741, %branch7 ], [ %tmp_data_4_V_741, %branch6 ], [ %tmp_data_4_V_741, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_data_4_V_741, %branch3 ], [ %tmp_data_4_V_741, %branch2 ], [ %tmp_data_4_V_741, %branch1 ], [ %tmp_data_4_V_741, %ReuseLoop_begin ]"   --->   Operation 212 'phi' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_data_3_V = phi i16 [ %tmp_data_3_V_743, %branch15 ], [ %tmp_data_3_V_743, %branch14 ], [ %tmp_data_3_V_743, %branch13 ], [ %tmp_data_3_V_743, %branch12 ], [ %tmp_data_3_V_743, %branch11 ], [ %tmp_data_3_V_743, %branch10 ], [ %tmp_data_3_V_743, %branch9 ], [ %tmp_data_3_V_743, %branch8 ], [ %tmp_data_3_V_743, %branch7 ], [ %tmp_data_3_V_743, %branch6 ], [ %tmp_data_3_V_743, %branch5 ], [ %tmp_data_3_V_743, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_data_3_V_743, %branch2 ], [ %tmp_data_3_V_743, %branch1 ], [ %tmp_data_3_V_743, %ReuseLoop_begin ]"   --->   Operation 213 'phi' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_data_2_V = phi i16 [ %tmp_data_2_V_745, %branch15 ], [ %tmp_data_2_V_745, %branch14 ], [ %tmp_data_2_V_745, %branch13 ], [ %tmp_data_2_V_745, %branch12 ], [ %tmp_data_2_V_745, %branch11 ], [ %tmp_data_2_V_745, %branch10 ], [ %tmp_data_2_V_745, %branch9 ], [ %tmp_data_2_V_745, %branch8 ], [ %tmp_data_2_V_745, %branch7 ], [ %tmp_data_2_V_745, %branch6 ], [ %tmp_data_2_V_745, %branch5 ], [ %tmp_data_2_V_745, %branch4 ], [ %tmp_data_2_V_745, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_data_2_V_745, %branch1 ], [ %tmp_data_2_V_745, %ReuseLoop_begin ]"   --->   Operation 214 'phi' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_data_1_V = phi i16 [ %tmp_data_1_V_747, %branch15 ], [ %tmp_data_1_V_747, %branch14 ], [ %tmp_data_1_V_747, %branch13 ], [ %tmp_data_1_V_747, %branch12 ], [ %tmp_data_1_V_747, %branch11 ], [ %tmp_data_1_V_747, %branch10 ], [ %tmp_data_1_V_747, %branch9 ], [ %tmp_data_1_V_747, %branch8 ], [ %tmp_data_1_V_747, %branch7 ], [ %tmp_data_1_V_747, %branch6 ], [ %tmp_data_1_V_747, %branch5 ], [ %tmp_data_1_V_747, %branch4 ], [ %tmp_data_1_V_747, %branch3 ], [ %tmp_data_1_V_747, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_data_1_V_747, %ReuseLoop_begin ]"   --->   Operation 215 'phi' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_data_0_V = phi i16 [ %tmp_data_0_V_749, %branch15 ], [ %tmp_data_0_V_749, %branch14 ], [ %tmp_data_0_V_749, %branch13 ], [ %tmp_data_0_V_749, %branch12 ], [ %tmp_data_0_V_749, %branch11 ], [ %tmp_data_0_V_749, %branch10 ], [ %tmp_data_0_V_749, %branch9 ], [ %tmp_data_0_V_749, %branch8 ], [ %tmp_data_0_V_749, %branch7 ], [ %tmp_data_0_V_749, %branch6 ], [ %tmp_data_0_V_749, %branch5 ], [ %tmp_data_0_V_749, %branch4 ], [ %tmp_data_0_V_749, %branch3 ], [ %tmp_data_0_V_749, %branch2 ], [ %tmp_data_0_V_749, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 216 'phi' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%empty_453 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str33, i32 %tmp_111)" [firmware/nnet_utils/nnet_dense_resource.h:172->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 217 'specregionend' 'empty_453' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%empty_454 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 218 'speclooptripcount' 'empty_454' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.14>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%rend4_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_1, i32 %rbegin3_i_i) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:92->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 219 'specregionend' 'rend4_i_i' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V)" [firmware/nnet_utils/nnet_conv_stream.h:102->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 220 'write' <Predicate = (p_Result_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:137->firmware/nnet_utils/nnet_conv2d_stream.h:59]   --->   Operation 221 'br' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%empty_455 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str38, i32 %tmp_s)" [firmware/nnet_utils/nnet_conv2d_stream.h:60]   --->   Operation 222 'specregionend' 'empty_455' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (1.78ns)   --->   "%i_iw = add i5 %select_ln53, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 223 'add' 'i_iw' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (1.36ns)   --->   "%icmp_ln53 = icmp eq i5 %i_iw, -4" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 224 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (1.78ns)   --->   "%i_ih = add i5 %select_ln52, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 225 'add' 'i_ih' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (1.77ns)   --->   "%icmp_ln52 = icmp eq i10 %indvar_flatten52, -241" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 226 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %9, label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_conv2d_stream.h:52]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:62]   --->   Operation 228 'ret' <Predicate = (icmp_ln52)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_ih') with incoming values : ('i_ih', firmware/nnet_utils/nnet_conv2d_stream.h:52) [68]  (1.77 ns)

 <State 2>: 3ns
The critical path consists of the following:
	'phi' operation ('i_ih') with incoming values : ('i_ih', firmware/nnet_utils/nnet_conv2d_stream.h:52) [68]  (0 ns)
	'select' operation ('h_idx', firmware/nnet_utils/nnet_conv2d_stream.h:52) [76]  (1.22 ns)
	'sub' operation ('r', firmware/nnet_utils/nnet_conv_stream.h:23->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58) [81]  (1.78 ns)

 <State 3>: 3ns
The critical path consists of the following:
	'sub' operation ('sub_ln23', firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58) [83]  (1.78 ns)
	'select' operation ('select_ln23', firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58) [84]  (0 ns)
	'select' operation ('select_ln13', firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv_stream.h:58->firmware/nnet_utils/nnet_conv2d_stream.h:16->firmware/nnet_utils/nnet_conv2d_stream.h:58) [85]  (1.22 ns)

 <State 4>: 3.4ns
The critical path consists of the following:
	'shl' operation ('shl_ln23', firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58) [93]  (0 ns)
	'add' operation ('add_ln321_1', firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58) [94]  (0 ns)
	'add' operation ('add_ln321', firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:58) [95]  (3.4 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'data_V_data_V' (firmware/nnet_utils/nnet_conv2d_stream.h:59) [98]  (2.19 ns)
	fifo write on port 'data_window[1].V.V', firmware/nnet_utils/nnet_conv2d_stream.h:37 (firmware/nnet_utils/nnet_conv_stream.h:132->firmware/nnet_utils/nnet_conv2d_stream.h:59) [109]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data_window[0].V.V', firmware/nnet_utils/nnet_conv2d_stream.h:37 (firmware/nnet_utils/nnet_conv_stream.h:82->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [157]  (2.19 ns)

 <State 7>: 5.03ns
The critical path consists of the following:
	'phi' operation ('in_index_0_i_i_i_i51', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) with incoming values : ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [169]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [252]  (2.55 ns)
	'icmp' operation ('icmp_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [253]  (2.47 ns)

 <State 8>: 5.72ns
The critical path consists of the following:
	'select' operation ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [254]  (0.698 ns)
	'phi' operation ('in_index_0_i_i_i_i51', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) with incoming values : ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [169]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [252]  (2.55 ns)
	'icmp' operation ('icmp_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [253]  (2.47 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[199] ('r.V', firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [199]  (3.89 ns)

 <State 10>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[199] ('r.V', firmware/nnet_utils/nnet_mult.h:106->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [199]  (3.89 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 4.14ns
The critical path consists of the following:
	'phi' operation ('tmp.data[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [171]  (0 ns)
	'mux' operation ('tmp_114', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [201]  (2.06 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [202]  (2.08 ns)

 <State 13>: 5.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc[15].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [236]  (1.77 ns)
	'phi' operation ('acc[15].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [236]  (0 ns)
	'phi' operation ('tmp.data[15].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [186]  (0 ns)
	'mux' operation ('tmp_114', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [201]  (2.06 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [202]  (2.08 ns)

 <State 14>: 3.14ns
The critical path consists of the following:
	'add' operation ('i_iw', firmware/nnet_utils/nnet_conv2d_stream.h:53) [265]  (1.78 ns)
	'icmp' operation ('icmp_ln53', firmware/nnet_utils/nnet_conv2d_stream.h:53) [266]  (1.36 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
