Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 29 15:45:34 2025
| Host         : DESKTOP-OIK79P6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_wrapper_control_sets_placed.rpt
| Design       : bd_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    95 |
| Unused register locations in slices containing registers |   301 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             532 |          170 |
| No           | No                    | Yes                    |              34 |           19 |
| No           | Yes                   | No                     |             229 |           67 |
| Yes          | No                    | No                     |             208 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             752 |          185 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                    Enable Signal                                                                   |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                            |                1 |              1 |
|  bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                             |                1 |              2 |
|  bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                           |                1 |              2 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                   |                1 |              2 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                               |                1 |              2 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                           |                2 |              3 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                               |                1 |              4 |
|  bd_i/clk_wiz_0/inst/clk_out1                      | bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                           | bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                         |                1 |              4 |
|  bd_i/clk_wiz_0/inst/clk_out1                      | bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                              | bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                         |                1 |              4 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                |                2 |              4 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |              4 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]  |                2 |              5 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                      | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                              |                1 |              5 |
|  bd_i/clk_wiz_0/inst/clk_out1                      | bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                             | bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                           |                1 |              5 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                    |                                                                                                                                                    |                2 |              5 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                      | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                              |                1 |              5 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                    |                                                                                                                                                    |                2 |              5 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                      | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                              |                2 |              5 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                       |                                                                                                                                                    |                2 |              5 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                  |                2 |              7 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                  |                3 |              7 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                  |                2 |              7 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                  | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                                       |                2 |              8 |
|  bd_i/clk_wiz_0/inst/clk_out1                      | bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                   |                                                                                                                                                    |                2 |              8 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/E[0]                                                      | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                                       |                2 |              8 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]                                                                          |                2 |              8 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7][0]                                                                          |                1 |              8 |
|  bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                          |                6 |              9 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                3 |              9 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                            |                4 |             10 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4                                                                                | bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                       |                3 |             11 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4                                                                                | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                       |                3 |             11 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                      |                3 |             11 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt__4                                                                                | bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst                                                                                               |                2 |             11 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                                         | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_0                                                             |                5 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                              |                                                                                                                                                    |                4 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                  |                                                                                                                                                    |                2 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[0]                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                  |                4 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                                     |                                                                                                                                                    |                2 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                           | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                                  |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                          |                7 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                             | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                           |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_0                                                                  |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/fifo_overflow_from_coupler_cnt_reg[0]_0                    |                                                                                                                                                    |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                  |                6 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[2]                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                  |                2 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[5]                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                  |                4 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                                             | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_0                                                                 |                2 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[1]                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                  |                2 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[3]                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                  |                2 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[9]                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                  |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                       | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                  |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                  | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0                                                                               |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_0                                                                  |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                         | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                                    |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                         | bd_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                  |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                                  | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                           |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_2_n_0                                                                    | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                    |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                   |                                                                                                                                                    |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                   | bd_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                  |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                               |                                                                                                                                                    |                5 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                               | bd_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                  |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                   |                                                                                                                                                    |                2 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                   | bd_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                  |                2 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                 |                                                                                                                                                    |                4 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                 | bd_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                  |                3 |             12 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                              | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                      |                4 |             13 |
|  bd_i/clk_wiz_0/inst/clk_out1                      | bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                  |                                                                                                                                                    |                3 |             16 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                       | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                |                5 |             16 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                    | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                              |                4 |             21 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_0      | bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                6 |             21 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]  | bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]  |                6 |             21 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0] | bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                7 |             21 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_0       | bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]  |                6 |             21 |
|  bd_i/clk_wiz_0/inst/clk_out1                      | bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                               | bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                   |                6 |             24 |
|  bd_i/clk_wiz_0/inst/clk_out1                      | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                               | bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                   |                6 |             24 |
|  bd_i/clk_wiz_0/inst/clk_out1                      | bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                  | bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                   |                6 |             24 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[7]                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                  |                5 |             24 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[8]                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                  |                4 |             24 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_out                                                                                    | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                           |                5 |             24 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                              | bd_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                  |                6 |             24 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                                  |                                                                                                                                                    |                5 |             24 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                  | bd_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                  |                5 |             24 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                                |                                                                                                                                                    |                5 |             24 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                      | bd_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                  |                4 |             24 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[6]                                                                                        | bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                  |                6 |             24 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                           |                                                                                                                                                    |                8 |             25 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                         | bd_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                  |                6 |             26 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                |               12 |             32 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                      | bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag[0]_i_1_n_0                                                                                           |                8 |             32 |
|  bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                    |                                                                                                                                                    |               21 |             40 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                     |                                                                                                                                                    |                6 |             48 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    | bd_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_pulse_reg_n_0                                                                                |               16 |             81 |
|  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                    |                                                                                                                                                    |               42 |            161 |
|  bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                    |                                                                                                                                                    |              107 |            331 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     4 |
| 3      |                     1 |
| 4      |                     5 |
| 5      |                     8 |
| 7      |                     3 |
| 8      |                     5 |
| 9      |                     2 |
| 10     |                     1 |
| 11     |                     4 |
| 12     |                    32 |
| 13     |                     1 |
| 16+    |                    28 |
+--------+-----------------------+


