#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jan  5 02:51:08 2019
# Process ID: 51392
# Current directory: D:/GitHub/riscv-cpu/riscv-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42220 D:\GitHub\riscv-cpu\riscv-cpu\riscv-cpu.xpr
# Log file: D:/GitHub/riscv-cpu/riscv-cpu/vivado.log
# Journal file: D:/GitHub/riscv-cpu/riscv-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.xpr
add_files -norecurse {D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/openmips_min_sopc.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/inst_rom.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/ex_mem.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/id.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/regfile.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/cpu.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/openmips_min_sopc_tb.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/mem_wb.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/id_ex.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/pc_reg.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/if_id.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/ex.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/mem.v}
set_property top openmips_min_sopc_tb [get_filesets sim_1]
launch_simulation
add_files -norecurse D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/openmips_min_sopc_tb.v
set_property top openmips_min_sopc_tb [current_fileset]
launch_simulation
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
reorder_files -after D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/mem_wb.v D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/mem_wb.v
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source openmips_min_sopc_tb.tcl
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_wave_config {Untitled 2}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/regs}} 
restart
run all
add_files -norecurse D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/inst_rom.data
run all
relaunch_sim
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/regs}} 
restart
run all
add_bp {D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/regfile.v} 23
remove_bps -file {D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/regfile.v} -line 23
run all
restart
run 10 us
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/regs}} 
run all
current_wave_config {Untitled 4}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/pc_reg0/pc}} 
run all
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/if_id0/if_inst}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id_inst_i}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/inst_rom0/inst_mem}} 
relaunch_sim
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/clk}} 
current_wave_config {Untitled 5}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/rst}} 
current_wave_config {Untitled 5}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id_inst_i}} 
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/if_id0/if_inst}} 
relaunch_sim
close_sim
launch_simulation
launch_simulation
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/if_id0/if_inst}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/if_id0/if_pc}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/if_id0/id_pc}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id0/wreg_o}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id0/reg1_o}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id0/reg2_o}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id0/aluop_o}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id0/alusel_o}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/ex0/wreg_o}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/ex0/wd_o}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/ex0/wdata_o}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/mem0/wd_o}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/mem0/wdata_o}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/mem0/wreg_o}} 
relaunch_sim
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/inst_rom0/inst_mem}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/inst_rom0/inst_mem}} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/inst_rom0/inst}} 
relaunch_sim
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/inst_rom0/addr}} 
relaunch_sim
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/inst_addr}} 
relaunch_sim
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/rom_addr_o}} 
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id_inst_i}} 
relaunch_sim
current_wave_config {Untitled 7}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/inst_rom0/addr}} 
relaunch_sim
current_wave_config {Untitled 7}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/rom_addr_o}} 
current_wave_config {Untitled 7}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/pc}} 
relaunch_sim
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/rom_addr_o}} 
reset_run synth_1
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id_inst_i}} 
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/regs[1]}} 
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/regs[2]}} 
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/regs[3]}} 
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/regs[4]}} 
relaunch_sim
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id0/wreg_o}} 
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id0/reg1_o}} 
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id0/reg2_o}} 
relaunch_sim
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/id0/aluop_o}} 
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/ex0/wdata_o}} 
relaunch_sim
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/mem0/wdata_o}} 
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/mem_wb0/wb_wdata}} 
relaunch_sim
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/we}} 
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/waddr}} 
current_wave_config {Untitled 9}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/wdata}} 
relaunch_sim
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 10}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/cpu0/regfile0/regs}} 
relaunch_sim
