RAM_DCT.v,verilog,xil_defaultlib,../../../../project_dct.gen/sources_1/ip/RAM_DCT/sim/RAM_DCT.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
