<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de ssi.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2ssi_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_regs/include/hardware/regs/ssi.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : SSI</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : DW_apb_ssi has the following features:</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//                  * APB interface – Allows for easy integration into a</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//                  DesignWare Synthesizable Components for AMBA 2</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">//                  implementation.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">//                  * APB3 and APB4 protocol support.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">//                  * Scalable APB data bus width – Supports APB data bus widths</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">//                  of 8, 16, and 32 bits.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//                  * Serial-master or serial-slave operation – Enables serial</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//                  communication with serial-master or serial-slave peripheral</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//                  devices.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//                  * Programmable Dual/Quad/Octal SPI support in Master Mode.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//                  * Dual Data Rate (DDR) and Read Data Strobe (RDS) Support -</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//                  Enables the DW_apb_ssi master to perform operations with the</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//                  device in DDR and RDS modes when working in Dual/Quad/Octal</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//                  mode of operation.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//                  * Data Mask Support - Enables the DW_apb_ssi to selectively</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//                  update the bytes in the device. This feature is applicable</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//                  only in enhanced SPI modes.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//                  * eXecute-In-Place (XIP) support - Enables the DW_apb_ssi</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//                  master to behave as a memory mapped I/O and fetches the data</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//                  from the device based on the APB read request. This feature</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//                  is applicable only in enhanced SPI modes.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">//                  * DMA Controller Interface – Enables the DW_apb_ssi to</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">//                  interface to a DMA controller over the bus using a</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//                  handshaking interface for transfer requests.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//                  * Independent masking of interrupts – Master collision,</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">//                  transmit FIFO overflow, transmit FIFO empty, receive FIFO</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">//                  full, receive FIFO underflow, and receive FIFO overflow</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">//                  interrupts can all be masked independently.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//                  * Multi-master contention detection – Informs the processor</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//                  of multiple serial-master accesses on the serial bus.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//                  * Bypass of meta-stability flip-flops for synchronous clocks</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//                  – When the APB clock (pclk) and the DW_apb_ssi serial clock</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//                  (ssi_clk) are synchronous, meta-stable flip-flops are not</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//                  used when transferring control signals across these clock</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//                  domains.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//                  * Programmable delay on the sample time of the received</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//                  serial data bit (rxd); enables programmable control of</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">//                  routing delays resulting in higher serial data-bit rates.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//                  * Programmable features:</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//                  - Serial interface operation – Choice of Motorola SPI, Texas</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//                  Instruments Synchronous Serial Protocol or National</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//                  Semiconductor Microwire.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//                  - Clock bit-rate – Dynamic control of the serial bit rate of</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//                  the data transfer; used in only serial-master mode of</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//                  operation.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//                  - Data Item size (4 to 32 bits) – Item size of each data</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//                  transfer under the control of the programmer.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//                  * Configured features:</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//                  - FIFO depth – 16 words deep. The FIFO width is fixed at 32</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//                  bits.</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//                  - 1 slave select output.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//                  - Hardware slave-select – Dedicated hardware slave-select</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//                  line.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">//                  - Combined interrupt line - one combined interrupt line from</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">//                  the DW_apb_ssi to the interrupt controller.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//                  - Interrupt polarity – active high interrupt lines.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//                  - Serial clock polarity – low serial-clock polarity directly</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//                  after reset.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">//                  - Serial clock phase – capture on first edge of serial-clock</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//                  directly after reset.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#ifndef _HARDWARE_REGS_SSI_H</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define _HARDWARE_REGS_SSI_H</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">// Register    : SSI_CTRLR0</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">// Description : Control register 0</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8c7bb570b5100e291459742dbce26f02">   79</a></span><span class="preprocessor">#define SSI_CTRLR0_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac2d3a6c03efa35c9d73fe04573298526">   80</a></span><span class="preprocessor">#define SSI_CTRLR0_BITS   _u(0x017fffff)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae23fab6dbd13d4c392cd123e74ff1a41">   81</a></span><span class="preprocessor">#define SSI_CTRLR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// Field       : SSI_CTRLR0_SSTE</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// Description : Slave select toggle enable</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac465ad2543a90123e8bcd870fb616e15">   85</a></span><span class="preprocessor">#define SSI_CTRLR0_SSTE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a422db6109c2fb63ec0d6fc4ab58cf739">   86</a></span><span class="preprocessor">#define SSI_CTRLR0_SSTE_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afffd03f708e3d28d7327dfab40992e23">   87</a></span><span class="preprocessor">#define SSI_CTRLR0_SSTE_MSB    _u(24)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a29daf9591a6a2babe3ccc5cca3ab4571">   88</a></span><span class="preprocessor">#define SSI_CTRLR0_SSTE_LSB    _u(24)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a97cb32694d17c8646b2428b1dc40c226">   89</a></span><span class="preprocessor">#define SSI_CTRLR0_SSTE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">// Field       : SSI_CTRLR0_SPI_FRF</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">// Description : SPI frame format</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//               0x0 -&gt; Standard 1-bit SPI frame format; 1 bit per SCK, full-duplex</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">//               0x1 -&gt; Dual-SPI frame format; two bits per SCK, half-duplex</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">//               0x2 -&gt; Quad-SPI frame format; four bits per SCK, half-duplex</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af595a55b17f6a58a7ac10571226927b5">   96</a></span><span class="preprocessor">#define SSI_CTRLR0_SPI_FRF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a730ec3675e449244a19e6de2a3cdb860">   97</a></span><span class="preprocessor">#define SSI_CTRLR0_SPI_FRF_BITS   _u(0x00600000)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad2933e849ca69cde2e9a63754b8b412b">   98</a></span><span class="preprocessor">#define SSI_CTRLR0_SPI_FRF_MSB    _u(22)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7d459588ecc2414e2e568847322ee0b7">   99</a></span><span class="preprocessor">#define SSI_CTRLR0_SPI_FRF_LSB    _u(21)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a203ec3fd2834a77a0128524ef9d52ff9">  100</a></span><span class="preprocessor">#define SSI_CTRLR0_SPI_FRF_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae6dbbae21fb2f0bc4932a66c14812568">  101</a></span><span class="preprocessor">#define SSI_CTRLR0_SPI_FRF_VALUE_STD _u(0x0)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3a9390f78f914182d7c9b60c3db58e4c">  102</a></span><span class="preprocessor">#define SSI_CTRLR0_SPI_FRF_VALUE_DUAL _u(0x1)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abc7ca834ffb6d3b57df140009cf4ad2c">  103</a></span><span class="preprocessor">#define SSI_CTRLR0_SPI_FRF_VALUE_QUAD _u(0x2)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">// Field       : SSI_CTRLR0_DFS_32</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">// Description : Data frame size in 32b transfer mode</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//               Value of n -&gt; n+1 clocks per frame.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abb338386f5e0c5531e88ec2481a9edc0">  108</a></span><span class="preprocessor">#define SSI_CTRLR0_DFS_32_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a732dc9fae038bf8d3c61b96682de975d">  109</a></span><span class="preprocessor">#define SSI_CTRLR0_DFS_32_BITS   _u(0x001f0000)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8ba7c1f04ed5b0bca859b9602d47ef62">  110</a></span><span class="preprocessor">#define SSI_CTRLR0_DFS_32_MSB    _u(20)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8c0f487f5bd488d367497e43117f3daf">  111</a></span><span class="preprocessor">#define SSI_CTRLR0_DFS_32_LSB    _u(16)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4ef46a6274ba218bc61cdcd750fa0810">  112</a></span><span class="preprocessor">#define SSI_CTRLR0_DFS_32_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">// Field       : SSI_CTRLR0_CFS</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">// Description : Control frame size</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">//               Value of n -&gt; n+1 clocks per frame.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a217a5645851a0f98a7674ca05b023af0">  117</a></span><span class="preprocessor">#define SSI_CTRLR0_CFS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a02c9e75b2c3de4ade8f3e2b1dd439b7f">  118</a></span><span class="preprocessor">#define SSI_CTRLR0_CFS_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7be14e54b8ff093302f7600c98084350">  119</a></span><span class="preprocessor">#define SSI_CTRLR0_CFS_MSB    _u(15)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1409ba31452b1bd5326bb1303f05d16a">  120</a></span><span class="preprocessor">#define SSI_CTRLR0_CFS_LSB    _u(12)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abae51b81f5fe67bc613c9072d9967d5d">  121</a></span><span class="preprocessor">#define SSI_CTRLR0_CFS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// Field       : SSI_CTRLR0_SRL</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">// Description : Shift register loop (test mode)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9acf38d7b6acaa3e2cba69202823d453">  125</a></span><span class="preprocessor">#define SSI_CTRLR0_SRL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5a69be5d1a14bcc95c1f053f8a65265d">  126</a></span><span class="preprocessor">#define SSI_CTRLR0_SRL_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af368b4eb3dda7b7074428cc373e54cf1">  127</a></span><span class="preprocessor">#define SSI_CTRLR0_SRL_MSB    _u(11)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa46f0f31e18ceb9475d35c3a5a772fc9">  128</a></span><span class="preprocessor">#define SSI_CTRLR0_SRL_LSB    _u(11)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a340ceedab40b7d8b4b46b3b82b656546">  129</a></span><span class="preprocessor">#define SSI_CTRLR0_SRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// Field       : SSI_CTRLR0_SLV_OE</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// Description : Slave output enable</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7d0692270e28a6f443ea2ca8f7ad800e">  133</a></span><span class="preprocessor">#define SSI_CTRLR0_SLV_OE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a19de27c48266837385f850a9397178a2">  134</a></span><span class="preprocessor">#define SSI_CTRLR0_SLV_OE_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa2d7f09f1ea2172796aa398b659dd20c">  135</a></span><span class="preprocessor">#define SSI_CTRLR0_SLV_OE_MSB    _u(10)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2160d6c34780743323e5c8b33b1b53a3">  136</a></span><span class="preprocessor">#define SSI_CTRLR0_SLV_OE_LSB    _u(10)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a172962e46e049d68f29650847fa0c7f8">  137</a></span><span class="preprocessor">#define SSI_CTRLR0_SLV_OE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">// Field       : SSI_CTRLR0_TMOD</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// Description : Transfer mode</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">//               0x0 -&gt; Both transmit and receive</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">//               0x1 -&gt; Transmit only (not for FRF == 0, standard SPI mode)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">//               0x2 -&gt; Receive only (not for FRF == 0, standard SPI mode)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">//               0x3 -&gt; EEPROM read mode (TX then RX; RX starts after control data TX&#39;d)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a42d30655fbdd54b6913cdee88cecdf22">  145</a></span><span class="preprocessor">#define SSI_CTRLR0_TMOD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa4d5b7641eb17b4c2138e3e6d9bba477">  146</a></span><span class="preprocessor">#define SSI_CTRLR0_TMOD_BITS   _u(0x00000300)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1a2f6d2480a8757e2c27823942c42612">  147</a></span><span class="preprocessor">#define SSI_CTRLR0_TMOD_MSB    _u(9)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8ba375f8a0a56b835ae932a77dc2c87d">  148</a></span><span class="preprocessor">#define SSI_CTRLR0_TMOD_LSB    _u(8)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aec70f2beed0646b9a659c925b99d34cd">  149</a></span><span class="preprocessor">#define SSI_CTRLR0_TMOD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7d0de3d6a86980bf70ea167b60e24f92">  150</a></span><span class="preprocessor">#define SSI_CTRLR0_TMOD_VALUE_TX_AND_RX _u(0x0)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa0a7ba60455dace36c0f648f7d2de6d0">  151</a></span><span class="preprocessor">#define SSI_CTRLR0_TMOD_VALUE_TX_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad0e231f25ce25525f0caab7167cf2ab9">  152</a></span><span class="preprocessor">#define SSI_CTRLR0_TMOD_VALUE_RX_ONLY _u(0x2)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a84d36a961376d043970f14827931b752">  153</a></span><span class="preprocessor">#define SSI_CTRLR0_TMOD_VALUE_EEPROM_READ _u(0x3)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">// Field       : SSI_CTRLR0_SCPOL</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// Description : Serial clock polarity</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1bce0b4b1f13129f9c4275df2bc54ad2">  157</a></span><span class="preprocessor">#define SSI_CTRLR0_SCPOL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4f68fa9b7cc729404dfab314ae9cc086">  158</a></span><span class="preprocessor">#define SSI_CTRLR0_SCPOL_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3b60979e1b6c25c24d7561e8024bd2b4">  159</a></span><span class="preprocessor">#define SSI_CTRLR0_SCPOL_MSB    _u(7)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a22953587de72731ced9d4605d67007cc">  160</a></span><span class="preprocessor">#define SSI_CTRLR0_SCPOL_LSB    _u(7)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af484845a8fdac6c673323a45455eb26f">  161</a></span><span class="preprocessor">#define SSI_CTRLR0_SCPOL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">// Field       : SSI_CTRLR0_SCPH</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">// Description : Serial clock phase</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae29931ebb8733878037c2d09e38e7131">  165</a></span><span class="preprocessor">#define SSI_CTRLR0_SCPH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7dff5097506a8c935788dd5caa926d51">  166</a></span><span class="preprocessor">#define SSI_CTRLR0_SCPH_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#acf7c6ba69490672497b83380e2698fbf">  167</a></span><span class="preprocessor">#define SSI_CTRLR0_SCPH_MSB    _u(6)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8c42d4bc353c560b230c3e8975df8ba8">  168</a></span><span class="preprocessor">#define SSI_CTRLR0_SCPH_LSB    _u(6)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a083a6369c15788ce48354ac9b3901da8">  169</a></span><span class="preprocessor">#define SSI_CTRLR0_SCPH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">// Field       : SSI_CTRLR0_FRF</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">// Description : Frame format</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8ed81c7dac5c1d229fd358a89046f6f7">  173</a></span><span class="preprocessor">#define SSI_CTRLR0_FRF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a81eb98c6d9899fef22c71d4b95a51cf2">  174</a></span><span class="preprocessor">#define SSI_CTRLR0_FRF_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adc5acd3a2b3c9c98d4a8034e1bb5df14">  175</a></span><span class="preprocessor">#define SSI_CTRLR0_FRF_MSB    _u(5)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a69300db516d2210abcf4445504eb050b">  176</a></span><span class="preprocessor">#define SSI_CTRLR0_FRF_LSB    _u(4)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1968d60969d57ca1a78f069851070bf6">  177</a></span><span class="preprocessor">#define SSI_CTRLR0_FRF_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// Field       : SSI_CTRLR0_DFS</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">// Description : Data frame size</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa6e55a9d19fc7093916b8e62fbaa5322">  181</a></span><span class="preprocessor">#define SSI_CTRLR0_DFS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6d6d31d872f4febd74c22160102b316a">  182</a></span><span class="preprocessor">#define SSI_CTRLR0_DFS_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aeee4cc9559c8396f1dfc96e0776dc698">  183</a></span><span class="preprocessor">#define SSI_CTRLR0_DFS_MSB    _u(3)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aad54d84c25dea8d1e4f79f23962bdf35">  184</a></span><span class="preprocessor">#define SSI_CTRLR0_DFS_LSB    _u(0)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a00562984eb037cb919dda6a4495a4d1e">  185</a></span><span class="preprocessor">#define SSI_CTRLR0_DFS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// Register    : SSI_CTRLR1</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">// Description : Master Control register 1</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a694545d5d1c85372ad8f6faa7c15eccc">  189</a></span><span class="preprocessor">#define SSI_CTRLR1_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a43fd200ff504e130c997b4c6dc33a6c8">  190</a></span><span class="preprocessor">#define SSI_CTRLR1_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad4b7a5f3ded1d33e00a3768f70b9f6b3">  191</a></span><span class="preprocessor">#define SSI_CTRLR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// Field       : SSI_CTRLR1_NDF</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// Description : Number of data frames</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad0ce64cf427630c456b6fd30afd13abb">  195</a></span><span class="preprocessor">#define SSI_CTRLR1_NDF_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0c2780eca50798a741f9ab32e35553c7">  196</a></span><span class="preprocessor">#define SSI_CTRLR1_NDF_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a60bcfd6b6bba2b64e26f9efe3e89fc25">  197</a></span><span class="preprocessor">#define SSI_CTRLR1_NDF_MSB    _u(15)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9073dd2d8f4ba6dead07557f762db89b">  198</a></span><span class="preprocessor">#define SSI_CTRLR1_NDF_LSB    _u(0)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab06035e43c0cac2875ce8e8b3ebfed4a">  199</a></span><span class="preprocessor">#define SSI_CTRLR1_NDF_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">// Register    : SSI_SSIENR</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">// Description : SSI Enable</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aefdf51bf893adafbe79caa5e01fcdd2a">  203</a></span><span class="preprocessor">#define SSI_SSIENR_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a70780cc09a96422297336f0643c8febc">  204</a></span><span class="preprocessor">#define SSI_SSIENR_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a10924bac8caec9d013e4752358cd8aa7">  205</a></span><span class="preprocessor">#define SSI_SSIENR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">// Field       : SSI_SSIENR_SSI_EN</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">// Description : SSI enable</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac2c0dab211a55ad82eb13b4009573c1d">  209</a></span><span class="preprocessor">#define SSI_SSIENR_SSI_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad05d47e8a49b26789ac05b791f02d9be">  210</a></span><span class="preprocessor">#define SSI_SSIENR_SSI_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2cac5e26a300ea07c92dbbbd26423cdc">  211</a></span><span class="preprocessor">#define SSI_SSIENR_SSI_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aba2b92a45009fb1446ebff634059a6de">  212</a></span><span class="preprocessor">#define SSI_SSIENR_SSI_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afb98a83ef9be226fc6bf602aefa7d8ec">  213</a></span><span class="preprocessor">#define SSI_SSIENR_SSI_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">// Register    : SSI_MWCR</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">// Description : Microwire Control</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa448696af153a965df3ba51e5bea49bd">  217</a></span><span class="preprocessor">#define SSI_MWCR_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1e0deb68e8a7ebc07a8cd93a609b9a7a">  218</a></span><span class="preprocessor">#define SSI_MWCR_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2adab6cf96d03e99ae9f3e57814c82b0">  219</a></span><span class="preprocessor">#define SSI_MWCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">// Field       : SSI_MWCR_MHS</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">// Description : Microwire handshaking</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aca94873d3dd31027b29c385c42901587">  223</a></span><span class="preprocessor">#define SSI_MWCR_MHS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afd6216248e6d39bf4e9bd7008b7113dc">  224</a></span><span class="preprocessor">#define SSI_MWCR_MHS_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae28f403a288ebf161cee6639fa306137">  225</a></span><span class="preprocessor">#define SSI_MWCR_MHS_MSB    _u(2)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3099a862a32e4145c9d03e907afed254">  226</a></span><span class="preprocessor">#define SSI_MWCR_MHS_LSB    _u(2)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a078dc3fa44057422fabb5d164746817b">  227</a></span><span class="preprocessor">#define SSI_MWCR_MHS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">// Field       : SSI_MWCR_MDD</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">// Description : Microwire control</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5f44074c088bc4f377f6d102ad454ed6">  231</a></span><span class="preprocessor">#define SSI_MWCR_MDD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aef566e3dc20abce1aaf804c32599fc30">  232</a></span><span class="preprocessor">#define SSI_MWCR_MDD_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac12dbd7242e73f690e5285103b3ad8fa">  233</a></span><span class="preprocessor">#define SSI_MWCR_MDD_MSB    _u(1)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3cbc5d7b8db5dc58362433256c55ed72">  234</a></span><span class="preprocessor">#define SSI_MWCR_MDD_LSB    _u(1)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad2177b88199f0aa1d194dd4ed41f865b">  235</a></span><span class="preprocessor">#define SSI_MWCR_MDD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">// Field       : SSI_MWCR_MWMOD</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// Description : Microwire transfer mode</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6717695ac193dbb0b3cdab5448c00b51">  239</a></span><span class="preprocessor">#define SSI_MWCR_MWMOD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#acc12a5350ad0c20a677345d92c608d0e">  240</a></span><span class="preprocessor">#define SSI_MWCR_MWMOD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab6157ed0c97d9ac61151760795bdb67e">  241</a></span><span class="preprocessor">#define SSI_MWCR_MWMOD_MSB    _u(0)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a970a76d60eb6b9c91e97ac7abfd600cb">  242</a></span><span class="preprocessor">#define SSI_MWCR_MWMOD_LSB    _u(0)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9822ce9caba8fb65128eb78e22bb20c2">  243</a></span><span class="preprocessor">#define SSI_MWCR_MWMOD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">// Register    : SSI_SER</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">// Description : Slave enable</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">//               For each bit:</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">//               0 -&gt; slave not selected</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">//               1 -&gt; slave selected</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a60549e80001b8fa1ff65d03916728113">  250</a></span><span class="preprocessor">#define SSI_SER_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abf4deebfd66c931a7d8892d29c5538dc">  251</a></span><span class="preprocessor">#define SSI_SER_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aff71c71b90c89494e3617014572bd024">  252</a></span><span class="preprocessor">#define SSI_SER_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2c721ed1ccd18b0030c571f73b57c23c">  253</a></span><span class="preprocessor">#define SSI_SER_MSB    _u(0)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aab0a63dc94e8eef4f712c9af8876f6f6">  254</a></span><span class="preprocessor">#define SSI_SER_LSB    _u(0)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a49c173f092eeff1c5e206584e8a411f3">  255</a></span><span class="preprocessor">#define SSI_SER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">// Register    : SSI_BAUDR</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">// Description : Baud rate</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac55e7e301dc498d69e1affed2b2cd769">  259</a></span><span class="preprocessor">#define SSI_BAUDR_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0f7b0606c75b61d5c152e1fb73243d84">  260</a></span><span class="preprocessor">#define SSI_BAUDR_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac9fa9fcb41c4ba7727f20771de66bbf0">  261</a></span><span class="preprocessor">#define SSI_BAUDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">// Field       : SSI_BAUDR_SCKDV</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">// Description : SSI clock divider</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1fbf5cbbc757144cac086fd8c7fbd140">  265</a></span><span class="preprocessor">#define SSI_BAUDR_SCKDV_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aae4aaec9f839a0a70116f583bb21c9ed">  266</a></span><span class="preprocessor">#define SSI_BAUDR_SCKDV_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a198097fd94fddcaab1d34d07ad80b18e">  267</a></span><span class="preprocessor">#define SSI_BAUDR_SCKDV_MSB    _u(15)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a618b53056394970eee5ef21e31ff2ee8">  268</a></span><span class="preprocessor">#define SSI_BAUDR_SCKDV_LSB    _u(0)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7ede319e15c84fd636b5dd9adf216843">  269</a></span><span class="preprocessor">#define SSI_BAUDR_SCKDV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">// Register    : SSI_TXFTLR</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">// Description : TX FIFO threshold level</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a35fa7211b74510622f7ca1be31a5792c">  273</a></span><span class="preprocessor">#define SSI_TXFTLR_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af0ac90afd990f268e72438881e2e85e7">  274</a></span><span class="preprocessor">#define SSI_TXFTLR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abb224983c62faa1c8dfff245db0f1aaf">  275</a></span><span class="preprocessor">#define SSI_TXFTLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">// Field       : SSI_TXFTLR_TFT</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">// Description : Transmit FIFO threshold</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5823882f1bbaffd3625f98bf6a3b2ecc">  279</a></span><span class="preprocessor">#define SSI_TXFTLR_TFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afd0822b0c0a8841ebc37fd8cbedf2008">  280</a></span><span class="preprocessor">#define SSI_TXFTLR_TFT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a44e52abe76f2ef3e28d20b34c8db059b">  281</a></span><span class="preprocessor">#define SSI_TXFTLR_TFT_MSB    _u(7)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7ff7b34ab7893e7ae760e87ab1a43bca">  282</a></span><span class="preprocessor">#define SSI_TXFTLR_TFT_LSB    _u(0)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3e7d17a3b3a12897b55908ccd35b31aa">  283</a></span><span class="preprocessor">#define SSI_TXFTLR_TFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">// Register    : SSI_RXFTLR</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">// Description : RX FIFO threshold level</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaee60c82cb55c871ede71a0bcacf38c4">  287</a></span><span class="preprocessor">#define SSI_RXFTLR_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a047fa00666a93f505bcbe6c19873c74e">  288</a></span><span class="preprocessor">#define SSI_RXFTLR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9be896d436a75479ca1eec008d321be2">  289</a></span><span class="preprocessor">#define SSI_RXFTLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">// Field       : SSI_RXFTLR_RFT</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">// Description : Receive FIFO threshold</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a913085d9172daef011926bf91e0a85bf">  293</a></span><span class="preprocessor">#define SSI_RXFTLR_RFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af5659ee70e307f644571c5ac6e4279e3">  294</a></span><span class="preprocessor">#define SSI_RXFTLR_RFT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a518ae56b75b9cfbb0b6f4f9196d76807">  295</a></span><span class="preprocessor">#define SSI_RXFTLR_RFT_MSB    _u(7)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a38cc6fbe32d0813bb1c853d4647e8a44">  296</a></span><span class="preprocessor">#define SSI_RXFTLR_RFT_LSB    _u(0)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0eee44eb705ac0bfc9694e664d7fb9fe">  297</a></span><span class="preprocessor">#define SSI_RXFTLR_RFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// Register    : SSI_TXFLR</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">// Description : TX FIFO level</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6b426f09968ae02e4ec1191cd21d8b45">  301</a></span><span class="preprocessor">#define SSI_TXFLR_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3261177085f5034876ccb3bf1a6e82a4">  302</a></span><span class="preprocessor">#define SSI_TXFLR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaa8752d60aefcaaa4b94dcf2a36e110b">  303</a></span><span class="preprocessor">#define SSI_TXFLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// Field       : SSI_TXFLR_TFTFL</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">// Description : Transmit FIFO level</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3df37ba53725b31ab59fabbd5d5d80f3">  307</a></span><span class="preprocessor">#define SSI_TXFLR_TFTFL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aca8762a59d9ba826186bc5d541943df5">  308</a></span><span class="preprocessor">#define SSI_TXFLR_TFTFL_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4f1b821ca3283d441eb766acb7ab7ba9">  309</a></span><span class="preprocessor">#define SSI_TXFLR_TFTFL_MSB    _u(7)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aadfb7ee0897589205fb5075aa31ec400">  310</a></span><span class="preprocessor">#define SSI_TXFLR_TFTFL_LSB    _u(0)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3cc0546324273bd144f9df8242ed664e">  311</a></span><span class="preprocessor">#define SSI_TXFLR_TFTFL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">// Register    : SSI_RXFLR</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">// Description : RX FIFO level</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af489facc2f0c42186fb4c56ee69a2198">  315</a></span><span class="preprocessor">#define SSI_RXFLR_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9d225f428e0eb3e5bf30e3d6887a87eb">  316</a></span><span class="preprocessor">#define SSI_RXFLR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#acf76431eab3d971c965126330229a137">  317</a></span><span class="preprocessor">#define SSI_RXFLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">// Field       : SSI_RXFLR_RXTFL</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// Description : Receive FIFO level</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abf4fa3684b75b3433fd2d39654f7378a">  321</a></span><span class="preprocessor">#define SSI_RXFLR_RXTFL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2a776c0502023f273a942b172da3a151">  322</a></span><span class="preprocessor">#define SSI_RXFLR_RXTFL_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a088429b3b9ec6f21fa6bee245932a3d9">  323</a></span><span class="preprocessor">#define SSI_RXFLR_RXTFL_MSB    _u(7)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0ad6cc07c3723fc74e38342899422f68">  324</a></span><span class="preprocessor">#define SSI_RXFLR_RXTFL_LSB    _u(0)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abbb1eb095d52bba446cf91b7b62a5981">  325</a></span><span class="preprocessor">#define SSI_RXFLR_RXTFL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">// Register    : SSI_SR</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">// Description : Status register</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9310f8fafd1dac74effb81fe1e196e80">  329</a></span><span class="preprocessor">#define SSI_SR_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa4f3e37587cc8a926439913921836fe1">  330</a></span><span class="preprocessor">#define SSI_SR_BITS   _u(0x0000007f)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a75db3348f263606b1c640175f25c883c">  331</a></span><span class="preprocessor">#define SSI_SR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">// Field       : SSI_SR_DCOL</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">// Description : Data collision error</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6a0a232c7438096772f2ba6c21e82728">  335</a></span><span class="preprocessor">#define SSI_SR_DCOL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4bc2c863f622830e48299f577b662557">  336</a></span><span class="preprocessor">#define SSI_SR_DCOL_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab054d7bc3053ea05f774516df3e2698e">  337</a></span><span class="preprocessor">#define SSI_SR_DCOL_MSB    _u(6)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a93c1cf65dd86c1fb4a97966127ca9f5e">  338</a></span><span class="preprocessor">#define SSI_SR_DCOL_LSB    _u(6)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a01da67552d7b1d22d708c3a8f8c6f4e4">  339</a></span><span class="preprocessor">#define SSI_SR_DCOL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">// Field       : SSI_SR_TXE</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">// Description : Transmission error</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0c7bee8b7732253ba3fe983c8b53d809">  343</a></span><span class="preprocessor">#define SSI_SR_TXE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a60985d68cc71f00d07ded228f7795f35">  344</a></span><span class="preprocessor">#define SSI_SR_TXE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0e7534454b26f4a5f26e597fd43e7538">  345</a></span><span class="preprocessor">#define SSI_SR_TXE_MSB    _u(5)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8c6e7a085746400ecbfa3b3c679c14a2">  346</a></span><span class="preprocessor">#define SSI_SR_TXE_LSB    _u(5)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8316fafa9c36f35c585af76994284871">  347</a></span><span class="preprocessor">#define SSI_SR_TXE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">// Field       : SSI_SR_RFF</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">// Description : Receive FIFO full</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a37444ebe7dd20a16064f0472c9a13e9b">  351</a></span><span class="preprocessor">#define SSI_SR_RFF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#add2b0f56159ad56e66ef3c4de1314edf">  352</a></span><span class="preprocessor">#define SSI_SR_RFF_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae4ef6b4ceb4ff607ecd31b7e41708595">  353</a></span><span class="preprocessor">#define SSI_SR_RFF_MSB    _u(4)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad965172dda2c6cfa34e0127712c4c8fb">  354</a></span><span class="preprocessor">#define SSI_SR_RFF_LSB    _u(4)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab1b9a86bfbb52aaea3d635b19df49252">  355</a></span><span class="preprocessor">#define SSI_SR_RFF_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">// Field       : SSI_SR_RFNE</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">// Description : Receive FIFO not empty</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad5206292a58f873099f3fe76d1fefb9b">  359</a></span><span class="preprocessor">#define SSI_SR_RFNE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a083493a85b3192a2bd7067fdd2fb6ee2">  360</a></span><span class="preprocessor">#define SSI_SR_RFNE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a59caa980d42e37091fd13ed33fea48ac">  361</a></span><span class="preprocessor">#define SSI_SR_RFNE_MSB    _u(3)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a59ba04443c18cc232685ce53e4e02cb4">  362</a></span><span class="preprocessor">#define SSI_SR_RFNE_LSB    _u(3)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaf1896ba0e3e93cd32ad6a7bd00685d2">  363</a></span><span class="preprocessor">#define SSI_SR_RFNE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">// Field       : SSI_SR_TFE</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">// Description : Transmit FIFO empty</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a03e2ee24e26600d8af17bfa802461208">  367</a></span><span class="preprocessor">#define SSI_SR_TFE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aac0ebd3f33e83a9fcb56b85b9b4ebeab">  368</a></span><span class="preprocessor">#define SSI_SR_TFE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5d29415d9976074c71d3450747afd128">  369</a></span><span class="preprocessor">#define SSI_SR_TFE_MSB    _u(2)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae47f013bf4a19005526d8bad77181746">  370</a></span><span class="preprocessor">#define SSI_SR_TFE_LSB    _u(2)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae040d247b0467ea3a19e4c93240f701e">  371</a></span><span class="preprocessor">#define SSI_SR_TFE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">// Field       : SSI_SR_TFNF</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">// Description : Transmit FIFO not full</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a15b8c29b0a650c827394423cbe12fde3">  375</a></span><span class="preprocessor">#define SSI_SR_TFNF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abcc6f8169f8a60767b03acc779746a7a">  376</a></span><span class="preprocessor">#define SSI_SR_TFNF_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a72b9dfc30815829feacd556e57d81d7e">  377</a></span><span class="preprocessor">#define SSI_SR_TFNF_MSB    _u(1)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a372b6463daa2c28179852042ddd90cd1">  378</a></span><span class="preprocessor">#define SSI_SR_TFNF_LSB    _u(1)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5d03ccead4428d96d29d4d665ce953e9">  379</a></span><span class="preprocessor">#define SSI_SR_TFNF_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">// Field       : SSI_SR_BUSY</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">// Description : SSI busy flag</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6b24c553cee9932139faa33ed3351637">  383</a></span><span class="preprocessor">#define SSI_SR_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a643e2453b8f3bc6a845a9cf116a22ad3">  384</a></span><span class="preprocessor">#define SSI_SR_BUSY_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a203a8d530095358d99c450124e5b4884">  385</a></span><span class="preprocessor">#define SSI_SR_BUSY_MSB    _u(0)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a965372685c443a5f399e00f75190d429">  386</a></span><span class="preprocessor">#define SSI_SR_BUSY_LSB    _u(0)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4d8701bb3ec9817daacee4fbaf615057">  387</a></span><span class="preprocessor">#define SSI_SR_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">// Register    : SSI_IMR</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">// Description : Interrupt mask</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a25c53bbff52da52ba19e8374e6254959">  391</a></span><span class="preprocessor">#define SSI_IMR_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a025c9d481b389fbe6803b29c7a05c55f">  392</a></span><span class="preprocessor">#define SSI_IMR_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a63ea9bd750681a41c4417e6fa06ef868">  393</a></span><span class="preprocessor">#define SSI_IMR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">// Field       : SSI_IMR_MSTIM</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">// Description : Multi-master contention interrupt mask</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a24374abf61f55e1110b6096222bd3585">  397</a></span><span class="preprocessor">#define SSI_IMR_MSTIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a41f4d2bcdac1a88e49c2394c52e78fd9">  398</a></span><span class="preprocessor">#define SSI_IMR_MSTIM_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3456069f07e59711509fb930df8042d9">  399</a></span><span class="preprocessor">#define SSI_IMR_MSTIM_MSB    _u(5)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a43940301ae32053b6ff686a4aa3ca44e">  400</a></span><span class="preprocessor">#define SSI_IMR_MSTIM_LSB    _u(5)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a549d762cc700d0b4a6b318a62c6b9787">  401</a></span><span class="preprocessor">#define SSI_IMR_MSTIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// Field       : SSI_IMR_RXFIM</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">// Description : Receive FIFO full interrupt mask</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abaa0e26140a79fa5177d804cf4189717">  405</a></span><span class="preprocessor">#define SSI_IMR_RXFIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5767bc268fcd53a6f81923a9fae7413a">  406</a></span><span class="preprocessor">#define SSI_IMR_RXFIM_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4e71ff940f082ef8247925ff4c61e65b">  407</a></span><span class="preprocessor">#define SSI_IMR_RXFIM_MSB    _u(4)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad6f0db6c2fa334273957a7dbd46dfd7e">  408</a></span><span class="preprocessor">#define SSI_IMR_RXFIM_LSB    _u(4)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aca29f49ddc4367087c7b1b4d2cb2960f">  409</a></span><span class="preprocessor">#define SSI_IMR_RXFIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">// Field       : SSI_IMR_RXOIM</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">// Description : Receive FIFO overflow interrupt mask</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1971fb1e0fff33d804851e5b6464204c">  413</a></span><span class="preprocessor">#define SSI_IMR_RXOIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7d1dffd7ece387e2491dfd48d136e192">  414</a></span><span class="preprocessor">#define SSI_IMR_RXOIM_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab40560074e3c915755f0b2bb52af5b48">  415</a></span><span class="preprocessor">#define SSI_IMR_RXOIM_MSB    _u(3)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a499b64c01a64e91c210de0bbb5326998">  416</a></span><span class="preprocessor">#define SSI_IMR_RXOIM_LSB    _u(3)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa4ca95a04406d0b36ca09e6924e44ff6">  417</a></span><span class="preprocessor">#define SSI_IMR_RXOIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">// Field       : SSI_IMR_RXUIM</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">// Description : Receive FIFO underflow interrupt mask</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abc5dd08b30531b4619eb0407a4e66f95">  421</a></span><span class="preprocessor">#define SSI_IMR_RXUIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0d6a7e6d3ceac35917af7fb4b6896112">  422</a></span><span class="preprocessor">#define SSI_IMR_RXUIM_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2420bc744de5f19624bec4944db17913">  423</a></span><span class="preprocessor">#define SSI_IMR_RXUIM_MSB    _u(2)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9e105467a7ef5ddea8baacec7aca637f">  424</a></span><span class="preprocessor">#define SSI_IMR_RXUIM_LSB    _u(2)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa7069dfde626c5aca3fd5215d070ee05">  425</a></span><span class="preprocessor">#define SSI_IMR_RXUIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">// Field       : SSI_IMR_TXOIM</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">// Description : Transmit FIFO overflow interrupt mask</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a657dd64b5fe10140434ecc103fd366d1">  429</a></span><span class="preprocessor">#define SSI_IMR_TXOIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab5ab2b7e274a24f69c332f1ee71ab3cd">  430</a></span><span class="preprocessor">#define SSI_IMR_TXOIM_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac9aa747ca46ddc875639835f6ad791d8">  431</a></span><span class="preprocessor">#define SSI_IMR_TXOIM_MSB    _u(1)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1d9928b3115555c62f7a525f307fffd5">  432</a></span><span class="preprocessor">#define SSI_IMR_TXOIM_LSB    _u(1)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#affdacd10384416fe5386696799df4b25">  433</a></span><span class="preprocessor">#define SSI_IMR_TXOIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">// Field       : SSI_IMR_TXEIM</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">// Description : Transmit FIFO empty interrupt mask</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3b04821a9a0a21126986882c4660dbe8">  437</a></span><span class="preprocessor">#define SSI_IMR_TXEIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a413dc48ba3833a0dae2ba55d2cc7e163">  438</a></span><span class="preprocessor">#define SSI_IMR_TXEIM_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab5f3ee68c2c295b95244f89f47d80ba2">  439</a></span><span class="preprocessor">#define SSI_IMR_TXEIM_MSB    _u(0)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a63ad1038472f9aa73de9c01653e05686">  440</a></span><span class="preprocessor">#define SSI_IMR_TXEIM_LSB    _u(0)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5793e08d9cbaa7cd5518056e75a94b87">  441</a></span><span class="preprocessor">#define SSI_IMR_TXEIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">// Register    : SSI_ISR</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">// Description : Interrupt status</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab4a2b0cadb34529e0018372549419f2b">  445</a></span><span class="preprocessor">#define SSI_ISR_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a78407a1000d5e3469b8e60bca67d28bf">  446</a></span><span class="preprocessor">#define SSI_ISR_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a297b06e8504af36aa18f4330fb7cde66">  447</a></span><span class="preprocessor">#define SSI_ISR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">// Field       : SSI_ISR_MSTIS</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">// Description : Multi-master contention interrupt status</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a20a8519bfba3f0a58f69486c9742916b">  451</a></span><span class="preprocessor">#define SSI_ISR_MSTIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8afb9d4856aaacee9107b24ecdcbe900">  452</a></span><span class="preprocessor">#define SSI_ISR_MSTIS_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa6dc38aa1e86828e86205cd8854be7c3">  453</a></span><span class="preprocessor">#define SSI_ISR_MSTIS_MSB    _u(5)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a058d1cab5d561b4f3d3dce71db9d5aa6">  454</a></span><span class="preprocessor">#define SSI_ISR_MSTIS_LSB    _u(5)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3c3f0f4ef8cdf0329f96a1a148d9f135">  455</a></span><span class="preprocessor">#define SSI_ISR_MSTIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">// Field       : SSI_ISR_RXFIS</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">// Description : Receive FIFO full interrupt status</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a82eab7292403613dd0133ccae38afdcd">  459</a></span><span class="preprocessor">#define SSI_ISR_RXFIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a326dc91b3ae707fd8a230500eab2a1dc">  460</a></span><span class="preprocessor">#define SSI_ISR_RXFIS_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad83d1eabefdf8687a8b1e4f8be48aa37">  461</a></span><span class="preprocessor">#define SSI_ISR_RXFIS_MSB    _u(4)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a09c2e14a93a7ae06782ea846bc331ff3">  462</a></span><span class="preprocessor">#define SSI_ISR_RXFIS_LSB    _u(4)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9e4cce9e9f270e56ea8803248cf62f9e">  463</a></span><span class="preprocessor">#define SSI_ISR_RXFIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">// Field       : SSI_ISR_RXOIS</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">// Description : Receive FIFO overflow interrupt status</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5216f5b0bc82786fbb90aedf5c237282">  467</a></span><span class="preprocessor">#define SSI_ISR_RXOIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3193bba35a260f62cd6dd1fe083c6070">  468</a></span><span class="preprocessor">#define SSI_ISR_RXOIS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a89d7631aea828e94276ec75bef48606b">  469</a></span><span class="preprocessor">#define SSI_ISR_RXOIS_MSB    _u(3)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9dff1da56e80d82182813ba503b59b0e">  470</a></span><span class="preprocessor">#define SSI_ISR_RXOIS_LSB    _u(3)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a67dcf0512f9660ad8566005f7bd61f0a">  471</a></span><span class="preprocessor">#define SSI_ISR_RXOIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">// Field       : SSI_ISR_RXUIS</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">// Description : Receive FIFO underflow interrupt status</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7a146f6eba6a5992df463e67567a1ceb">  475</a></span><span class="preprocessor">#define SSI_ISR_RXUIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0261ca3c916f170ec4c810d8b26c09a4">  476</a></span><span class="preprocessor">#define SSI_ISR_RXUIS_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a35aa0fdc9b41dde3e36d02c3a04c1f5f">  477</a></span><span class="preprocessor">#define SSI_ISR_RXUIS_MSB    _u(2)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5bc69bf9de0fd4194b27d6d4d38b9266">  478</a></span><span class="preprocessor">#define SSI_ISR_RXUIS_LSB    _u(2)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0888b67cd2d30aae6c9c1cec4597c740">  479</a></span><span class="preprocessor">#define SSI_ISR_RXUIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// Field       : SSI_ISR_TXOIS</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// Description : Transmit FIFO overflow interrupt status</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ada7ae4069a3c1279cedb85628f9fc550">  483</a></span><span class="preprocessor">#define SSI_ISR_TXOIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adb3240a615f59f1b909a59cf31ec0a21">  484</a></span><span class="preprocessor">#define SSI_ISR_TXOIS_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#acadcc5a1a2cd98fcc8b88eda465cf6cc">  485</a></span><span class="preprocessor">#define SSI_ISR_TXOIS_MSB    _u(1)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1db6c04fb34418baff5bf347c5067522">  486</a></span><span class="preprocessor">#define SSI_ISR_TXOIS_LSB    _u(1)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a23cb2014c8250c909ea9216f404a7c39">  487</a></span><span class="preprocessor">#define SSI_ISR_TXOIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">// Field       : SSI_ISR_TXEIS</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">// Description : Transmit FIFO empty interrupt status</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a927d0e5526a7c497029a244435bc9471">  491</a></span><span class="preprocessor">#define SSI_ISR_TXEIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9494507431384c2acd7ef0f483b80634">  492</a></span><span class="preprocessor">#define SSI_ISR_TXEIS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9b77ac7ee661195fe7231bc9f659d3eb">  493</a></span><span class="preprocessor">#define SSI_ISR_TXEIS_MSB    _u(0)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5e4015e2f99d844c68f84edba4444cb7">  494</a></span><span class="preprocessor">#define SSI_ISR_TXEIS_LSB    _u(0)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a50f7f66e0f1d3c0f3659cfa60baf0e6e">  495</a></span><span class="preprocessor">#define SSI_ISR_TXEIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">// Register    : SSI_RISR</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">// Description : Raw interrupt status</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7c79f8789f5f3c3e245c94eb0845ebe7">  499</a></span><span class="preprocessor">#define SSI_RISR_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a15f6558a492d5519e85a3e02221bc6ea">  500</a></span><span class="preprocessor">#define SSI_RISR_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a810009b11ebf6c8042d5b03314e496a6">  501</a></span><span class="preprocessor">#define SSI_RISR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">// Field       : SSI_RISR_MSTIR</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">// Description : Multi-master contention raw interrupt status</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a549aac0d489a8a38727b7d785843df3f">  505</a></span><span class="preprocessor">#define SSI_RISR_MSTIR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a660cc7066ed059999f6d001f146a6c3b">  506</a></span><span class="preprocessor">#define SSI_RISR_MSTIR_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a850eb2f91b6293e97fd31b821f795bba">  507</a></span><span class="preprocessor">#define SSI_RISR_MSTIR_MSB    _u(5)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7263df738a7aec47621d299e28489a90">  508</a></span><span class="preprocessor">#define SSI_RISR_MSTIR_LSB    _u(5)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adde127527779da366e4efa4311ae85e7">  509</a></span><span class="preprocessor">#define SSI_RISR_MSTIR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">// Field       : SSI_RISR_RXFIR</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">// Description : Receive FIFO full raw interrupt status</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa59f690a6dbb3aa6e7111fceccb74c90">  513</a></span><span class="preprocessor">#define SSI_RISR_RXFIR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a995326fa1808d98f57a503d02c43093b">  514</a></span><span class="preprocessor">#define SSI_RISR_RXFIR_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5f0546a62839e02e5c2ad03b9d6320b2">  515</a></span><span class="preprocessor">#define SSI_RISR_RXFIR_MSB    _u(4)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aac777c767ad30e5d6a82fdd3d6d6cec5">  516</a></span><span class="preprocessor">#define SSI_RISR_RXFIR_LSB    _u(4)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4c9f2b40ace21120fd6ff8afd243d1cb">  517</a></span><span class="preprocessor">#define SSI_RISR_RXFIR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">// Field       : SSI_RISR_RXOIR</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">// Description : Receive FIFO overflow raw interrupt status</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a399c1c59a8377139257ab35faca41fe5">  521</a></span><span class="preprocessor">#define SSI_RISR_RXOIR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa3f20b5917cd17700335cf7c639c9cd2">  522</a></span><span class="preprocessor">#define SSI_RISR_RXOIR_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abbce8c46dbf03a2f17769857fd7ea471">  523</a></span><span class="preprocessor">#define SSI_RISR_RXOIR_MSB    _u(3)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1aa7529b271267ae7990835e0eeaa983">  524</a></span><span class="preprocessor">#define SSI_RISR_RXOIR_LSB    _u(3)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a741447d4f14c57286c011eb41deea375">  525</a></span><span class="preprocessor">#define SSI_RISR_RXOIR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">// Field       : SSI_RISR_RXUIR</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">// Description : Receive FIFO underflow raw interrupt status</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a14c37e08c070f76e402c6942fd508d51">  529</a></span><span class="preprocessor">#define SSI_RISR_RXUIR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae5d7d0ba3dd2f681d21a924f58108bf5">  530</a></span><span class="preprocessor">#define SSI_RISR_RXUIR_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5ffc2aff5e8643ac9f6c9f433332a249">  531</a></span><span class="preprocessor">#define SSI_RISR_RXUIR_MSB    _u(2)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaea1c8802f421809aa46bc75564cdc4a">  532</a></span><span class="preprocessor">#define SSI_RISR_RXUIR_LSB    _u(2)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad7bd691364361078ae8dcde2272c3bc3">  533</a></span><span class="preprocessor">#define SSI_RISR_RXUIR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">// Field       : SSI_RISR_TXOIR</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">// Description : Transmit FIFO overflow raw interrupt status</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab8c0fada45848bff50b61dbd21c077fe">  537</a></span><span class="preprocessor">#define SSI_RISR_TXOIR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8d9269da5fdb242383521031f7395382">  538</a></span><span class="preprocessor">#define SSI_RISR_TXOIR_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad5dacdb5cedf2324f14ea4d1583922cc">  539</a></span><span class="preprocessor">#define SSI_RISR_TXOIR_MSB    _u(1)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a02469619815e7e0b9bd649a00d3ba1a1">  540</a></span><span class="preprocessor">#define SSI_RISR_TXOIR_LSB    _u(1)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad1bc39c464caa439da4e7efba6ba6319">  541</a></span><span class="preprocessor">#define SSI_RISR_TXOIR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">// Field       : SSI_RISR_TXEIR</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">// Description : Transmit FIFO empty raw interrupt status</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0a1ec11f8f228c306e538d13ab360896">  545</a></span><span class="preprocessor">#define SSI_RISR_TXEIR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8b687b8210bcd3a166a4cf29470ab0d6">  546</a></span><span class="preprocessor">#define SSI_RISR_TXEIR_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af64c46f191696259b4bae043660df387">  547</a></span><span class="preprocessor">#define SSI_RISR_TXEIR_MSB    _u(0)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1cd2d32101b5231b3c7493081338ed4f">  548</a></span><span class="preprocessor">#define SSI_RISR_TXEIR_LSB    _u(0)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4e4e283c78c552798827ec05a5a11727">  549</a></span><span class="preprocessor">#define SSI_RISR_TXEIR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">// Register    : SSI_TXOICR</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">// Description : TX FIFO overflow interrupt clear</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">//               Clear-on-read transmit FIFO overflow interrupt</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2ffe385f3dd3700643d8ab9327b3f760">  554</a></span><span class="preprocessor">#define SSI_TXOICR_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af30601c3fed6442ca117fe93625d17f8">  555</a></span><span class="preprocessor">#define SSI_TXOICR_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa82763011b5c4b13dcf0ec8d918a480a">  556</a></span><span class="preprocessor">#define SSI_TXOICR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2d23bfde2adceccf7f1627d67c4c4706">  557</a></span><span class="preprocessor">#define SSI_TXOICR_MSB    _u(0)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a626da2ff3af19229e170c7ae545f119c">  558</a></span><span class="preprocessor">#define SSI_TXOICR_LSB    _u(0)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a149a0b9dc4ab7ea6404e3d9fe406ea11">  559</a></span><span class="preprocessor">#define SSI_TXOICR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">// Register    : SSI_RXOICR</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">// Description : RX FIFO overflow interrupt clear</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">//               Clear-on-read receive FIFO overflow interrupt</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aee0784c35739379ae3374208f86230e2">  564</a></span><span class="preprocessor">#define SSI_RXOICR_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7c30ff2ed33505576c294a971031a3de">  565</a></span><span class="preprocessor">#define SSI_RXOICR_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad927d28cac640107bda2bfb38dd7ff87">  566</a></span><span class="preprocessor">#define SSI_RXOICR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aae7ad20be88e0db78a13fd835f2e98c9">  567</a></span><span class="preprocessor">#define SSI_RXOICR_MSB    _u(0)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a96af5eeaa28fdf20e133296021ed7055">  568</a></span><span class="preprocessor">#define SSI_RXOICR_LSB    _u(0)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8b23bc3eacf96b7b3b208fbae93d3e88">  569</a></span><span class="preprocessor">#define SSI_RXOICR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">// Register    : SSI_RXUICR</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">// Description : RX FIFO underflow interrupt clear</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">//               Clear-on-read receive FIFO underflow interrupt</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3a206b8bc7b3f83a37141fa83b45fca7">  574</a></span><span class="preprocessor">#define SSI_RXUICR_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5971923b42287118cf7eeae1c1e185b5">  575</a></span><span class="preprocessor">#define SSI_RXUICR_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa0ba853aa80aef125913c80e4c311ce0">  576</a></span><span class="preprocessor">#define SSI_RXUICR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3adc80a65babce88f576539108cf97ed">  577</a></span><span class="preprocessor">#define SSI_RXUICR_MSB    _u(0)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9bc11f372affa154105718ddbdccf6ea">  578</a></span><span class="preprocessor">#define SSI_RXUICR_LSB    _u(0)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aee72e5df6dea11c9bb4ca67b83ac2091">  579</a></span><span class="preprocessor">#define SSI_RXUICR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">// Register    : SSI_MSTICR</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">// Description : Multi-master interrupt clear</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">//               Clear-on-read multi-master contention interrupt</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aebfa22ce0329c42c3501a4d170c0a111">  584</a></span><span class="preprocessor">#define SSI_MSTICR_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a49ef7e4ae73569fdee805ae973fab101">  585</a></span><span class="preprocessor">#define SSI_MSTICR_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4ae674a746af048c366e2e801b648074">  586</a></span><span class="preprocessor">#define SSI_MSTICR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a21a42100fc17109c5b0ed36418453d9e">  587</a></span><span class="preprocessor">#define SSI_MSTICR_MSB    _u(0)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adf41b8c04f4af88e72b73ffa44a8dbf5">  588</a></span><span class="preprocessor">#define SSI_MSTICR_LSB    _u(0)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a95a24c7e954bacaef3f2f7cb32c1771c">  589</a></span><span class="preprocessor">#define SSI_MSTICR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">// Register    : SSI_ICR</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">// Description : Interrupt clear</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">//               Clear-on-read all active interrupts</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae1e1dffd90253dad323d8aec88046c5a">  594</a></span><span class="preprocessor">#define SSI_ICR_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afc1a6183d28388e165bcc4113c5cae31">  595</a></span><span class="preprocessor">#define SSI_ICR_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a49a5fded6412990a05590c259dc6e9e8">  596</a></span><span class="preprocessor">#define SSI_ICR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9c6d15523f7c0012a5190148094bfe2d">  597</a></span><span class="preprocessor">#define SSI_ICR_MSB    _u(0)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a732c3234661c1457741a860688c1fc3e">  598</a></span><span class="preprocessor">#define SSI_ICR_LSB    _u(0)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9c9d508233f0832f182523dd1e0c9248">  599</a></span><span class="preprocessor">#define SSI_ICR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">// Register    : SSI_DMACR</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">// Description : DMA control</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a80aac42d68d79a2c0228c4c199341eb6">  603</a></span><span class="preprocessor">#define SSI_DMACR_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa450db917f7fe42758c28f959b3bd40f">  604</a></span><span class="preprocessor">#define SSI_DMACR_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a352645a1f93c49987892a3da24455d21">  605</a></span><span class="preprocessor">#define SSI_DMACR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">// Field       : SSI_DMACR_TDMAE</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">// Description : Transmit DMA enable</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab3709039f1f77ff2fb6271ff3cf63afd">  609</a></span><span class="preprocessor">#define SSI_DMACR_TDMAE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6e08e281b1aa33439417cfaed6e132aa">  610</a></span><span class="preprocessor">#define SSI_DMACR_TDMAE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2a92374c74ec8689d6568ee4dd425370">  611</a></span><span class="preprocessor">#define SSI_DMACR_TDMAE_MSB    _u(1)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0fb2eaa6d8c95eccee9ad710e16fc873">  612</a></span><span class="preprocessor">#define SSI_DMACR_TDMAE_LSB    _u(1)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1524711ab4c7235049ecf1e46c444947">  613</a></span><span class="preprocessor">#define SSI_DMACR_TDMAE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">// Field       : SSI_DMACR_RDMAE</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">// Description : Receive DMA enable</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa6dece357aee21101bd98d9b3b60c6d2">  617</a></span><span class="preprocessor">#define SSI_DMACR_RDMAE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0ce133580fbddf42b19f6fcf210ee539">  618</a></span><span class="preprocessor">#define SSI_DMACR_RDMAE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5190517167ead46d16a9fccf1cf61813">  619</a></span><span class="preprocessor">#define SSI_DMACR_RDMAE_MSB    _u(0)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a45d9f02faecf217e5850780a5609091f">  620</a></span><span class="preprocessor">#define SSI_DMACR_RDMAE_LSB    _u(0)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8f19fce5ca36c55c9ed52c07d02a51ac">  621</a></span><span class="preprocessor">#define SSI_DMACR_RDMAE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">// Register    : SSI_DMATDLR</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">// Description : DMA TX data level</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0b5db44039e443347a212cc7d1fa6d4a">  625</a></span><span class="preprocessor">#define SSI_DMATDLR_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a55cfa09033c987d1fdc649b090126ed4">  626</a></span><span class="preprocessor">#define SSI_DMATDLR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aef09c793a1d76c0d6df9ebef955f817f">  627</a></span><span class="preprocessor">#define SSI_DMATDLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">// Field       : SSI_DMATDLR_DMATDL</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">// Description : Transmit data watermark level</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5b49788a2b5d97fbc17131327ff49b87">  631</a></span><span class="preprocessor">#define SSI_DMATDLR_DMATDL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad98a849a024a7623f400742a6ad1699e">  632</a></span><span class="preprocessor">#define SSI_DMATDLR_DMATDL_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaaac5867be1beb406dc91a958a1eb089">  633</a></span><span class="preprocessor">#define SSI_DMATDLR_DMATDL_MSB    _u(7)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a61d5bd1678fd7cc9bd28b0546f50836e">  634</a></span><span class="preprocessor">#define SSI_DMATDLR_DMATDL_LSB    _u(0)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa44e0d552936b425e36b4f5f60362b0d">  635</a></span><span class="preprocessor">#define SSI_DMATDLR_DMATDL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">// Register    : SSI_DMARDLR</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">// Description : DMA RX data level</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adb65890589faba640b0e7cab60eed649">  639</a></span><span class="preprocessor">#define SSI_DMARDLR_OFFSET _u(0x00000054)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9ae4a06769117e6b503e60bdddcf2338">  640</a></span><span class="preprocessor">#define SSI_DMARDLR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab3e3fc02fc7f3b848b022e5a9275249b">  641</a></span><span class="preprocessor">#define SSI_DMARDLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">// Field       : SSI_DMARDLR_DMARDL</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">// Description : Receive data watermark level (DMARDLR+1)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a15feca52ca56398d2605690060acc8fa">  645</a></span><span class="preprocessor">#define SSI_DMARDLR_DMARDL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4baef9bfdae84d50295f8952ca0028fe">  646</a></span><span class="preprocessor">#define SSI_DMARDLR_DMARDL_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad6acd4dc02e68eed7aa63eff6d14d1bc">  647</a></span><span class="preprocessor">#define SSI_DMARDLR_DMARDL_MSB    _u(7)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abb44e5af69555a3fd926f7ca407faa73">  648</a></span><span class="preprocessor">#define SSI_DMARDLR_DMARDL_LSB    _u(0)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9336b6d80503f575ef4930d70736f94f">  649</a></span><span class="preprocessor">#define SSI_DMARDLR_DMARDL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">// Register    : SSI_IDR</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">// Description : Identification register</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#affec38268b4526c49e8d09b2052466f0">  653</a></span><span class="preprocessor">#define SSI_IDR_OFFSET _u(0x00000058)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a00226decaee5c2a53067bbd0d11e895b">  654</a></span><span class="preprocessor">#define SSI_IDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2ff6f15581c70ebf90146a204c52c13a">  655</a></span><span class="preprocessor">#define SSI_IDR_RESET  _u(0x51535049)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">// Field       : SSI_IDR_IDCODE</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">// Description : Peripheral dentification code</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a186f1f41144c73178b7c3536c0577c9d">  659</a></span><span class="preprocessor">#define SSI_IDR_IDCODE_RESET  _u(0x51535049)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae86ac7f8b1dee0b478273747523d28df">  660</a></span><span class="preprocessor">#define SSI_IDR_IDCODE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a94078c621dcd530715695e940b23967c">  661</a></span><span class="preprocessor">#define SSI_IDR_IDCODE_MSB    _u(31)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a84448d335e65a8f3f8c88dd27d6d8757">  662</a></span><span class="preprocessor">#define SSI_IDR_IDCODE_LSB    _u(0)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a202f60b67f22726fcac47593de29f10d">  663</a></span><span class="preprocessor">#define SSI_IDR_IDCODE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">// Register    : SSI_SSI_VERSION_ID</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">// Description : Version ID</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7574d8cc800ff855780a296dc34daf47">  667</a></span><span class="preprocessor">#define SSI_SSI_VERSION_ID_OFFSET _u(0x0000005c)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad6126ef786bb2136f11007c7c92e634d">  668</a></span><span class="preprocessor">#define SSI_SSI_VERSION_ID_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adf4e5a9d96af7d36d8ff47c7f74b8902">  669</a></span><span class="preprocessor">#define SSI_SSI_VERSION_ID_RESET  _u(0x3430312a)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">// Field       : SSI_SSI_VERSION_ID_SSI_COMP_VERSION</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">// Description : SNPS component version (format X.YY)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac04f22346157450358a6f1fa09113681">  673</a></span><span class="preprocessor">#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_RESET  _u(0x3430312a)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9a9ef9e4466f95fea7259320b31b4abb">  674</a></span><span class="preprocessor">#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a34da0d338c5b2e96c84d755d9963a4b4">  675</a></span><span class="preprocessor">#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_MSB    _u(31)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a68b88594d0de9c730c2e3df3483ebf3a">  676</a></span><span class="preprocessor">#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_LSB    _u(0)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa8d59d70bcff6fefcb0ab01c6a15f044">  677</a></span><span class="preprocessor">#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">// Register    : SSI_DR0</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">// Description : Data Register 0 (of 36)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afb23f17709ff57b1d15c307cd91c5b22">  681</a></span><span class="preprocessor">#define SSI_DR0_OFFSET _u(0x00000060)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ace083a7048defa938e99e49eab70d469">  682</a></span><span class="preprocessor">#define SSI_DR0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5dfbc57660a9f8823c06b47794285eae">  683</a></span><span class="preprocessor">#define SSI_DR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">// Field       : SSI_DR0_DR</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">// Description : First data register of 36</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9cd7dc37b36e044f2c8134a957fa480d">  687</a></span><span class="preprocessor">#define SSI_DR0_DR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa6a05f7009b4b3a298e7a55dd72b389d">  688</a></span><span class="preprocessor">#define SSI_DR0_DR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aafbc7edfedee8628c62be7656cde087f">  689</a></span><span class="preprocessor">#define SSI_DR0_DR_MSB    _u(31)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1f4745efded0b4ba8466bd0f8297e2f7">  690</a></span><span class="preprocessor">#define SSI_DR0_DR_LSB    _u(0)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0d9a2ddbabe643362bd3d411487dce7c">  691</a></span><span class="preprocessor">#define SSI_DR0_DR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">// Register    : SSI_RX_SAMPLE_DLY</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">// Description : RX sample delay</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa65aed328ec56d487ba5cc9e120dc181">  695</a></span><span class="preprocessor">#define SSI_RX_SAMPLE_DLY_OFFSET _u(0x000000f0)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac701713b05140b7185b415b8e5cd2633">  696</a></span><span class="preprocessor">#define SSI_RX_SAMPLE_DLY_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3a827af3137c035c0b0cf43cdb96aa46">  697</a></span><span class="preprocessor">#define SSI_RX_SAMPLE_DLY_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">// Field       : SSI_RX_SAMPLE_DLY_RSD</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">// Description : RXD sample delay (in SCLK cycles)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a715e6032ff64c1bedefb67494cba8fe7">  701</a></span><span class="preprocessor">#define SSI_RX_SAMPLE_DLY_RSD_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa039711ebd44be424a369affed3d325a">  702</a></span><span class="preprocessor">#define SSI_RX_SAMPLE_DLY_RSD_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a24412e1b3fb4ef4d292962dfdbab2746">  703</a></span><span class="preprocessor">#define SSI_RX_SAMPLE_DLY_RSD_MSB    _u(7)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5320d65c796660a01af21733187bd43e">  704</a></span><span class="preprocessor">#define SSI_RX_SAMPLE_DLY_RSD_LSB    _u(0)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a02e3aaa8bbc9d5e125699a4f03cb8e24">  705</a></span><span class="preprocessor">#define SSI_RX_SAMPLE_DLY_RSD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">// Register    : SSI_SPI_CTRLR0</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">// Description : SPI control</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a112b70049cf15163cb0d568de9804f16">  709</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_OFFSET _u(0x000000f4)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1ae993abd0b77802da40aaba72ba1868">  710</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_BITS   _u(0xff07fb3f)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2e20855265d0947c29b881aa15bd16c3">  711</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_RESET  _u(0x03000000)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">// Field       : SSI_SPI_CTRLR0_XIP_CMD</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">// Description : SPI Command to send in XIP mode (INST_L = 8-bit) or to append</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">//               to Address (INST_L = 0-bit)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abdd4c80f773eaca2c11d3eb064b31df6">  716</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_XIP_CMD_RESET  _u(0x03)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1cb0814f32003942e0e7cae0d192f0a8">  717</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_XIP_CMD_BITS   _u(0xff000000)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9d5b2cd3cb1c2ae03f5dc8cfe1465b99">  718</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_XIP_CMD_MSB    _u(31)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af8e233922fe81e0b40c384907c964a15">  719</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_XIP_CMD_LSB    _u(24)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#accbb0d73b3bba22ad7ffce42e5d859de">  720</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_XIP_CMD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">// Field       : SSI_SPI_CTRLR0_SPI_RXDS_EN</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">// Description : Read data strobe enable</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad5bbe9658c0e1b05a346f6c2f0d98115">  724</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_SPI_RXDS_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9024ce035ac6fa16096547acc1a34f2f">  725</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_SPI_RXDS_EN_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0e40b366451311274c146968308c4210">  726</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_SPI_RXDS_EN_MSB    _u(18)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab79d158a24acb72c64d915d3593f7723">  727</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_SPI_RXDS_EN_LSB    _u(18)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad3e9f0e355eb3d62871a5c8eb81784ac">  728</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_SPI_RXDS_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">// Field       : SSI_SPI_CTRLR0_INST_DDR_EN</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">// Description : Instruction DDR transfer enable</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a217317c27fcb878cb31d320fcd2c32b5">  732</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_DDR_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab81baa223e1f7139d1684a83959d0000">  733</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_DDR_EN_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5e2de3a442dff3d41ecefbdb9568695b">  734</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_DDR_EN_MSB    _u(17)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aeefcf1cfa69d5239ed545b4812b5fbd0">  735</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_DDR_EN_LSB    _u(17)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a554f83fcbba5e8e6107ec125da2c7dd9">  736</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_DDR_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">// Field       : SSI_SPI_CTRLR0_SPI_DDR_EN</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">// Description : SPI DDR transfer enable</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a15552fa73785263c2136879f32e764c3">  740</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_SPI_DDR_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af004414b5e6db31cbd741ca5fe8fe48d">  741</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_SPI_DDR_EN_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a09717907ffaa185e4b43d983bcea701b">  742</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_SPI_DDR_EN_MSB    _u(16)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7799a7b28eb5d7ce8d5a1c22dea4ec6c">  743</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_SPI_DDR_EN_LSB    _u(16)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad651fc15b69ca1f66011e8e712deb24c">  744</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_SPI_DDR_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">// Field       : SSI_SPI_CTRLR0_WAIT_CYCLES</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">// Description : Wait cycles between control frame transmit and data reception</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">//               (in SCLK cycles)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a82c650f96e05b8c877886348b2b40c14">  749</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_WAIT_CYCLES_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a10e27de0dcff979f87010c72e1c2358f">  750</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_WAIT_CYCLES_BITS   _u(0x0000f800)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a20dcba4b95bf3a60f0150d9f4b59e31f">  751</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_WAIT_CYCLES_MSB    _u(15)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab641e71686e650cf84588ed72917c3c6">  752</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_WAIT_CYCLES_LSB    _u(11)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a128f9563d8e584c6003d23040d0fc897">  753</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_WAIT_CYCLES_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">// Field       : SSI_SPI_CTRLR0_INST_L</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">// Description : Instruction length (0/4/8/16b)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">//               0x0 -&gt; No instruction</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">//               0x1 -&gt; 4-bit instruction</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">//               0x2 -&gt; 8-bit instruction</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">//               0x3 -&gt; 16-bit instruction</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2a0b0cff89b9e399e1513b34364b15ed">  761</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4b0d1577284116f913c607b59d209298">  762</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_L_BITS   _u(0x00000300)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a95cb55d5532cc3694e1d9bc404dc0aeb">  763</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_L_MSB    _u(9)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0a4af51253dab8ee07fe1ffefa40f2a3">  764</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_L_LSB    _u(8)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3a18ad04a2adc0098e5ce0943ade12b7">  765</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_L_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a67e7cacbf2f82dd6d308d6fa8e7ee3f8">  766</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_L_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a72c39f4902567f153ddeb7a192be3ee3">  767</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_L_VALUE_4B _u(0x1)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae69fd81fc2621d93aa6bdeb7b03d613f">  768</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_L_VALUE_8B _u(0x2)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a81881ab35c10814a7def334b86759278">  769</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_INST_L_VALUE_16B _u(0x3)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">// Field       : SSI_SPI_CTRLR0_ADDR_L</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">// Description : Address length (0b-60b in 4b increments)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaef645534b840a6fc90fbf9a3e58fe64">  773</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_ADDR_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a61d1511d2ec8fc1bba79c92dbbfd5b63">  774</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_ADDR_L_BITS   _u(0x0000003c)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7b98283063444ffed90b6df58464aa49">  775</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_ADDR_L_MSB    _u(5)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6afaaed6c20c4a82144125f9ab35868a">  776</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_ADDR_L_LSB    _u(2)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a57a46c763cc19dc160971cbf96bf8025">  777</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_ADDR_L_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">// Field       : SSI_SPI_CTRLR0_TRANS_TYPE</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">// Description : Address and instruction transfer format</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">//               0x0 -&gt; Command and address both in standard SPI frame format</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">//               0x1 -&gt; Command in standard SPI format, address in format specified by FRF</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">//               0x2 -&gt; Command and address both in format specified by FRF (e.g. Dual-SPI)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a69ba2454e21fcaea01bf1937b5290fe0">  784</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_TRANS_TYPE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a87b45233bf54c8e00ea801f0564df966">  785</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_TRANS_TYPE_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6835b11383fcb7c23e37994d5652c8bc">  786</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_TRANS_TYPE_MSB    _u(1)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0e844f51578fd5ec12a9dc9fccff31f7">  787</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_TRANS_TYPE_LSB    _u(0)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1eb0dd89f49e29d14813e82dc1677335">  788</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_TRANS_TYPE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9d45eb2d192b65b83a45374268dcd974">  789</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_1C1A _u(0x0)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9a34d1e2c69bfc1a950700e06da709fb">  790</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_1C2A _u(0x1)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a16e2698872a461b982903012e07d3e49">  791</a></span><span class="preprocessor">#define SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_2C2A _u(0x2)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">// Register    : SSI_TXD_DRIVE_EDGE</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">// Description : TX drive edge</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3e23695211b3f2e1dc6c7c14b1dffa26">  795</a></span><span class="preprocessor">#define SSI_TXD_DRIVE_EDGE_OFFSET _u(0x000000f8)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a669f48170b9ee922a4aca5bf5bc67b1d">  796</a></span><span class="preprocessor">#define SSI_TXD_DRIVE_EDGE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab8569c74daef97e6b342af9d3362a243">  797</a></span><span class="preprocessor">#define SSI_TXD_DRIVE_EDGE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">// Field       : SSI_TXD_DRIVE_EDGE_TDE</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">// Description : TXD drive edge</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8bf9824b6fc2b36ed0a374c49fe0480f">  801</a></span><span class="preprocessor">#define SSI_TXD_DRIVE_EDGE_TDE_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abfc78cc3f259125c370c35fd6f5834c0">  802</a></span><span class="preprocessor">#define SSI_TXD_DRIVE_EDGE_TDE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a628fd4a7dd24b749070e2ccb3ac54298">  803</a></span><span class="preprocessor">#define SSI_TXD_DRIVE_EDGE_TDE_MSB    _u(7)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a70dc25181f605e7c9d37dd44047d98a6">  804</a></span><span class="preprocessor">#define SSI_TXD_DRIVE_EDGE_TDE_LSB    _u(0)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa9a2c05321169b2e79aad1fc2470dd3c">  805</a></span><span class="preprocessor">#define SSI_TXD_DRIVE_EDGE_TDE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_SSI_H</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html">ssi.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
