library ieee;
use ieee.std_logic_1164.all;

entity gr_than is
    generic (
        n: integer := 4 -- n = Anzahl der zu vergleichenden Bits
    );

port (
    a, b: in std_logic_vector(n-1 downto 0); -- zwei Eingaenge zum Vergleich
    q: out std_logic -- '1' wenn a > b sonst '0'
    );
end gr_than;

architecture rtl of gr_than is
signal previous_sig: std_logic;
signal q_sig: std_logic;

begin

    process(a, b) 
    begin
        previous_sig <= '1';
        for i in 0 to n-1 loop
            if (previous_sig  = '1' and ((a(n-1-i) = '1') and (b(n-1-i) = '0'))) then
                q_sig <= '1'; 
                exit;
            else
                previous_sig <= previous_sig and (a(n-1-i) xnor b(n-1-i));
            end if;
        end loop;
		q <= q_sig;
    end process;
end rtl;
