#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: SERGIU_LAPTOP

# Sun Mar 23 23:25:44 2025

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd":17:7:17:14|Top entity is set to Toplevel.
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Data_Hub_Packets.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Eject_Signal_Debounce.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_PassThrough.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Pressure_Signal_Debounce.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_RESET.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\DAC_SET.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_ROMEO.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\SweepTable\SweepTable.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\TableSelect.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timing.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Communications\Communications.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Science\Science.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Accelerometer\Accelerometer.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Gyro\Gyro.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Pressure_Sensor\Pressure_Sensor.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Sensors\Sensors.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Data_Saving\Data_Saving.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Eject_Signal_Debounce.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_PassThrough.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Pressure_Signal_Debounce.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_RESET.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\DAC_SET.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_ROMEO.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\SweepTable\SweepTable.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\TableSelect.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timing.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Science\Science.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Accelerometer\Accelerometer.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Gyro\Gyro.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Pressure_Sensor\Pressure_Sensor.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Sensors\Sensors.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Data_Saving\Data_Saving.vhd changed - recompiling
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd":17:7:17:14|Synthesizing work.toplevel.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timing.vhd":46:7:46:12|Synthesizing work.timing.architecture_timing.
Post processing for work.timing.architecture_timing
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd":24:7:24:16|Synthesizing work.timekeeper.architecture_timekeeper.
Post processing for work.timekeeper.architecture_timekeeper
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd":44:8:44:9|Feedback mux created for signal old_1kHz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd":44:8:44:9|Feedback mux created for signal old_1MHz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd":44:8:44:9|Feedback mux created for signal old_1Hz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\TableSelect.vhd":23:7:23:17|Synthesizing work.tableselect.architecture_tableselect.
Post processing for work.tableselect.architecture_tableselect
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\SweepTable\SweepTable.vhd":8:7:8:16|Synthesizing work.sweeptable.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2967:10:2967:18|Synthesizing proasic3.ram512x18.syn_black_box.
Post processing for proasic3.ram512x18.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2722:10:2722:12|Synthesizing proasic3.vcc.syn_black_box.
Post processing for proasic3.vcc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1782:10:1782:12|Synthesizing proasic3.gnd.syn_black_box.
Post processing for proasic3.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1929:10:1929:12|Synthesizing proasic3.inv.syn_black_box.
Post processing for proasic3.inv.syn_black_box
Post processing for work.sweeptable.def_arch
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Sensors\Sensors.vhd":17:7:17:13|Synthesizing work.sensors.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Pressure_Sensor\Pressure_Sensor.vhd":17:7:17:21|Synthesizing work.pressure_sensor.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":24:7:24:29|Synthesizing work.ms5611_01ba03_interface.architecture_ms5611_01ba03_interface.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":76:20:76:21|Using onehot encoding for type state_type. For example, enumeration idle is mapped to "1000000".
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":436:16:436:29|OTHERS clause is not synthesized.
Post processing for work.ms5611_01ba03_interface.architecture_ms5611_01ba03_interface
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Feedback mux created for signal i2c_addr[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit i2c_repeat_start to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit num_bytes(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit num_bytes(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit data_out(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(1) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(2) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(3) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(4) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(5) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(6) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Register bit i2c_addr(7) is always 1.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 0 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 3 to 2 of num_bytes(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning unused register i2c_repeat_start. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd":24:7:24:16|Synthesizing work.i2c_master.architecture_i2c_master.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd":46:20:46:21|Using onehot encoding for type state_type. For example, enumeration idle is mapped to "100000000".
Post processing for work.i2c_master.architecture_i2c_master
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Feedback mux created for signal next_state[0:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.pressure_sensor.rtl
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Gyro\Gyro.vhd":17:7:17:10|Synthesizing work.gyro.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":23:7:23:23|Synthesizing work.l3gd20h_interface.architecture_l3gd20h_interface.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":64:20:64:21|Using onehot encoding for type state_type. For example, enumeration idle is mapped to "10000".
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":305:16:305:29|OTHERS clause is not synthesized.
Post processing for work.l3gd20h_interface.architecture_l3gd20h_interface
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal i2c_addr[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal num_bytes[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal gyro_z[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal gyro_y[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal gyro_x[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal gyro_time[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Feedback mux created for signal temp[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit num_bytes(3) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(1) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(2) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(3) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(4) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(5) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(6) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit i2c_addr(7) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit data_out(4) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Register bit data_out(5) is always 1.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Pruning register bits 5 to 4 of data_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.gyro.rtl
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Accelerometer\Accelerometer.vhd":17:7:17:19|Synthesizing work.accelerometer.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":23:7:23:29|Synthesizing work.lsm303agr_i2c_interface.architecture_lsm303agr_i2c_interface.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":82:20:82:21|Using onehot encoding for type state_type. For example, enumeration idle is mapped to "100000000".
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":203:24:203:37|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":441:16:441:29|OTHERS clause is not synthesized.
Post processing for work.lsm303agr_i2c_interface.architecture_lsm303agr_i2c_interface
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal mag_z[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal mag_y[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal mag_x[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal acc_z[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal acc_y[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal acc_x[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal i2c_addr[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal num_bytes[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal mag_time[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal acc_time[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal temp[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Feedback mux created for signal prev_state[0:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Register bit num_bytes(3) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Register bit i2c_addr(4) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Register bit i2c_addr(5) is always 1.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Register bit i2c_addr(6) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Register bit i2c_addr(7) is always 0.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Pruning register bits 7 to 4 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.accelerometer.rtl
Post processing for work.sensors.rtl
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Science\Science.vhd":17:7:17:13|Synthesizing work.science.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_ROMEO.vhd":25:7:25:17|Synthesizing work.sweep_romeo.architecture_sweep_romeo.
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_ROMEO.vhd":165:28:165:41|OTHERS clause is not synthesized.
Post processing for work.sweep_romeo.architecture_sweep_romeo
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_ROMEO.vhd":75:2:75:3|Feedback mux created for signal sweep_end. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd":10:7:10:17|Synthesizing work.set_lp_gain.behavioral.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd":33:20:33:21|Using onehot encoding for type state_type. For example, enumeration check_g1 is mapped to "10000000".
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd":148:16:148:29|OTHERS clause is not synthesized.
Post processing for work.set_lp_gain.behavioral
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\DAC_SET.vhd":10:7:10:13|Synthesizing work.dac_set.behavioral.
Post processing for work.dac_set.behavioral
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_RESET.vhd":10:7:10:15|Synthesizing work.adc_reset.behavioral.
Post processing for work.adc_reset.behavioral
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_RESET.vhd":37:2:37:3|Feedback mux created for signal state[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":14:7:14:14|Synthesizing work.adc_read.behavioral.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":52:15:52:18|Signal dclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":52:21:52:27|Signal sdi_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.adc_read.behavioral
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":63:2:63:3|Pruning unused register end_point_step_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":63:2:63:3|Pruning unused register chan_4(1 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":24:7:24:21|Synthesizing work.adc_data_packer.architecture_adc_data_packer.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":51:8:51:19|Signal signal_name1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":52:8:52:19|Signal signal_name2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":57:11:57:18|Signal cnt_chan is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":57:21:57:24|Signal chan is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":60:11:60:18|Signal adc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":63:11:63:14|Signal gain is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":64:11:64:15|Signal cntup is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":65:11:65:15|Signal cntdn is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.adc_data_packer.architecture_adc_data_packer
@W: CL271 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":164:8:164:9|Pruning unused bits 11 to 4 of cnt1up_6(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":164:8:164:9|Pruning unused bits 11 to 4 of cnt2up_5(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.science.rtl
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Pressure_Signal_Debounce.vhd":24:7:24:30|Synthesizing work.pressure_signal_debounce.architecture_pressure_signal_debounce.
@N: CD233 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Pressure_Signal_Debounce.vhd":36:20:36:21|Using sequential encoding for type state_type.
Post processing for work.pressure_signal_debounce.architecture_pressure_signal_debounce
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Pressure_Signal_Debounce.vhd":47:4:47:5|Feedback mux created for signal ms_cnt[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2198:10:2198:12|Synthesizing proasic3.or2.syn_black_box.
Post processing for proasic3.or2.syn_black_box
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_PassThrough.vhd":28:7:28:21|Synthesizing work.i2c_passthrough.architecture_i2c_passthrough.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_PassThrough.vhd":41:19:41:20|Using onehot encoding for type i2c_state. For example, enumeration idle is mapped to "10000".
Post processing for work.i2c_passthrough.architecture_i2c_passthrough
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_PassThrough.vhd":51:8:51:9|Feedback mux created for signal cnt[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":26:7:26:16|Synthesizing work.gs_readout.architecture_gs_readout.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":60:20:60:21|Using onehot encoding for type state_type. For example, enumeration state_idle is mapped to "10000000".
@W: CD274 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":237:20:237:23|Incomplete case statement - add more cases or a when others
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":249:16:249:29|OTHERS clause is not synthesized.
Post processing for work.gs_readout.architecture_gs_readout
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":25:7:25:24|Synthesizing work.general_controller.architecture_general_controller.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":116:26:116:27|Using onehot encoding for type uc_tx_state_type. For example, enumeration uc_tx_idle is mapped to "10000000000000000".
@N: CD232 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":137:26:137:27|Using gray code encoding for type uc_rx_state_type.
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":1535:16:1535:29|OTHERS clause is not synthesized.
Post processing for work.general_controller.architecture_general_controller
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":99:4:99:12|Signal C_bias_V1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":98:4:98:12|Signal C_bias_V0 is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning unused register send_flight_state_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning unused register send_telemetry_request_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning unused register send_led4_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning unused register send_led3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning unused register send_console_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning unused register sweep_table_activate_sweep_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning unused register constant_bias_mode_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal delay_counter[19:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal sweep_table_read_value[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal uc_tx_nextstate[0:16]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal Sweep_reset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal Sweep_enabled. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal Bias_enabled. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal SC_we. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal sweep_table_write_value[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal sweep_table_samples_per_step[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal uc_rx_byte[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal command[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(32) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(33) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(34) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(35) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(36) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(37) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(38) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|All reachable assignments to status_bits(39) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal status_bits[63:40]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal status_bits[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal Sweep_skiped_samples[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal Sweep_samples_per_step[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal Sweep_samples_per_point[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal Sweep_points_per_step[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Feedback mux created for signal Sweep_no_steps[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Eject_Signal_Debounce.vhd":24:7:24:27|Synthesizing work.eject_signal_debounce.architecture_eject_signal_debounce.
@N: CD233 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Eject_Signal_Debounce.vhd":39:20:39:21|Using sequential encoding for type state_type.
Post processing for work.eject_signal_debounce.architecture_eject_signal_debounce
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Eject_Signal_Debounce.vhd":51:4:51:5|Feedback mux created for signal ms_cnt[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Data_Saving\Data_Saving.vhd":17:7:17:17|Synthesizing work.data_saving.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":6:7:6:18|Synthesizing work.packet_saver.architecture_packet_saver.
@N: CD233 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":17:20:17:21|Using sequential encoding for type state_type.
Post processing for work.packet_saver.architecture_packet_saver
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd":24:7:24:25|Synthesizing work.interrupt_generator.architecture_interrupt_generator.
Post processing for work.interrupt_generator.architecture_interrupt_generator
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd":44:4:44:5|Pruning unused register state_2. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd":44:4:44:5|Feedback mux created for signal counter[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":8:7:8:17|Synthesizing work.fpga_buffer.def_arch.
@W: CD275 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":48:12:48:15|Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations
@W: CD275 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":115:12:115:14|Component declarations with different initial values are not supported.  Port b of component or2 may have been given a different initial value in two different component declarations
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2884:10:2884:15|Synthesizing proasic3.ram4k9.syn_black_box.
Post processing for proasic3.ram4k9.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":164:10:164:13|Synthesizing proasic3.ao1c.syn_black_box.
Post processing for proasic3.ao1c.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1383:10:1383:15|Synthesizing proasic3.dfn1c0.syn_black_box.
Post processing for proasic3.dfn1c0.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2790:10:2790:14|Synthesizing proasic3.xnor3.syn_black_box.
Post processing for proasic3.xnor3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":14:10:14:13|Synthesizing proasic3.and2.syn_black_box.
Post processing for proasic3.and2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2817:10:2817:13|Synthesizing proasic3.xor2.syn_black_box.
Post processing for proasic3.xor2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2782:10:2782:14|Synthesizing proasic3.xnor2.syn_black_box.
Post processing for proasic3.xnor2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":137:10:137:12|Synthesizing proasic3.ao1.syn_black_box.
Post processing for proasic3.ao1.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1467:10:1467:17|Synthesizing proasic3.dfn1e1c0.syn_black_box.
Post processing for proasic3.dfn1e1c0.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2066:10:2066:15|Synthesizing proasic3.nand3a.syn_black_box.
Post processing for proasic3.nand3a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2032:10:2032:14|Synthesizing proasic3.nand2.syn_black_box.
Post processing for proasic3.nand2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":38:10:38:13|Synthesizing proasic3.and3.syn_black_box.
Post processing for proasic3.and3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2825:10:2825:13|Synthesizing proasic3.xor3.syn_black_box.
Post processing for proasic3.xor3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2206:10:2206:13|Synthesizing proasic3.or2a.syn_black_box.
Post processing for proasic3.or2a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2101:10:2101:14|Synthesizing proasic3.nor2a.syn_black_box.
Post processing for proasic3.nor2a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1511:10:1511:15|Synthesizing proasic3.dfn1p0.syn_black_box.
Post processing for proasic3.dfn1p0.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":191:10:191:13|Synthesizing proasic3.aoi1.syn_black_box.
Post processing for proasic3.aoi1.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":22:10:22:14|Synthesizing proasic3.and2a.syn_black_box.
Post processing for proasic3.and2a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2126:10:2126:14|Synthesizing proasic3.nor3a.syn_black_box.
Post processing for proasic3.nor3a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2222:10:2222:12|Synthesizing proasic3.or3.syn_black_box.
Post processing for proasic3.or3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2852:10:2852:13|Synthesizing proasic3.buff.syn_black_box.
Post processing for proasic3.buff.syn_black_box
Post processing for work.fpga_buffer.def_arch
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2131:4:2131:22|Removing instance 	XNOR3_RBINSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2109:4:2109:10|Removing instance XOR2_74 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2077:4:2077:10|Removing instance XNOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2074:4:2074:10|Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2026:4:2026:19|Removing instance 	DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1947:4:1947:10|Removing instance AND2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1941:4:1941:10|Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1923:4:1923:10|Removing instance AND2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1880:4:1880:9|Removing instance XOR3_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1847:4:1847:10|Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1840:4:1840:10|Removing instance XOR2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1836:4:1836:11|Removing instance XNOR3_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1759:4:1759:12|Removing instance DFN1C0_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1725:4:1725:9|Removing instance AO1_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1694:4:1694:9|Removing instance AO1_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1691:4:1691:10|Removing instance AND2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1662:4:1662:9|Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1659:4:1659:10|Removing instance AND2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1623:4:1623:23|Removing instance 	DFN1C0_RGRYSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1601:4:1601:10|Removing instance AND2_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1593:4:1593:9|Removing instance AO1_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1567:4:1567:10|Removing instance AND2_36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1560:4:1560:11|Removing instance XNOR3_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1541:4:1541:23|Removing instance 	DFN1C0_RGRYSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1473:4:1473:10|Removing instance AND2_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1469:4:1469:15|Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1396:4:1396:10|Removing instance AND2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1385:4:1385:22|Removing instance 	XNOR2_RBINSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1346:4:1346:10|Removing instance XOR2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1334:4:1334:10|Removing instance XNOR3_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1330:4:1330:11|Removing instance XNOR3_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1317:4:1317:9|Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1273:4:1273:10|Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1108:4:1108:10|Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1058:4:1058:10|Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1032:4:1032:9|Removing instance XOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":982:4:982:10|Removing instance XOR2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":978:4:978:10|Removing instance XNOR3_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":971:4:971:10|Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":961:4:961:10|Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":958:4:958:10|Removing instance AND2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":938:4:938:9|Removing instance XOR2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":926:4:926:19|Removing instance 	DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":891:4:891:10|Removing instance AND2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":824:4:824:10|Removing instance AND2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":813:4:813:10|Removing instance XOR2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":799:4:799:10|Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":732:4:732:10|Removing instance AND2_43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":729:4:729:10|Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":726:4:726:10|Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":673:4:673:10|Removing instance AND2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":650:4:650:9|Removing instance AO1_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":614:4:614:9|Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":610:4:610:10|Removing instance XOR2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":584:4:584:10|Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":565:4:565:11|Removing instance DFN1C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":451:4:451:10|Removing instance AND2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":440:4:440:10|Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":436:4:436:9|Removing instance AO1_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":422:4:422:9|Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Post processing for work.data_saving.rtl
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Data_Hub_Packets.vhd":23:7:23:22|Synthesizing work.data_hub_packets.architecture_data_hub_packets.
Post processing for work.data_hub_packets.architecture_data_hub_packets
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Communications\Communications.vhd":17:7:17:20|Synthesizing work.communications.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART_Ext2uC_Switch.vhd":23:7:23:24|Synthesizing work.uart_ext2uc_switch.architecture_uart_ext2uc_switch.
Post processing for work.uart_ext2uc_switch.architecture_uart_ext2uc_switch
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":23:7:23:10|Synthesizing work.uart.architecture_uart.
@N: CD233 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":49:23:49:24|Using sequential encoding for type tx_state_type.
@N: CD233 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":55:23:55:24|Using sequential encoding for type rx_state_type.
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":124:16:124:29|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":192:16:192:29|OTHERS clause is not synthesized.
Post processing for work.uart.architecture_uart
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":67:8:67:9|Feedback mux created for signal tx_byte[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":132:8:132:9|All reachable assignments to test_port are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd":23:7:23:25|Synthesizing work.ffu_command_checker.architecture_ffu_command_checker.
Post processing for work.ffu_command_checker.architecture_ffu_command_checker
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd":49:4:49:5|Pruning unused register command_1(7 downto 0). Make sure that there are no unused intermediate registers.
Post processing for work.communications.rtl
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ClockDivs.vhd":24:7:24:15|Synthesizing work.clockdivs.architecture_clockdivs.
Post processing for work.clockdivs.architecture_clockdivs
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ClockDivs.vhd":115:8:115:9|Feedback mux created for signal cnt_1Hz[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ClockDivs.vhd":115:8:115:9|Feedback mux created for signal clk_1Hz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2858:10:2858:15|Synthesizing proasic3.clkint.syn_black_box.
Post processing for proasic3.clkint.syn_black_box
Post processing for work.toplevel.rtl
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd":888:0:888:17|Removing instance Data_Hub_Packets_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd":49:4:49:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   001
   010
   011
   100
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":132:8:132:9|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":67:8:67:9|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":25:8:25:9|Trying to extract state machine for register word_cnt.
Extracted state machine for register word_cnt
State machine has 2 reachable states with original encodings of:
   01
   10
@W: CL249 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":25:8:25:9|Initial value is not supported on state machine word_cnt
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Eject_Signal_Debounce.vhd":51:4:51:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Register bit delay_counter(14) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Register bit delay_counter(15) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Register bit delay_counter(16) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Register bit delay_counter(17) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Register bit delay_counter(18) is always 0.
@N: CL189 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Register bit delay_counter(19) is always 0.
@W: CL190 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Optimizing register bit SWEEP_state_counter(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Optimizing register bit SWEEP_state_counter(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning register bits 3 to 2 of SWEEP_state_counter(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning register bits 19 to 14 of delay_counter(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Trying to extract state machine for register flight_state.
Extracted state machine for register flight_state
State machine has 5 reachable states with original encodings of:
   00000001
   00000010
   00000011
   00000100
   00000111
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Trying to extract state machine for register uc_rx_state.
Extracted state machine for register uc_rx_state
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Trying to extract state machine for register ext_rx_state.
Extracted state machine for register ext_rx_state
State machine has 3 reachable states with original encodings of:
   001
   010
   011
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning register bits 9 to 15 of uc_tx_nextstate(0 to 16). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning register bits 3 to 1 of ramp(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Register bit 0 always 0, optimizing ...
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":242:8:242:9|Pruning unused register uc_tx_nextstate(uc_tx_idle). Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":133:8:133:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL159 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":46:4:46:16|Input exp_SC_packet is unused.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_PassThrough.vhd":51:8:51:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Pressure_Signal_Debounce.vhd":47:4:47:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd":73:8:73:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":63:2:63:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":63:2:63:3|Pruning register bits 17 to 1 of data_a(17 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":63:2:63:3|Pruning register bits 17 to 1 of data_b(17 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":63:2:63:3|Pruning register bits 17 to 1 of DATA_c4(17 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":63:2:63:3|Pruning register bits 17 to 1 of DATA_c0(17 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":63:2:63:3|Sharing sequential element data_b. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL159 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":20:8:20:9|Input AA is unused.
@N: CL159 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":21:8:21:9|Input AB is unused.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_RESET.vhd":37:2:37:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   0001
   0010
   0100
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\DAC_SET.vhd":56:2:56:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd":65:2:65:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_ROMEO.vhd":75:2:75:3|Trying to extract state machine for register sweep_state.
Extracted state machine for register sweep_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@W: CL260 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd":104:8:104:9|Pruning register bit 1 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Trying to extract state machine for register subState.
Extracted state machine for register subState
State machine has 13 reachable states with original encodings of:
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd":81:8:81:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Pruning register bits 3 to 7 of next_state(0 to 8). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Register bit 0 always 0, optimizing ...
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd":68:8:68:9|Pruning unused register next_state(idle). Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Trying to extract state machine for register subState.
Extracted state machine for register subState
State machine has 9 reachable states with original encodings of:
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   0000001
   0000010
   0001000
   0010000
   0100000
   1000000
@W: CL190 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit calibration_new_data to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 7 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 2 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning unused register calibration_new_data. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C2(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C5(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bits 15 to 1 of C6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Optimizing register bit data_out(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd":99:8:99:9|Pruning register bit 5 of data_out(6 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd":29:8:29:14|Input FMC_NE1 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 95MB peak: 101MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 23 23:25:46 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 23 23:25:46 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 23 23:25:46 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synwork\Toplevel_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 23 23:25:47 2025

###########################################################]
# Sun Mar 23 23:25:47 2025

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel_scck.rpt 
Printing clock  summary report in "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 116MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 116MB)

@N: MO111 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Tristate driver uc_reset_2 (in view: work.General_Controller(architecture_general_controller)) on net uc_reset (in view: work.General_Controller(architecture_general_controller)) has its enable tied to GND.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance ffu_id[7:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance status_new_data (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance en_science_packets (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance ramp_1[0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance man_gain1[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance man_gain2[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance man_gain3[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance man_gain4[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":73:8:73:9|Removing sequential instance SC_packet[63:0] (in view: work.ADC_Data_Packer(architecture_adc_data_packer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":73:8:73:9|Removing sequential instance new_SC_packet (in view: work.ADC_Data_Packer(architecture_adc_data_packer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":75:2:75:3|Removing sequential instance SW_END (in view: work.SWEEP_ROMEO(architecture_sweep_romeo)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\lsm303agr_i2c_interface.vhd":104:8:104:9|Removing sequential instance acc_time[23:0] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\lsm303agr_i2c_interface.vhd":104:8:104:9|Removing sequential instance acc_x[11:0] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\lsm303agr_i2c_interface.vhd":104:8:104:9|Removing sequential instance acc_y[11:0] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\lsm303agr_i2c_interface.vhd":104:8:104:9|Removing sequential instance mag_time[23:0] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\lsm303agr_i2c_interface.vhd":104:8:104:9|Removing sequential instance mag_x[11:0] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\lsm303agr_i2c_interface.vhd":104:8:104:9|Removing sequential instance mag_y[11:0] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\lsm303agr_i2c_interface.vhd":104:8:104:9|Removing sequential instance mag_z[11:0] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\lsm303agr_i2c_interface.vhd":104:8:104:9|Removing sequential instance temp[7:0] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\lsm303agr_i2c_interface.vhd":104:8:104:9|Removing sequential instance acc_new_data (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\lsm303agr_i2c_interface.vhd":104:8:104:9|Removing sequential instance mag_new_data (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Removing sequential instance gyro_time[23:0] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Removing sequential instance temp[7:0] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance pressure_time[23:0] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock        Clock                   Clock
Clock                                   Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------
ClockDivs|clk_1kHz_inferred_clock       32.0 MHz      31.250        inferred     Inferred_clkgroup_6     7    
ClockDivs|clk_50Hz_inferred_clock       32.0 MHz      31.250        inferred     Inferred_clkgroup_7     6    
ClockDivs|clk_800kHz_inferred_clock     32.0 MHz      31.250        inferred     Inferred_clkgroup_1     126  
DAC_SET|ADR_inferred_clock[1]           32.0 MHz      31.250        inferred     Inferred_clkgroup_2     39   
Timing|m_time_inferred_clock[7]         32.0 MHz      31.250        inferred     Inferred_clkgroup_4     35   
Timing|s_time_inferred_clock[5]         32.0 MHz      31.250        inferred     Inferred_clkgroup_3     5    
Toplevel|CLOCK                          32.0 MHz      31.250        inferred     Inferred_clkgroup_0     1490 
Toplevel|FMC_CLK                        32.0 MHz      31.250        inferred     Inferred_clkgroup_5     54   
==============================================================================================================

@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":57:8:57:9|Found inferred clock Toplevel|CLOCK which controls 1490 sequential elements including ClockDivs_0.cnt_800kHz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":76:8:76:9|Found inferred clock ClockDivs|clk_800kHz_inferred_clock which controls 126 sequential elements including ClockDivs_0.cnt_1kHz[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":56:2:56:3|Found inferred clock DAC_SET|ADR_inferred_clock[1] which controls 39 sequential elements including Science_0.DAC_SET_0.state[0:4]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_reset.vhd":37:2:37:3|Found inferred clock Timing|s_time_inferred_clock[5] which controls 5 sequential elements including Science_0.ADC_RESET_0.state[0:2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\eject_signal_debounce.vhd":51:4:51:5|Found inferred clock Timing|m_time_inferred_clock[7] which controls 35 sequential elements including Eject_Signal_Debounce_0.state[0:3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\smartgen\fpga_buffer\fpga_buffer.vhd":2135:4:2135:23|Found inferred clock Toplevel|FMC_CLK which controls 54 sequential elements including Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[5\]\\. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":100:8:100:9|Found inferred clock ClockDivs|clk_1kHz_inferred_clock which controls 7 sequential elements including ClockDivs_0.cnt_50Hz[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":115:8:115:9|Found inferred clock ClockDivs|clk_50Hz_inferred_clock which controls 6 sequential elements including ClockDivs_0.cnt_1Hz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver UC_RESET_t (in view: work.Toplevel(rtl)) on net UC_RESET (in view: work.Toplevel(rtl)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 121MB)

Encoding state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
   100 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ffu_command_checker.vhd":49:4:49:5|There are no possible illegal states for state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker)); safe FSM implementation is not required.
Encoding state machine rx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
Encoding state machine rx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
Encoding state machine word_cnt[0:1] (in view: work.Packet_Saver(architecture_packet_saver))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":25:8:25:9|There are no possible illegal states for state machine word_cnt[0:1] (in view: work.Packet_Saver(architecture_packet_saver)); safe FSM implementation is not required.
Encoding state machine state[0:3] (in view: work.Eject_Signal_Debounce(architecture_eject_signal_debounce))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\eject_signal_debounce.vhd":51:4:51:5|There are no possible illegal states for state machine state[0:3] (in view: work.Eject_Signal_Debounce(architecture_eject_signal_debounce)); safe FSM implementation is not required.
Encoding state machine uc_rx_state[0:31] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000 -> 00000
   00001 -> 00001
   00010 -> 00011
   00011 -> 00010
   00100 -> 00110
   00101 -> 00111
   00110 -> 00101
   00111 -> 00100
   01000 -> 01100
   01001 -> 01101
   01010 -> 01111
   01011 -> 01110
   01100 -> 01010
   01101 -> 01011
   01110 -> 01001
   01111 -> 01000
   10000 -> 11000
   10001 -> 11001
   10010 -> 11011
   10011 -> 11010
   10100 -> 11110
   10101 -> 11111
   10110 -> 11101
   10111 -> 11100
   11000 -> 10100
   11001 -> 10101
   11010 -> 10111
   11011 -> 10110
   11100 -> 10010
   11101 -> 10011
   11110 -> 10001
   11111 -> 10000
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|There are no possible illegal states for state machine uc_rx_state[0:31] (in view: work.General_Controller(architecture_general_controller)); safe FSM implementation is not required.
Encoding state machine flight_state[0:4] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000001 -> 00001
   00000010 -> 00010
   00000011 -> 00100
   00000100 -> 01000
   00000111 -> 10000
Encoding state machine ext_rx_state[0:2] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
Encoding state machine state[0:7] (in view: work.GS_Readout(architecture_gs_readout))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine state[0:4] (in view: work.I2C_PassThrough(architecture_i2c_passthrough))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_passthrough.vhd":51:8:51:9|Removing sequential instance state[4] (in view: work.I2C_PassThrough(architecture_i2c_passthrough)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[0:3] (in view: work.Pressure_Signal_Debounce(architecture_pressure_signal_debounce))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\pressure_signal_debounce.vhd":47:4:47:5|There are no possible illegal states for state machine state[0:3] (in view: work.Pressure_Signal_Debounce(architecture_pressure_signal_debounce)); safe FSM implementation is not required.
Encoding state machine state[0:5] (in view: work.ADC_Data_Packer(architecture_adc_data_packer))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine state[0:5] (in view: work.ADC_READ(behavioral))
original code -> new code
   00000001 -> 000001
   00000010 -> 000010
   00000100 -> 000100
   00001000 -> 001000
   00010000 -> 010000
   00100000 -> 100000
Encoding state machine state[0:2] (in view: work.ADC_RESET(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
Encoding state machine state[0:4] (in view: work.DAC_SET(behavioral))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:7] (in view: work.SET_LP_GAIN(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine sweep_state[0:6] (in view: work.SWEEP_ROMEO(architecture_sweep_romeo))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[0:8] (in view: work.I2C_Master_0(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:8] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:8] (in view: work.I2C_Master_1(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:4] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine subState[0:12] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface))
original code -> new code
   00001 -> 0000000000001
   00010 -> 0000000000010
   00011 -> 0000000000100
   00100 -> 0000000001000
   00101 -> 0000000010000
   00110 -> 0000000100000
   00111 -> 0000001000000
   01000 -> 0000010000000
   01001 -> 0000100000000
   01010 -> 0001000000000
   01011 -> 0010000000000
   01100 -> 0100000000000
   01101 -> 1000000000000
Encoding state machine state[0:8] (in view: work.I2C_Master_2(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:5] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0001000 -> 000100
   0010000 -> 001000
   0100000 -> 010000
   1000000 -> 100000
Encoding state machine subState[0:8] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface))
original code -> new code
   00001 -> 000000001
   00010 -> 000000010
   00011 -> 000000100
   00100 -> 000001000
   00101 -> 000010000
   00110 -> 000100000
   00111 -> 001000000
   01000 -> 010000000
   01001 -> 100000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 127MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 127MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 23 23:25:48 2025

###########################################################]
# Sun Mar 23 23:25:48 2025

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)

@N: MO111 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Tristate driver uc_reset_2 (in view: work.General_Controller(architecture_general_controller)) on net uc_reset (in view: work.General_Controller(architecture_general_controller)) has its enable tied to GND.
@N: MO111 :|Tristate driver UC_RESET_t (in view: work.Toplevel(rtl)) on net UC_RESET (in view: work.Toplevel(rtl)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance cnt_1kHz[8:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":115:8:115:9|Removing sequential instance cnt_1Hz[4:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":100:8:100:9|Removing sequential instance cnt_50Hz[5:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance cnt_4kHz[6:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":57:8:57:9|Removing sequential instance div_by2[4:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":115:8:115:9|Removing sequential instance clk_1Hz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance clk_4kHz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance clk_1kHz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":100:8:100:9|Removing sequential instance clk_50Hz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance General_Controller_0.Sweep_enabled because it is equivalent to instance General_Controller_0.Sweep_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance led1 (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance DAC_zero_value (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance sweep_en (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance led2 (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Removing sequential instance DAC_max_value (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":73:8:73:9|Removing sequential instance point_counter[15:0] (in view: work.ADC_Data_Packer(architecture_adc_data_packer)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":73:8:73:9|Removing sequential instance ACC_chan4[21:0] (in view: work.ADC_Data_Packer(architecture_adc_data_packer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":73:8:73:9|Removing sequential instance ACC_chan0[21:0] (in view: work.ADC_Data_Packer(architecture_adc_data_packer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":63:2:63:3|Removing sequential instance Science_0.ADC_READ_0.DATA_c4_1[0] because it is equivalent to instance Science_0.ADC_READ_0.DATA_c0_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Removing sequential instance gyro_new_data (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Boundary register gyro_new_data (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Removing sequential instance gyro_y[15:0] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Boundary register gyro_y[15:0] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Removing sequential instance gyro_x[15:0] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Boundary register gyro_x[15:0] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance pressure_new_data (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register pressure_new_data (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance microseconds[23:0] (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance seconds[19:0] (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance old_1MHz (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance old_1Hz (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N: MF238 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":69:30:69:43|Found 5-bit incrementor, 'un2_cnt_800khz[4:0]'
Encoding state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
   100 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ffu_command_checker.vhd":49:4:49:5|There are no possible illegal states for state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_1(architecture_uart) instance rx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_1(architecture_uart) instance tx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_1(architecture_uart) instance rx_clk_count[23:31] 
Encoding state machine rx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_1(architecture_uart) instance tx_clk_count[8:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_0(architecture_uart) instance rx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_0(architecture_uart) instance tx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_0(architecture_uart) instance rx_clk_count[23:31] 
Encoding state machine rx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_0(architecture_uart) instance tx_clk_count[8:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\interrupt_generator.vhd":44:4:44:5|Found counter in view:work.Interrupt_Generator(architecture_interrupt_generator) instance counter[9:0] 
Encoding state machine word_cnt[0:1] (in view: work.Packet_Saver(architecture_packet_saver))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":25:8:25:9|There are no possible illegal states for state machine word_cnt[0:1] (in view: work.Packet_Saver(architecture_packet_saver)); safe FSM implementation is not required.
Encoding state machine state[0:3] (in view: work.Eject_Signal_Debounce(architecture_eject_signal_debounce))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\eject_signal_debounce.vhd":51:4:51:5|There are no possible illegal states for state machine state[0:3] (in view: work.Eject_Signal_Debounce(architecture_eject_signal_debounce)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Found counter in view:work.General_Controller(architecture_general_controller) instance SC_packet[63:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Found counter in view:work.General_Controller(architecture_general_controller) instance delay_counter[13:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Found counter in view:work.General_Controller(architecture_general_controller) instance sweep_table_sweep_cnt[15:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Found counter in view:work.General_Controller(architecture_general_controller) instance state_seconds[19:0] 
Encoding state machine uc_rx_state[0:31] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000 -> 00000
   00001 -> 00001
   00010 -> 00011
   00011 -> 00010
   00100 -> 00110
   00101 -> 00111
   00110 -> 00101
   00111 -> 00100
   01000 -> 01100
   01001 -> 01101
   01010 -> 01111
   01011 -> 01110
   01100 -> 01010
   01101 -> 01011
   01110 -> 01001
   01111 -> 01000
   10000 -> 11000
   10001 -> 11001
   10010 -> 11011
   10011 -> 11010
   10100 -> 11110
   10101 -> 11111
   10110 -> 11101
   10111 -> 11100
   11000 -> 10100
   11001 -> 10101
   11010 -> 10111
   11011 -> 10110
   11100 -> 10010
   11101 -> 10011
   11110 -> 10001
   11111 -> 10000
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|There are no possible illegal states for state machine uc_rx_state[0:31] (in view: work.General_Controller(architecture_general_controller)); safe FSM implementation is not required.
Encoding state machine flight_state[0:4] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000001 -> 00001
   00000010 -> 00010
   00000011 -> 00100
   00000100 -> 01000
   00000111 -> 10000
Encoding state machine ext_rx_state[0:2] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Register bit uc_tx_state[9] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Register bit uc_tx_state[10] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Register bit uc_tx_state[11] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Register bit uc_tx_state[12] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":242:8:242:9|Register bit uc_tx_state[14] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[0:7] (in view: work.GS_Readout(architecture_gs_readout))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MF239 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\gs_readout.vhd":104:69:104:76|Found 6-bit decrementor, 'un3_s_vector[5:0]'
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\gs_readout.vhd":133:8:133:9|Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[0:4] (in view: work.I2C_PassThrough(architecture_i2c_passthrough))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_passthrough.vhd":51:8:51:9|Removing sequential instance state[4] (in view: work.I2C_PassThrough(architecture_i2c_passthrough)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[0:3] (in view: work.Pressure_Signal_Debounce(architecture_pressure_signal_debounce))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\pressure_signal_debounce.vhd":47:4:47:5|There are no possible illegal states for state machine state[0:3] (in view: work.Pressure_Signal_Debounce(architecture_pressure_signal_debounce)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":73:8:73:9|Found counter in view:work.ADC_Data_Packer(architecture_adc_data_packer) instance n_point_samples[15:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":73:8:73:9|Found counter in view:work.ADC_Data_Packer(architecture_adc_data_packer) instance n_skipped[15:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":73:8:73:9|Found counter in view:work.ADC_Data_Packer(architecture_adc_data_packer) instance n_points[15:0] 
Encoding state machine state[0:5] (in view: work.ADC_Data_Packer(architecture_adc_data_packer))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Found counter in view:work.ADC_Data_Packer(architecture_adc_data_packer) instance cnt1up[3:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Found counter in view:work.ADC_Data_Packer(architecture_adc_data_packer) instance cnt2up[3:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Found counter in view:work.ADC_Data_Packer(architecture_adc_data_packer) instance cnt1dn[7:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Found counter in view:work.ADC_Data_Packer(architecture_adc_data_packer) instance cnt2dn[7:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":63:2:63:3|Found counter in view:work.ADC_READ(behavioral) instance cnt[7:0] 
Encoding state machine state[0:5] (in view: work.ADC_READ(behavioral))
original code -> new code
   00000001 -> 000001
   00000010 -> 000010
   00000100 -> 000100
   00001000 -> 001000
   00010000 -> 010000
   00100000 -> 100000
Encoding state machine state[0:2] (in view: work.ADC_RESET(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":56:2:56:3|Found counter in view:work.DAC_SET(behavioral) instance cnt[4:0] 
Encoding state machine state[0:4] (in view: work.DAC_SET(behavioral))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:7] (in view: work.SET_LP_GAIN(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Sequential instance Science_0.SET_LP_GAIN_0.state[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Sequential instance Science_0.SET_LP_GAIN_0.state[0] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":75:2:75:3|Found counter in view:work.SWEEP_ROMEO(architecture_sweep_romeo) instance step[7:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":75:2:75:3|Found counter in view:work.SWEEP_ROMEO(architecture_sweep_romeo) instance sample_n[15:0] 
Encoding state machine sweep_state[0:6] (in view: work.SWEEP_ROMEO(architecture_sweep_romeo))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Found counter in view:work.I2C_Master_0(architecture_i2c_master) instance byte_cnt[3:0] 
Encoding state machine state[0:8] (in view: work.I2C_Master_0(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Sequential instance Sensors_0.Accelerometer_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.
Encoding state machine state[0:8] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Found counter in view:work.I2C_Master_1(architecture_i2c_master) instance byte_cnt[3:0] 
Encoding state machine state[0:8] (in view: work.I2C_Master_1(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Sequential instance Sensors_0.Gyro_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.
Encoding state machine state[0:4] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine subState[0:12] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface))
original code -> new code
   00001 -> 0000000000001
   00010 -> 0000000000010
   00011 -> 0000000000100
   00100 -> 0000000001000
   00101 -> 0000000010000
   00110 -> 0000000100000
   00111 -> 0000001000000
   01000 -> 0000010000000
   01001 -> 0000100000000
   01010 -> 0001000000000
   01011 -> 0010000000000
   01100 -> 0100000000000
   01101 -> 1000000000000
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Removing sequential instance gyro_z[3] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Boundary register gyro_z[3] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Removing sequential instance gyro_z[2] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Boundary register gyro_z[2] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Removing sequential instance gyro_z[1] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Boundary register gyro_z[1] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Removing sequential instance gyro_z[0] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\l3gd20h_interface.vhd":81:8:81:9|Boundary register gyro_z[0] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Found counter in view:work.I2C_Master_2(architecture_i2c_master) instance byte_cnt[3:0] 
Encoding state machine state[0:8] (in view: work.I2C_Master_2(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Sequential instance Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Found counter in view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface) instance ms_cnt[7:0] 
Encoding state machine state[0:5] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0001000 -> 000100
   0010000 -> 001000
   0100000 -> 010000
   1000000 -> 100000
Encoding state machine subState[0:8] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface))
original code -> new code
   00001 -> 000000001
   00010 -> 000000010
   00011 -> 000000100
   00100 -> 000001000
   00101 -> 000010000
   00110 -> 000100000
   00111 -> 001000000
   01000 -> 010000000
   01001 -> 100000000
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Register bit C_cnt[2] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Register bit C_cnt[1] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Register bit C_cnt[0] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[11] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[11] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[10] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[10] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[9] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[9] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[8] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[8] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[7] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[7] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[6] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[6] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[5] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[5] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[4] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[4] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[3] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[3] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[2] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[2] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[1] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[1] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance temp_raw[0] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Boundary register temp_raw[0] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Found counter in view:work.Timekeeper(architecture_timekeeper) instance milliseconds[23:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":67:4:67:5|Found counter in view:work.Timing(architecture_timing) instance f_time[6:0] 
@N: MF238 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":76:19:76:29|Found 8-bit incrementor, 'un1_m_count_1[7:0]'
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":67:4:67:5|Removing sequential instance f_time[6] (in view: work.Timing(architecture_timing)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":67:4:67:5|Removing sequential instance f_time[5] (in view: work.Timing(architecture_timing)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 129MB peak: 131MB)

@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":56:2:56:3|Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Removing sequential instance Science_0.SET_LP_GAIN_0.L4WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L3WR. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 152MB)

@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2up[3] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2up[2] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2up[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1up[3] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1up[2] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1up[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2up[0] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1up[0] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance Sensors_0.Pressure_Sensor_0.MS5611_01BA03_Interface_0.old_clk_1kHz because it is equivalent to instance Eject_Signal_Debounce_0.old_1kHz. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 149MB peak: 153MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 149MB peak: 153MB)

@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1dn[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1dn[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1dn[5] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1dn[4] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1dn[3] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1dn[2] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1dn[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2dn[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2dn[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2dn[5] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2dn[4] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2dn[3] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2dn[2] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2dn[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt1dn[0] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_data_packer.vhd":164:8:164:9|Register bit Science_0.ADC_Data_Packer_0.cnt2dn[0] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":63:2:63:3|Removing sequential instance Science_0.ADC_READ_0.DATA_c0_1[0] (in view: work.Toplevel(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":63:2:63:3|Removing sequential instance Science_0.ADC_READ_0.data_a[0] (in view: work.Toplevel(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 144MB peak: 180MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 146MB peak: 180MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 146MB peak: 180MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 144MB peak: 180MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 143MB peak: 180MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 206MB peak: 210MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                Fanout, notes                    
-------------------------------------------------------------------------------------------
CLKINT_1 / Y                                              1078 : 964 asynchronous set/reset
Communications_0.UART_1.tx_rdy / Q                        26                               
OR2_0 / Y                                                 48 : 37 asynchronous set/reset   
General_Controller_0.Bias_enabled / Q                     28                               
Sensors_0.Gyro_0.I2C_Master_0.state[8] / Q                26                               
Science_0.SWEEP_ROMEO_0.SW_active / Q                     38                               
GS_Readout_0.un3_s_vector.I_5 / Y                         29                               
GS_Readout_0.subState[0] / Q                              56                               
General_Controller_0.uc_tx_substate[1] / Q                26                               
General_Controller_0.uc_rx_byte[0] / Q                    30                               
General_Controller_0.uc_rx_byte[1] / Q                    25                               
General_Controller_0.uc_rx_byte[2] / Q                    29                               
General_Controller_0.uc_rx_state[0] / Q                   30                               
Data_Saving_0.FPGA_Buffer_0.DFN1C0_WRITE_RESET_P / Q      42 : 42 asynchronous set/reset   
Data_Saving_0.FPGA_Buffer_0.DFN1C0_READ_RESET_P / Q       48 : 48 asynchronous set/reset   
Data_Saving_0.Packet_Saver_0.state[0] / Q                 35                               
Data_Saving_0.Packet_Saver_0.word_cnt[0] / Q              34                               
Sensors_0.Accelerometer_0.I2C_Master_0.scl / Q            25                               
Sensors_0.Gyro_0.I2C_Master_0.scl / Q                     27                               
Sensors_0.Pressure_Sensor_0.I2C_Master_0.scl / Q          29                               
General_Controller_0.SC_packetlde_0 / Y                   64                               
General_Controller_0.N_2220_i_0_a2 / Y                    82                               
Science_0.SWEEP_ROMEO_0.dac1_int_1_sqmuxa_1_i_0 / Y       32                               
General_Controller_0.uc_send48 / Y                        30                               
Science_0.SWEEP_ROMEO_0.step_0_sqmuxa_i_0_o3_0_o2 / Y     26                               
General_Controller_0.st_waddr_1_sqmuxa_i / Y              25                               
General_Controller_0.status_bits_0_sqmuxa / Y             31                               
===========================================================================================

@N: FP130 |Promoting Net ClockDivs_0_clk_800kHz on CLKINT  ClockDivs_0.clk_800kHz_inferred_clock 
@N: FP130 |Promoting Net General_Controller_0.N_2220_i_0 on CLKINT  I_222 
@N: FP130 |Promoting Net General_Controller_0.SC_packete on CLKINT  I_223 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 209MB peak: 214MB)

Replicating Combinational Instance General_Controller_0.status_bits_0_sqmuxa, fanout 31 segments 2
Replicating Combinational Instance General_Controller_0.st_waddr_1_sqmuxa_i, fanout 25 segments 2
Replicating Combinational Instance Science_0.SWEEP_ROMEO_0.step_0_sqmuxa_i_0_o3_0_o2, fanout 26 segments 2
Replicating Combinational Instance General_Controller_0.uc_send48, fanout 30 segments 2
Replicating Combinational Instance Science_0.SWEEP_ROMEO_0.dac1_int_1_sqmuxa_1_i_0, fanout 32 segments 2
Replicating Sequential Instance Sensors_0.Pressure_Sensor_0.I2C_Master_0.scl, fanout 29 segments 2
Replicating Sequential Instance Sensors_0.Gyro_0.I2C_Master_0.scl, fanout 27 segments 2
Replicating Sequential Instance Sensors_0.Accelerometer_0.I2C_Master_0.scl, fanout 25 segments 2
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.word_cnt[0], fanout 34 segments 2
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.state[0], fanout 35 segments 2
Replicating Sequential Instance Data_Saving_0.FPGA_Buffer_0.DFN1C0_READ_RESET_P, fanout 48 segments 2
Replicating Sequential Instance Data_Saving_0.FPGA_Buffer_0.DFN1C0_WRITE_RESET_P, fanout 42 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_state[0], fanout 30 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_byte[2], fanout 29 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_byte[1], fanout 25 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_byte[0], fanout 30 segments 2
Replicating Sequential Instance General_Controller_0.uc_tx_substate[1], fanout 26 segments 2
Replicating Sequential Instance GS_Readout_0.subState[0], fanout 56 segments 3
Replicating Combinational Instance GS_Readout_0.un3_s_vector.I_5, fanout 29 segments 2
Replicating Sequential Instance Science_0.SWEEP_ROMEO_0.SW_active, fanout 38 segments 2
Replicating Sequential Instance Sensors_0.Gyro_0.I2C_Master_0.state[8], fanout 26 segments 2
Replicating Sequential Instance General_Controller_0.Bias_enabled, fanout 28 segments 2
Replicating Combinational Instance OR2_0, fanout 50 segments 3
Replicating Sequential Instance Communications_0.UART_1.tx_rdy, fanout 26 segments 2

Added 0 Buffers
Added 26 Cells via replication
	Added 18 Sequential Cells via replication
	Added 8 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 210MB peak: 214MB)

@N: MT611 :|Automatically generated clock ClockDivs|clk_1kHz_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock ClockDivs|clk_50Hz_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 1306 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 142 clock pin(s) of sequential element(s)
0 instances converted, 142 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                             
--------------------------------------------------------------------------------------------------------------------
@K:CKID0005       CLOCK               port                   1251       Timing_0.s_count[7]                         
@K:CKID0006       FMC_CLK             port                   55         Data_Saving_0.FPGA_Buffer_0.\DFN1C0_RGRY[9]\
====================================================================================================================
============================================================================================= Gated/Generated Clocks =============================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                        Explanation                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ClockDivs_0.clk_800kHz         DFN1C1                 109        Sensors_0.Pressure_Sensor_0.I2C_Master_0.bitcnt[3]     No generated or derived clock directive on output of sequential instance
@K:CKID0002       Science_0.DAC_SET_0.ADR[1]     DFN1C1                 16         Science_0.DAC_SET_0.DAC[10]                            No generated or derived clock directive on output of sequential instance
@K:CKID0003       Timing_0.m_time[7]             DFN1C1                 13         Pressure_Signal_Debounce_0.ms_cnt[9]                   No generated or derived clock directive on output of sequential instance
@K:CKID0004       Timing_0.s_time[5]             DFN1C1                 4          Science_0.ADC_RESET_0.state[1]                         No generated or derived clock directive on output of sequential instance
==================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 197MB peak: 214MB)

Writing Analyst data base C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synwork\Toplevel_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 202MB peak: 214MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 205MB peak: 214MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 202MB peak: 214MB)

@W: MT420 |Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"
@W: MT420 |Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"
@W: MT420 |Found inferred clock Timing|m_time_inferred_clock[7] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.m_time[7]"
@W: MT420 |Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"
@W: MT420 |Found inferred clock DAC_SET|ADR_inferred_clock[1] with period 31.25ns. Please declare a user-defined clock on object "n:Science_0.DAC_SET_0.ADR[1]"
@W: MT420 |Found inferred clock ClockDivs|clk_800kHz_inferred_clock with period 31.25ns. Please declare a user-defined clock on object "n:ClockDivs_0.clk_800kHz"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Mar 23 23:25:59 2025
#


Top view:               Toplevel
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    32.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.754

                                        Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------
ClockDivs|clk_800kHz_inferred_clock     32.0 MHz      36.2 MHz      31.250        27.591        1.830      inferred     Inferred_clkgroup_1
DAC_SET|ADR_inferred_clock[1]           32.0 MHz      NA            31.250        NA            NA         inferred     Inferred_clkgroup_2
Timing|m_time_inferred_clock[7]         32.0 MHz      72.0 MHz      31.250        13.893        17.358     inferred     Inferred_clkgroup_4
Timing|s_time_inferred_clock[5]         32.0 MHz      246.3 MHz     31.250        4.060         27.190     inferred     Inferred_clkgroup_3
Toplevel|CLOCK                          32.0 MHz      25.8 MHz      31.250        38.759        -3.754     inferred     Inferred_clkgroup_0
Toplevel|FMC_CLK                        32.0 MHz      64.0 MHz      31.250        15.613        15.637     inferred     Inferred_clkgroup_5
===========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Toplevel|CLOCK                       Toplevel|CLOCK                       |  31.250      0.521   |  31.250      26.005  |  15.625      9.428  |  15.625      -3.754
Toplevel|CLOCK                       ClockDivs|clk_800kHz_inferred_clock  |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -     
Toplevel|CLOCK                       DAC_SET|ADR_inferred_clock[1]        |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -     
Toplevel|CLOCK                       Timing|s_time_inferred_clock[5]      |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|CLOCK                       Timing|m_time_inferred_clock[7]      |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|CLOCK                       Toplevel|FMC_CLK                     |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
ClockDivs|clk_800kHz_inferred_clock  Toplevel|CLOCK                       |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -     
ClockDivs|clk_800kHz_inferred_clock  ClockDivs|clk_800kHz_inferred_clock  |  31.250      26.075  |  31.250      13.324  |  15.625      1.830  |  15.625      8.982 
DAC_SET|ADR_inferred_clock[1]        Toplevel|CLOCK                       |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -     
Timing|s_time_inferred_clock[5]      Timing|s_time_inferred_clock[5]      |  31.250      27.190  |  No paths    -       |  No paths    -      |  No paths    -     
Timing|m_time_inferred_clock[7]      Toplevel|CLOCK                       |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Timing|m_time_inferred_clock[7]      Timing|m_time_inferred_clock[7]      |  31.250      17.358  |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|FMC_CLK                     Toplevel|CLOCK                       |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|FMC_CLK                     Toplevel|FMC_CLK                     |  31.250      15.637  |  No paths    -       |  No paths    -      |  No paths    -     
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ClockDivs|clk_800kHz_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                        Arrival           
Instance                                              Reference                               Type       Pin     Net                  Time        Slack 
                                                      Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------
Sensors_0.Gyro_0.I2C_Master_0.scl                     ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       GYRO_SCL_c           0.737       1.830 
Sensors_0.Accelerometer_0.I2C_Master_0.scl_0          ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       ACCE_SCL_c_0         0.737       2.410 
Sensors_0.Gyro_0.I2C_Master_0.scl_0                   ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       GYRO_SCL_c_0         0.737       2.574 
Sensors_0.Pressure_Sensor_0.I2C_Master_0.scl          ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       PRESSURE_SCL_c       0.737       3.430 
Sensors_0.Pressure_Sensor_0.I2C_Master_0.scl_0        ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       PRESSURE_SCL_c_0     0.580       4.760 
Sensors_0.Accelerometer_0.I2C_Master_0.scl            ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       ACCE_SCL_c           0.580       7.153 
Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[8]     ClockDivs|clk_800kHz_inferred_clock     DFN0P1     Q       state[8]             0.653       8.982 
Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[0]     ClockDivs|clk_800kHz_inferred_clock     DFN0C1     Q       state[0]             0.653       10.052
Sensors_0.Accelerometer_0.I2C_Master_0.state[8]       ClockDivs|clk_800kHz_inferred_clock     DFN0P1     Q       state[8]             0.653       10.853
Sensors_0.Gyro_0.I2C_Master_0.state[0]                ClockDivs|clk_800kHz_inferred_clock     DFN0C1     Q       state[0]             0.653       11.056
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                    Required          
Instance                                                 Reference                               Type       Pin     Net              Time         Slack
                                                         Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[3]                  ClockDivs|clk_800kHz_inferred_clock     DFN0C1     D       bitcnt_12[3]     14.913       1.830
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[3]         ClockDivs|clk_800kHz_inferred_clock     DFN0C1     D       bitcnt_12[3]     14.913       2.410
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[2]                  ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[2]     14.913       2.692
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[2]         ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[2]     14.913       3.272
Sensors_0.Pressure_Sensor_0.I2C_Master_0.bitcnt[3]       ClockDivs|clk_800kHz_inferred_clock     DFN0C1     D       bitcnt_12[3]     14.913       3.430
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[1]                  ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[1]     14.913       3.953
Sensors_0.Pressure_Sensor_0.I2C_Master_0.bitcnt[2]       ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[2]     14.913       4.299
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[1]         ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[1]     14.913       4.462
Sensors_0.Pressure_Sensor_0.I2C_Master_0.byte_cnt[0]     ClockDivs|clk_800kHz_inferred_clock     DFN0C1     D       N_520_mux        14.913       4.760
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[0]                  ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[0]     14.913       4.817
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.625
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.913

    - Propagation time:                      13.083
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.830

    Number of logic level(s):                9
    Starting point:                          Sensors_0.Gyro_0.I2C_Master_0.scl / Q
    Ending point:                            Sensors_0.Gyro_0.I2C_Master_0.bitcnt[3] / D
    The start point is clocked by            ClockDivs|clk_800kHz_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ClockDivs|clk_800kHz_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
Sensors_0.Gyro_0.I2C_Master_0.scl                   DFN1P1     Q        Out     0.737     0.737       -         
GYRO_SCL_c                                          Net        -        -       2.037     -           13        
Sensors_0.Gyro_0.I2C_Master_0.scl_RNI5H8V           NOR2B      B        In      -         2.774       -         
Sensors_0.Gyro_0.I2C_Master_0.scl_RNI5H8V           NOR2B      Y        Out     0.627     3.401       -         
N_436                                               Net        -        -       0.386     -           2         
Sensors_0.Gyro_0.I2C_Master_0.state_RNI4OH91[8]     OR2        B        In      -         3.787       -         
Sensors_0.Gyro_0.I2C_Master_0.state_RNI4OH91[8]     OR2        Y        Out     0.646     4.434       -         
un1_state_6_i_1_0                                   Net        -        -       0.322     -           1         
Sensors_0.Gyro_0.I2C_Master_0.state_RNI9H883[1]     OR2        A        In      -         4.755       -         
Sensors_0.Gyro_0.I2C_Master_0.state_RNI9H883[1]     OR2        Y        Out     0.507     5.262       -         
N_387_1                                             Net        -        -       0.386     -           2         
Sensors_0.Gyro_0.I2C_Master_0.state_RNI3UEN5[0]     NOR2       B        In      -         5.648       -         
Sensors_0.Gyro_0.I2C_Master_0.state_RNI3UEN5[0]     NOR2       Y        Out     0.646     6.295       -         
state_RNI3UEN5[0]                                   Net        -        -       1.669     -           9         
Sensors_0.Gyro_0.I2C_Master_0.un1_bitcnt.I_9        XOR2       B        In      -         7.963       -         
Sensors_0.Gyro_0.I2C_Master_0.un1_bitcnt.I_9        XOR2       Y        Out     0.937     8.900       -         
DWACT_ADD_CI_0_pog_array_0[0]                       Net        -        -       0.322     -           1         
Sensors_0.Gyro_0.I2C_Master_0.un1_bitcnt.I_20       AO1        A        In      -         9.221       -         
Sensors_0.Gyro_0.I2C_Master_0.un1_bitcnt.I_20       AO1        Y        Out     0.520     9.741       -         
DWACT_ADD_CI_0_g_array_1[0]                         Net        -        -       0.386     -           2         
Sensors_0.Gyro_0.I2C_Master_0.un1_bitcnt.I_22       AO1        B        In      -         10.127      -         
Sensors_0.Gyro_0.I2C_Master_0.un1_bitcnt.I_22       AO1        Y        Out     0.567     10.693      -         
DWACT_ADD_CI_0_g_array_12[0]                        Net        -        -       0.322     -           1         
Sensors_0.Gyro_0.I2C_Master_0.un1_bitcnt.I_16       XOR2       B        In      -         11.015      -         
Sensors_0.Gyro_0.I2C_Master_0.un1_bitcnt.I_16       XOR2       Y        Out     0.937     11.951      -         
I_16_1                                              Net        -        -       0.322     -           1         
Sensors_0.Gyro_0.I2C_Master_0.bitcnt_RNO[3]         NOR2B      A        In      -         12.273      -         
Sensors_0.Gyro_0.I2C_Master_0.bitcnt_RNO[3]         NOR2B      Y        Out     0.488     12.761      -         
bitcnt_12[3]                                        Net        -        -       0.322     -           1         
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[3]             DFN0C1     D        In      -         13.083      -         
================================================================================================================
Total path delay (propagation time + setup) of 13.795 is 7.325(53.1%) logic and 6.470(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Timing|m_time_inferred_clock[7]
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                             Arrival           
Instance                                 Reference                           Type       Pin     Net           Time        Slack 
                                         Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------
Pressure_Signal_Debounce_0.state[1]      Timing|m_time_inferred_clock[7]     DFN1C1     Q       state[1]      0.737       17.358
Pressure_Signal_Debounce_0.state[0]      Timing|m_time_inferred_clock[7]     DFN1C1     Q       state[0]      0.737       19.594
Pressure_Signal_Debounce_0.ms_cnt[0]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[0]     0.737       21.464
Pressure_Signal_Debounce_0.ms_cnt[5]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[5]     0.737       22.119
Pressure_Signal_Debounce_0.ms_cnt[4]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[4]     0.737       22.150
Pressure_Signal_Debounce_0.ms_cnt[3]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[3]     0.737       22.232
Pressure_Signal_Debounce_0.ms_cnt[2]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[2]     0.737       22.249
Pressure_Signal_Debounce_0.ms_cnt[1]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[1]     0.737       22.251
Pressure_Signal_Debounce_0.ms_cnt[8]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[8]     0.737       22.409
Pressure_Signal_Debounce_0.ms_cnt[9]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[9]     0.737       22.687
================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                 Required           
Instance                                 Reference                           Type     Pin     Net                 Time         Slack 
                                         Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------
Pressure_Signal_Debounce_0.ms_cnt[7]     Timing|m_time_inferred_clock[7]     DFN1     D       N_20                30.711       17.358
Pressure_Signal_Debounce_0.ms_cnt[9]     Timing|m_time_inferred_clock[7]     DFN1     D       N_16_i              30.711       17.358
Pressure_Signal_Debounce_0.ms_cnt[6]     Timing|m_time_inferred_clock[7]     DFN1     D       N_17                30.711       18.167
Pressure_Signal_Debounce_0.ms_cnt[8]     Timing|m_time_inferred_clock[7]     DFN1     D       N_28                30.711       18.167
Pressure_Signal_Debounce_0.ms_cnt[5]     Timing|m_time_inferred_clock[7]     DFN1     D       N_13                30.711       18.232
Pressure_Signal_Debounce_0.ms_cnt[4]     Timing|m_time_inferred_clock[7]     DFN1     D       ms_cnt_RNO_0[4]     30.711       18.845
Pressure_Signal_Debounce_0.ms_cnt[3]     Timing|m_time_inferred_clock[7]     DFN1     D       N_10                30.711       19.904
Pressure_Signal_Debounce_0.ms_cnt[2]     Timing|m_time_inferred_clock[7]     DFN1     D       ms_cnt_RNO_0[2]     30.711       20.517
Pressure_Signal_Debounce_0.ms_cnt[1]     Timing|m_time_inferred_clock[7]     DFN1     D       ms_cnt_RNO_0[1]     30.711       21.812
Pressure_Signal_Debounce_0.ms_cnt[0]     Timing|m_time_inferred_clock[7]     DFN1     D       N_8                 30.677       22.161
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.711

    - Propagation time:                      13.354
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.358

    Number of logic level(s):                10
    Starting point:                          Pressure_Signal_Debounce_0.state[1] / Q
    Ending point:                            Pressure_Signal_Debounce_0.ms_cnt[7] / D
    The start point is clocked by            Timing|m_time_inferred_clock[7] [rising] on pin CLK
    The end   point is clocked by            Timing|m_time_inferred_clock[7] [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
Pressure_Signal_Debounce_0.state[1]                DFN1C1     Q        Out     0.737     0.737       -         
state[1]                                           Net        -        -       1.423     -           6         
Pressure_Signal_Debounce_0.state_RNI246S9[1]       MX2        S        In      -         2.160       -         
Pressure_Signal_Debounce_0.state_RNI246S9[1]       MX2        Y        Out     0.396     2.557       -         
un1_reset_0_0_o3_1                                 Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.state_RNIBG7GH[1]       OR3        C        In      -         2.878       -         
Pressure_Signal_Debounce_0.state_RNIBG7GH[1]       OR3        Y        Out     0.751     3.629       -         
N_358                                              Net        -        -       0.806     -           3         
Pressure_Signal_Debounce_0.state_RNI02B4I_0[0]     OA1C       A        In      -         4.435       -         
Pressure_Signal_Debounce_0.state_RNI02B4I_0[0]     OA1C       Y        Out     0.931     5.367       -         
state_RNI02B4I_0[0]                                Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_1          AND2       B        In      -         5.753       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_1          AND2       Y        Out     0.516     6.269       -         
DWACT_ADD_CI_0_TMP[0]                              Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_56         NOR2B      A        In      -         6.654       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_56         NOR2B      Y        Out     0.488     7.143       -         
DWACT_ADD_CI_0_g_array_1[0]                        Net        -        -       0.806     -           3         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_55         NOR2B      A        In      -         7.949       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_55         NOR2B      Y        Out     0.488     8.437       -         
DWACT_ADD_CI_0_g_array_2[0]                        Net        -        -       1.184     -           4         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_51         NOR2B      A        In      -         9.621       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_51         NOR2B      Y        Out     0.488     10.109      -         
DWACT_ADD_CI_0_g_array_11[0]                       Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_52         NOR2B      A        In      -         10.495      -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_52         NOR2B      Y        Out     0.488     10.983      -         
DWACT_ADD_CI_0_g_array_12_2[0]                     Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_39         XOR2       B        In      -         11.305      -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_39         XOR2       Y        Out     0.937     12.242      -         
un1_ms_cnt_i_li[2]                                 Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.ms_cnt_RNO[7]           AO1B       A        In      -         12.563      -         
Pressure_Signal_Debounce_0.ms_cnt_RNO[7]           AO1B       Y        Out     0.469     13.032      -         
N_20                                               Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.ms_cnt[7]               DFN1       D        In      -         13.354      -         
===============================================================================================================
Total path delay (propagation time + setup) of 13.892 is 7.229(52.0%) logic and 6.663(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Timing|s_time_inferred_clock[5]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival           
Instance                             Reference                           Type         Pin     Net            Time        Slack 
                                     Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[1]       Timing|s_time_inferred_clock[5]     DFN1E0       Q       state[1]       0.737       27.190
Science_0.ADC_RESET_0.state[0]       Timing|s_time_inferred_clock[5]     DFN1E0       Q       state[0]       0.737       27.750
Science_0.ADC_RESET_0.old_enable     Timing|s_time_inferred_clock[5]     DFN1E1C1     Q       old_enable     0.737       28.843
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                Required           
Instance                             Reference                           Type         Pin     Net            Time         Slack 
                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[0]       Timing|s_time_inferred_clock[5]     DFN1E0       D       N_13           30.711       27.190
Science_0.ADC_RESET_0.old_enable     Timing|s_time_inferred_clock[5]     DFN1E1C1     E       state_d[2]     30.850       28.275
Science_0.ADC_RESET_0.state[1]       Timing|s_time_inferred_clock[5]     DFN1E0       D       N_14           30.711       28.440
Science_0.ADC_RESET_0.ADCRESET       Timing|s_time_inferred_clock[5]     DFN1C1       D       state[1]       30.677       29.133
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.711

    - Propagation time:                      3.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.190

    Number of logic level(s):                2
    Starting point:                          Science_0.ADC_RESET_0.state[1] / Q
    Ending point:                            Science_0.ADC_RESET_0.state[0] / D
    The start point is clocked by            Timing|s_time_inferred_clock[5] [rising] on pin CLK
    The end   point is clocked by            Timing|s_time_inferred_clock[5] [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[1]             DFN1E0     Q        Out     0.737     0.737       -         
state[1]                                   Net        -        -       0.806     -           3         
Science_0.ADC_RESET_0.state_RNIFH4T[0]     NOR2       B        In      -         1.543       -         
Science_0.ADC_RESET_0.state_RNIFH4T[0]     NOR2       Y        Out     0.646     2.190       -         
state_d[2]                                 Net        -        -       0.386     -           2         
Science_0.ADC_RESET_0.state_RNO[0]         NOR3B      B        In      -         2.576       -         
Science_0.ADC_RESET_0.state_RNO[0]         NOR3B      Y        Out     0.624     3.200       -         
N_13                                       Net        -        -       0.322     -           1         
Science_0.ADC_RESET_0.state[0]             DFN1E0     D        In      -         3.521       -         
=======================================================================================================
Total path delay (propagation time + setup) of 4.060 is 2.546(62.7%) logic and 1.514(37.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Toplevel|CLOCK
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                      Arrival           
Instance                              Reference          Type         Pin     Net                                   Time        Slack 
                                      Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we       Toplevel|CLOCK     DFN0C1       Q       led2_net_0                            0.653       -3.754
General_Controller_0.SC_packet[1]     Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_SC_packet[1]     0.737       0.521 
General_Controller_0.SC_packet[0]     Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_SC_packet[0]     0.737       0.568 
General_Controller_0.SC_packet[2]     Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_SC_packet[2]     0.737       0.864 
General_Controller_0.SC_packet[3]     Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_SC_packet[3]     0.737       2.076 
General_Controller_0.SC_packet[4]     Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_SC_packet[4]     0.737       2.276 
General_Controller_0.SC_packet[5]     Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_SC_packet[5]     0.737       3.191 
General_Controller_0.SC_packet[6]     Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_SC_packet[6]     0.737       4.091 
General_Controller_0.SC_packet[7]     Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_SC_packet[7]     0.737       4.991 
General_Controller_0.SC_packet[8]     Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_SC_packet[8]     0.737       5.891 
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                  Required           
Instance                                     Reference          Type         Pin     Net               Time         Slack 
                                             Clock                                                                        
--------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull     Toplevel|CLOCK     DFN1C0       D       OR2_0_Y           15.052       -3.754
General_Controller_0.SC_packet[63]           Toplevel|CLOCK     DFN1E1C1     D       SC_packet_n63     30.711       0.521 
General_Controller_0.SC_packet[62]           Toplevel|CLOCK     DFN1E1C1     D       SC_packet_n62     30.746       1.202 
Data_Saving_0.FPGA_Buffer_0.DFN1C0_full      Toplevel|CLOCK     DFN1C0       D       FULLINT           15.086       1.854 
General_Controller_0.SC_packet[38]           Toplevel|CLOCK     DFN1E1C1     D       SC_packet_n38     30.746       1.913 
General_Controller_0.SC_packet[61]           Toplevel|CLOCK     DFN1E1C1     D       SC_packet_n61     30.746       2.103 
General_Controller_0.SC_packet[37]           Toplevel|CLOCK     DFN1E1C1     D       SC_packet_n37     30.746       2.749 
General_Controller_0.SC_packet[60]           Toplevel|CLOCK     DFN1E1C1     D       SC_packet_n60     30.746       3.003 
General_Controller_0.SC_packet[36]           Toplevel|CLOCK     DFN1E1C1     D       SC_packet_n36     30.746       3.649 
General_Controller_0.SC_packet[59]           Toplevel|CLOCK     DFN1E1C1     D       SC_packet_n59     30.746       3.903 
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.806
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.754

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0C1     Q        Out     0.653     0.653       -         
led2_net_0                                         Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1        B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1        Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1        A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1        Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2       B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2       Y        Out     0.937     6.203       -         
Z\\WBINNXTSHIFT\[4\]\\                             Net        -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2       B        In      -         7.729       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2       Y        Out     0.937     8.665       -         
XOR2_45_Y                                          Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C      A        In      -         8.987       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C      Y        Out     0.525     9.512       -         
N_1                                                Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2        B        In      -         9.833       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2        Y        Out     0.514     10.348      -         
AO1_31_Y                                           Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1        B        In      -         11.154      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1        Y        Out     0.567     11.720      -         
AO1_2_Y                                            Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3       A        In      -         12.106      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3       Y        Out     0.396     12.503      -         
AO1_29_Y                                           Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3       C        In      -         12.824      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3       Y        Out     0.985     13.809      -         
Z\\WDIFF\[8\]\\                                    Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2      B        In      -         14.616      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2      Y        Out     0.937     15.553      -         
XNOR2_13_Y                                         Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C      C        In      -         15.874      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C      Y        Out     0.666     16.540      -         
G_4_1                                              Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1        C        In      -         16.861      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1        Y        Out     0.666     17.527      -         
DFN1C0_afull_RNO_1                                 Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D       B        In      -         17.848      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D       Y        Out     0.636     18.484      -         
OR2_0_Y                                            Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0     D        In      -         18.806      -         
===============================================================================================================
Total path delay (propagation time + setup) of 19.379 is 10.053(51.9%) logic and 9.326(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.654
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.603

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0C1     Q        Out     0.653     0.653       -         
led2_net_0                                         Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1        B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1        Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1        A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1        Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1        B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1        Y        Out     0.598     5.864       -         
AO1_8_Y                                            Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2       B        In      -         6.185       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2       Y        Out     0.937     7.122       -         
Z\\WBINNXTSHIFT\[5\]\\                             Net        -        -       1.639     -           8         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2         XOR2       B        In      -         8.761       -         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2         XOR2       Y        Out     0.937     9.698       -         
XOR2_18_Y                                          Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5         XA1        C        In      -         10.083      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5         XA1        Y        Out     0.645     10.728      -         
G_23_0                                             Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1        A        In      -         11.050      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1        Y        Out     0.520     11.569      -         
AO1_2_Y                                            Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3       A        In      -         11.955      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3       Y        Out     0.396     12.351      -         
AO1_29_Y                                           Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3       C        In      -         12.673      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3       Y        Out     0.985     13.658      -         
Z\\WDIFF\[8\]\\                                    Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2      B        In      -         14.464      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2      Y        Out     0.937     15.401      -         
XNOR2_13_Y                                         Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C      C        In      -         15.723      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C      Y        Out     0.666     16.388      -         
G_4_1                                              Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1        C        In      -         16.710      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1        Y        Out     0.666     17.375      -         
DFN1C0_afull_RNO_1                                 Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D       B        In      -         17.697      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D       Y        Out     0.636     18.333      -         
OR2_0_Y                                            Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0     D        In      -         18.654      -         
===============================================================================================================
Total path delay (propagation time + setup) of 19.228 is 10.210(53.1%) logic and 9.018(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.384
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.332

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0C1     Q        Out     0.653     0.653       -         
led2_net_0                                         Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1        B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1        Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1        A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1        Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1        B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1        Y        Out     0.598     5.864       -         
AO1_8_Y                                            Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2       B        In      -         6.185       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2       Y        Out     0.937     7.122       -         
Z\\WBINNXTSHIFT\[5\]\\                             Net        -        -       1.639     -           8         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2_2       NOR2B      B        In      -         8.761       -         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2_2       NOR2B      Y        Out     0.516     9.277       -         
G_31_0                                             Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5_0       MAJ3       C        In      -         9.598       -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5_0       MAJ3       Y        Out     0.723     10.322      -         
G_24_0                                             Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1        C        In      -         10.643      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1        Y        Out     0.655     11.298      -         
AO1_2_Y                                            Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3       A        In      -         11.684      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3       Y        Out     0.396     12.080      -         
AO1_29_Y                                           Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3       C        In      -         12.402      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3       Y        Out     0.985     13.387      -         
Z\\WDIFF\[8\]\\                                    Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2      B        In      -         14.194      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2      Y        Out     0.937     15.130      -         
XNOR2_13_Y                                         Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C      C        In      -         15.452      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C      Y        Out     0.666     16.117      -         
G_4_1                                              Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1        C        In      -         16.439      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1        Y        Out     0.666     17.104      -         
DFN1C0_afull_RNO_1                                 Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D       B        In      -         17.426      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D       Y        Out     0.636     18.062      -         
OR2_0_Y                                            Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0     D        In      -         18.384      -         
===============================================================================================================
Total path delay (propagation time + setup) of 18.957 is 10.003(52.8%) logic and 8.954(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.237
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.186

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0C1     Q        Out     0.653     0.653       -         
led2_net_0                                         Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1        B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1        Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNI5B7A1       XOR2       B        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNI5B7A1       XOR2       Y        Out     0.937     4.555       -         
Z\\WBINNXTSHIFT\[2\]\\                             Net        -        -       1.423     -           6         
Data_Saving_0.FPGA_Buffer_0.INV_8_RNIRR7G1         NOR2B      B        In      -         5.979       -         
Data_Saving_0.FPGA_Buffer_0.INV_8_RNIRR7G1         NOR2B      Y        Out     0.516     6.495       -         
AND2_69_Y                                          Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNITUE55       AO1        C        In      -         6.816       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNITUE55       AO1        Y        Out     0.655     7.471       -         
AO1_14_Y                                           Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C      C        In      -         8.278       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C      Y        Out     0.666     8.943       -         
N_1                                                Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2        B        In      -         9.265       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2        Y        Out     0.514     9.779       -         
AO1_31_Y                                           Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1        B        In      -         10.586      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1        Y        Out     0.567     11.152      -         
AO1_2_Y                                            Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3       A        In      -         11.538      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3       Y        Out     0.396     11.934      -         
AO1_29_Y                                           Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3       C        In      -         12.256      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3       Y        Out     0.985     13.241      -         
Z\\WDIFF\[8\]\\                                    Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2      B        In      -         14.047      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2      Y        Out     0.937     14.984      -         
XNOR2_13_Y                                         Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C      C        In      -         15.306      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C      Y        Out     0.666     15.971      -         
G_4_1                                              Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1        C        In      -         16.293      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1        Y        Out     0.666     16.958      -         
DFN1C0_afull_RNO_1                                 Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D       B        In      -         17.280      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D       Y        Out     0.636     17.916      -         
OR2_0_Y                                            Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0     D        In      -         18.237      -         
===============================================================================================================
Total path delay (propagation time + setup) of 18.811 is 9.965(53.0%) logic and 8.846(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.060
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.009

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0C1     Q        Out     0.653     0.653       -         
led2_net_0                                         Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1        B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1        Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1        A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1        Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2       B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2       Y        Out     0.937     6.203       -         
Z\\WBINNXTSHIFT\[4\]\\                             Net        -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2       B        In      -         7.729       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2       Y        Out     0.937     8.665       -         
XOR2_45_Y                                          Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C      A        In      -         8.987       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C      Y        Out     0.525     9.512       -         
N_1                                                Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2        B        In      -         9.833       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2        Y        Out     0.514     10.348      -         
AO1_31_Y                                           Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1        B        In      -         11.154      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1        Y        Out     0.567     11.720      -         
AO1_2_Y                                            Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3       A        In      -         12.106      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3       Y        Out     0.396     12.503      -         
AO1_29_Y                                           Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3       C        In      -         12.824      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3       Y        Out     0.985     13.809      -         
Z\\WDIFF\[8\]\\                                    Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.OR2A_0                 OR2A       A        In      -         14.616      -         
Data_Saving_0.FPGA_Buffer_0.OR2A_0                 OR2A       Y        Out     0.466     15.082      -         
OR2A_0_Y                                           Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.NAND3A_0               NAND3A     C        In      -         15.467      -         
Data_Saving_0.FPGA_Buffer_0.NAND3A_0               NAND3A     Y        Out     0.624     16.091      -         
NAND3A_0_Y                                         Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0     OR3C       C        In      -         16.413      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0     OR3C       Y        Out     0.641     17.054      -         
G_5_1                                              Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D       A        In      -         17.375      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D       Y        Out     0.363     17.739      -         
OR2_0_Y                                            Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0     D        In      -         18.060      -         
===============================================================================================================
Total path delay (propagation time + setup) of 18.634 is 9.244(49.6%) logic and 9.390(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Toplevel|FMC_CLK
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                        Arrival           
Instance                                                  Reference            Type       Pin     Net                     Time        Slack 
                                                          Clock                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                  Toplevel|FMC_CLK     DFN1P0     Q       empty                   0.580       15.637
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[1\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[1\]\\     0.737       16.613
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[0\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[0\]\\     0.737       16.686
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[2\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[2\]\\     0.737       17.034
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[3\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[3\]\\     0.737       17.063
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[4\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[4\]\\     0.737       17.832
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[5\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[5\]\\     0.737       17.861
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[6\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[6\]\\     0.737       17.861
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[7\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[7\]\\     0.737       17.891
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[6\]\\      Toplevel|FMC_CLK     DFN1C0     Q       Z\\WGRYSYNC\[6\]\\      0.737       20.618
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                            Required           
Instance                                                   Reference            Type       Pin     Net                         Time         Slack 
                                                           Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                   Toplevel|FMC_CLK     DFN1P0     D       EMPTYINT                    30.677       15.637
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[8\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_55_Y                   30.711       17.714
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[9\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_30_Y                   30.711       17.714
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[6\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_56_Y                   30.711       18.134
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[10\]\\          Toplevel|FMC_CLK     DFN1C0     D       XOR2_66_Y                   30.711       18.162
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[7\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_16_Y                   30.711       18.583
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[9\]\\      Toplevel|FMC_CLK     DFN1C0     D       Z\\RBINNXTSHIFT\[9\]\\      30.711       18.972
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[10\]\\     Toplevel|FMC_CLK     DFN1C0     D       Z\\RBINNXTSHIFT\[10\]\\     30.711       18.972
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[5\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_69_Y                   30.711       19.054
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[4\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_63_Y                   30.711       19.118
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.677

    - Propagation time:                      15.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 15.637

    Number of logic level(s):                12
    Starting point:                          Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty / D
    The start point is clocked by            Toplevel|FMC_CLK [rising] on pin CLK
    The end   point is clocked by            Toplevel|FMC_CLK [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                   DFN1P0     Q        Out     0.580     0.580       -         
empty                                                      Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.NAND2_1                        NAND2      A        In      -         0.966       -         
Data_Saving_0.FPGA_Buffer_0.NAND2_1                        NAND2      Y        Out     0.488     1.454       -         
NAND2_1_Y                                                  Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYRE                  AND2       A        In      -         1.776       -         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYRE                  AND2       Y        Out     0.514     2.290       -         
MEMORYRE                                                   Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AND2_61                        AND2       B        In      -         3.097       -         
Data_Saving_0.FPGA_Buffer_0.AND2_61                        AND2       Y        Out     0.627     3.724       -         
AND2_61_Y                                                  Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_17                         AO1        B        In      -         4.110       -         
Data_Saving_0.FPGA_Buffer_0.AO1_17                         AO1        Y        Out     0.598     4.708       -         
AO1_17_Y                                                   Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_18                         AO1        B        In      -         5.514       -         
Data_Saving_0.FPGA_Buffer_0.AO1_18                         AO1        Y        Out     0.598     6.112       -         
AO1_18_Y                                                   Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AO1_35                         AO1        B        In      -         7.296       -         
Data_Saving_0.FPGA_Buffer_0.AO1_35                         AO1        Y        Out     0.598     7.893       -         
AO1_35_Y                                                   Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_26                         AO1        B        In      -         8.700       -         
Data_Saving_0.FPGA_Buffer_0.AO1_26                         AO1        Y        Out     0.598     9.298       -         
AO1_26_Y                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_RBINNXTSHIFT\[9\]\\     XOR2       B        In      -         9.619       -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_RBINNXTSHIFT\[9\]\\     XOR2       Y        Out     0.937     10.556      -         
Z\\RBINNXTSHIFT\[9\]\\                                     Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XNOR2_17                       XNOR2      A        In      -         11.739      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_17                       XNOR2      Y        Out     0.408     12.148      -         
XNOR2_17_Y                                                 Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_63                        AND2       B        In      -         12.469      -         
Data_Saving_0.FPGA_Buffer_0.AND2_63                        AND2       Y        Out     0.627     13.097      -         
AND2_63_Y                                                  Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND3_7                         AND3       A        In      -         13.418      -         
Data_Saving_0.FPGA_Buffer_0.AND3_7                         AND3       Y        Out     0.464     13.882      -         
AND3_7_Y                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_EMPTYINT                  AND2       A        In      -         14.204      -         
Data_Saving_0.FPGA_Buffer_0.AND2_EMPTYINT                  AND2       Y        Out     0.514     14.718      -         
EMPTYINT                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                   DFN1P0     D        In      -         15.040      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 15.613 is 8.126(52.0%) logic and 7.487(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 202MB peak: 214MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 202MB peak: 214MB)

--------------------------------------------------------------------------------
Target Part: A3P250_VQFP100_STD
Report for cell Toplevel.rtl
  Core Cell usage:
              cell count     area count*area
              AND2    91      1.0       91.0
             AND2A     1      1.0        1.0
              AND3    14      1.0       14.0
               AO1   161      1.0      161.0
              AO1A    79      1.0       79.0
              AO1B    15      1.0       15.0
              AO1C    24      1.0       24.0
              AO1D    24      1.0       24.0
              AOI1    19      1.0       19.0
             AOI1B     8      1.0        8.0
               AX1    14      1.0       14.0
              AX1A     2      1.0        2.0
              AX1B     9      1.0        9.0
              AX1C    45      1.0       45.0
              AX1D     5      1.0        5.0
              AX1E     1      1.0        1.0
              AXO5     3      1.0        3.0
             AXOI3     1      1.0        1.0
             AXOI4     2      1.0        2.0
             AXOI5     1      1.0        1.0
             AXOI7     4      1.0        4.0
              BUFF     2      1.0        2.0
            CLKINT     6      0.0        0.0
               GND    38      0.0        0.0
               INV    23      1.0       23.0
              MAJ3     4      1.0        4.0
             MIN3X     2      1.0        2.0
               MX2   390      1.0      390.0
              MX2A    34      1.0       34.0
              MX2B     8      1.0        8.0
              MX2C    10      1.0       10.0
             NAND2     2      1.0        2.0
            NAND3A     4      1.0        4.0
              NOR2   175      1.0      175.0
             NOR2A   332      1.0      332.0
             NOR2B   460      1.0      460.0
              NOR3    38      1.0       38.0
             NOR3A   160      1.0      160.0
             NOR3B   175      1.0      175.0
             NOR3C   176      1.0      176.0
               OA1    68      1.0       68.0
              OA1A    30      1.0       30.0
              OA1B    29      1.0       29.0
              OA1C    55      1.0       55.0
              OAI1     8      1.0        8.0
               OR2   270      1.0      270.0
              OR2A   120      1.0      120.0
              OR2B    48      1.0       48.0
               OR3   194      1.0      194.0
              OR3A    49      1.0       49.0
              OR3B    22      1.0       22.0
              OR3C     9      1.0        9.0
               VCC    38      0.0        0.0
               XA1    11      1.0       11.0
              XA1A     6      1.0        6.0
              XA1B   121      1.0      121.0
              XA1C    12      1.0       12.0
             XNOR2    56      1.0       56.0
             XNOR3    26      1.0       26.0
               XO1    29      1.0       29.0
              XO1A     6      1.0        6.0
              XOR2   304      1.0      304.0
              XOR3    11      1.0       11.0


          DFI1E1C1     2      1.0        2.0
            DFN0C1    43      1.0       43.0
            DFN0E0     6      1.0        6.0
          DFN0E0C1     3      1.0        3.0
          DFN0E0P1     6      1.0        6.0
            DFN0E1     3      1.0        3.0
          DFN0E1C1    78      1.0       78.0
            DFN0P1    17      1.0       17.0
              DFN1    55      1.0       55.0
            DFN1C0    83      1.0       83.0
            DFN1C1   196      1.0      196.0
            DFN1E0   127      1.0      127.0
          DFN1E0C1    92      1.0       92.0
          DFN1E0P1     6      1.0        6.0
            DFN1E1   124      1.0      124.0
          DFN1E1C0     8      1.0        8.0
          DFN1E1C1   502      1.0      502.0
          DFN1E1P1    22      1.0       22.0
            DFN1P0     1      1.0        1.0
            DFN1P1    46      1.0       46.0
              DLN0    16      1.0       16.0
            RAM4K9     4      0.0        0.0
         RAM512X18     2      0.0        0.0
                   -----          ----------
             TOTAL  5526              5438.0


  IO Cell usage:
              cell count
             BIBUF     5
             INBUF    12
            OUTBUF    32
           TRIBUFF     1
                   -----
             TOTAL    50


Core Cells         : 5438 of 6144 (89%)
IO Cells           : 50

  RAM/ROM Usage Summary
Block Rams : 6 of 8 (75%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 38MB peak: 214MB)

Process took 0h:00m:11s realtime, 0h:00m:10s cputime
# Sun Mar 23 23:25:59 2025

###########################################################]
