
MCU_Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005244  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08005350  08005350  00015350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005458  08005458  000200ac  2**0
                  CONTENTS
  4 .ARM          00000000  08005458  08005458  000200ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005458  08005458  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005458  08005458  00015458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800545c  0800545c  0001545c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  08005460  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  200000ac  0800550c  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002f4  0800550c  000202f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d52  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a04  00000000  00000000  00031e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  00034830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d10  00000000  00000000  00035668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001848c  00000000  00000000  00036378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012a84  00000000  00000000  0004e804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b6d5  00000000  00000000  00061288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ec95d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c98  00000000  00000000  000ec9b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000ac 	.word	0x200000ac
 8000128:	00000000 	.word	0x00000000
 800012c:	08005338 	.word	0x08005338

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b0 	.word	0x200000b0
 8000148:	08005338 	.word	0x08005338

0800014c <fsm_automatic>:
#include "input_reading.h"
#include "uart.h"

int t_road_1 = 0, t_road_2 = 0;

void fsm_automatic() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch (status) {
 8000150:	4b8d      	ldr	r3, [pc, #564]	; (8000388 <fsm_automatic+0x23c>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3301      	adds	r3, #1
 8000156:	2b05      	cmp	r3, #5
 8000158:	f200 810a 	bhi.w	8000370 <fsm_automatic+0x224>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <fsm_automatic+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	0800017d 	.word	0x0800017d
 8000168:	08000185 	.word	0x08000185
 800016c:	080001d3 	.word	0x080001d3
 8000170:	08000261 	.word	0x08000261
 8000174:	080002bb 	.word	0x080002bb
 8000178:	0800030b 	.word	0x0800030b
		case INIT:
			status = MODE1;
 800017c:	4b82      	ldr	r3, [pc, #520]	; (8000388 <fsm_automatic+0x23c>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
			break;
 8000182:	e0fe      	b.n	8000382 <fsm_automatic+0x236>
		case MODE1:
			led_config();
 8000184:	f000 f9e4 	bl	8000550 <led_config>
			t_road_1 = T_RED;
 8000188:	4b80      	ldr	r3, [pc, #512]	; (800038c <fsm_automatic+0x240>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	4a80      	ldr	r2, [pc, #512]	; (8000390 <fsm_automatic+0x244>)
 800018e:	6013      	str	r3, [r2, #0]
			t_road_2 = T_GREEN;
 8000190:	4b80      	ldr	r3, [pc, #512]	; (8000394 <fsm_automatic+0x248>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4a80      	ldr	r2, [pc, #512]	; (8000398 <fsm_automatic+0x24c>)
 8000196:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2, "!_____MODE1_____#\n\r", 20, 50);
 8000198:	2332      	movs	r3, #50	; 0x32
 800019a:	2214      	movs	r2, #20
 800019c:	497f      	ldr	r1, [pc, #508]	; (800039c <fsm_automatic+0x250>)
 800019e:	4880      	ldr	r0, [pc, #512]	; (80003a0 <fsm_automatic+0x254>)
 80001a0:	f003 fe8a 	bl	8003eb8 <HAL_UART_Transmit>
			disp_time_uart(t_road_1, t_road_2);
 80001a4:	4b7a      	ldr	r3, [pc, #488]	; (8000390 <fsm_automatic+0x244>)
 80001a6:	681b      	ldr	r3, [r3, #0]
 80001a8:	4a7b      	ldr	r2, [pc, #492]	; (8000398 <fsm_automatic+0x24c>)
 80001aa:	6812      	ldr	r2, [r2, #0]
 80001ac:	4611      	mov	r1, r2
 80001ae:	4618      	mov	r0, r3
 80001b0:	f001 fe7e 	bl	8001eb0 <disp_time_uart>
			setTimer4(1000);
 80001b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001b8:	f001 fd2e 	bl	8001c18 <setTimer4>
			buzzer_period=400;
 80001bc:	4b79      	ldr	r3, [pc, #484]	; (80003a4 <fsm_automatic+0x258>)
 80001be:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80001c2:	601a      	str	r2, [r3, #0]
			volume = 15;
 80001c4:	4b78      	ldr	r3, [pc, #480]	; (80003a8 <fsm_automatic+0x25c>)
 80001c6:	220f      	movs	r2, #15
 80001c8:	601a      	str	r2, [r3, #0]
			status = RED_GREEN;
 80001ca:	4b6f      	ldr	r3, [pc, #444]	; (8000388 <fsm_automatic+0x23c>)
 80001cc:	2201      	movs	r2, #1
 80001ce:	601a      	str	r2, [r3, #0]
			break;
 80001d0:	e0d7      	b.n	8000382 <fsm_automatic+0x236>
		case RED_GREEN:
			led_config();
 80001d2:	f000 f9bd 	bl	8000550 <led_config>
			if (timer4_flag == 1) {
 80001d6:	4b75      	ldr	r3, [pc, #468]	; (80003ac <fsm_automatic+0x260>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	2b01      	cmp	r3, #1
 80001dc:	f040 80ca 	bne.w	8000374 <fsm_automatic+0x228>
				t_road_1--;
 80001e0:	4b6b      	ldr	r3, [pc, #428]	; (8000390 <fsm_automatic+0x244>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	3b01      	subs	r3, #1
 80001e6:	4a6a      	ldr	r2, [pc, #424]	; (8000390 <fsm_automatic+0x244>)
 80001e8:	6013      	str	r3, [r2, #0]
				t_road_2--;
 80001ea:	4b6b      	ldr	r3, [pc, #428]	; (8000398 <fsm_automatic+0x24c>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	3b01      	subs	r3, #1
 80001f0:	4a69      	ldr	r2, [pc, #420]	; (8000398 <fsm_automatic+0x24c>)
 80001f2:	6013      	str	r3, [r2, #0]
				T_CHECK = t_road_2;
 80001f4:	4b68      	ldr	r3, [pc, #416]	; (8000398 <fsm_automatic+0x24c>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a6d      	ldr	r2, [pc, #436]	; (80003b0 <fsm_automatic+0x264>)
 80001fa:	6013      	str	r3, [r2, #0]
				if (t_road_2 <= 0) { // next state pre-setup
 80001fc:	4b66      	ldr	r3, [pc, #408]	; (8000398 <fsm_automatic+0x24c>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	2b00      	cmp	r3, #0
 8000202:	dc0c      	bgt.n	800021e <fsm_automatic+0xd2>
					t_road_2 = T_AMBER;
 8000204:	4b6b      	ldr	r3, [pc, #428]	; (80003b4 <fsm_automatic+0x268>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a63      	ldr	r2, [pc, #396]	; (8000398 <fsm_automatic+0x24c>)
 800020a:	6013      	str	r3, [r2, #0]
					buzzer_period = 75;
 800020c:	4b65      	ldr	r3, [pc, #404]	; (80003a4 <fsm_automatic+0x258>)
 800020e:	224b      	movs	r2, #75	; 0x4b
 8000210:	601a      	str	r2, [r3, #0]
					volume = 100;
 8000212:	4b65      	ldr	r3, [pc, #404]	; (80003a8 <fsm_automatic+0x25c>)
 8000214:	2264      	movs	r2, #100	; 0x64
 8000216:	601a      	str	r2, [r3, #0]
					status = RED_AMBER; // Change state
 8000218:	4b5b      	ldr	r3, [pc, #364]	; (8000388 <fsm_automatic+0x23c>)
 800021a:	2202      	movs	r2, #2
 800021c:	601a      	str	r2, [r3, #0]
				}
				if (T_CHECK <= T_GREEN/2 && T_CHECK > 0) { // next state pre-setup
 800021e:	4b5d      	ldr	r3, [pc, #372]	; (8000394 <fsm_automatic+0x248>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	0fda      	lsrs	r2, r3, #31
 8000224:	4413      	add	r3, r2
 8000226:	105b      	asrs	r3, r3, #1
 8000228:	461a      	mov	r2, r3
 800022a:	4b61      	ldr	r3, [pc, #388]	; (80003b0 <fsm_automatic+0x264>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	429a      	cmp	r2, r3
 8000230:	db09      	blt.n	8000246 <fsm_automatic+0xfa>
 8000232:	4b5f      	ldr	r3, [pc, #380]	; (80003b0 <fsm_automatic+0x264>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	2b00      	cmp	r3, #0
 8000238:	dd05      	ble.n	8000246 <fsm_automatic+0xfa>
					buzzer_period = 200;
 800023a:	4b5a      	ldr	r3, [pc, #360]	; (80003a4 <fsm_automatic+0x258>)
 800023c:	22c8      	movs	r2, #200	; 0xc8
 800023e:	601a      	str	r2, [r3, #0]
					volume = 50;
 8000240:	4b59      	ldr	r3, [pc, #356]	; (80003a8 <fsm_automatic+0x25c>)
 8000242:	2232      	movs	r2, #50	; 0x32
 8000244:	601a      	str	r2, [r3, #0]
				}
				disp_time_uart(t_road_1, t_road_2);
 8000246:	4b52      	ldr	r3, [pc, #328]	; (8000390 <fsm_automatic+0x244>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	4a53      	ldr	r2, [pc, #332]	; (8000398 <fsm_automatic+0x24c>)
 800024c:	6812      	ldr	r2, [r2, #0]
 800024e:	4611      	mov	r1, r2
 8000250:	4618      	mov	r0, r3
 8000252:	f001 fe2d 	bl	8001eb0 <disp_time_uart>
				setTimer4(1000);
 8000256:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800025a:	f001 fcdd 	bl	8001c18 <setTimer4>
			}
			break;
 800025e:	e089      	b.n	8000374 <fsm_automatic+0x228>
		case RED_AMBER:
			led_config();
 8000260:	f000 f976 	bl	8000550 <led_config>
			if (timer4_flag == 1) {
 8000264:	4b51      	ldr	r3, [pc, #324]	; (80003ac <fsm_automatic+0x260>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	2b01      	cmp	r3, #1
 800026a:	f040 8085 	bne.w	8000378 <fsm_automatic+0x22c>
				t_road_1--;
 800026e:	4b48      	ldr	r3, [pc, #288]	; (8000390 <fsm_automatic+0x244>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	3b01      	subs	r3, #1
 8000274:	4a46      	ldr	r2, [pc, #280]	; (8000390 <fsm_automatic+0x244>)
 8000276:	6013      	str	r3, [r2, #0]
				t_road_2--;
 8000278:	4b47      	ldr	r3, [pc, #284]	; (8000398 <fsm_automatic+0x24c>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	3b01      	subs	r3, #1
 800027e:	4a46      	ldr	r2, [pc, #280]	; (8000398 <fsm_automatic+0x24c>)
 8000280:	6013      	str	r3, [r2, #0]
				if (t_road_1 <= 0) { // next state pre-setup
 8000282:	4b43      	ldr	r3, [pc, #268]	; (8000390 <fsm_automatic+0x244>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	2b00      	cmp	r3, #0
 8000288:	dc0a      	bgt.n	80002a0 <fsm_automatic+0x154>
					t_road_1 = T_GREEN;
 800028a:	4b42      	ldr	r3, [pc, #264]	; (8000394 <fsm_automatic+0x248>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	4a40      	ldr	r2, [pc, #256]	; (8000390 <fsm_automatic+0x244>)
 8000290:	6013      	str	r3, [r2, #0]
					t_road_2 = T_RED;
 8000292:	4b3e      	ldr	r3, [pc, #248]	; (800038c <fsm_automatic+0x240>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	4a40      	ldr	r2, [pc, #256]	; (8000398 <fsm_automatic+0x24c>)
 8000298:	6013      	str	r3, [r2, #0]
					status = GREEN_RED; // Change state
 800029a:	4b3b      	ldr	r3, [pc, #236]	; (8000388 <fsm_automatic+0x23c>)
 800029c:	2203      	movs	r2, #3
 800029e:	601a      	str	r2, [r3, #0]
				}
				disp_time_uart(t_road_1, t_road_2);
 80002a0:	4b3b      	ldr	r3, [pc, #236]	; (8000390 <fsm_automatic+0x244>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a3c      	ldr	r2, [pc, #240]	; (8000398 <fsm_automatic+0x24c>)
 80002a6:	6812      	ldr	r2, [r2, #0]
 80002a8:	4611      	mov	r1, r2
 80002aa:	4618      	mov	r0, r3
 80002ac:	f001 fe00 	bl	8001eb0 <disp_time_uart>
				setTimer4(1000);
 80002b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002b4:	f001 fcb0 	bl	8001c18 <setTimer4>
			}
			break;
 80002b8:	e05e      	b.n	8000378 <fsm_automatic+0x22c>
		case GREEN_RED:
			led_config();
 80002ba:	f000 f949 	bl	8000550 <led_config>
			if (timer4_flag == 1) {
 80002be:	4b3b      	ldr	r3, [pc, #236]	; (80003ac <fsm_automatic+0x260>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	2b01      	cmp	r3, #1
 80002c4:	d15a      	bne.n	800037c <fsm_automatic+0x230>
				t_road_1--;
 80002c6:	4b32      	ldr	r3, [pc, #200]	; (8000390 <fsm_automatic+0x244>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	3b01      	subs	r3, #1
 80002cc:	4a30      	ldr	r2, [pc, #192]	; (8000390 <fsm_automatic+0x244>)
 80002ce:	6013      	str	r3, [r2, #0]
				t_road_2--;
 80002d0:	4b31      	ldr	r3, [pc, #196]	; (8000398 <fsm_automatic+0x24c>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	3b01      	subs	r3, #1
 80002d6:	4a30      	ldr	r2, [pc, #192]	; (8000398 <fsm_automatic+0x24c>)
 80002d8:	6013      	str	r3, [r2, #0]
				if (t_road_1 <= 0) { // next state pre-setup
 80002da:	4b2d      	ldr	r3, [pc, #180]	; (8000390 <fsm_automatic+0x244>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	dc06      	bgt.n	80002f0 <fsm_automatic+0x1a4>
					t_road_1 = T_AMBER;
 80002e2:	4b34      	ldr	r3, [pc, #208]	; (80003b4 <fsm_automatic+0x268>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	4a2a      	ldr	r2, [pc, #168]	; (8000390 <fsm_automatic+0x244>)
 80002e8:	6013      	str	r3, [r2, #0]
					status = AMBER_RED; // Change state
 80002ea:	4b27      	ldr	r3, [pc, #156]	; (8000388 <fsm_automatic+0x23c>)
 80002ec:	2204      	movs	r2, #4
 80002ee:	601a      	str	r2, [r3, #0]
				}
				disp_time_uart(t_road_1, t_road_2);
 80002f0:	4b27      	ldr	r3, [pc, #156]	; (8000390 <fsm_automatic+0x244>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a28      	ldr	r2, [pc, #160]	; (8000398 <fsm_automatic+0x24c>)
 80002f6:	6812      	ldr	r2, [r2, #0]
 80002f8:	4611      	mov	r1, r2
 80002fa:	4618      	mov	r0, r3
 80002fc:	f001 fdd8 	bl	8001eb0 <disp_time_uart>
				setTimer4(1000);
 8000300:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000304:	f001 fc88 	bl	8001c18 <setTimer4>
			}
			break;
 8000308:	e038      	b.n	800037c <fsm_automatic+0x230>
		case AMBER_RED:
			led_config();
 800030a:	f000 f921 	bl	8000550 <led_config>
			if (timer4_flag == 1) {
 800030e:	4b27      	ldr	r3, [pc, #156]	; (80003ac <fsm_automatic+0x260>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	2b01      	cmp	r3, #1
 8000314:	d134      	bne.n	8000380 <fsm_automatic+0x234>
				t_road_1--;
 8000316:	4b1e      	ldr	r3, [pc, #120]	; (8000390 <fsm_automatic+0x244>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	3b01      	subs	r3, #1
 800031c:	4a1c      	ldr	r2, [pc, #112]	; (8000390 <fsm_automatic+0x244>)
 800031e:	6013      	str	r3, [r2, #0]
				t_road_2--;
 8000320:	4b1d      	ldr	r3, [pc, #116]	; (8000398 <fsm_automatic+0x24c>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	3b01      	subs	r3, #1
 8000326:	4a1c      	ldr	r2, [pc, #112]	; (8000398 <fsm_automatic+0x24c>)
 8000328:	6013      	str	r3, [r2, #0]
				if (t_road_1 <= 0) { // next state pre-setup
 800032a:	4b19      	ldr	r3, [pc, #100]	; (8000390 <fsm_automatic+0x244>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	2b00      	cmp	r3, #0
 8000330:	dc11      	bgt.n	8000356 <fsm_automatic+0x20a>
					t_road_1 = T_RED;
 8000332:	4b16      	ldr	r3, [pc, #88]	; (800038c <fsm_automatic+0x240>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	4a16      	ldr	r2, [pc, #88]	; (8000390 <fsm_automatic+0x244>)
 8000338:	6013      	str	r3, [r2, #0]
					t_road_2 = T_GREEN;
 800033a:	4b16      	ldr	r3, [pc, #88]	; (8000394 <fsm_automatic+0x248>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	4a16      	ldr	r2, [pc, #88]	; (8000398 <fsm_automatic+0x24c>)
 8000340:	6013      	str	r3, [r2, #0]
					buzzer_period=500;
 8000342:	4b18      	ldr	r3, [pc, #96]	; (80003a4 <fsm_automatic+0x258>)
 8000344:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000348:	601a      	str	r2, [r3, #0]
					volume = 20;
 800034a:	4b17      	ldr	r3, [pc, #92]	; (80003a8 <fsm_automatic+0x25c>)
 800034c:	2214      	movs	r2, #20
 800034e:	601a      	str	r2, [r3, #0]
					status = RED_GREEN; // Change state
 8000350:	4b0d      	ldr	r3, [pc, #52]	; (8000388 <fsm_automatic+0x23c>)
 8000352:	2201      	movs	r2, #1
 8000354:	601a      	str	r2, [r3, #0]
				}
				disp_time_uart(t_road_1, t_road_2);
 8000356:	4b0e      	ldr	r3, [pc, #56]	; (8000390 <fsm_automatic+0x244>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	4a0f      	ldr	r2, [pc, #60]	; (8000398 <fsm_automatic+0x24c>)
 800035c:	6812      	ldr	r2, [r2, #0]
 800035e:	4611      	mov	r1, r2
 8000360:	4618      	mov	r0, r3
 8000362:	f001 fda5 	bl	8001eb0 <disp_time_uart>
				setTimer4(1000);
 8000366:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800036a:	f001 fc55 	bl	8001c18 <setTimer4>
			}
			break;
 800036e:	e007      	b.n	8000380 <fsm_automatic+0x234>
		default:
			break;
 8000370:	bf00      	nop
 8000372:	e006      	b.n	8000382 <fsm_automatic+0x236>
			break;
 8000374:	bf00      	nop
 8000376:	e004      	b.n	8000382 <fsm_automatic+0x236>
			break;
 8000378:	bf00      	nop
 800037a:	e002      	b.n	8000382 <fsm_automatic+0x236>
			break;
 800037c:	bf00      	nop
 800037e:	e000      	b.n	8000382 <fsm_automatic+0x236>
			break;
 8000380:	bf00      	nop
	}
}
 8000382:	bf00      	nop
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	2000000c 	.word	0x2000000c
 800038c:	20000000 	.word	0x20000000
 8000390:	200000c8 	.word	0x200000c8
 8000394:	20000008 	.word	0x20000008
 8000398:	200000cc 	.word	0x200000cc
 800039c:	08005350 	.word	0x08005350
 80003a0:	20000294 	.word	0x20000294
 80003a4:	20000014 	.word	0x20000014
 80003a8:	20000018 	.word	0x20000018
 80003ac:	200001f0 	.word	0x200001f0
 80003b0:	200000d0 	.word	0x200000d0
 80003b4:	20000004 	.word	0x20000004

080003b8 <fsm_red_manual>:
#include "global.h"
#include "fsm_manual.h"
#include "timer.h"
#include "uart.h"

void fsm_red_manual() {
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
	switch(status) {
 80003bc:	4b1c      	ldr	r3, [pc, #112]	; (8000430 <fsm_red_manual+0x78>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2b07      	cmp	r3, #7
 80003c2:	d023      	beq.n	800040c <fsm_red_manual+0x54>
 80003c4:	2b07      	cmp	r3, #7
 80003c6:	dc2c      	bgt.n	8000422 <fsm_red_manual+0x6a>
 80003c8:	2b05      	cmp	r3, #5
 80003ca:	d002      	beq.n	80003d2 <fsm_red_manual+0x1a>
 80003cc:	2b06      	cmp	r3, #6
 80003ce:	d012      	beq.n	80003f6 <fsm_red_manual+0x3e>
				toggle_red();
				setTimer1(500);
			}
			break;
		default:
			break;
 80003d0:	e027      	b.n	8000422 <fsm_red_manual+0x6a>
			led_config();
 80003d2:	f000 f8bd 	bl	8000550 <led_config>
			setTimer1(500);
 80003d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003da:	f001 fc03 	bl	8001be4 <setTimer1>
			HAL_UART_Transmit(&huart2, "!_____MODE2_____#\n\r", 20, 50);
 80003de:	2332      	movs	r3, #50	; 0x32
 80003e0:	2214      	movs	r2, #20
 80003e2:	4914      	ldr	r1, [pc, #80]	; (8000434 <fsm_red_manual+0x7c>)
 80003e4:	4814      	ldr	r0, [pc, #80]	; (8000438 <fsm_red_manual+0x80>)
 80003e6:	f003 fd67 	bl	8003eb8 <HAL_UART_Transmit>
			disp_t_red_uart();
 80003ea:	f001 fcf5 	bl	8001dd8 <disp_t_red_uart>
			status = AUTO_RED;
 80003ee:	4b10      	ldr	r3, [pc, #64]	; (8000430 <fsm_red_manual+0x78>)
 80003f0:	2206      	movs	r2, #6
 80003f2:	601a      	str	r2, [r3, #0]
			break;
 80003f4:	e01a      	b.n	800042c <fsm_red_manual+0x74>
			if (timer1_flag == 1) {
 80003f6:	4b11      	ldr	r3, [pc, #68]	; (800043c <fsm_red_manual+0x84>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	2b01      	cmp	r3, #1
 80003fc:	d113      	bne.n	8000426 <fsm_red_manual+0x6e>
				toggle_red();
 80003fe:	f000 f9f9 	bl	80007f4 <toggle_red>
				setTimer1(500);
 8000402:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000406:	f001 fbed 	bl	8001be4 <setTimer1>
			break;
 800040a:	e00c      	b.n	8000426 <fsm_red_manual+0x6e>
			if (timer1_flag == 1) {
 800040c:	4b0b      	ldr	r3, [pc, #44]	; (800043c <fsm_red_manual+0x84>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	2b01      	cmp	r3, #1
 8000412:	d10a      	bne.n	800042a <fsm_red_manual+0x72>
				toggle_red();
 8000414:	f000 f9ee 	bl	80007f4 <toggle_red>
				setTimer1(500);
 8000418:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800041c:	f001 fbe2 	bl	8001be4 <setTimer1>
			break;
 8000420:	e003      	b.n	800042a <fsm_red_manual+0x72>
			break;
 8000422:	bf00      	nop
 8000424:	e002      	b.n	800042c <fsm_red_manual+0x74>
			break;
 8000426:	bf00      	nop
 8000428:	e000      	b.n	800042c <fsm_red_manual+0x74>
			break;
 800042a:	bf00      	nop
	}
}
 800042c:	bf00      	nop
 800042e:	bd80      	pop	{r7, pc}
 8000430:	2000000c 	.word	0x2000000c
 8000434:	08005364 	.word	0x08005364
 8000438:	20000294 	.word	0x20000294
 800043c:	200001e4 	.word	0x200001e4

08000440 <fsm_amber_manual>:

void fsm_amber_manual() {
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
	switch(status) {
 8000444:	4b1c      	ldr	r3, [pc, #112]	; (80004b8 <fsm_amber_manual+0x78>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	2b0a      	cmp	r3, #10
 800044a:	d023      	beq.n	8000494 <fsm_amber_manual+0x54>
 800044c:	2b0a      	cmp	r3, #10
 800044e:	dc2c      	bgt.n	80004aa <fsm_amber_manual+0x6a>
 8000450:	2b08      	cmp	r3, #8
 8000452:	d002      	beq.n	800045a <fsm_amber_manual+0x1a>
 8000454:	2b09      	cmp	r3, #9
 8000456:	d012      	beq.n	800047e <fsm_amber_manual+0x3e>
				toggle_amber();
				setTimer1(500);
			}
			break;
		default:
			break;
 8000458:	e027      	b.n	80004aa <fsm_amber_manual+0x6a>
			led_config();
 800045a:	f000 f879 	bl	8000550 <led_config>
			setTimer1(500);
 800045e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000462:	f001 fbbf 	bl	8001be4 <setTimer1>
			HAL_UART_Transmit(&huart2, "!_____MODE3_____#\n\r", 20, 50);
 8000466:	2332      	movs	r3, #50	; 0x32
 8000468:	2214      	movs	r2, #20
 800046a:	4914      	ldr	r1, [pc, #80]	; (80004bc <fsm_amber_manual+0x7c>)
 800046c:	4814      	ldr	r0, [pc, #80]	; (80004c0 <fsm_amber_manual+0x80>)
 800046e:	f003 fd23 	bl	8003eb8 <HAL_UART_Transmit>
			disp_t_amber_uart();
 8000472:	f001 fcd5 	bl	8001e20 <disp_t_amber_uart>
			status = AUTO_AMBER;
 8000476:	4b10      	ldr	r3, [pc, #64]	; (80004b8 <fsm_amber_manual+0x78>)
 8000478:	2209      	movs	r2, #9
 800047a:	601a      	str	r2, [r3, #0]
			break;
 800047c:	e01a      	b.n	80004b4 <fsm_amber_manual+0x74>
			if (timer1_flag == 1) {
 800047e:	4b11      	ldr	r3, [pc, #68]	; (80004c4 <fsm_amber_manual+0x84>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	2b01      	cmp	r3, #1
 8000484:	d113      	bne.n	80004ae <fsm_amber_manual+0x6e>
				toggle_amber();
 8000486:	f000 f9cf 	bl	8000828 <toggle_amber>
				setTimer1(500);
 800048a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800048e:	f001 fba9 	bl	8001be4 <setTimer1>
			break;
 8000492:	e00c      	b.n	80004ae <fsm_amber_manual+0x6e>
			if (timer1_flag == 1) {
 8000494:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <fsm_amber_manual+0x84>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	2b01      	cmp	r3, #1
 800049a:	d10a      	bne.n	80004b2 <fsm_amber_manual+0x72>
				toggle_amber();
 800049c:	f000 f9c4 	bl	8000828 <toggle_amber>
				setTimer1(500);
 80004a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004a4:	f001 fb9e 	bl	8001be4 <setTimer1>
			break;
 80004a8:	e003      	b.n	80004b2 <fsm_amber_manual+0x72>
			break;
 80004aa:	bf00      	nop
 80004ac:	e002      	b.n	80004b4 <fsm_amber_manual+0x74>
			break;
 80004ae:	bf00      	nop
 80004b0:	e000      	b.n	80004b4 <fsm_amber_manual+0x74>
			break;
 80004b2:	bf00      	nop
	}
}
 80004b4:	bf00      	nop
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	2000000c 	.word	0x2000000c
 80004bc:	08005378 	.word	0x08005378
 80004c0:	20000294 	.word	0x20000294
 80004c4:	200001e4 	.word	0x200001e4

080004c8 <fsm_green_manual>:

void fsm_green_manual() {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
	switch(status) {
 80004cc:	4b1c      	ldr	r3, [pc, #112]	; (8000540 <fsm_green_manual+0x78>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2b0d      	cmp	r3, #13
 80004d2:	d023      	beq.n	800051c <fsm_green_manual+0x54>
 80004d4:	2b0d      	cmp	r3, #13
 80004d6:	dc2c      	bgt.n	8000532 <fsm_green_manual+0x6a>
 80004d8:	2b0b      	cmp	r3, #11
 80004da:	d002      	beq.n	80004e2 <fsm_green_manual+0x1a>
 80004dc:	2b0c      	cmp	r3, #12
 80004de:	d012      	beq.n	8000506 <fsm_green_manual+0x3e>
				toggle_green();
				setTimer1(500);
			}
			break;
		default:
			break;
 80004e0:	e027      	b.n	8000532 <fsm_green_manual+0x6a>
			led_config();
 80004e2:	f000 f835 	bl	8000550 <led_config>
			setTimer1(500);
 80004e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004ea:	f001 fb7b 	bl	8001be4 <setTimer1>
			HAL_UART_Transmit(&huart2, "!_____MODE4_____#\n\r", 20, 50);
 80004ee:	2332      	movs	r3, #50	; 0x32
 80004f0:	2214      	movs	r2, #20
 80004f2:	4914      	ldr	r1, [pc, #80]	; (8000544 <fsm_green_manual+0x7c>)
 80004f4:	4814      	ldr	r0, [pc, #80]	; (8000548 <fsm_green_manual+0x80>)
 80004f6:	f003 fcdf 	bl	8003eb8 <HAL_UART_Transmit>
			disp_t_green_uart();
 80004fa:	f001 fcb5 	bl	8001e68 <disp_t_green_uart>
			status = AUTO_GREEN;
 80004fe:	4b10      	ldr	r3, [pc, #64]	; (8000540 <fsm_green_manual+0x78>)
 8000500:	220c      	movs	r2, #12
 8000502:	601a      	str	r2, [r3, #0]
			break;
 8000504:	e01a      	b.n	800053c <fsm_green_manual+0x74>
			if (timer1_flag == 1) {
 8000506:	4b11      	ldr	r3, [pc, #68]	; (800054c <fsm_green_manual+0x84>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	2b01      	cmp	r3, #1
 800050c:	d113      	bne.n	8000536 <fsm_green_manual+0x6e>
				toggle_green();
 800050e:	f000 f9a5 	bl	800085c <toggle_green>
				setTimer1(500);
 8000512:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000516:	f001 fb65 	bl	8001be4 <setTimer1>
			break;
 800051a:	e00c      	b.n	8000536 <fsm_green_manual+0x6e>
			if (timer1_flag == 1) {
 800051c:	4b0b      	ldr	r3, [pc, #44]	; (800054c <fsm_green_manual+0x84>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b01      	cmp	r3, #1
 8000522:	d10a      	bne.n	800053a <fsm_green_manual+0x72>
				toggle_green();
 8000524:	f000 f99a 	bl	800085c <toggle_green>
				setTimer1(500);
 8000528:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800052c:	f001 fb5a 	bl	8001be4 <setTimer1>
			break;
 8000530:	e003      	b.n	800053a <fsm_green_manual+0x72>
			break;
 8000532:	bf00      	nop
 8000534:	e002      	b.n	800053c <fsm_green_manual+0x74>
			break;
 8000536:	bf00      	nop
 8000538:	e000      	b.n	800053c <fsm_green_manual+0x74>
			break;
 800053a:	bf00      	nop
	}
}
 800053c:	bf00      	nop
 800053e:	bd80      	pop	{r7, pc}
 8000540:	2000000c 	.word	0x2000000c
 8000544:	0800538c 	.word	0x0800538c
 8000548:	20000294 	.word	0x20000294
 800054c:	200001e4 	.word	0x200001e4

08000550 <led_config>:
void on_red_pedestrian();
void on_green_pedestrian();

void set_buzzer();

void led_config() {
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
	pedestrian_buzzer_config();
 8000554:	f000 f9d8 	bl	8000908 <pedestrian_buzzer_config>
	pedestrian_led_config();
 8000558:	f000 f856 	bl	8000608 <pedestrian_led_config>
	switch (status) {
 800055c:	4b28      	ldr	r3, [pc, #160]	; (8000600 <led_config+0xb0>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2b0b      	cmp	r3, #11
 8000562:	d84a      	bhi.n	80005fa <led_config+0xaa>
 8000564:	a201      	add	r2, pc, #4	; (adr r2, 800056c <led_config+0x1c>)
 8000566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800056a:	bf00      	nop
 800056c:	0800059d 	.word	0x0800059d
 8000570:	080005ab 	.word	0x080005ab
 8000574:	080005b5 	.word	0x080005b5
 8000578:	080005bb 	.word	0x080005bb
 800057c:	080005c5 	.word	0x080005c5
 8000580:	080005cb 	.word	0x080005cb
 8000584:	080005fb 	.word	0x080005fb
 8000588:	080005fb 	.word	0x080005fb
 800058c:	080005db 	.word	0x080005db
 8000590:	080005fb 	.word	0x080005fb
 8000594:	080005fb 	.word	0x080005fb
 8000598:	080005eb 	.word	0x080005eb
		case MODE1:
			off_all_leds_road_1();
 800059c:	f000 f89a 	bl	80006d4 <off_all_leds_road_1>
			off_all_leds_road_2();
 80005a0:	f000 f8ac 	bl	80006fc <off_all_leds_road_2>
			off_pedestrian();
 80005a4:	f000 f974 	bl	8000890 <off_pedestrian>
			break;
 80005a8:	e028      	b.n	80005fc <led_config+0xac>
		case RED_GREEN:
			on_red_road_1();
 80005aa:	f000 f8b7 	bl	800071c <on_red_road_1>
			on_green_road_2();
 80005ae:	f000 f911 	bl	80007d4 <on_green_road_2>

			break;
 80005b2:	e023      	b.n	80005fc <led_config+0xac>
		case RED_AMBER:
			on_amber_road_2();
 80005b4:	f000 f8ea 	bl	800078c <on_amber_road_2>
			break;
 80005b8:	e020      	b.n	80005fc <led_config+0xac>
		case GREEN_RED:
			on_green_road_1();
 80005ba:	f000 f8f7 	bl	80007ac <on_green_road_1>
			on_red_road_2();
 80005be:	f000 f8c1 	bl	8000744 <on_red_road_2>
			break;
 80005c2:	e01b      	b.n	80005fc <led_config+0xac>
		case AMBER_RED:
			on_amber_road_1();
 80005c4:	f000 f8ce 	bl	8000764 <on_amber_road_1>
			break;
 80005c8:	e018      	b.n	80005fc <led_config+0xac>
		case MODE2:
			on_red_road_1();
 80005ca:	f000 f8a7 	bl	800071c <on_red_road_1>
			on_red_road_2();
 80005ce:	f000 f8b9 	bl	8000744 <on_red_road_2>
			toggle_flag = 0;
 80005d2:	4b0c      	ldr	r3, [pc, #48]	; (8000604 <led_config+0xb4>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
			break;
 80005d8:	e010      	b.n	80005fc <led_config+0xac>
		case MODE3:
			on_amber_road_1();
 80005da:	f000 f8c3 	bl	8000764 <on_amber_road_1>
			on_amber_road_2();
 80005de:	f000 f8d5 	bl	800078c <on_amber_road_2>
			toggle_flag = 0;
 80005e2:	4b08      	ldr	r3, [pc, #32]	; (8000604 <led_config+0xb4>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
			break;
 80005e8:	e008      	b.n	80005fc <led_config+0xac>
		case MODE4:
			on_green_road_1();
 80005ea:	f000 f8df 	bl	80007ac <on_green_road_1>
			on_green_road_2();
 80005ee:	f000 f8f1 	bl	80007d4 <on_green_road_2>
			toggle_flag = 0;
 80005f2:	4b04      	ldr	r3, [pc, #16]	; (8000604 <led_config+0xb4>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
			break;
 80005f8:	e000      	b.n	80005fc <led_config+0xac>
		default:
			break;
 80005fa:	bf00      	nop
	}
}
 80005fc:	bf00      	nop
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	2000000c 	.word	0x2000000c
 8000604:	200000d4 	.word	0x200000d4

08000608 <pedestrian_led_config>:
void pedestrian_led_config(){
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	switch (status) {
 800060c:	4b2f      	ldr	r3, [pc, #188]	; (80006cc <pedestrian_led_config+0xc4>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b0b      	cmp	r3, #11
 8000612:	d858      	bhi.n	80006c6 <pedestrian_led_config+0xbe>
 8000614:	a201      	add	r2, pc, #4	; (adr r2, 800061c <pedestrian_led_config+0x14>)
 8000616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800061a:	bf00      	nop
 800061c:	0800064d 	.word	0x0800064d
 8000620:	08000653 	.word	0x08000653
 8000624:	08000667 	.word	0x08000667
 8000628:	0800067b 	.word	0x0800067b
 800062c:	0800068f 	.word	0x0800068f
 8000630:	080006a3 	.word	0x080006a3
 8000634:	080006c7 	.word	0x080006c7
 8000638:	080006c7 	.word	0x080006c7
 800063c:	080006af 	.word	0x080006af
 8000640:	080006c7 	.word	0x080006c7
 8000644:	080006c7 	.word	0x080006c7
 8000648:	080006bb 	.word	0x080006bb
			case MODE1:
				off_pedestrian();
 800064c:	f000 f920 	bl	8000890 <off_pedestrian>
				break;
 8000650:	e03a      	b.n	80006c8 <pedestrian_led_config+0xc0>
			case RED_GREEN:
				if(curr_ped_status==PED_ON){
 8000652:	4b1f      	ldr	r3, [pc, #124]	; (80006d0 <pedestrian_led_config+0xc8>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d102      	bne.n	8000660 <pedestrian_led_config+0x58>
					on_green_pedestrian();
 800065a:	f000 f941 	bl	80008e0 <on_green_pedestrian>
					break;
 800065e:	e033      	b.n	80006c8 <pedestrian_led_config+0xc0>
				}
				off_pedestrian();
 8000660:	f000 f916 	bl	8000890 <off_pedestrian>
				break;
 8000664:	e030      	b.n	80006c8 <pedestrian_led_config+0xc0>
			case RED_AMBER:
				if(curr_ped_status==PED_ON){
 8000666:	4b1a      	ldr	r3, [pc, #104]	; (80006d0 <pedestrian_led_config+0xc8>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d102      	bne.n	8000674 <pedestrian_led_config+0x6c>
					on_green_pedestrian();
 800066e:	f000 f937 	bl	80008e0 <on_green_pedestrian>
					break;
 8000672:	e029      	b.n	80006c8 <pedestrian_led_config+0xc0>
				}
				off_pedestrian();
 8000674:	f000 f90c 	bl	8000890 <off_pedestrian>
				break;
 8000678:	e026      	b.n	80006c8 <pedestrian_led_config+0xc0>
			case GREEN_RED:
				if(curr_ped_status==PED_ON){
 800067a:	4b15      	ldr	r3, [pc, #84]	; (80006d0 <pedestrian_led_config+0xc8>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d102      	bne.n	8000688 <pedestrian_led_config+0x80>
					on_red_pedestrian();
 8000682:	f000 f919 	bl	80008b8 <on_red_pedestrian>
					break;
 8000686:	e01f      	b.n	80006c8 <pedestrian_led_config+0xc0>
				}
				off_pedestrian();
 8000688:	f000 f902 	bl	8000890 <off_pedestrian>
				break;
 800068c:	e01c      	b.n	80006c8 <pedestrian_led_config+0xc0>
			case AMBER_RED:
				if(curr_ped_status==PED_ON){
 800068e:	4b10      	ldr	r3, [pc, #64]	; (80006d0 <pedestrian_led_config+0xc8>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d102      	bne.n	800069c <pedestrian_led_config+0x94>
					on_red_pedestrian();
 8000696:	f000 f90f 	bl	80008b8 <on_red_pedestrian>
					break;
 800069a:	e015      	b.n	80006c8 <pedestrian_led_config+0xc0>
				}
				off_pedestrian();
 800069c:	f000 f8f8 	bl	8000890 <off_pedestrian>
				break;
 80006a0:	e012      	b.n	80006c8 <pedestrian_led_config+0xc0>
			case MODE2:
				curr_ped_status=PED_OFF;
 80006a2:	4b0b      	ldr	r3, [pc, #44]	; (80006d0 <pedestrian_led_config+0xc8>)
 80006a4:	2201      	movs	r2, #1
 80006a6:	701a      	strb	r2, [r3, #0]
				off_pedestrian();
 80006a8:	f000 f8f2 	bl	8000890 <off_pedestrian>
				break;
 80006ac:	e00c      	b.n	80006c8 <pedestrian_led_config+0xc0>
			case MODE3:
				curr_ped_status=PED_OFF;
 80006ae:	4b08      	ldr	r3, [pc, #32]	; (80006d0 <pedestrian_led_config+0xc8>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	701a      	strb	r2, [r3, #0]
				off_pedestrian();
 80006b4:	f000 f8ec 	bl	8000890 <off_pedestrian>
				break;
 80006b8:	e006      	b.n	80006c8 <pedestrian_led_config+0xc0>
			case MODE4:
				curr_ped_status=PED_OFF;
 80006ba:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <pedestrian_led_config+0xc8>)
 80006bc:	2201      	movs	r2, #1
 80006be:	701a      	strb	r2, [r3, #0]
				off_pedestrian();
 80006c0:	f000 f8e6 	bl	8000890 <off_pedestrian>
				break;
 80006c4:	e000      	b.n	80006c8 <pedestrian_led_config+0xc0>
			default:
				break;
 80006c6:	bf00      	nop
		}
}
 80006c8:	bf00      	nop
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	2000000c 	.word	0x2000000c
 80006d0:	20000010 	.word	0x20000010

080006d4 <off_all_leds_road_1>:
void off_all_leds_road_1() {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D2_LED1_GPIO_Port, D2_LED1_Pin, 0);
 80006d8:	2200      	movs	r2, #0
 80006da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006de:	4805      	ldr	r0, [pc, #20]	; (80006f4 <off_all_leds_road_1+0x20>)
 80006e0:	f002 f80d 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D3_LED1_GPIO_Port, D3_LED1_Pin, 0);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2108      	movs	r1, #8
 80006e8:	4803      	ldr	r0, [pc, #12]	; (80006f8 <off_all_leds_road_1+0x24>)
 80006ea:	f002 f808 	bl	80026fe <HAL_GPIO_WritePin>
}
 80006ee:	bf00      	nop
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40010800 	.word	0x40010800
 80006f8:	40010c00 	.word	0x40010c00

080006fc <off_all_leds_road_2>:

void off_all_leds_road_2() {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D4_LED2_GPIO_Port, D4_LED2_Pin, 0);
 8000700:	2200      	movs	r2, #0
 8000702:	2120      	movs	r1, #32
 8000704:	4804      	ldr	r0, [pc, #16]	; (8000718 <off_all_leds_road_2+0x1c>)
 8000706:	f001 fffa 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D5_LED2_GPIO_Port, D5_LED2_Pin, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2110      	movs	r1, #16
 800070e:	4802      	ldr	r0, [pc, #8]	; (8000718 <off_all_leds_road_2+0x1c>)
 8000710:	f001 fff5 	bl	80026fe <HAL_GPIO_WritePin>
}
 8000714:	bf00      	nop
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40010c00 	.word	0x40010c00

0800071c <on_red_road_1>:

void on_red_road_1() {
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D2_LED1_GPIO_Port, D2_LED1_Pin, 1);
 8000720:	2201      	movs	r2, #1
 8000722:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000726:	4805      	ldr	r0, [pc, #20]	; (800073c <on_red_road_1+0x20>)
 8000728:	f001 ffe9 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D3_LED1_GPIO_Port, D3_LED1_Pin, 0);
 800072c:	2200      	movs	r2, #0
 800072e:	2108      	movs	r1, #8
 8000730:	4803      	ldr	r0, [pc, #12]	; (8000740 <on_red_road_1+0x24>)
 8000732:	f001 ffe4 	bl	80026fe <HAL_GPIO_WritePin>
}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40010800 	.word	0x40010800
 8000740:	40010c00 	.word	0x40010c00

08000744 <on_red_road_2>:

void on_red_road_2() {
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D4_LED2_GPIO_Port, D4_LED2_Pin, 1);
 8000748:	2201      	movs	r2, #1
 800074a:	2120      	movs	r1, #32
 800074c:	4804      	ldr	r0, [pc, #16]	; (8000760 <on_red_road_2+0x1c>)
 800074e:	f001 ffd6 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D5_LED2_GPIO_Port, D5_LED2_Pin, 0);
 8000752:	2200      	movs	r2, #0
 8000754:	2110      	movs	r1, #16
 8000756:	4802      	ldr	r0, [pc, #8]	; (8000760 <on_red_road_2+0x1c>)
 8000758:	f001 ffd1 	bl	80026fe <HAL_GPIO_WritePin>
}
 800075c:	bf00      	nop
 800075e:	bd80      	pop	{r7, pc}
 8000760:	40010c00 	.word	0x40010c00

08000764 <on_amber_road_1>:

void on_amber_road_1() {
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D2_LED1_GPIO_Port, D2_LED1_Pin, 1);
 8000768:	2201      	movs	r2, #1
 800076a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800076e:	4805      	ldr	r0, [pc, #20]	; (8000784 <on_amber_road_1+0x20>)
 8000770:	f001 ffc5 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D3_LED1_GPIO_Port, D3_LED1_Pin, 1);
 8000774:	2201      	movs	r2, #1
 8000776:	2108      	movs	r1, #8
 8000778:	4803      	ldr	r0, [pc, #12]	; (8000788 <on_amber_road_1+0x24>)
 800077a:	f001 ffc0 	bl	80026fe <HAL_GPIO_WritePin>
}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40010800 	.word	0x40010800
 8000788:	40010c00 	.word	0x40010c00

0800078c <on_amber_road_2>:

void on_amber_road_2() {
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D4_LED2_GPIO_Port, D4_LED2_Pin, 1);
 8000790:	2201      	movs	r2, #1
 8000792:	2120      	movs	r1, #32
 8000794:	4804      	ldr	r0, [pc, #16]	; (80007a8 <on_amber_road_2+0x1c>)
 8000796:	f001 ffb2 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D5_LED2_GPIO_Port, D5_LED2_Pin, 1);
 800079a:	2201      	movs	r2, #1
 800079c:	2110      	movs	r1, #16
 800079e:	4802      	ldr	r0, [pc, #8]	; (80007a8 <on_amber_road_2+0x1c>)
 80007a0:	f001 ffad 	bl	80026fe <HAL_GPIO_WritePin>
}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40010c00 	.word	0x40010c00

080007ac <on_green_road_1>:

void on_green_road_1() {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D2_LED1_GPIO_Port, D2_LED1_Pin, 0);
 80007b0:	2200      	movs	r2, #0
 80007b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007b6:	4805      	ldr	r0, [pc, #20]	; (80007cc <on_green_road_1+0x20>)
 80007b8:	f001 ffa1 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D3_LED1_GPIO_Port, D3_LED1_Pin, 1);
 80007bc:	2201      	movs	r2, #1
 80007be:	2108      	movs	r1, #8
 80007c0:	4803      	ldr	r0, [pc, #12]	; (80007d0 <on_green_road_1+0x24>)
 80007c2:	f001 ff9c 	bl	80026fe <HAL_GPIO_WritePin>
}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40010800 	.word	0x40010800
 80007d0:	40010c00 	.word	0x40010c00

080007d4 <on_green_road_2>:

void on_green_road_2() {
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D4_LED2_GPIO_Port, D4_LED2_Pin, 0);
 80007d8:	2200      	movs	r2, #0
 80007da:	2120      	movs	r1, #32
 80007dc:	4804      	ldr	r0, [pc, #16]	; (80007f0 <on_green_road_2+0x1c>)
 80007de:	f001 ff8e 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D5_LED2_GPIO_Port, D5_LED2_Pin, 1);
 80007e2:	2201      	movs	r2, #1
 80007e4:	2110      	movs	r1, #16
 80007e6:	4802      	ldr	r0, [pc, #8]	; (80007f0 <on_green_road_2+0x1c>)
 80007e8:	f001 ff89 	bl	80026fe <HAL_GPIO_WritePin>
}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40010c00 	.word	0x40010c00

080007f4 <toggle_red>:


void toggle_red() {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
	if (toggle_flag == 0) {
 80007f8:	4b0a      	ldr	r3, [pc, #40]	; (8000824 <toggle_red+0x30>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d107      	bne.n	8000810 <toggle_red+0x1c>
		on_red_road_1();
 8000800:	f7ff ff8c 	bl	800071c <on_red_road_1>
		on_red_road_2();
 8000804:	f7ff ff9e 	bl	8000744 <on_red_road_2>
		toggle_flag = 1;
 8000808:	4b06      	ldr	r3, [pc, #24]	; (8000824 <toggle_red+0x30>)
 800080a:	2201      	movs	r2, #1
 800080c:	601a      	str	r2, [r3, #0]
	} else {
		off_all_leds_road_1();
		off_all_leds_road_2();
		toggle_flag = 0;
	}
}
 800080e:	e006      	b.n	800081e <toggle_red+0x2a>
		off_all_leds_road_1();
 8000810:	f7ff ff60 	bl	80006d4 <off_all_leds_road_1>
		off_all_leds_road_2();
 8000814:	f7ff ff72 	bl	80006fc <off_all_leds_road_2>
		toggle_flag = 0;
 8000818:	4b02      	ldr	r3, [pc, #8]	; (8000824 <toggle_red+0x30>)
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	200000d4 	.word	0x200000d4

08000828 <toggle_amber>:

void toggle_amber() {
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
	if (toggle_flag == 0) {
 800082c:	4b0a      	ldr	r3, [pc, #40]	; (8000858 <toggle_amber+0x30>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d107      	bne.n	8000844 <toggle_amber+0x1c>
		on_amber_road_1();
 8000834:	f7ff ff96 	bl	8000764 <on_amber_road_1>
		on_amber_road_2();
 8000838:	f7ff ffa8 	bl	800078c <on_amber_road_2>
		toggle_flag = 1;
 800083c:	4b06      	ldr	r3, [pc, #24]	; (8000858 <toggle_amber+0x30>)
 800083e:	2201      	movs	r2, #1
 8000840:	601a      	str	r2, [r3, #0]
	} else {
		off_all_leds_road_1();
		off_all_leds_road_2();
		toggle_flag = 0;
	}
}
 8000842:	e006      	b.n	8000852 <toggle_amber+0x2a>
		off_all_leds_road_1();
 8000844:	f7ff ff46 	bl	80006d4 <off_all_leds_road_1>
		off_all_leds_road_2();
 8000848:	f7ff ff58 	bl	80006fc <off_all_leds_road_2>
		toggle_flag = 0;
 800084c:	4b02      	ldr	r3, [pc, #8]	; (8000858 <toggle_amber+0x30>)
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	200000d4 	.word	0x200000d4

0800085c <toggle_green>:

void toggle_green() {
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
	if (toggle_flag == 0) {
 8000860:	4b0a      	ldr	r3, [pc, #40]	; (800088c <toggle_green+0x30>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d107      	bne.n	8000878 <toggle_green+0x1c>
		on_green_road_1();
 8000868:	f7ff ffa0 	bl	80007ac <on_green_road_1>
		on_green_road_2();
 800086c:	f7ff ffb2 	bl	80007d4 <on_green_road_2>
		toggle_flag = 1;
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <toggle_green+0x30>)
 8000872:	2201      	movs	r2, #1
 8000874:	601a      	str	r2, [r3, #0]
	} else {
		off_all_leds_road_1();
		off_all_leds_road_2();
		toggle_flag = 0;
	}
}
 8000876:	e006      	b.n	8000886 <toggle_green+0x2a>
		off_all_leds_road_1();
 8000878:	f7ff ff2c 	bl	80006d4 <off_all_leds_road_1>
		off_all_leds_road_2();
 800087c:	f7ff ff3e 	bl	80006fc <off_all_leds_road_2>
		toggle_flag = 0;
 8000880:	4b02      	ldr	r3, [pc, #8]	; (800088c <toggle_green+0x30>)
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	200000d4 	.word	0x200000d4

08000890 <off_pedestrian>:

void off_pedestrian(){
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D6_PedLED_GPIO_Port, D6_PedLED_Pin, 0);
 8000894:	2200      	movs	r2, #0
 8000896:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800089a:	4805      	ldr	r0, [pc, #20]	; (80008b0 <off_pedestrian+0x20>)
 800089c:	f001 ff2f 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D7_PedLED_GPIO_Port, D7_PedLED_Pin, 0);
 80008a0:	2200      	movs	r2, #0
 80008a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a6:	4803      	ldr	r0, [pc, #12]	; (80008b4 <off_pedestrian+0x24>)
 80008a8:	f001 ff29 	bl	80026fe <HAL_GPIO_WritePin>
}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40010c00 	.word	0x40010c00
 80008b4:	40010800 	.word	0x40010800

080008b8 <on_red_pedestrian>:
void on_red_pedestrian(){
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D6_PedLED_GPIO_Port, D6_PedLED_Pin, 1);
 80008bc:	2201      	movs	r2, #1
 80008be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008c2:	4805      	ldr	r0, [pc, #20]	; (80008d8 <on_red_pedestrian+0x20>)
 80008c4:	f001 ff1b 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D7_PedLED_GPIO_Port, D7_PedLED_Pin, 0);
 80008c8:	2200      	movs	r2, #0
 80008ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008ce:	4803      	ldr	r0, [pc, #12]	; (80008dc <on_red_pedestrian+0x24>)
 80008d0:	f001 ff15 	bl	80026fe <HAL_GPIO_WritePin>
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40010c00 	.word	0x40010c00
 80008dc:	40010800 	.word	0x40010800

080008e0 <on_green_pedestrian>:
void on_green_pedestrian(){
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (D6_PedLED_GPIO_Port, D6_PedLED_Pin, 0);
 80008e4:	2200      	movs	r2, #0
 80008e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008ea:	4805      	ldr	r0, [pc, #20]	; (8000900 <on_green_pedestrian+0x20>)
 80008ec:	f001 ff07 	bl	80026fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (D7_PedLED_GPIO_Port, D7_PedLED_Pin, 1);
 80008f0:	2201      	movs	r2, #1
 80008f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008f6:	4803      	ldr	r0, [pc, #12]	; (8000904 <on_green_pedestrian+0x24>)
 80008f8:	f001 ff01 	bl	80026fe <HAL_GPIO_WritePin>
}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40010c00 	.word	0x40010c00
 8000904:	40010800 	.word	0x40010800

08000908 <pedestrian_buzzer_config>:

void pedestrian_buzzer_config(){
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
	switch (status) {
 800090c:	4b34      	ldr	r3, [pc, #208]	; (80009e0 <pedestrian_buzzer_config+0xd8>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2b0b      	cmp	r3, #11
 8000912:	d862      	bhi.n	80009da <pedestrian_buzzer_config+0xd2>
 8000914:	a201      	add	r2, pc, #4	; (adr r2, 800091c <pedestrian_buzzer_config+0x14>)
 8000916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800091a:	bf00      	nop
 800091c:	0800094d 	.word	0x0800094d
 8000920:	08000955 	.word	0x08000955
 8000924:	0800096b 	.word	0x0800096b
 8000928:	08000981 	.word	0x08000981
 800092c:	08000999 	.word	0x08000999
 8000930:	080009b1 	.word	0x080009b1
 8000934:	080009db 	.word	0x080009db
 8000938:	080009db 	.word	0x080009db
 800093c:	080009bf 	.word	0x080009bf
 8000940:	080009db 	.word	0x080009db
 8000944:	080009db 	.word	0x080009db
 8000948:	080009cd 	.word	0x080009cd
			case MODE1:
				buzzer(0);
 800094c:	2000      	movs	r0, #0
 800094e:	f000 fb11 	bl	8000f74 <buzzer>
				break;
 8000952:	e043      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
			case RED_GREEN:
				if(curr_ped_status==PED_ON){
 8000954:	4b23      	ldr	r3, [pc, #140]	; (80009e4 <pedestrian_buzzer_config+0xdc>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d102      	bne.n	8000962 <pedestrian_buzzer_config+0x5a>
					set_buzzer();
 800095c:	f000 f844 	bl	80009e8 <set_buzzer>
					break;
 8000960:	e03c      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
				}
				buzzer(0);
 8000962:	2000      	movs	r0, #0
 8000964:	f000 fb06 	bl	8000f74 <buzzer>
				break;
 8000968:	e038      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
			case RED_AMBER:
				if(curr_ped_status==PED_ON){
 800096a:	4b1e      	ldr	r3, [pc, #120]	; (80009e4 <pedestrian_buzzer_config+0xdc>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d102      	bne.n	8000978 <pedestrian_buzzer_config+0x70>
					set_buzzer();
 8000972:	f000 f839 	bl	80009e8 <set_buzzer>
					break;
 8000976:	e031      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
				}
				buzzer(0);
 8000978:	2000      	movs	r0, #0
 800097a:	f000 fafb 	bl	8000f74 <buzzer>
				break;
 800097e:	e02d      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
			case GREEN_RED:
				if(curr_ped_status==PED_ON){
 8000980:	4b18      	ldr	r3, [pc, #96]	; (80009e4 <pedestrian_buzzer_config+0xdc>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d103      	bne.n	8000990 <pedestrian_buzzer_config+0x88>
					buzzer(0);
 8000988:	2000      	movs	r0, #0
 800098a:	f000 faf3 	bl	8000f74 <buzzer>
					break;
 800098e:	e025      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
				}
				buzzer(0);
 8000990:	2000      	movs	r0, #0
 8000992:	f000 faef 	bl	8000f74 <buzzer>
				break;
 8000996:	e021      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
			case AMBER_RED:
				if(curr_ped_status==PED_ON){
 8000998:	4b12      	ldr	r3, [pc, #72]	; (80009e4 <pedestrian_buzzer_config+0xdc>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d103      	bne.n	80009a8 <pedestrian_buzzer_config+0xa0>
					buzzer(0);
 80009a0:	2000      	movs	r0, #0
 80009a2:	f000 fae7 	bl	8000f74 <buzzer>
					break;
 80009a6:	e019      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
				}
				buzzer(0);
 80009a8:	2000      	movs	r0, #0
 80009aa:	f000 fae3 	bl	8000f74 <buzzer>
				break;
 80009ae:	e015      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
			case MODE2:
				curr_ped_status=PED_OFF;
 80009b0:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <pedestrian_buzzer_config+0xdc>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	701a      	strb	r2, [r3, #0]
				buzzer(0);
 80009b6:	2000      	movs	r0, #0
 80009b8:	f000 fadc 	bl	8000f74 <buzzer>
				break;
 80009bc:	e00e      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
			case MODE3:
				curr_ped_status=PED_OFF;
 80009be:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <pedestrian_buzzer_config+0xdc>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	701a      	strb	r2, [r3, #0]
				buzzer(0);
 80009c4:	2000      	movs	r0, #0
 80009c6:	f000 fad5 	bl	8000f74 <buzzer>
				break;
 80009ca:	e007      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
			case MODE4:
				curr_ped_status=PED_OFF;
 80009cc:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <pedestrian_buzzer_config+0xdc>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	701a      	strb	r2, [r3, #0]
				buzzer(0);
 80009d2:	2000      	movs	r0, #0
 80009d4:	f000 face 	bl	8000f74 <buzzer>
				break;
 80009d8:	e000      	b.n	80009dc <pedestrian_buzzer_config+0xd4>
			default:
				break;
 80009da:	bf00      	nop
		}
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	2000000c 	.word	0x2000000c
 80009e4:	20000010 	.word	0x20000010

080009e8 <set_buzzer>:


void set_buzzer(){
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
//	setTimer6(500);
	if (timer6_flag == 1){
 80009ec:	4b0e      	ldr	r3, [pc, #56]	; (8000a28 <set_buzzer+0x40>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d117      	bne.n	8000a24 <set_buzzer+0x3c>
		setTimer6(buzzer_period);
 80009f4:	4b0d      	ldr	r3, [pc, #52]	; (8000a2c <set_buzzer+0x44>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f001 f941 	bl	8001c80 <setTimer6>
		if (buzzer_flag == 0){
 80009fe:	4b0c      	ldr	r3, [pc, #48]	; (8000a30 <set_buzzer+0x48>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d108      	bne.n	8000a18 <set_buzzer+0x30>
			buzzer(volume);
 8000a06:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <set_buzzer+0x4c>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f000 fab2 	bl	8000f74 <buzzer>
			buzzer_flag = 1;
 8000a10:	4b07      	ldr	r3, [pc, #28]	; (8000a30 <set_buzzer+0x48>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	601a      	str	r2, [r3, #0]
		}else {
			buzzer(0);
			buzzer_flag = 0;
		}
	}
}
 8000a16:	e005      	b.n	8000a24 <set_buzzer+0x3c>
			buzzer(0);
 8000a18:	2000      	movs	r0, #0
 8000a1a:	f000 faab 	bl	8000f74 <buzzer>
			buzzer_flag = 0;
 8000a1e:	4b04      	ldr	r3, [pc, #16]	; (8000a30 <set_buzzer+0x48>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	200001f8 	.word	0x200001f8
 8000a2c:	20000014 	.word	0x20000014
 8000a30:	200000d8 	.word	0x200000d8
 8000a34:	20000018 	.word	0x20000018

08000a38 <fsm_button_processing>:
enum ButtonState button_0_state = BUTTON_PRESSED;
enum ButtonState button_1_state = BUTTON_PRESSED;
enum ButtonState button_2_state = BUTTON_PRESSED;
enum ButtonState button_3_state = BUTTON_PRESSED;

void fsm_button_processing() {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	if(timer5_flag==1){
 8000a3c:	4ba2      	ldr	r3, [pc, #648]	; (8000cc8 <fsm_button_processing+0x290>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d105      	bne.n	8000a50 <fsm_button_processing+0x18>
		timer5_flag=0;
 8000a44:	4ba0      	ldr	r3, [pc, #640]	; (8000cc8 <fsm_button_processing+0x290>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
		curr_ped_status=PED_OFF;
 8000a4a:	4ba0      	ldr	r3, [pc, #640]	; (8000ccc <fsm_button_processing+0x294>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	701a      	strb	r2, [r3, #0]
	}
	switch (button_0_state) {
 8000a50:	4b9f      	ldr	r3, [pc, #636]	; (8000cd0 <fsm_button_processing+0x298>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b02      	cmp	r3, #2
 8000a56:	d043      	beq.n	8000ae0 <fsm_button_processing+0xa8>
 8000a58:	2b02      	cmp	r3, #2
 8000a5a:	dc50      	bgt.n	8000afe <fsm_button_processing+0xc6>
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d002      	beq.n	8000a66 <fsm_button_processing+0x2e>
 8000a60:	2b01      	cmp	r3, #1
 8000a62:	d029      	beq.n	8000ab8 <fsm_button_processing+0x80>
 8000a64:	e04b      	b.n	8000afe <fsm_button_processing+0xc6>
			case BUTTON_RELEASED:
				if (is_button_pressed(0)) {
 8000a66:	2000      	movs	r0, #0
 8000a68:	f000 fa50 	bl	8000f0c <is_button_pressed>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d040      	beq.n	8000af4 <fsm_button_processing+0xbc>
					button_0_state = BUTTON_PRESSED;
 8000a72:	4b97      	ldr	r3, [pc, #604]	; (8000cd0 <fsm_button_processing+0x298>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	701a      	strb	r2, [r3, #0]
					if(curr_ped_status==PED_OFF&&(status==MODE1||status==RED_GREEN||status==RED_AMBER||status==GREEN_RED||status==AMBER_RED)){
 8000a78:	4b94      	ldr	r3, [pc, #592]	; (8000ccc <fsm_button_processing+0x294>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d139      	bne.n	8000af4 <fsm_button_processing+0xbc>
 8000a80:	4b94      	ldr	r3, [pc, #592]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d00f      	beq.n	8000aa8 <fsm_button_processing+0x70>
 8000a88:	4b92      	ldr	r3, [pc, #584]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d00b      	beq.n	8000aa8 <fsm_button_processing+0x70>
 8000a90:	4b90      	ldr	r3, [pc, #576]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2b02      	cmp	r3, #2
 8000a96:	d007      	beq.n	8000aa8 <fsm_button_processing+0x70>
 8000a98:	4b8e      	ldr	r3, [pc, #568]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	2b03      	cmp	r3, #3
 8000a9e:	d003      	beq.n	8000aa8 <fsm_button_processing+0x70>
 8000aa0:	4b8c      	ldr	r3, [pc, #560]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	2b04      	cmp	r3, #4
 8000aa6:	d125      	bne.n	8000af4 <fsm_button_processing+0xbc>
						curr_ped_status=PED_ON;
 8000aa8:	4b88      	ldr	r3, [pc, #544]	; (8000ccc <fsm_button_processing+0x294>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]
						setTimer5(10*1000);
 8000aae:	f242 7010 	movw	r0, #10000	; 0x2710
 8000ab2:	f001 f8cb 	bl	8001c4c <setTimer5>
					}
				}
				break;
 8000ab6:	e01d      	b.n	8000af4 <fsm_button_processing+0xbc>
			case BUTTON_PRESSED:
				if (!is_button_pressed(0)) {
 8000ab8:	2000      	movs	r0, #0
 8000aba:	f000 fa27 	bl	8000f0c <is_button_pressed>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d103      	bne.n	8000acc <fsm_button_processing+0x94>
					button_0_state = BUTTON_RELEASED;
 8000ac4:	4b82      	ldr	r3, [pc, #520]	; (8000cd0 <fsm_button_processing+0x298>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
				} else {
					if (is_button_pressed_1s(0)) {
						button_0_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
					}
				}
				break;
 8000aca:	e015      	b.n	8000af8 <fsm_button_processing+0xc0>
					if (is_button_pressed_1s(0)) {
 8000acc:	2000      	movs	r0, #0
 8000ace:	f000 fa37 	bl	8000f40 <is_button_pressed_1s>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d00f      	beq.n	8000af8 <fsm_button_processing+0xc0>
						button_0_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000ad8:	4b7d      	ldr	r3, [pc, #500]	; (8000cd0 <fsm_button_processing+0x298>)
 8000ada:	2202      	movs	r2, #2
 8000adc:	701a      	strb	r2, [r3, #0]
				break;
 8000ade:	e00b      	b.n	8000af8 <fsm_button_processing+0xc0>
			case BUTTON_PRESSED_MORE_THAN_1_SECOND:
				if (!is_button_pressed(0)) {
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f000 fa13 	bl	8000f0c <is_button_pressed>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d107      	bne.n	8000afc <fsm_button_processing+0xc4>
					button_0_state = BUTTON_RELEASED;
 8000aec:	4b78      	ldr	r3, [pc, #480]	; (8000cd0 <fsm_button_processing+0x298>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	701a      	strb	r2, [r3, #0]
				}
				// do nothing, wait for the button to be released
				break;
 8000af2:	e003      	b.n	8000afc <fsm_button_processing+0xc4>
				break;
 8000af4:	bf00      	nop
 8000af6:	e002      	b.n	8000afe <fsm_button_processing+0xc6>
				break;
 8000af8:	bf00      	nop
 8000afa:	e000      	b.n	8000afe <fsm_button_processing+0xc6>
				break;
 8000afc:	bf00      	nop
		}
	switch (button_1_state) {
 8000afe:	4b76      	ldr	r3, [pc, #472]	; (8000cd8 <fsm_button_processing+0x2a0>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	2b02      	cmp	r3, #2
 8000b04:	d040      	beq.n	8000b88 <fsm_button_processing+0x150>
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	dc4d      	bgt.n	8000ba6 <fsm_button_processing+0x16e>
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d002      	beq.n	8000b14 <fsm_button_processing+0xdc>
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d026      	beq.n	8000b60 <fsm_button_processing+0x128>
 8000b12:	e048      	b.n	8000ba6 <fsm_button_processing+0x16e>
		case BUTTON_RELEASED:
			if (is_button_pressed(1)) {
 8000b14:	2001      	movs	r0, #1
 8000b16:	f000 f9f9 	bl	8000f0c <is_button_pressed>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d03d      	beq.n	8000b9c <fsm_button_processing+0x164>
				button_1_state = BUTTON_PRESSED;
 8000b20:	4b6d      	ldr	r3, [pc, #436]	; (8000cd8 <fsm_button_processing+0x2a0>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	701a      	strb	r2, [r3, #0]
				if (status == RED_GREEN)	status = MODE2;
 8000b26:	4b6b      	ldr	r3, [pc, #428]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	d102      	bne.n	8000b34 <fsm_button_processing+0xfc>
 8000b2e:	4b69      	ldr	r3, [pc, #420]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000b30:	2205      	movs	r2, #5
 8000b32:	601a      	str	r2, [r3, #0]
				if (status == AUTO_RED) 	status = MODE3;
 8000b34:	4b67      	ldr	r3, [pc, #412]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2b06      	cmp	r3, #6
 8000b3a:	d102      	bne.n	8000b42 <fsm_button_processing+0x10a>
 8000b3c:	4b65      	ldr	r3, [pc, #404]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000b3e:	2208      	movs	r2, #8
 8000b40:	601a      	str	r2, [r3, #0]
				if (status == AUTO_AMBER) 	status = MODE4;
 8000b42:	4b64      	ldr	r3, [pc, #400]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2b09      	cmp	r3, #9
 8000b48:	d102      	bne.n	8000b50 <fsm_button_processing+0x118>
 8000b4a:	4b62      	ldr	r3, [pc, #392]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000b4c:	220b      	movs	r2, #11
 8000b4e:	601a      	str	r2, [r3, #0]
				if (status == AUTO_GREEN) 	status = MODE1;
 8000b50:	4b60      	ldr	r3, [pc, #384]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2b0c      	cmp	r3, #12
 8000b56:	d121      	bne.n	8000b9c <fsm_button_processing+0x164>
 8000b58:	4b5e      	ldr	r3, [pc, #376]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	601a      	str	r2, [r3, #0]
			}
			break;
 8000b5e:	e01d      	b.n	8000b9c <fsm_button_processing+0x164>
		case BUTTON_PRESSED:
			if (!is_button_pressed(1)) {
 8000b60:	2001      	movs	r0, #1
 8000b62:	f000 f9d3 	bl	8000f0c <is_button_pressed>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d103      	bne.n	8000b74 <fsm_button_processing+0x13c>
				button_1_state = BUTTON_RELEASED;
 8000b6c:	4b5a      	ldr	r3, [pc, #360]	; (8000cd8 <fsm_button_processing+0x2a0>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	701a      	strb	r2, [r3, #0]
			} else {
				if (is_button_pressed_1s(1)) {
					button_1_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
				}
			}
			break;
 8000b72:	e015      	b.n	8000ba0 <fsm_button_processing+0x168>
				if (is_button_pressed_1s(1)) {
 8000b74:	2001      	movs	r0, #1
 8000b76:	f000 f9e3 	bl	8000f40 <is_button_pressed_1s>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d00f      	beq.n	8000ba0 <fsm_button_processing+0x168>
					button_1_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000b80:	4b55      	ldr	r3, [pc, #340]	; (8000cd8 <fsm_button_processing+0x2a0>)
 8000b82:	2202      	movs	r2, #2
 8000b84:	701a      	strb	r2, [r3, #0]
			break;
 8000b86:	e00b      	b.n	8000ba0 <fsm_button_processing+0x168>
		case BUTTON_PRESSED_MORE_THAN_1_SECOND:
			if (!is_button_pressed(1)) {
 8000b88:	2001      	movs	r0, #1
 8000b8a:	f000 f9bf 	bl	8000f0c <is_button_pressed>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d107      	bne.n	8000ba4 <fsm_button_processing+0x16c>
				button_1_state = BUTTON_RELEASED;
 8000b94:	4b50      	ldr	r3, [pc, #320]	; (8000cd8 <fsm_button_processing+0x2a0>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	701a      	strb	r2, [r3, #0]
			}
			// do nothing, wait for the button to be released
			break;
 8000b9a:	e003      	b.n	8000ba4 <fsm_button_processing+0x16c>
			break;
 8000b9c:	bf00      	nop
 8000b9e:	e002      	b.n	8000ba6 <fsm_button_processing+0x16e>
			break;
 8000ba0:	bf00      	nop
 8000ba2:	e000      	b.n	8000ba6 <fsm_button_processing+0x16e>
			break;
 8000ba4:	bf00      	nop
	}

	switch (button_2_state) {
 8000ba6:	4b4d      	ldr	r3, [pc, #308]	; (8000cdc <fsm_button_processing+0x2a4>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b02      	cmp	r3, #2
 8000bac:	d06f      	beq.n	8000c8e <fsm_button_processing+0x256>
 8000bae:	2b02      	cmp	r3, #2
 8000bb0:	dc7c      	bgt.n	8000cac <fsm_button_processing+0x274>
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d002      	beq.n	8000bbc <fsm_button_processing+0x184>
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d055      	beq.n	8000c66 <fsm_button_processing+0x22e>
 8000bba:	e077      	b.n	8000cac <fsm_button_processing+0x274>
		case BUTTON_RELEASED:
			if (is_button_pressed(2)) {
 8000bbc:	2002      	movs	r0, #2
 8000bbe:	f000 f9a5 	bl	8000f0c <is_button_pressed>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d06c      	beq.n	8000ca2 <fsm_button_processing+0x26a>
				button_2_state = BUTTON_PRESSED;
 8000bc8:	4b44      	ldr	r3, [pc, #272]	; (8000cdc <fsm_button_processing+0x2a4>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	701a      	strb	r2, [r3, #0]
				if (status == AUTO_RED || status == ADJ_RED) {
 8000bce:	4b41      	ldr	r3, [pc, #260]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b06      	cmp	r3, #6
 8000bd4:	d003      	beq.n	8000bde <fsm_button_processing+0x1a6>
 8000bd6:	4b3f      	ldr	r3, [pc, #252]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2b07      	cmp	r3, #7
 8000bdc:	d110      	bne.n	8000c00 <fsm_button_processing+0x1c8>
					status = ADJ_RED;
 8000bde:	4b3d      	ldr	r3, [pc, #244]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000be0:	2207      	movs	r2, #7
 8000be2:	601a      	str	r2, [r3, #0]
					T_RED++;
 8000be4:	4b3e      	ldr	r3, [pc, #248]	; (8000ce0 <fsm_button_processing+0x2a8>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	3301      	adds	r3, #1
 8000bea:	4a3d      	ldr	r2, [pc, #244]	; (8000ce0 <fsm_button_processing+0x2a8>)
 8000bec:	6013      	str	r3, [r2, #0]
					if (T_RED >= 99) T_RED = 1;
 8000bee:	4b3c      	ldr	r3, [pc, #240]	; (8000ce0 <fsm_button_processing+0x2a8>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2b62      	cmp	r3, #98	; 0x62
 8000bf4:	dd02      	ble.n	8000bfc <fsm_button_processing+0x1c4>
 8000bf6:	4b3a      	ldr	r3, [pc, #232]	; (8000ce0 <fsm_button_processing+0x2a8>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	601a      	str	r2, [r3, #0]
					disp_t_red_uart();
 8000bfc:	f001 f8ec 	bl	8001dd8 <disp_t_red_uart>
				}
				if (status == AUTO_AMBER || status == ADJ_AMBER) {
 8000c00:	4b34      	ldr	r3, [pc, #208]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2b09      	cmp	r3, #9
 8000c06:	d003      	beq.n	8000c10 <fsm_button_processing+0x1d8>
 8000c08:	4b32      	ldr	r3, [pc, #200]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b0a      	cmp	r3, #10
 8000c0e:	d110      	bne.n	8000c32 <fsm_button_processing+0x1fa>
					status = ADJ_AMBER;
 8000c10:	4b30      	ldr	r3, [pc, #192]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000c12:	220a      	movs	r2, #10
 8000c14:	601a      	str	r2, [r3, #0]
					T_AMBER++;
 8000c16:	4b33      	ldr	r3, [pc, #204]	; (8000ce4 <fsm_button_processing+0x2ac>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	4a31      	ldr	r2, [pc, #196]	; (8000ce4 <fsm_button_processing+0x2ac>)
 8000c1e:	6013      	str	r3, [r2, #0]
					if (T_AMBER >= 5) T_AMBER = 1;
 8000c20:	4b30      	ldr	r3, [pc, #192]	; (8000ce4 <fsm_button_processing+0x2ac>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b04      	cmp	r3, #4
 8000c26:	dd02      	ble.n	8000c2e <fsm_button_processing+0x1f6>
 8000c28:	4b2e      	ldr	r3, [pc, #184]	; (8000ce4 <fsm_button_processing+0x2ac>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	601a      	str	r2, [r3, #0]
					disp_t_amber_uart();
 8000c2e:	f001 f8f7 	bl	8001e20 <disp_t_amber_uart>
				}
				if (status == AUTO_GREEN || status == ADJ_GREEN) {
 8000c32:	4b28      	ldr	r3, [pc, #160]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2b0c      	cmp	r3, #12
 8000c38:	d003      	beq.n	8000c42 <fsm_button_processing+0x20a>
 8000c3a:	4b26      	ldr	r3, [pc, #152]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2b0d      	cmp	r3, #13
 8000c40:	d12f      	bne.n	8000ca2 <fsm_button_processing+0x26a>
					status = ADJ_GREEN;
 8000c42:	4b24      	ldr	r3, [pc, #144]	; (8000cd4 <fsm_button_processing+0x29c>)
 8000c44:	220d      	movs	r2, #13
 8000c46:	601a      	str	r2, [r3, #0]
					T_GREEN++;
 8000c48:	4b27      	ldr	r3, [pc, #156]	; (8000ce8 <fsm_button_processing+0x2b0>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	4a26      	ldr	r2, [pc, #152]	; (8000ce8 <fsm_button_processing+0x2b0>)
 8000c50:	6013      	str	r3, [r2, #0]
					if (T_GREEN >= 99) T_GREEN = 1;
 8000c52:	4b25      	ldr	r3, [pc, #148]	; (8000ce8 <fsm_button_processing+0x2b0>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	2b62      	cmp	r3, #98	; 0x62
 8000c58:	dd02      	ble.n	8000c60 <fsm_button_processing+0x228>
 8000c5a:	4b23      	ldr	r3, [pc, #140]	; (8000ce8 <fsm_button_processing+0x2b0>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	601a      	str	r2, [r3, #0]
					disp_t_green_uart();
 8000c60:	f001 f902 	bl	8001e68 <disp_t_green_uart>
				}
			}
			break;
 8000c64:	e01d      	b.n	8000ca2 <fsm_button_processing+0x26a>
		case BUTTON_PRESSED:
			if (!is_button_pressed(2)) {
 8000c66:	2002      	movs	r0, #2
 8000c68:	f000 f950 	bl	8000f0c <is_button_pressed>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d103      	bne.n	8000c7a <fsm_button_processing+0x242>
				button_2_state = BUTTON_RELEASED;
 8000c72:	4b1a      	ldr	r3, [pc, #104]	; (8000cdc <fsm_button_processing+0x2a4>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	701a      	strb	r2, [r3, #0]
			} else {
				if (is_button_pressed_1s(2)) {
					button_2_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
				}
			}
			break;
 8000c78:	e015      	b.n	8000ca6 <fsm_button_processing+0x26e>
				if (is_button_pressed_1s(2)) {
 8000c7a:	2002      	movs	r0, #2
 8000c7c:	f000 f960 	bl	8000f40 <is_button_pressed_1s>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d00f      	beq.n	8000ca6 <fsm_button_processing+0x26e>
					button_2_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000c86:	4b15      	ldr	r3, [pc, #84]	; (8000cdc <fsm_button_processing+0x2a4>)
 8000c88:	2202      	movs	r2, #2
 8000c8a:	701a      	strb	r2, [r3, #0]
			break;
 8000c8c:	e00b      	b.n	8000ca6 <fsm_button_processing+0x26e>
		case BUTTON_PRESSED_MORE_THAN_1_SECOND:
			if (!is_button_pressed(2)) {
 8000c8e:	2002      	movs	r0, #2
 8000c90:	f000 f93c 	bl	8000f0c <is_button_pressed>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d107      	bne.n	8000caa <fsm_button_processing+0x272>
				button_2_state = BUTTON_RELEASED;
 8000c9a:	4b10      	ldr	r3, [pc, #64]	; (8000cdc <fsm_button_processing+0x2a4>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	701a      	strb	r2, [r3, #0]
			}
			// do nothing, wait for the button to be released
			break;
 8000ca0:	e003      	b.n	8000caa <fsm_button_processing+0x272>
			break;
 8000ca2:	bf00      	nop
 8000ca4:	e002      	b.n	8000cac <fsm_button_processing+0x274>
			break;
 8000ca6:	bf00      	nop
 8000ca8:	e000      	b.n	8000cac <fsm_button_processing+0x274>
			break;
 8000caa:	bf00      	nop
	}

	switch (button_3_state) {
 8000cac:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <fsm_button_processing+0x2b4>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b02      	cmp	r3, #2
 8000cb2:	f000 8094 	beq.w	8000dde <fsm_button_processing+0x3a6>
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	f300 80a0 	bgt.w	8000dfc <fsm_button_processing+0x3c4>
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d017      	beq.n	8000cf0 <fsm_button_processing+0x2b8>
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d078      	beq.n	8000db6 <fsm_button_processing+0x37e>
				button_3_state = BUTTON_RELEASED;
			}
			// do nothing, wait for the button to be released
			break;
	}
}
 8000cc4:	e09a      	b.n	8000dfc <fsm_button_processing+0x3c4>
 8000cc6:	bf00      	nop
 8000cc8:	200001f4 	.word	0x200001f4
 8000ccc:	20000010 	.word	0x20000010
 8000cd0:	2000001c 	.word	0x2000001c
 8000cd4:	2000000c 	.word	0x2000000c
 8000cd8:	2000001d 	.word	0x2000001d
 8000cdc:	2000001e 	.word	0x2000001e
 8000ce0:	20000000 	.word	0x20000000
 8000ce4:	20000004 	.word	0x20000004
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	2000001f 	.word	0x2000001f
			if (is_button_pressed(3)) {
 8000cf0:	2003      	movs	r0, #3
 8000cf2:	f000 f90b 	bl	8000f0c <is_button_pressed>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d07a      	beq.n	8000df2 <fsm_button_processing+0x3ba>
				button_3_state = BUTTON_PRESSED;
 8000cfc:	4b40      	ldr	r3, [pc, #256]	; (8000e00 <fsm_button_processing+0x3c8>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	701a      	strb	r2, [r3, #0]
				if (status == ADJ_RED) {
 8000d02:	4b40      	ldr	r3, [pc, #256]	; (8000e04 <fsm_button_processing+0x3cc>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	2b07      	cmp	r3, #7
 8000d08:	d114      	bne.n	8000d34 <fsm_button_processing+0x2fc>
					status = AUTO_RED;
 8000d0a:	4b3e      	ldr	r3, [pc, #248]	; (8000e04 <fsm_button_processing+0x3cc>)
 8000d0c:	2206      	movs	r2, #6
 8000d0e:	601a      	str	r2, [r3, #0]
					if (T_RED <= T_AMBER) T_RED = T_AMBER + 1;
 8000d10:	4b3d      	ldr	r3, [pc, #244]	; (8000e08 <fsm_button_processing+0x3d0>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	4b3d      	ldr	r3, [pc, #244]	; (8000e0c <fsm_button_processing+0x3d4>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	dc04      	bgt.n	8000d26 <fsm_button_processing+0x2ee>
 8000d1c:	4b3b      	ldr	r3, [pc, #236]	; (8000e0c <fsm_button_processing+0x3d4>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	3301      	adds	r3, #1
 8000d22:	4a39      	ldr	r2, [pc, #228]	; (8000e08 <fsm_button_processing+0x3d0>)
 8000d24:	6013      	str	r3, [r2, #0]
					T_GREEN = T_RED - T_AMBER;
 8000d26:	4b38      	ldr	r3, [pc, #224]	; (8000e08 <fsm_button_processing+0x3d0>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	4b38      	ldr	r3, [pc, #224]	; (8000e0c <fsm_button_processing+0x3d4>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	1ad3      	subs	r3, r2, r3
 8000d30:	4a37      	ldr	r2, [pc, #220]	; (8000e10 <fsm_button_processing+0x3d8>)
 8000d32:	6013      	str	r3, [r2, #0]
				if (status == ADJ_AMBER) {
 8000d34:	4b33      	ldr	r3, [pc, #204]	; (8000e04 <fsm_button_processing+0x3cc>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2b0a      	cmp	r3, #10
 8000d3a:	d114      	bne.n	8000d66 <fsm_button_processing+0x32e>
					status = AUTO_AMBER;
 8000d3c:	4b31      	ldr	r3, [pc, #196]	; (8000e04 <fsm_button_processing+0x3cc>)
 8000d3e:	2209      	movs	r2, #9
 8000d40:	601a      	str	r2, [r3, #0]
					if (T_RED <= T_AMBER) T_RED = T_AMBER + 1;
 8000d42:	4b31      	ldr	r3, [pc, #196]	; (8000e08 <fsm_button_processing+0x3d0>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	4b31      	ldr	r3, [pc, #196]	; (8000e0c <fsm_button_processing+0x3d4>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	dc04      	bgt.n	8000d58 <fsm_button_processing+0x320>
 8000d4e:	4b2f      	ldr	r3, [pc, #188]	; (8000e0c <fsm_button_processing+0x3d4>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	3301      	adds	r3, #1
 8000d54:	4a2c      	ldr	r2, [pc, #176]	; (8000e08 <fsm_button_processing+0x3d0>)
 8000d56:	6013      	str	r3, [r2, #0]
					T_GREEN = T_RED - T_AMBER;
 8000d58:	4b2b      	ldr	r3, [pc, #172]	; (8000e08 <fsm_button_processing+0x3d0>)
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	4b2b      	ldr	r3, [pc, #172]	; (8000e0c <fsm_button_processing+0x3d4>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	4a2b      	ldr	r2, [pc, #172]	; (8000e10 <fsm_button_processing+0x3d8>)
 8000d64:	6013      	str	r3, [r2, #0]
				if (status == ADJ_GREEN) {
 8000d66:	4b27      	ldr	r3, [pc, #156]	; (8000e04 <fsm_button_processing+0x3cc>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b0d      	cmp	r3, #13
 8000d6c:	d116      	bne.n	8000d9c <fsm_button_processing+0x364>
					status = AUTO_GREEN;
 8000d6e:	4b25      	ldr	r3, [pc, #148]	; (8000e04 <fsm_button_processing+0x3cc>)
 8000d70:	220c      	movs	r2, #12
 8000d72:	601a      	str	r2, [r3, #0]
					if (T_AMBER + T_GREEN >= 99) {
 8000d74:	4b25      	ldr	r3, [pc, #148]	; (8000e0c <fsm_button_processing+0x3d4>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b25      	ldr	r3, [pc, #148]	; (8000e10 <fsm_button_processing+0x3d8>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4413      	add	r3, r2
 8000d7e:	2b62      	cmp	r3, #98	; 0x62
 8000d80:	dd05      	ble.n	8000d8e <fsm_button_processing+0x356>
						T_AMBER = 4;
 8000d82:	4b22      	ldr	r3, [pc, #136]	; (8000e0c <fsm_button_processing+0x3d4>)
 8000d84:	2204      	movs	r2, #4
 8000d86:	601a      	str	r2, [r3, #0]
						T_GREEN = 95;
 8000d88:	4b21      	ldr	r3, [pc, #132]	; (8000e10 <fsm_button_processing+0x3d8>)
 8000d8a:	225f      	movs	r2, #95	; 0x5f
 8000d8c:	601a      	str	r2, [r3, #0]
					T_RED = T_AMBER + T_GREEN;
 8000d8e:	4b1f      	ldr	r3, [pc, #124]	; (8000e0c <fsm_button_processing+0x3d4>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	4b1f      	ldr	r3, [pc, #124]	; (8000e10 <fsm_button_processing+0x3d8>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4413      	add	r3, r2
 8000d98:	4a1b      	ldr	r2, [pc, #108]	; (8000e08 <fsm_button_processing+0x3d0>)
 8000d9a:	6013      	str	r3, [r2, #0]
				HAL_UART_Transmit(&huart2, "!SAVED#\n\r", 11, 50);
 8000d9c:	2332      	movs	r3, #50	; 0x32
 8000d9e:	220b      	movs	r2, #11
 8000da0:	491c      	ldr	r1, [pc, #112]	; (8000e14 <fsm_button_processing+0x3dc>)
 8000da2:	481d      	ldr	r0, [pc, #116]	; (8000e18 <fsm_button_processing+0x3e0>)
 8000da4:	f003 f888 	bl	8003eb8 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, "\n\r", 4, 50);
 8000da8:	2332      	movs	r3, #50	; 0x32
 8000daa:	2204      	movs	r2, #4
 8000dac:	491b      	ldr	r1, [pc, #108]	; (8000e1c <fsm_button_processing+0x3e4>)
 8000dae:	481a      	ldr	r0, [pc, #104]	; (8000e18 <fsm_button_processing+0x3e0>)
 8000db0:	f003 f882 	bl	8003eb8 <HAL_UART_Transmit>
			break;
 8000db4:	e01d      	b.n	8000df2 <fsm_button_processing+0x3ba>
			if (!is_button_pressed(3)) {
 8000db6:	2003      	movs	r0, #3
 8000db8:	f000 f8a8 	bl	8000f0c <is_button_pressed>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d103      	bne.n	8000dca <fsm_button_processing+0x392>
				button_3_state = BUTTON_RELEASED;
 8000dc2:	4b0f      	ldr	r3, [pc, #60]	; (8000e00 <fsm_button_processing+0x3c8>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	701a      	strb	r2, [r3, #0]
			break;
 8000dc8:	e015      	b.n	8000df6 <fsm_button_processing+0x3be>
				if (is_button_pressed_1s(3)) {
 8000dca:	2003      	movs	r0, #3
 8000dcc:	f000 f8b8 	bl	8000f40 <is_button_pressed_1s>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d00f      	beq.n	8000df6 <fsm_button_processing+0x3be>
					button_3_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000dd6:	4b0a      	ldr	r3, [pc, #40]	; (8000e00 <fsm_button_processing+0x3c8>)
 8000dd8:	2202      	movs	r2, #2
 8000dda:	701a      	strb	r2, [r3, #0]
			break;
 8000ddc:	e00b      	b.n	8000df6 <fsm_button_processing+0x3be>
			if (!is_button_pressed(3)) {
 8000dde:	2003      	movs	r0, #3
 8000de0:	f000 f894 	bl	8000f0c <is_button_pressed>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d107      	bne.n	8000dfa <fsm_button_processing+0x3c2>
				button_3_state = BUTTON_RELEASED;
 8000dea:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <fsm_button_processing+0x3c8>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	701a      	strb	r2, [r3, #0]
			break;
 8000df0:	e003      	b.n	8000dfa <fsm_button_processing+0x3c2>
			break;
 8000df2:	bf00      	nop
 8000df4:	e002      	b.n	8000dfc <fsm_button_processing+0x3c4>
			break;
 8000df6:	bf00      	nop
 8000df8:	e000      	b.n	8000dfc <fsm_button_processing+0x3c4>
			break;
 8000dfa:	bf00      	nop
}
 8000dfc:	bf00      	nop
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	2000001f 	.word	0x2000001f
 8000e04:	2000000c 	.word	0x2000000c
 8000e08:	20000000 	.word	0x20000000
 8000e0c:	20000004 	.word	0x20000004
 8000e10:	20000008 	.word	0x20000008
 8000e14:	080053a0 	.word	0x080053a0
 8000e18:	20000294 	.word	0x20000294
 8000e1c:	080053ac 	.word	0x080053ac

08000e20 <button_reading>:
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

static GPIO_TypeDef* button_ports[N0_OF_BUTTONS] = {A0_PedButton_GPIO_Port, A1_Button1_GPIO_Port, A2_Button2_GPIO_Port, A3_Button3_GPIO_Port};
static uint16_t button_pins[N0_OF_BUTTONS] = {A0_PedButton_Pin, A1_Button1_Pin, A2_Button2_Pin, A3_Button3_Pin};

void button_reading(void) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
	for (int i = 0; i < N0_OF_BUTTONS; i++) {
 8000e26:	2300      	movs	r3, #0
 8000e28:	607b      	str	r3, [r7, #4]
 8000e2a:	e058      	b.n	8000ede <button_reading+0xbe>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000e2c:	4a30      	ldr	r2, [pc, #192]	; (8000ef0 <button_reading+0xd0>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4413      	add	r3, r2
 8000e32:	7819      	ldrb	r1, [r3, #0]
 8000e34:	4a2f      	ldr	r2, [pc, #188]	; (8000ef4 <button_reading+0xd4>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	460a      	mov	r2, r1
 8000e3c:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(button_ports[i], button_pins[i]);
 8000e3e:	4a2e      	ldr	r2, [pc, #184]	; (8000ef8 <button_reading+0xd8>)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e46:	492d      	ldr	r1, [pc, #180]	; (8000efc <button_reading+0xdc>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4610      	mov	r0, r2
 8000e52:	f001 fc3d 	bl	80026d0 <HAL_GPIO_ReadPin>
 8000e56:	4603      	mov	r3, r0
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4a25      	ldr	r2, [pc, #148]	; (8000ef0 <button_reading+0xd0>)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4413      	add	r3, r2
 8000e60:	460a      	mov	r2, r1
 8000e62:	701a      	strb	r2, [r3, #0]

		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 8000e64:	4a22      	ldr	r2, [pc, #136]	; (8000ef0 <button_reading+0xd0>)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4413      	add	r3, r2
 8000e6a:	781a      	ldrb	r2, [r3, #0]
 8000e6c:	4921      	ldr	r1, [pc, #132]	; (8000ef4 <button_reading+0xd4>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	440b      	add	r3, r1
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d108      	bne.n	8000e8a <button_reading+0x6a>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000e78:	4a1d      	ldr	r2, [pc, #116]	; (8000ef0 <button_reading+0xd0>)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	7819      	ldrb	r1, [r3, #0]
 8000e80:	4a1f      	ldr	r2, [pc, #124]	; (8000f00 <button_reading+0xe0>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4413      	add	r3, r2
 8000e86:	460a      	mov	r2, r1
 8000e88:	701a      	strb	r2, [r3, #0]

		if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000e8a:	4a1d      	ldr	r2, [pc, #116]	; (8000f00 <button_reading+0xe0>)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4413      	add	r3, r2
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d116      	bne.n	8000ec4 <button_reading+0xa4>
			//if a button is pressed, we start counting
			if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 8000e96:	4a1b      	ldr	r2, [pc, #108]	; (8000f04 <button_reading+0xe4>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e9e:	2b63      	cmp	r3, #99	; 0x63
 8000ea0:	d80a      	bhi.n	8000eb8 <button_reading+0x98>
				counterForButtonPress1s[i]++;
 8000ea2:	4a18      	ldr	r2, [pc, #96]	; (8000f04 <button_reading+0xe4>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	b299      	uxth	r1, r3
 8000eae:	4a15      	ldr	r2, [pc, #84]	; (8000f04 <button_reading+0xe4>)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000eb6:	e00f      	b.n	8000ed8 <button_reading+0xb8>
			} else {
				//the flag is turned on when 1 second has passed
				//since the button is pressed.
				flagForButtonPress1s[i] = 1;
 8000eb8:	4a13      	ldr	r2, [pc, #76]	; (8000f08 <button_reading+0xe8>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	701a      	strb	r2, [r3, #0]
 8000ec2:	e009      	b.n	8000ed8 <button_reading+0xb8>
			}
		} else {
			counterForButtonPress1s[i] = 0;
 8000ec4:	4a0f      	ldr	r2, [pc, #60]	; (8000f04 <button_reading+0xe4>)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 8000ece:	4a0e      	ldr	r2, [pc, #56]	; (8000f08 <button_reading+0xe8>)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < N0_OF_BUTTONS; i++) {
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3301      	adds	r3, #1
 8000edc:	607b      	str	r3, [r7, #4]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2b03      	cmp	r3, #3
 8000ee2:	dda3      	ble.n	8000e2c <button_reading+0xc>
		}
	}
}
 8000ee4:	bf00      	nop
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200000e0 	.word	0x200000e0
 8000ef4:	200000e4 	.word	0x200000e4
 8000ef8:	20000020 	.word	0x20000020
 8000efc:	20000030 	.word	0x20000030
 8000f00:	200000dc 	.word	0x200000dc
 8000f04:	200000ec 	.word	0x200000ec
 8000f08:	200000e8 	.word	0x200000e8

08000f0c <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index){
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	2b03      	cmp	r3, #3
 8000f1a:	d901      	bls.n	8000f20 <is_button_pressed+0x14>
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	e007      	b.n	8000f30 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	4a06      	ldr	r2, [pc, #24]	; (8000f3c <is_button_pressed+0x30>)
 8000f24:	5cd3      	ldrb	r3, [r2, r3]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	bf0c      	ite	eq
 8000f2a:	2301      	moveq	r3, #1
 8000f2c:	2300      	movne	r3, #0
 8000f2e:	b2db      	uxtb	r3, r3
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc80      	pop	{r7}
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	200000dc 	.word	0x200000dc

08000f40 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index){
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	2b03      	cmp	r3, #3
 8000f4e:	d901      	bls.n	8000f54 <is_button_pressed_1s+0x14>
 8000f50:	2300      	movs	r3, #0
 8000f52:	e007      	b.n	8000f64 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	4a06      	ldr	r2, [pc, #24]	; (8000f70 <is_button_pressed_1s+0x30>)
 8000f58:	5cd3      	ldrb	r3, [r2, r3]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	bf0c      	ite	eq
 8000f5e:	2301      	moveq	r3, #1
 8000f60:	2300      	movne	r3, #0
 8000f62:	b2db      	uxtb	r3, r3
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	200000e8 	.word	0x200000e8

08000f74 <buzzer>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void buzzer(int vol){
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, vol);
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <buzzer+0x1c>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc80      	pop	{r7}
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000204 	.word	0x20000204

08000f94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f98:	f000 fff4 	bl	8001f84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f9c:	f000 f84e 	bl	800103c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa0:	f000 f978 	bl	8001294 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fa4:	f000 f88a 	bl	80010bc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fa8:	f000 f8d4 	bl	8001154 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000fac:	f000 f948 	bl	8001240 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000fb0:	4819      	ldr	r0, [pc, #100]	; (8001018 <main+0x84>)
 8000fb2:	f002 f81b 	bl	8002fec <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000fb6:	4819      	ldr	r0, [pc, #100]	; (800101c <main+0x88>)
 8000fb8:	f002 f818 	bl	8002fec <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4817      	ldr	r0, [pc, #92]	; (800101c <main+0x88>)
 8000fc0:	f002 f8be 	bl	8003140 <HAL_TIM_PWM_Start>

  setTimer6(500);
 8000fc4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fc8:	f000 fe5a 	bl	8001c80 <setTimer6>
  SCH_Add_Task(timer_run, 0, 1);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4813      	ldr	r0, [pc, #76]	; (8001020 <main+0x8c>)
 8000fd2:	f000 fa05 	bl	80013e0 <SCH_Add_Task>
  SCH_Add_Task(button_reading, 0, 1);
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4812      	ldr	r0, [pc, #72]	; (8001024 <main+0x90>)
 8000fdc:	f000 fa00 	bl	80013e0 <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic, 0, 1);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4810      	ldr	r0, [pc, #64]	; (8001028 <main+0x94>)
 8000fe6:	f000 f9fb 	bl	80013e0 <SCH_Add_Task>
  SCH_Add_Task(fsm_red_manual, 0, 1);
 8000fea:	2201      	movs	r2, #1
 8000fec:	2100      	movs	r1, #0
 8000fee:	480f      	ldr	r0, [pc, #60]	; (800102c <main+0x98>)
 8000ff0:	f000 f9f6 	bl	80013e0 <SCH_Add_Task>
  SCH_Add_Task(fsm_amber_manual, 0, 1);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	480d      	ldr	r0, [pc, #52]	; (8001030 <main+0x9c>)
 8000ffa:	f000 f9f1 	bl	80013e0 <SCH_Add_Task>
  SCH_Add_Task(fsm_green_manual, 0, 1);
 8000ffe:	2201      	movs	r2, #1
 8001000:	2100      	movs	r1, #0
 8001002:	480c      	ldr	r0, [pc, #48]	; (8001034 <main+0xa0>)
 8001004:	f000 f9ec 	bl	80013e0 <SCH_Add_Task>
  SCH_Add_Task(fsm_button_processing, 0, 1);
 8001008:	2201      	movs	r2, #1
 800100a:	2100      	movs	r1, #0
 800100c:	480a      	ldr	r0, [pc, #40]	; (8001038 <main+0xa4>)
 800100e:	f000 f9e7 	bl	80013e0 <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8001012:	f000 fc2f 	bl	8001874 <SCH_Dispatch_Tasks>
 8001016:	e7fc      	b.n	8001012 <main+0x7e>
 8001018:	2000024c 	.word	0x2000024c
 800101c:	20000204 	.word	0x20000204
 8001020:	08001cb5 	.word	0x08001cb5
 8001024:	08000e21 	.word	0x08000e21
 8001028:	0800014d 	.word	0x0800014d
 800102c:	080003b9 	.word	0x080003b9
 8001030:	08000441 	.word	0x08000441
 8001034:	080004c9 	.word	0x080004c9
 8001038:	08000a39 	.word	0x08000a39

0800103c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b090      	sub	sp, #64	; 0x40
 8001040:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001042:	f107 0318 	add.w	r3, r7, #24
 8001046:	2228      	movs	r2, #40	; 0x28
 8001048:	2100      	movs	r1, #0
 800104a:	4618      	mov	r0, r3
 800104c:	f003 fd32 	bl	8004ab4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]
 800105c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800105e:	2302      	movs	r3, #2
 8001060:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001062:	2301      	movs	r3, #1
 8001064:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001066:	2310      	movs	r3, #16
 8001068:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800106a:	2302      	movs	r3, #2
 800106c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800106e:	2300      	movs	r3, #0
 8001070:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001072:	2300      	movs	r3, #0
 8001074:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001076:	f107 0318 	add.w	r3, r7, #24
 800107a:	4618      	mov	r0, r3
 800107c:	f001 fb58 	bl	8002730 <HAL_RCC_OscConfig>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8001086:	f000 f97d 	bl	8001384 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800108a:	230f      	movs	r3, #15
 800108c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800108e:	2302      	movs	r3, #2
 8001090:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001096:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800109a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f001 fdc3 	bl	8002c30 <HAL_RCC_ClockConfig>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80010b0:	f000 f968 	bl	8001384 <Error_Handler>
  }
}
 80010b4:	bf00      	nop
 80010b6:	3740      	adds	r7, #64	; 0x40
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010c2:	f107 0308 	add.w	r3, r7, #8
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d0:	463b      	mov	r3, r7
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010d8:	4b1d      	ldr	r3, [pc, #116]	; (8001150 <MX_TIM2_Init+0x94>)
 80010da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010e0:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <MX_TIM2_Init+0x94>)
 80010e2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e8:	4b19      	ldr	r3, [pc, #100]	; (8001150 <MX_TIM2_Init+0x94>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010ee:	4b18      	ldr	r3, [pc, #96]	; (8001150 <MX_TIM2_Init+0x94>)
 80010f0:	2209      	movs	r2, #9
 80010f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f4:	4b16      	ldr	r3, [pc, #88]	; (8001150 <MX_TIM2_Init+0x94>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010fa:	4b15      	ldr	r3, [pc, #84]	; (8001150 <MX_TIM2_Init+0x94>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001100:	4813      	ldr	r0, [pc, #76]	; (8001150 <MX_TIM2_Init+0x94>)
 8001102:	f001 ff23 	bl	8002f4c <HAL_TIM_Base_Init>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800110c:	f000 f93a 	bl	8001384 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001110:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001114:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	4619      	mov	r1, r3
 800111c:	480c      	ldr	r0, [pc, #48]	; (8001150 <MX_TIM2_Init+0x94>)
 800111e:	f002 fa7b 	bl	8003618 <HAL_TIM_ConfigClockSource>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001128:	f000 f92c 	bl	8001384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800112c:	2300      	movs	r3, #0
 800112e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001130:	2300      	movs	r3, #0
 8001132:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001134:	463b      	mov	r3, r7
 8001136:	4619      	mov	r1, r3
 8001138:	4805      	ldr	r0, [pc, #20]	; (8001150 <MX_TIM2_Init+0x94>)
 800113a:	f002 fdfd 	bl	8003d38 <HAL_TIMEx_MasterConfigSynchronization>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001144:	f000 f91e 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001148:	bf00      	nop
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	2000024c 	.word	0x2000024c

08001154 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08e      	sub	sp, #56	; 0x38
 8001158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800115a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001168:	f107 0320 	add.w	r3, r7, #32
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
 8001180:	615a      	str	r2, [r3, #20]
 8001182:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001184:	4b2c      	ldr	r3, [pc, #176]	; (8001238 <MX_TIM3_Init+0xe4>)
 8001186:	4a2d      	ldr	r2, [pc, #180]	; (800123c <MX_TIM3_Init+0xe8>)
 8001188:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 800118a:	4b2b      	ldr	r3, [pc, #172]	; (8001238 <MX_TIM3_Init+0xe4>)
 800118c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001190:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001192:	4b29      	ldr	r3, [pc, #164]	; (8001238 <MX_TIM3_Init+0xe4>)
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001198:	4b27      	ldr	r3, [pc, #156]	; (8001238 <MX_TIM3_Init+0xe4>)
 800119a:	2209      	movs	r2, #9
 800119c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800119e:	4b26      	ldr	r3, [pc, #152]	; (8001238 <MX_TIM3_Init+0xe4>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a4:	4b24      	ldr	r3, [pc, #144]	; (8001238 <MX_TIM3_Init+0xe4>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80011aa:	4823      	ldr	r0, [pc, #140]	; (8001238 <MX_TIM3_Init+0xe4>)
 80011ac:	f001 fece 	bl	8002f4c <HAL_TIM_Base_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80011b6:	f000 f8e5 	bl	8001384 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011be:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80011c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011c4:	4619      	mov	r1, r3
 80011c6:	481c      	ldr	r0, [pc, #112]	; (8001238 <MX_TIM3_Init+0xe4>)
 80011c8:	f002 fa26 	bl	8003618 <HAL_TIM_ConfigClockSource>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80011d2:	f000 f8d7 	bl	8001384 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80011d6:	4818      	ldr	r0, [pc, #96]	; (8001238 <MX_TIM3_Init+0xe4>)
 80011d8:	f001 ff5a 	bl	8003090 <HAL_TIM_PWM_Init>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80011e2:	f000 f8cf 	bl	8001384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e6:	2300      	movs	r3, #0
 80011e8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ea:	2300      	movs	r3, #0
 80011ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011ee:	f107 0320 	add.w	r3, r7, #32
 80011f2:	4619      	mov	r1, r3
 80011f4:	4810      	ldr	r0, [pc, #64]	; (8001238 <MX_TIM3_Init+0xe4>)
 80011f6:	f002 fd9f 	bl	8003d38 <HAL_TIMEx_MasterConfigSynchronization>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001200:	f000 f8c0 	bl	8001384 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001204:	2360      	movs	r3, #96	; 0x60
 8001206:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800120c:	2300      	movs	r3, #0
 800120e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	2200      	movs	r2, #0
 8001218:	4619      	mov	r1, r3
 800121a:	4807      	ldr	r0, [pc, #28]	; (8001238 <MX_TIM3_Init+0xe4>)
 800121c:	f002 f93a 	bl	8003494 <HAL_TIM_PWM_ConfigChannel>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001226:	f000 f8ad 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800122a:	4803      	ldr	r0, [pc, #12]	; (8001238 <MX_TIM3_Init+0xe4>)
 800122c:	f000 fbd4 	bl	80019d8 <HAL_TIM_MspPostInit>

}
 8001230:	bf00      	nop
 8001232:	3738      	adds	r7, #56	; 0x38
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20000204 	.word	0x20000204
 800123c:	40000400 	.word	0x40000400

08001240 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001244:	4b11      	ldr	r3, [pc, #68]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001246:	4a12      	ldr	r2, [pc, #72]	; (8001290 <MX_USART2_UART_Init+0x50>)
 8001248:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800124a:	4b10      	ldr	r3, [pc, #64]	; (800128c <MX_USART2_UART_Init+0x4c>)
 800124c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001250:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001252:	4b0e      	ldr	r3, [pc, #56]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001258:	4b0c      	ldr	r3, [pc, #48]	; (800128c <MX_USART2_UART_Init+0x4c>)
 800125a:	2200      	movs	r2, #0
 800125c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800125e:	4b0b      	ldr	r3, [pc, #44]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001264:	4b09      	ldr	r3, [pc, #36]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001266:	220c      	movs	r2, #12
 8001268:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800126a:	4b08      	ldr	r3, [pc, #32]	; (800128c <MX_USART2_UART_Init+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001270:	4b06      	ldr	r3, [pc, #24]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001272:	2200      	movs	r2, #0
 8001274:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001276:	4805      	ldr	r0, [pc, #20]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001278:	f002 fdce 	bl	8003e18 <HAL_UART_Init>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001282:	f000 f87f 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000294 	.word	0x20000294
 8001290:	40004400 	.word	0x40004400

08001294 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b086      	sub	sp, #24
 8001298:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129a:	f107 0308 	add.w	r3, r7, #8
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a8:	4b2e      	ldr	r3, [pc, #184]	; (8001364 <MX_GPIO_Init+0xd0>)
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	4a2d      	ldr	r2, [pc, #180]	; (8001364 <MX_GPIO_Init+0xd0>)
 80012ae:	f043 0304 	orr.w	r3, r3, #4
 80012b2:	6193      	str	r3, [r2, #24]
 80012b4:	4b2b      	ldr	r3, [pc, #172]	; (8001364 <MX_GPIO_Init+0xd0>)
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	f003 0304 	and.w	r3, r3, #4
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c0:	4b28      	ldr	r3, [pc, #160]	; (8001364 <MX_GPIO_Init+0xd0>)
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	4a27      	ldr	r2, [pc, #156]	; (8001364 <MX_GPIO_Init+0xd0>)
 80012c6:	f043 0308 	orr.w	r3, r3, #8
 80012ca:	6193      	str	r3, [r2, #24]
 80012cc:	4b25      	ldr	r3, [pc, #148]	; (8001364 <MX_GPIO_Init+0xd0>)
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	f003 0308 	and.w	r3, r3, #8
 80012d4:	603b      	str	r3, [r7, #0]
 80012d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_PedLED_Pin|D3_LED1_Pin|D5_LED2_Pin|D4_LED2_Pin, GPIO_PIN_RESET);
 80012d8:	2200      	movs	r2, #0
 80012da:	f44f 6187 	mov.w	r1, #1080	; 0x438
 80012de:	4822      	ldr	r0, [pc, #136]	; (8001368 <MX_GPIO_Init+0xd4>)
 80012e0:	f001 fa0d 	bl	80026fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_PedLED_Pin|D2_LED1_Pin, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80012ea:	4820      	ldr	r0, [pc, #128]	; (800136c <MX_GPIO_Init+0xd8>)
 80012ec:	f001 fa07 	bl	80026fe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_PedButton_Pin A1_Button1_Pin A2_Button2_Pin */
  GPIO_InitStruct.Pin = A0_PedButton_Pin|A1_Button1_Pin|A2_Button2_Pin;
 80012f0:	2313      	movs	r3, #19
 80012f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fc:	f107 0308 	add.w	r3, r7, #8
 8001300:	4619      	mov	r1, r3
 8001302:	481a      	ldr	r0, [pc, #104]	; (800136c <MX_GPIO_Init+0xd8>)
 8001304:	f001 f860 	bl	80023c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Button3_Pin */
  GPIO_InitStruct.Pin = A3_Button3_Pin;
 8001308:	2301      	movs	r3, #1
 800130a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800130c:	2300      	movs	r3, #0
 800130e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A3_Button3_GPIO_Port, &GPIO_InitStruct);
 8001314:	f107 0308 	add.w	r3, r7, #8
 8001318:	4619      	mov	r1, r3
 800131a:	4813      	ldr	r0, [pc, #76]	; (8001368 <MX_GPIO_Init+0xd4>)
 800131c:	f001 f854 	bl	80023c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_PedLED_Pin D3_LED1_Pin D5_LED2_Pin D4_LED2_Pin */
  GPIO_InitStruct.Pin = D6_PedLED_Pin|D3_LED1_Pin|D5_LED2_Pin|D4_LED2_Pin;
 8001320:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8001324:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001326:	2301      	movs	r3, #1
 8001328:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2302      	movs	r3, #2
 8001330:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	4619      	mov	r1, r3
 8001338:	480b      	ldr	r0, [pc, #44]	; (8001368 <MX_GPIO_Init+0xd4>)
 800133a:	f001 f845 	bl	80023c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_PedLED_Pin D2_LED1_Pin */
  GPIO_InitStruct.Pin = D7_PedLED_Pin|D2_LED1_Pin;
 800133e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001342:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001344:	2301      	movs	r3, #1
 8001346:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134c:	2302      	movs	r3, #2
 800134e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001350:	f107 0308 	add.w	r3, r7, #8
 8001354:	4619      	mov	r1, r3
 8001356:	4805      	ldr	r0, [pc, #20]	; (800136c <MX_GPIO_Init+0xd8>)
 8001358:	f001 f836 	bl	80023c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800135c:	bf00      	nop
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40021000 	.word	0x40021000
 8001368:	40010c00 	.word	0x40010c00
 800136c:	40010800 	.word	0x40010800

08001370 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim2) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8001378:	f000 f80a 	bl	8001390 <SCH_Update>
}
 800137c:	bf00      	nop
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001388:	b672      	cpsid	i
}
 800138a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800138c:	e7fe      	b.n	800138c <Error_Handler+0x8>
	...

08001390 <SCH_Update>:

        SCH_tasks_G[i].TaskID = -1;
    }
}

void SCH_Update(void) {
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
	count_SCH_Update++;
 8001394:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <SCH_Update+0x48>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	3301      	adds	r3, #1
 800139a:	4a0f      	ldr	r2, [pc, #60]	; (80013d8 <SCH_Update+0x48>)
 800139c:	6013      	str	r3, [r2, #0]
	if (SCH_tasks_G[0].pTask && SCH_tasks_G[0].RunMe == 0) {
 800139e:	4b0f      	ldr	r3, [pc, #60]	; (80013dc <SCH_Update+0x4c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d013      	beq.n	80013ce <SCH_Update+0x3e>
 80013a6:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <SCH_Update+0x4c>)
 80013a8:	7b1b      	ldrb	r3, [r3, #12]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d10f      	bne.n	80013ce <SCH_Update+0x3e>
		if(SCH_tasks_G[0].Delay > 0){
 80013ae:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <SCH_Update+0x4c>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d004      	beq.n	80013c0 <SCH_Update+0x30>
			SCH_tasks_G[0].Delay -= 1;
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <SCH_Update+0x4c>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	3b01      	subs	r3, #1
 80013bc:	4a07      	ldr	r2, [pc, #28]	; (80013dc <SCH_Update+0x4c>)
 80013be:	6053      	str	r3, [r2, #4]
		}
		if (SCH_tasks_G[0].Delay == 0) {
 80013c0:	4b06      	ldr	r3, [pc, #24]	; (80013dc <SCH_Update+0x4c>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d102      	bne.n	80013ce <SCH_Update+0x3e>
			SCH_tasks_G[0].RunMe = 1;
 80013c8:	4b04      	ldr	r3, [pc, #16]	; (80013dc <SCH_Update+0x4c>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	731a      	strb	r2, [r3, #12]
		}
	}
}
 80013ce:	bf00      	nop
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bc80      	pop	{r7}
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	200001c0 	.word	0x200001c0
 80013dc:	200000f4 	.word	0x200000f4

080013e0 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (* pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 80013e0:	b590      	push	{r4, r7, lr}
 80013e2:	b089      	sub	sp, #36	; 0x24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
	uint8_t newTaskIndex = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	77fb      	strb	r3, [r7, #31]
	uint32_t sumDelay = 0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61bb      	str	r3, [r7, #24]
	uint32_t newDelay = 0;
 80013f4:	2300      	movs	r3, #0
 80013f6:	613b      	str	r3, [r7, #16]

	for (newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex++) {
 80013f8:	2300      	movs	r3, #0
 80013fa:	77fb      	strb	r3, [r7, #31]
 80013fc:	e133      	b.n	8001666 <SCH_Add_Task+0x286>
		sumDelay = sumDelay + SCH_tasks_G[newTaskIndex].Delay;
 80013fe:	7ffa      	ldrb	r2, [r7, #31]
 8001400:	49a1      	ldr	r1, [pc, #644]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001402:	4613      	mov	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	440b      	add	r3, r1
 800140c:	3304      	adds	r3, #4
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4413      	add	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
		if (sumDelay > DELAY) {
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	429a      	cmp	r2, r3
 800141c:	f240 80c1 	bls.w	80015a2 <SCH_Add_Task+0x1c2>
			newDelay = DELAY - (sumDelay - SCH_tasks_G[newTaskIndex].Delay);
 8001420:	7ffa      	ldrb	r2, [r7, #31]
 8001422:	4999      	ldr	r1, [pc, #612]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001424:	4613      	mov	r3, r2
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	4413      	add	r3, r2
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	440b      	add	r3, r1
 800142e:	3304      	adds	r3, #4
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	68ba      	ldr	r2, [r7, #8]
 8001438:	4413      	add	r3, r2
 800143a:	613b      	str	r3, [r7, #16]
			SCH_tasks_G[newTaskIndex].Delay = sumDelay - DELAY;
 800143c:	7ffa      	ldrb	r2, [r7, #31]
 800143e:	69b9      	ldr	r1, [r7, #24]
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	1ac9      	subs	r1, r1, r3
 8001444:	4890      	ldr	r0, [pc, #576]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001446:	4613      	mov	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4403      	add	r3, r0
 8001450:	3304      	adds	r3, #4
 8001452:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 8001454:	2309      	movs	r3, #9
 8001456:	75fb      	strb	r3, [r7, #23]
 8001458:	e04c      	b.n	80014f4 <SCH_Add_Task+0x114>
				SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 800145a:	7dfb      	ldrb	r3, [r7, #23]
 800145c:	1e59      	subs	r1, r3, #1
 800145e:	7dfa      	ldrb	r2, [r7, #23]
 8001460:	4889      	ldr	r0, [pc, #548]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001462:	460b      	mov	r3, r1
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	440b      	add	r3, r1
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4403      	add	r3, r0
 800146c:	6819      	ldr	r1, [r3, #0]
 800146e:	4886      	ldr	r0, [pc, #536]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001470:	4613      	mov	r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	4413      	add	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4403      	add	r3, r0
 800147a:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[i].Period = SCH_tasks_G[i - 1].Period;
 800147c:	7dfb      	ldrb	r3, [r7, #23]
 800147e:	1e59      	subs	r1, r3, #1
 8001480:	7dfa      	ldrb	r2, [r7, #23]
 8001482:	4881      	ldr	r0, [pc, #516]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001484:	460b      	mov	r3, r1
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	440b      	add	r3, r1
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4403      	add	r3, r0
 800148e:	3308      	adds	r3, #8
 8001490:	6819      	ldr	r1, [r3, #0]
 8001492:	487d      	ldr	r0, [pc, #500]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001494:	4613      	mov	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	4413      	add	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4403      	add	r3, r0
 800149e:	3308      	adds	r3, #8
 80014a0:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[i].Delay = SCH_tasks_G[i - 1].Delay;
 80014a2:	7dfb      	ldrb	r3, [r7, #23]
 80014a4:	1e59      	subs	r1, r3, #1
 80014a6:	7dfa      	ldrb	r2, [r7, #23]
 80014a8:	4877      	ldr	r0, [pc, #476]	; (8001688 <SCH_Add_Task+0x2a8>)
 80014aa:	460b      	mov	r3, r1
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	440b      	add	r3, r1
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	4403      	add	r3, r0
 80014b4:	3304      	adds	r3, #4
 80014b6:	6819      	ldr	r1, [r3, #0]
 80014b8:	4873      	ldr	r0, [pc, #460]	; (8001688 <SCH_Add_Task+0x2a8>)
 80014ba:	4613      	mov	r3, r2
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	4413      	add	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4403      	add	r3, r0
 80014c4:	3304      	adds	r3, #4
 80014c6:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[i].TaskID = SCH_tasks_G[i - 1].TaskID;
 80014c8:	7dfb      	ldrb	r3, [r7, #23]
 80014ca:	1e59      	subs	r1, r3, #1
 80014cc:	7dfa      	ldrb	r2, [r7, #23]
 80014ce:	486e      	ldr	r0, [pc, #440]	; (8001688 <SCH_Add_Task+0x2a8>)
 80014d0:	460b      	mov	r3, r1
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	440b      	add	r3, r1
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	4403      	add	r3, r0
 80014da:	3310      	adds	r3, #16
 80014dc:	6819      	ldr	r1, [r3, #0]
 80014de:	486a      	ldr	r0, [pc, #424]	; (8001688 <SCH_Add_Task+0x2a8>)
 80014e0:	4613      	mov	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4403      	add	r3, r0
 80014ea:	3310      	adds	r3, #16
 80014ec:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 80014ee:	7dfb      	ldrb	r3, [r7, #23]
 80014f0:	3b01      	subs	r3, #1
 80014f2:	75fb      	strb	r3, [r7, #23]
 80014f4:	7dfa      	ldrb	r2, [r7, #23]
 80014f6:	7ffb      	ldrb	r3, [r7, #31]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d8ae      	bhi.n	800145a <SCH_Add_Task+0x7a>
			}
			SCH_tasks_G[newTaskIndex].pTask = pFunction;
 80014fc:	7ffa      	ldrb	r2, [r7, #31]
 80014fe:	4962      	ldr	r1, [pc, #392]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	440b      	add	r3, r1
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Delay = newDelay;
 800150e:	7ffa      	ldrb	r2, [r7, #31]
 8001510:	495d      	ldr	r1, [pc, #372]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001512:	4613      	mov	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4413      	add	r3, r2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	440b      	add	r3, r1
 800151c:	3304      	adds	r3, #4
 800151e:	693a      	ldr	r2, [r7, #16]
 8001520:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Period = PERIOD;
 8001522:	7ffa      	ldrb	r2, [r7, #31]
 8001524:	4958      	ldr	r1, [pc, #352]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001526:	4613      	mov	r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	440b      	add	r3, r1
 8001530:	3308      	adds	r3, #8
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	601a      	str	r2, [r3, #0]
			if (SCH_tasks_G[newTaskIndex].Delay == 0) {
 8001536:	7ffa      	ldrb	r2, [r7, #31]
 8001538:	4953      	ldr	r1, [pc, #332]	; (8001688 <SCH_Add_Task+0x2a8>)
 800153a:	4613      	mov	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4413      	add	r3, r2
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	440b      	add	r3, r1
 8001544:	3304      	adds	r3, #4
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d10a      	bne.n	8001562 <SCH_Add_Task+0x182>
				SCH_tasks_G[newTaskIndex].RunMe = 1;
 800154c:	7ffa      	ldrb	r2, [r7, #31]
 800154e:	494e      	ldr	r1, [pc, #312]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001550:	4613      	mov	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	440b      	add	r3, r1
 800155a:	330c      	adds	r3, #12
 800155c:	2201      	movs	r2, #1
 800155e:	701a      	strb	r2, [r3, #0]
 8001560:	e009      	b.n	8001576 <SCH_Add_Task+0x196>
			} else {
				SCH_tasks_G[newTaskIndex].RunMe = 0;
 8001562:	7ffa      	ldrb	r2, [r7, #31]
 8001564:	4948      	ldr	r1, [pc, #288]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001566:	4613      	mov	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	4413      	add	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	440b      	add	r3, r1
 8001570:	330c      	adds	r3, #12
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
			}
			SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 8001576:	7ffc      	ldrb	r4, [r7, #31]
 8001578:	f000 f9a4 	bl	80018c4 <Get_New_Task_ID>
 800157c:	4602      	mov	r2, r0
 800157e:	4942      	ldr	r1, [pc, #264]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001580:	4623      	mov	r3, r4
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4423      	add	r3, r4
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	440b      	add	r3, r1
 800158a:	3310      	adds	r3, #16
 800158c:	601a      	str	r2, [r3, #0]
			return SCH_tasks_G[newTaskIndex].TaskID;
 800158e:	7ffa      	ldrb	r2, [r7, #31]
 8001590:	493d      	ldr	r1, [pc, #244]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001592:	4613      	mov	r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	4413      	add	r3, r2
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	440b      	add	r3, r1
 800159c:	3310      	adds	r3, #16
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	e06e      	b.n	8001680 <SCH_Add_Task+0x2a0>
		} else {
			if(SCH_tasks_G[newTaskIndex].pTask == 0x0000){
 80015a2:	7ffa      	ldrb	r2, [r7, #31]
 80015a4:	4938      	ldr	r1, [pc, #224]	; (8001688 <SCH_Add_Task+0x2a8>)
 80015a6:	4613      	mov	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	440b      	add	r3, r1
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d154      	bne.n	8001660 <SCH_Add_Task+0x280>
				SCH_tasks_G[newTaskIndex].pTask = pFunction;
 80015b6:	7ffa      	ldrb	r2, [r7, #31]
 80015b8:	4933      	ldr	r1, [pc, #204]	; (8001688 <SCH_Add_Task+0x2a8>)
 80015ba:	4613      	mov	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	4413      	add	r3, r2
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	440b      	add	r3, r1
 80015c4:	68fa      	ldr	r2, [r7, #12]
 80015c6:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[newTaskIndex].Delay = DELAY - sumDelay;
 80015c8:	7ffa      	ldrb	r2, [r7, #31]
 80015ca:	68b9      	ldr	r1, [r7, #8]
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	1ac9      	subs	r1, r1, r3
 80015d0:	482d      	ldr	r0, [pc, #180]	; (8001688 <SCH_Add_Task+0x2a8>)
 80015d2:	4613      	mov	r3, r2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	4413      	add	r3, r2
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4403      	add	r3, r0
 80015dc:	3304      	adds	r3, #4
 80015de:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[newTaskIndex].Period = PERIOD;
 80015e0:	7ffa      	ldrb	r2, [r7, #31]
 80015e2:	4929      	ldr	r1, [pc, #164]	; (8001688 <SCH_Add_Task+0x2a8>)
 80015e4:	4613      	mov	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	440b      	add	r3, r1
 80015ee:	3308      	adds	r3, #8
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	601a      	str	r2, [r3, #0]
				if(SCH_tasks_G[newTaskIndex].Delay == 0){
 80015f4:	7ffa      	ldrb	r2, [r7, #31]
 80015f6:	4924      	ldr	r1, [pc, #144]	; (8001688 <SCH_Add_Task+0x2a8>)
 80015f8:	4613      	mov	r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	440b      	add	r3, r1
 8001602:	3304      	adds	r3, #4
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d10a      	bne.n	8001620 <SCH_Add_Task+0x240>
					SCH_tasks_G[newTaskIndex].RunMe = 1;
 800160a:	7ffa      	ldrb	r2, [r7, #31]
 800160c:	491e      	ldr	r1, [pc, #120]	; (8001688 <SCH_Add_Task+0x2a8>)
 800160e:	4613      	mov	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	4413      	add	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	440b      	add	r3, r1
 8001618:	330c      	adds	r3, #12
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
 800161e:	e009      	b.n	8001634 <SCH_Add_Task+0x254>
				} else {
					SCH_tasks_G[newTaskIndex].RunMe = 0;
 8001620:	7ffa      	ldrb	r2, [r7, #31]
 8001622:	4919      	ldr	r1, [pc, #100]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001624:	4613      	mov	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	4413      	add	r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	440b      	add	r3, r1
 800162e:	330c      	adds	r3, #12
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
				}
				SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 8001634:	7ffc      	ldrb	r4, [r7, #31]
 8001636:	f000 f945 	bl	80018c4 <Get_New_Task_ID>
 800163a:	4602      	mov	r2, r0
 800163c:	4912      	ldr	r1, [pc, #72]	; (8001688 <SCH_Add_Task+0x2a8>)
 800163e:	4623      	mov	r3, r4
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4423      	add	r3, r4
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	440b      	add	r3, r1
 8001648:	3310      	adds	r3, #16
 800164a:	601a      	str	r2, [r3, #0]
				return SCH_tasks_G[newTaskIndex].TaskID;
 800164c:	7ffa      	ldrb	r2, [r7, #31]
 800164e:	490e      	ldr	r1, [pc, #56]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001650:	4613      	mov	r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	4413      	add	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	440b      	add	r3, r1
 800165a:	3310      	adds	r3, #16
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	e00f      	b.n	8001680 <SCH_Add_Task+0x2a0>
	for (newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex++) {
 8001660:	7ffb      	ldrb	r3, [r7, #31]
 8001662:	3301      	adds	r3, #1
 8001664:	77fb      	strb	r3, [r7, #31]
 8001666:	7ffb      	ldrb	r3, [r7, #31]
 8001668:	2b09      	cmp	r3, #9
 800166a:	f67f aec8 	bls.w	80013fe <SCH_Add_Task+0x1e>
			}
		}
	}
	return SCH_tasks_G[newTaskIndex].TaskID;
 800166e:	7ffa      	ldrb	r2, [r7, #31]
 8001670:	4905      	ldr	r1, [pc, #20]	; (8001688 <SCH_Add_Task+0x2a8>)
 8001672:	4613      	mov	r3, r2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	4413      	add	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	440b      	add	r3, r1
 800167c:	3310      	adds	r3, #16
 800167e:	681b      	ldr	r3, [r3, #0]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3724      	adds	r7, #36	; 0x24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd90      	pop	{r4, r7, pc}
 8001688:	200000f4 	.word	0x200000f4

0800168c <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(uint32_t taskID){
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
	uint8_t Return_code  = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	737b      	strb	r3, [r7, #13]
	uint8_t taskIndex;
	uint8_t j;
	if(taskID != NO_TASK_ID){
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	f000 80e2 	beq.w	8001864 <SCH_Delete_Task+0x1d8>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 80016a0:	2300      	movs	r3, #0
 80016a2:	73fb      	strb	r3, [r7, #15]
 80016a4:	e0da      	b.n	800185c <SCH_Delete_Task+0x1d0>
			if(SCH_tasks_G[taskIndex].TaskID == taskID){
 80016a6:	7bfa      	ldrb	r2, [r7, #15]
 80016a8:	4971      	ldr	r1, [pc, #452]	; (8001870 <SCH_Delete_Task+0x1e4>)
 80016aa:	4613      	mov	r3, r2
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	4413      	add	r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	440b      	add	r3, r1
 80016b4:	3310      	adds	r3, #16
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	f040 80cb 	bne.w	8001856 <SCH_Delete_Task+0x1ca>
				Return_code = 1;
 80016c0:	2301      	movs	r3, #1
 80016c2:	737b      	strb	r3, [r7, #13]
				if(taskIndex != 0 && taskIndex < SCH_MAX_TASKS - 1){
 80016c4:	7bfb      	ldrb	r3, [r7, #15]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d02b      	beq.n	8001722 <SCH_Delete_Task+0x96>
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	2b08      	cmp	r3, #8
 80016ce:	d828      	bhi.n	8001722 <SCH_Delete_Task+0x96>
					if(SCH_tasks_G[taskIndex+1].pTask != 0x0000){
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
 80016d2:	1c5a      	adds	r2, r3, #1
 80016d4:	4966      	ldr	r1, [pc, #408]	; (8001870 <SCH_Delete_Task+0x1e4>)
 80016d6:	4613      	mov	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4413      	add	r3, r2
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	440b      	add	r3, r1
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d01d      	beq.n	8001722 <SCH_Delete_Task+0x96>
						SCH_tasks_G[taskIndex+1].Delay += SCH_tasks_G[taskIndex].Delay;
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	1c5a      	adds	r2, r3, #1
 80016ea:	4961      	ldr	r1, [pc, #388]	; (8001870 <SCH_Delete_Task+0x1e4>)
 80016ec:	4613      	mov	r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4413      	add	r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	440b      	add	r3, r1
 80016f6:	3304      	adds	r3, #4
 80016f8:	6819      	ldr	r1, [r3, #0]
 80016fa:	7bfa      	ldrb	r2, [r7, #15]
 80016fc:	485c      	ldr	r0, [pc, #368]	; (8001870 <SCH_Delete_Task+0x1e4>)
 80016fe:	4613      	mov	r3, r2
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4403      	add	r3, r0
 8001708:	3304      	adds	r3, #4
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	7bfa      	ldrb	r2, [r7, #15]
 800170e:	3201      	adds	r2, #1
 8001710:	4419      	add	r1, r3
 8001712:	4857      	ldr	r0, [pc, #348]	; (8001870 <SCH_Delete_Task+0x1e4>)
 8001714:	4613      	mov	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	4413      	add	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4403      	add	r3, r0
 800171e:	3304      	adds	r3, #4
 8001720:	6019      	str	r1, [r3, #0]
					}
				}

				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	73bb      	strb	r3, [r7, #14]
 8001726:	e060      	b.n	80017ea <SCH_Delete_Task+0x15e>
					SCH_tasks_G[j].pTask = SCH_tasks_G[j+1].pTask;
 8001728:	7bbb      	ldrb	r3, [r7, #14]
 800172a:	1c59      	adds	r1, r3, #1
 800172c:	7bba      	ldrb	r2, [r7, #14]
 800172e:	4850      	ldr	r0, [pc, #320]	; (8001870 <SCH_Delete_Task+0x1e4>)
 8001730:	460b      	mov	r3, r1
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	440b      	add	r3, r1
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	4403      	add	r3, r0
 800173a:	6819      	ldr	r1, [r3, #0]
 800173c:	484c      	ldr	r0, [pc, #304]	; (8001870 <SCH_Delete_Task+0x1e4>)
 800173e:	4613      	mov	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4403      	add	r3, r0
 8001748:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Period = SCH_tasks_G[j+1].Period;
 800174a:	7bbb      	ldrb	r3, [r7, #14]
 800174c:	1c59      	adds	r1, r3, #1
 800174e:	7bba      	ldrb	r2, [r7, #14]
 8001750:	4847      	ldr	r0, [pc, #284]	; (8001870 <SCH_Delete_Task+0x1e4>)
 8001752:	460b      	mov	r3, r1
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	440b      	add	r3, r1
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	4403      	add	r3, r0
 800175c:	3308      	adds	r3, #8
 800175e:	6819      	ldr	r1, [r3, #0]
 8001760:	4843      	ldr	r0, [pc, #268]	; (8001870 <SCH_Delete_Task+0x1e4>)
 8001762:	4613      	mov	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	4403      	add	r3, r0
 800176c:	3308      	adds	r3, #8
 800176e:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Delay = SCH_tasks_G[j+1].Delay;
 8001770:	7bbb      	ldrb	r3, [r7, #14]
 8001772:	1c59      	adds	r1, r3, #1
 8001774:	7bba      	ldrb	r2, [r7, #14]
 8001776:	483e      	ldr	r0, [pc, #248]	; (8001870 <SCH_Delete_Task+0x1e4>)
 8001778:	460b      	mov	r3, r1
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	4403      	add	r3, r0
 8001782:	3304      	adds	r3, #4
 8001784:	6819      	ldr	r1, [r3, #0]
 8001786:	483a      	ldr	r0, [pc, #232]	; (8001870 <SCH_Delete_Task+0x1e4>)
 8001788:	4613      	mov	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4413      	add	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	4403      	add	r3, r0
 8001792:	3304      	adds	r3, #4
 8001794:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].RunMe = SCH_tasks_G[j+1].RunMe;
 8001796:	7bbb      	ldrb	r3, [r7, #14]
 8001798:	1c59      	adds	r1, r3, #1
 800179a:	7bba      	ldrb	r2, [r7, #14]
 800179c:	4834      	ldr	r0, [pc, #208]	; (8001870 <SCH_Delete_Task+0x1e4>)
 800179e:	460b      	mov	r3, r1
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	440b      	add	r3, r1
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4403      	add	r3, r0
 80017a8:	330c      	adds	r3, #12
 80017aa:	7818      	ldrb	r0, [r3, #0]
 80017ac:	4930      	ldr	r1, [pc, #192]	; (8001870 <SCH_Delete_Task+0x1e4>)
 80017ae:	4613      	mov	r3, r2
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	4413      	add	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	440b      	add	r3, r1
 80017b8:	330c      	adds	r3, #12
 80017ba:	4602      	mov	r2, r0
 80017bc:	701a      	strb	r2, [r3, #0]
					SCH_tasks_G[j].TaskID = SCH_tasks_G[j+1].TaskID;
 80017be:	7bbb      	ldrb	r3, [r7, #14]
 80017c0:	1c59      	adds	r1, r3, #1
 80017c2:	7bba      	ldrb	r2, [r7, #14]
 80017c4:	482a      	ldr	r0, [pc, #168]	; (8001870 <SCH_Delete_Task+0x1e4>)
 80017c6:	460b      	mov	r3, r1
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	440b      	add	r3, r1
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4403      	add	r3, r0
 80017d0:	3310      	adds	r3, #16
 80017d2:	6819      	ldr	r1, [r3, #0]
 80017d4:	4826      	ldr	r0, [pc, #152]	; (8001870 <SCH_Delete_Task+0x1e4>)
 80017d6:	4613      	mov	r3, r2
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	4413      	add	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4403      	add	r3, r0
 80017e0:	3310      	adds	r3, #16
 80017e2:	6019      	str	r1, [r3, #0]
				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 80017e4:	7bbb      	ldrb	r3, [r7, #14]
 80017e6:	3301      	adds	r3, #1
 80017e8:	73bb      	strb	r3, [r7, #14]
 80017ea:	7bbb      	ldrb	r3, [r7, #14]
 80017ec:	2b08      	cmp	r3, #8
 80017ee:	d99b      	bls.n	8001728 <SCH_Delete_Task+0x9c>
				}
				SCH_tasks_G[j].pTask = 0;
 80017f0:	7bba      	ldrb	r2, [r7, #14]
 80017f2:	491f      	ldr	r1, [pc, #124]	; (8001870 <SCH_Delete_Task+0x1e4>)
 80017f4:	4613      	mov	r3, r2
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	440b      	add	r3, r1
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Period = 0;
 8001802:	7bba      	ldrb	r2, [r7, #14]
 8001804:	491a      	ldr	r1, [pc, #104]	; (8001870 <SCH_Delete_Task+0x1e4>)
 8001806:	4613      	mov	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	4413      	add	r3, r2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	440b      	add	r3, r1
 8001810:	3308      	adds	r3, #8
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Delay = 0;
 8001816:	7bba      	ldrb	r2, [r7, #14]
 8001818:	4915      	ldr	r1, [pc, #84]	; (8001870 <SCH_Delete_Task+0x1e4>)
 800181a:	4613      	mov	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	440b      	add	r3, r1
 8001824:	3304      	adds	r3, #4
 8001826:	2200      	movs	r2, #0
 8001828:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].RunMe = 0;
 800182a:	7bba      	ldrb	r2, [r7, #14]
 800182c:	4910      	ldr	r1, [pc, #64]	; (8001870 <SCH_Delete_Task+0x1e4>)
 800182e:	4613      	mov	r3, r2
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	4413      	add	r3, r2
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	440b      	add	r3, r1
 8001838:	330c      	adds	r3, #12
 800183a:	2200      	movs	r2, #0
 800183c:	701a      	strb	r2, [r3, #0]
				SCH_tasks_G[j].TaskID = 0;
 800183e:	7bba      	ldrb	r2, [r7, #14]
 8001840:	490b      	ldr	r1, [pc, #44]	; (8001870 <SCH_Delete_Task+0x1e4>)
 8001842:	4613      	mov	r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	440b      	add	r3, r1
 800184c:	3310      	adds	r3, #16
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
				return Return_code;
 8001852:	7b7b      	ldrb	r3, [r7, #13]
 8001854:	e007      	b.n	8001866 <SCH_Delete_Task+0x1da>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 8001856:	7bfb      	ldrb	r3, [r7, #15]
 8001858:	3301      	adds	r3, #1
 800185a:	73fb      	strb	r3, [r7, #15]
 800185c:	7bfb      	ldrb	r3, [r7, #15]
 800185e:	2b09      	cmp	r3, #9
 8001860:	f67f af21 	bls.w	80016a6 <SCH_Delete_Task+0x1a>
			}
		}
	}
	return Return_code;
 8001864:	7b7b      	ldrb	r3, [r7, #13]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3714      	adds	r7, #20
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	200000f4 	.word	0x200000f4

08001874 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 8001874:	b5b0      	push	{r4, r5, r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[0].RunMe > 0) {
 800187a:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <SCH_Dispatch_Tasks+0x4c>)
 800187c:	7b1b      	ldrb	r3, [r3, #12]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d019      	beq.n	80018b6 <SCH_Dispatch_Tasks+0x42>
		(*SCH_tasks_G[0].pTask)();
 8001882:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <SCH_Dispatch_Tasks+0x4c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4798      	blx	r3
		SCH_tasks_G[0].RunMe = 0;
 8001888:	4b0d      	ldr	r3, [pc, #52]	; (80018c0 <SCH_Dispatch_Tasks+0x4c>)
 800188a:	2200      	movs	r2, #0
 800188c:	731a      	strb	r2, [r3, #12]
		sTask temtask = SCH_tasks_G[0];
 800188e:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <SCH_Dispatch_Tasks+0x4c>)
 8001890:	1d3c      	adds	r4, r7, #4
 8001892:	461d      	mov	r5, r3
 8001894:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001896:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001898:	682b      	ldr	r3, [r5, #0]
 800189a:	6023      	str	r3, [r4, #0]
		SCH_Delete_Task(temtask.TaskID);
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff fef4 	bl	800168c <SCH_Delete_Task>
		if (temtask.Period != 0) {
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d005      	beq.n	80018b6 <SCH_Dispatch_Tasks+0x42>
			SCH_Add_Task(temtask.pTask, temtask.Period, temtask.Period);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68f9      	ldr	r1, [r7, #12]
 80018ae:	68fa      	ldr	r2, [r7, #12]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fd95 	bl	80013e0 <SCH_Add_Task>
		}
	}
}
 80018b6:	bf00      	nop
 80018b8:	3718      	adds	r7, #24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bdb0      	pop	{r4, r5, r7, pc}
 80018be:	bf00      	nop
 80018c0:	200000f4 	.word	0x200000f4

080018c4 <Get_New_Task_ID>:

static uint32_t Get_New_Task_ID(void){
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
	newTaskID++;
 80018c8:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <Get_New_Task_ID+0x2c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	3301      	adds	r3, #1
 80018ce:	4a08      	ldr	r2, [pc, #32]	; (80018f0 <Get_New_Task_ID+0x2c>)
 80018d0:	6013      	str	r3, [r2, #0]
	if(newTaskID == NO_TASK_ID){
 80018d2:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <Get_New_Task_ID+0x2c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d104      	bne.n	80018e4 <Get_New_Task_ID+0x20>
		newTaskID++;
 80018da:	4b05      	ldr	r3, [pc, #20]	; (80018f0 <Get_New_Task_ID+0x2c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	3301      	adds	r3, #1
 80018e0:	4a03      	ldr	r2, [pc, #12]	; (80018f0 <Get_New_Task_ID+0x2c>)
 80018e2:	6013      	str	r3, [r2, #0]
	}
	return newTaskID;
 80018e4:	4b02      	ldr	r3, [pc, #8]	; (80018f0 <Get_New_Task_ID+0x2c>)
 80018e6:	681b      	ldr	r3, [r3, #0]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	200001bc 	.word	0x200001bc

080018f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018fa:	4b15      	ldr	r3, [pc, #84]	; (8001950 <HAL_MspInit+0x5c>)
 80018fc:	699b      	ldr	r3, [r3, #24]
 80018fe:	4a14      	ldr	r2, [pc, #80]	; (8001950 <HAL_MspInit+0x5c>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	6193      	str	r3, [r2, #24]
 8001906:	4b12      	ldr	r3, [pc, #72]	; (8001950 <HAL_MspInit+0x5c>)
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001912:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <HAL_MspInit+0x5c>)
 8001914:	69db      	ldr	r3, [r3, #28]
 8001916:	4a0e      	ldr	r2, [pc, #56]	; (8001950 <HAL_MspInit+0x5c>)
 8001918:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800191c:	61d3      	str	r3, [r2, #28]
 800191e:	4b0c      	ldr	r3, [pc, #48]	; (8001950 <HAL_MspInit+0x5c>)
 8001920:	69db      	ldr	r3, [r3, #28]
 8001922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001926:	607b      	str	r3, [r7, #4]
 8001928:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800192a:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <HAL_MspInit+0x60>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	4a04      	ldr	r2, [pc, #16]	; (8001954 <HAL_MspInit+0x60>)
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001946:	bf00      	nop
 8001948:	3714      	adds	r7, #20
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr
 8001950:	40021000 	.word	0x40021000
 8001954:	40010000 	.word	0x40010000

08001958 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001968:	d114      	bne.n	8001994 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800196a:	4b19      	ldr	r3, [pc, #100]	; (80019d0 <HAL_TIM_Base_MspInit+0x78>)
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	4a18      	ldr	r2, [pc, #96]	; (80019d0 <HAL_TIM_Base_MspInit+0x78>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	61d3      	str	r3, [r2, #28]
 8001976:	4b16      	ldr	r3, [pc, #88]	; (80019d0 <HAL_TIM_Base_MspInit+0x78>)
 8001978:	69db      	ldr	r3, [r3, #28]
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001982:	2200      	movs	r2, #0
 8001984:	2100      	movs	r1, #0
 8001986:	201c      	movs	r0, #28
 8001988:	f000 fc35 	bl	80021f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800198c:	201c      	movs	r0, #28
 800198e:	f000 fc4e 	bl	800222e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001992:	e018      	b.n	80019c6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a0e      	ldr	r2, [pc, #56]	; (80019d4 <HAL_TIM_Base_MspInit+0x7c>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d113      	bne.n	80019c6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800199e:	4b0c      	ldr	r3, [pc, #48]	; (80019d0 <HAL_TIM_Base_MspInit+0x78>)
 80019a0:	69db      	ldr	r3, [r3, #28]
 80019a2:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <HAL_TIM_Base_MspInit+0x78>)
 80019a4:	f043 0302 	orr.w	r3, r3, #2
 80019a8:	61d3      	str	r3, [r2, #28]
 80019aa:	4b09      	ldr	r3, [pc, #36]	; (80019d0 <HAL_TIM_Base_MspInit+0x78>)
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2100      	movs	r1, #0
 80019ba:	201d      	movs	r0, #29
 80019bc:	f000 fc1b 	bl	80021f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019c0:	201d      	movs	r0, #29
 80019c2:	f000 fc34 	bl	800222e <HAL_NVIC_EnableIRQ>
}
 80019c6:	bf00      	nop
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40021000 	.word	0x40021000
 80019d4:	40000400 	.word	0x40000400

080019d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b088      	sub	sp, #32
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e0:	f107 0310 	add.w	r3, r7, #16
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	605a      	str	r2, [r3, #4]
 80019ea:	609a      	str	r2, [r3, #8]
 80019ec:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a0f      	ldr	r2, [pc, #60]	; (8001a30 <HAL_TIM_MspPostInit+0x58>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d117      	bne.n	8001a28 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f8:	4b0e      	ldr	r3, [pc, #56]	; (8001a34 <HAL_TIM_MspPostInit+0x5c>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	4a0d      	ldr	r2, [pc, #52]	; (8001a34 <HAL_TIM_MspPostInit+0x5c>)
 80019fe:	f043 0304 	orr.w	r3, r3, #4
 8001a02:	6193      	str	r3, [r2, #24]
 8001a04:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <HAL_TIM_MspPostInit+0x5c>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	f003 0304 	and.w	r3, r3, #4
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a10:	2340      	movs	r3, #64	; 0x40
 8001a12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a14:	2302      	movs	r3, #2
 8001a16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1c:	f107 0310 	add.w	r3, r7, #16
 8001a20:	4619      	mov	r1, r3
 8001a22:	4805      	ldr	r0, [pc, #20]	; (8001a38 <HAL_TIM_MspPostInit+0x60>)
 8001a24:	f000 fcd0 	bl	80023c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001a28:	bf00      	nop
 8001a2a:	3720      	adds	r7, #32
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40000400 	.word	0x40000400
 8001a34:	40021000 	.word	0x40021000
 8001a38:	40010800 	.word	0x40010800

08001a3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 0310 	add.w	r3, r7, #16
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a1f      	ldr	r2, [pc, #124]	; (8001ad4 <HAL_UART_MspInit+0x98>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d137      	bne.n	8001acc <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a5c:	4b1e      	ldr	r3, [pc, #120]	; (8001ad8 <HAL_UART_MspInit+0x9c>)
 8001a5e:	69db      	ldr	r3, [r3, #28]
 8001a60:	4a1d      	ldr	r2, [pc, #116]	; (8001ad8 <HAL_UART_MspInit+0x9c>)
 8001a62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a66:	61d3      	str	r3, [r2, #28]
 8001a68:	4b1b      	ldr	r3, [pc, #108]	; (8001ad8 <HAL_UART_MspInit+0x9c>)
 8001a6a:	69db      	ldr	r3, [r3, #28]
 8001a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a74:	4b18      	ldr	r3, [pc, #96]	; (8001ad8 <HAL_UART_MspInit+0x9c>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	4a17      	ldr	r2, [pc, #92]	; (8001ad8 <HAL_UART_MspInit+0x9c>)
 8001a7a:	f043 0304 	orr.w	r3, r3, #4
 8001a7e:	6193      	str	r3, [r2, #24]
 8001a80:	4b15      	ldr	r3, [pc, #84]	; (8001ad8 <HAL_UART_MspInit+0x9c>)
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a8c:	2304      	movs	r3, #4
 8001a8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a90:	2302      	movs	r3, #2
 8001a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a94:	2303      	movs	r3, #3
 8001a96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	480f      	ldr	r0, [pc, #60]	; (8001adc <HAL_UART_MspInit+0xa0>)
 8001aa0:	f000 fc92 	bl	80023c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001aa4:	2308      	movs	r3, #8
 8001aa6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	f107 0310 	add.w	r3, r7, #16
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4809      	ldr	r0, [pc, #36]	; (8001adc <HAL_UART_MspInit+0xa0>)
 8001ab8:	f000 fc86 	bl	80023c8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001abc:	2200      	movs	r2, #0
 8001abe:	2100      	movs	r1, #0
 8001ac0:	2026      	movs	r0, #38	; 0x26
 8001ac2:	f000 fb98 	bl	80021f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ac6:	2026      	movs	r0, #38	; 0x26
 8001ac8:	f000 fbb1 	bl	800222e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001acc:	bf00      	nop
 8001ace:	3720      	adds	r7, #32
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40004400 	.word	0x40004400
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40010800 	.word	0x40010800

08001ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <NMI_Handler+0x4>

08001ae6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aea:	e7fe      	b.n	8001aea <HardFault_Handler+0x4>

08001aec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af0:	e7fe      	b.n	8001af0 <MemManage_Handler+0x4>

08001af2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af6:	e7fe      	b.n	8001af6 <BusFault_Handler+0x4>

08001af8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <UsageFault_Handler+0x4>

08001afe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr

08001b0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr

08001b16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr

08001b22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b26:	f000 fa73 	bl	8002010 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
	...

08001b30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b34:	4802      	ldr	r0, [pc, #8]	; (8001b40 <TIM2_IRQHandler+0x10>)
 8001b36:	f001 fba5 	bl	8003284 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	2000024c 	.word	0x2000024c

08001b44 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b48:	4802      	ldr	r0, [pc, #8]	; (8001b54 <TIM3_IRQHandler+0x10>)
 8001b4a:	f001 fb9b 	bl	8003284 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000204 	.word	0x20000204

08001b58 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b5c:	4802      	ldr	r0, [pc, #8]	; (8001b68 <USART2_IRQHandler+0x10>)
 8001b5e:	f002 fa2f 	bl	8003fc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20000294 	.word	0x20000294

08001b6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b74:	4a14      	ldr	r2, [pc, #80]	; (8001bc8 <_sbrk+0x5c>)
 8001b76:	4b15      	ldr	r3, [pc, #84]	; (8001bcc <_sbrk+0x60>)
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b80:	4b13      	ldr	r3, [pc, #76]	; (8001bd0 <_sbrk+0x64>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d102      	bne.n	8001b8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b88:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <_sbrk+0x64>)
 8001b8a:	4a12      	ldr	r2, [pc, #72]	; (8001bd4 <_sbrk+0x68>)
 8001b8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b8e:	4b10      	ldr	r3, [pc, #64]	; (8001bd0 <_sbrk+0x64>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4413      	add	r3, r2
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d207      	bcs.n	8001bac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b9c:	f002 ff60 	bl	8004a60 <__errno>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	220c      	movs	r2, #12
 8001ba4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8001baa:	e009      	b.n	8001bc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bac:	4b08      	ldr	r3, [pc, #32]	; (8001bd0 <_sbrk+0x64>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bb2:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <_sbrk+0x64>)
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4413      	add	r3, r2
 8001bba:	4a05      	ldr	r2, [pc, #20]	; (8001bd0 <_sbrk+0x64>)
 8001bbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20005000 	.word	0x20005000
 8001bcc:	00000400 	.word	0x00000400
 8001bd0:	200001c4 	.word	0x200001c4
 8001bd4:	200002f8 	.word	0x200002f8

08001bd8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr

08001be4 <setTimer1>:
void setTimer0(int duration) {
	timer0_counter = duration/TIMER_CYCLE;
	timer0_flag = 0;
}

void setTimer1(int duration) {
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TIMER_CYCLE;
 8001bec:	4b07      	ldr	r3, [pc, #28]	; (8001c0c <setTimer1+0x28>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bf6:	4a06      	ldr	r2, [pc, #24]	; (8001c10 <setTimer1+0x2c>)
 8001bf8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001bfa:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <setTimer1+0x30>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bc80      	pop	{r7}
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	2000003c 	.word	0x2000003c
 8001c10:	200001cc 	.word	0x200001cc
 8001c14:	200001e4 	.word	0x200001e4

08001c18 <setTimer4>:
void setTimer3(int duration) {
	timer3_counter = duration/TIMER_CYCLE;
	timer3_flag = 0;
}

void setTimer4(int duration) {
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TIMER_CYCLE;
 8001c20:	4b07      	ldr	r3, [pc, #28]	; (8001c40 <setTimer4+0x28>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c2a:	4a06      	ldr	r2, [pc, #24]	; (8001c44 <setTimer4+0x2c>)
 8001c2c:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001c2e:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <setTimer4+0x30>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bc80      	pop	{r7}
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	2000003c 	.word	0x2000003c
 8001c44:	200002dc 	.word	0x200002dc
 8001c48:	200001f0 	.word	0x200001f0

08001c4c <setTimer5>:

void setTimer5(int duration) {
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
	timer5_counter = duration/TIMER_CYCLE;
 8001c54:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <setTimer5+0x28>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c5e:	4a06      	ldr	r2, [pc, #24]	; (8001c78 <setTimer5+0x2c>)
 8001c60:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 8001c62:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <setTimer5+0x30>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bc80      	pop	{r7}
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	2000003c 	.word	0x2000003c
 8001c78:	200001d8 	.word	0x200001d8
 8001c7c:	200001f4 	.word	0x200001f4

08001c80 <setTimer6>:

void setTimer6(int duration) {
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
	timer6_counter = duration/TIMER_CYCLE;
 8001c88:	4b07      	ldr	r3, [pc, #28]	; (8001ca8 <setTimer6+0x28>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c92:	4a06      	ldr	r2, [pc, #24]	; (8001cac <setTimer6+0x2c>)
 8001c94:	6013      	str	r3, [r2, #0]
	timer6_flag = 0;
 8001c96:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <setTimer6+0x30>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	2000003c 	.word	0x2000003c
 8001cac:	200001dc 	.word	0x200001dc
 8001cb0:	200001f8 	.word	0x200001f8

08001cb4 <timer_run>:

void timer_run() {
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
	if (timer0_counter > 0) {
 8001cb8:	4b39      	ldr	r3, [pc, #228]	; (8001da0 <timer_run+0xec>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	dd0b      	ble.n	8001cd8 <timer_run+0x24>
		timer0_counter--;
 8001cc0:	4b37      	ldr	r3, [pc, #220]	; (8001da0 <timer_run+0xec>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	4a36      	ldr	r2, [pc, #216]	; (8001da0 <timer_run+0xec>)
 8001cc8:	6013      	str	r3, [r2, #0]
		if (timer0_counter == 0) timer0_flag = 1;
 8001cca:	4b35      	ldr	r3, [pc, #212]	; (8001da0 <timer_run+0xec>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d102      	bne.n	8001cd8 <timer_run+0x24>
 8001cd2:	4b34      	ldr	r3, [pc, #208]	; (8001da4 <timer_run+0xf0>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]
	}
	if (timer1_counter > 0) {
 8001cd8:	4b33      	ldr	r3, [pc, #204]	; (8001da8 <timer_run+0xf4>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	dd0b      	ble.n	8001cf8 <timer_run+0x44>
		timer1_counter--;
 8001ce0:	4b31      	ldr	r3, [pc, #196]	; (8001da8 <timer_run+0xf4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	4a30      	ldr	r2, [pc, #192]	; (8001da8 <timer_run+0xf4>)
 8001ce8:	6013      	str	r3, [r2, #0]
		if (timer1_counter == 0) timer1_flag = 1;
 8001cea:	4b2f      	ldr	r3, [pc, #188]	; (8001da8 <timer_run+0xf4>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d102      	bne.n	8001cf8 <timer_run+0x44>
 8001cf2:	4b2e      	ldr	r3, [pc, #184]	; (8001dac <timer_run+0xf8>)
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	601a      	str	r2, [r3, #0]
	}
	if (timer2_counter > 0) {
 8001cf8:	4b2d      	ldr	r3, [pc, #180]	; (8001db0 <timer_run+0xfc>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	dd0b      	ble.n	8001d18 <timer_run+0x64>
		timer2_counter--;
 8001d00:	4b2b      	ldr	r3, [pc, #172]	; (8001db0 <timer_run+0xfc>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	3b01      	subs	r3, #1
 8001d06:	4a2a      	ldr	r2, [pc, #168]	; (8001db0 <timer_run+0xfc>)
 8001d08:	6013      	str	r3, [r2, #0]
		if (timer2_counter == 0) timer2_flag = 1;
 8001d0a:	4b29      	ldr	r3, [pc, #164]	; (8001db0 <timer_run+0xfc>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d102      	bne.n	8001d18 <timer_run+0x64>
 8001d12:	4b28      	ldr	r3, [pc, #160]	; (8001db4 <timer_run+0x100>)
 8001d14:	2201      	movs	r2, #1
 8001d16:	601a      	str	r2, [r3, #0]
	}
	if (timer3_counter > 0) {
 8001d18:	4b27      	ldr	r3, [pc, #156]	; (8001db8 <timer_run+0x104>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	dd0b      	ble.n	8001d38 <timer_run+0x84>
		timer3_counter--;
 8001d20:	4b25      	ldr	r3, [pc, #148]	; (8001db8 <timer_run+0x104>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	3b01      	subs	r3, #1
 8001d26:	4a24      	ldr	r2, [pc, #144]	; (8001db8 <timer_run+0x104>)
 8001d28:	6013      	str	r3, [r2, #0]
		if (timer3_counter == 0) timer3_flag = 1;
 8001d2a:	4b23      	ldr	r3, [pc, #140]	; (8001db8 <timer_run+0x104>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d102      	bne.n	8001d38 <timer_run+0x84>
 8001d32:	4b22      	ldr	r3, [pc, #136]	; (8001dbc <timer_run+0x108>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	601a      	str	r2, [r3, #0]
	}
	if (timer4_counter > 0) {
 8001d38:	4b21      	ldr	r3, [pc, #132]	; (8001dc0 <timer_run+0x10c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	dd0b      	ble.n	8001d58 <timer_run+0xa4>
		timer4_counter--;
 8001d40:	4b1f      	ldr	r3, [pc, #124]	; (8001dc0 <timer_run+0x10c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	3b01      	subs	r3, #1
 8001d46:	4a1e      	ldr	r2, [pc, #120]	; (8001dc0 <timer_run+0x10c>)
 8001d48:	6013      	str	r3, [r2, #0]
		if (timer4_counter == 0) timer4_flag = 1;
 8001d4a:	4b1d      	ldr	r3, [pc, #116]	; (8001dc0 <timer_run+0x10c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d102      	bne.n	8001d58 <timer_run+0xa4>
 8001d52:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <timer_run+0x110>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	601a      	str	r2, [r3, #0]
	}
	if (timer5_counter > 0) {
 8001d58:	4b1b      	ldr	r3, [pc, #108]	; (8001dc8 <timer_run+0x114>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	dd0b      	ble.n	8001d78 <timer_run+0xc4>
		timer5_counter--;
 8001d60:	4b19      	ldr	r3, [pc, #100]	; (8001dc8 <timer_run+0x114>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	3b01      	subs	r3, #1
 8001d66:	4a18      	ldr	r2, [pc, #96]	; (8001dc8 <timer_run+0x114>)
 8001d68:	6013      	str	r3, [r2, #0]
		if (timer5_counter == 0) timer5_flag = 1;
 8001d6a:	4b17      	ldr	r3, [pc, #92]	; (8001dc8 <timer_run+0x114>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d102      	bne.n	8001d78 <timer_run+0xc4>
 8001d72:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <timer_run+0x118>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	601a      	str	r2, [r3, #0]
	}
	if (timer6_counter > 0) {
 8001d78:	4b15      	ldr	r3, [pc, #84]	; (8001dd0 <timer_run+0x11c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	dd0b      	ble.n	8001d98 <timer_run+0xe4>
		timer6_counter--;
 8001d80:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <timer_run+0x11c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	3b01      	subs	r3, #1
 8001d86:	4a12      	ldr	r2, [pc, #72]	; (8001dd0 <timer_run+0x11c>)
 8001d88:	6013      	str	r3, [r2, #0]
		if (timer6_counter == 0) timer6_flag = 1;
 8001d8a:	4b11      	ldr	r3, [pc, #68]	; (8001dd0 <timer_run+0x11c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d102      	bne.n	8001d98 <timer_run+0xe4>
 8001d92:	4b10      	ldr	r3, [pc, #64]	; (8001dd4 <timer_run+0x120>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	601a      	str	r2, [r3, #0]
	}
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr
 8001da0:	200001c8 	.word	0x200001c8
 8001da4:	200001e0 	.word	0x200001e0
 8001da8:	200001cc 	.word	0x200001cc
 8001dac:	200001e4 	.word	0x200001e4
 8001db0:	200001d0 	.word	0x200001d0
 8001db4:	200001e8 	.word	0x200001e8
 8001db8:	200001d4 	.word	0x200001d4
 8001dbc:	200001ec 	.word	0x200001ec
 8001dc0:	200002dc 	.word	0x200002dc
 8001dc4:	200001f0 	.word	0x200001f0
 8001dc8:	200001d8 	.word	0x200001d8
 8001dcc:	200001f4 	.word	0x200001f4
 8001dd0:	200001dc 	.word	0x200001dc
 8001dd4:	200001f8 	.word	0x200001f8

08001dd8 <disp_t_red_uart>:
#include "string.h"
#include "stdio.h"
#include "input_reading.h"
#include "input_processing.h"

void disp_t_red_uart() {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, "!T_RED = ", 11, 50);
 8001dde:	2332      	movs	r3, #50	; 0x32
 8001de0:	220b      	movs	r2, #11
 8001de2:	490b      	ldr	r1, [pc, #44]	; (8001e10 <disp_t_red_uart+0x38>)
 8001de4:	480b      	ldr	r0, [pc, #44]	; (8001e14 <disp_t_red_uart+0x3c>)
 8001de6:	f002 f867 	bl	8003eb8 <HAL_UART_Transmit>
	char buffer[16];
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, "%d\n\r", T_RED), 50);
 8001dea:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <disp_t_red_uart+0x40>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	463b      	mov	r3, r7
 8001df0:	490a      	ldr	r1, [pc, #40]	; (8001e1c <disp_t_red_uart+0x44>)
 8001df2:	4618      	mov	r0, r3
 8001df4:	f002 fe66 	bl	8004ac4 <siprintf>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	4639      	mov	r1, r7
 8001dfe:	2332      	movs	r3, #50	; 0x32
 8001e00:	4804      	ldr	r0, [pc, #16]	; (8001e14 <disp_t_red_uart+0x3c>)
 8001e02:	f002 f859 	bl	8003eb8 <HAL_UART_Transmit>
}
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	080053b0 	.word	0x080053b0
 8001e14:	20000294 	.word	0x20000294
 8001e18:	20000000 	.word	0x20000000
 8001e1c:	080053bc 	.word	0x080053bc

08001e20 <disp_t_amber_uart>:

void disp_t_amber_uart() {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, "!T_AMBER = ", 11, 50);
 8001e26:	2332      	movs	r3, #50	; 0x32
 8001e28:	220b      	movs	r2, #11
 8001e2a:	490b      	ldr	r1, [pc, #44]	; (8001e58 <disp_t_amber_uart+0x38>)
 8001e2c:	480b      	ldr	r0, [pc, #44]	; (8001e5c <disp_t_amber_uart+0x3c>)
 8001e2e:	f002 f843 	bl	8003eb8 <HAL_UART_Transmit>
	char buffer[16];
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, "%d\n\r", T_AMBER), 50);
 8001e32:	4b0b      	ldr	r3, [pc, #44]	; (8001e60 <disp_t_amber_uart+0x40>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	463b      	mov	r3, r7
 8001e38:	490a      	ldr	r1, [pc, #40]	; (8001e64 <disp_t_amber_uart+0x44>)
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f002 fe42 	bl	8004ac4 <siprintf>
 8001e40:	4603      	mov	r3, r0
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	4639      	mov	r1, r7
 8001e46:	2332      	movs	r3, #50	; 0x32
 8001e48:	4804      	ldr	r0, [pc, #16]	; (8001e5c <disp_t_amber_uart+0x3c>)
 8001e4a:	f002 f835 	bl	8003eb8 <HAL_UART_Transmit>
}
 8001e4e:	bf00      	nop
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	080053c4 	.word	0x080053c4
 8001e5c:	20000294 	.word	0x20000294
 8001e60:	20000004 	.word	0x20000004
 8001e64:	080053bc 	.word	0x080053bc

08001e68 <disp_t_green_uart>:

void disp_t_green_uart() {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, "!T_GREEN = ", 11, 50);
 8001e6e:	2332      	movs	r3, #50	; 0x32
 8001e70:	220b      	movs	r2, #11
 8001e72:	490b      	ldr	r1, [pc, #44]	; (8001ea0 <disp_t_green_uart+0x38>)
 8001e74:	480b      	ldr	r0, [pc, #44]	; (8001ea4 <disp_t_green_uart+0x3c>)
 8001e76:	f002 f81f 	bl	8003eb8 <HAL_UART_Transmit>
	char buffer[16];
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, "%d\n\r", T_GREEN), 50);
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <disp_t_green_uart+0x40>)
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	463b      	mov	r3, r7
 8001e80:	490a      	ldr	r1, [pc, #40]	; (8001eac <disp_t_green_uart+0x44>)
 8001e82:	4618      	mov	r0, r3
 8001e84:	f002 fe1e 	bl	8004ac4 <siprintf>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	4639      	mov	r1, r7
 8001e8e:	2332      	movs	r3, #50	; 0x32
 8001e90:	4804      	ldr	r0, [pc, #16]	; (8001ea4 <disp_t_green_uart+0x3c>)
 8001e92:	f002 f811 	bl	8003eb8 <HAL_UART_Transmit>
}
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	080053d0 	.word	0x080053d0
 8001ea4:	20000294 	.word	0x20000294
 8001ea8:	20000008 	.word	0x20000008
 8001eac:	080053bc 	.word	0x080053bc

08001eb0 <disp_time_uart>:

void disp_time_uart(int t_road_1, int t_road_2) {
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
	char buffer[16];
	HAL_UART_Transmit(&huart2, "!T_ROAD_1= ", 12, 50);
 8001eba:	2332      	movs	r3, #50	; 0x32
 8001ebc:	220c      	movs	r2, #12
 8001ebe:	4919      	ldr	r1, [pc, #100]	; (8001f24 <disp_time_uart+0x74>)
 8001ec0:	4819      	ldr	r0, [pc, #100]	; (8001f28 <disp_time_uart+0x78>)
 8001ec2:	f001 fff9 	bl	8003eb8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, "%d\n\r", t_road_1), 50);
 8001ec6:	f107 0308 	add.w	r3, r7, #8
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	4917      	ldr	r1, [pc, #92]	; (8001f2c <disp_time_uart+0x7c>)
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f002 fdf8 	bl	8004ac4 <siprintf>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	f107 0108 	add.w	r1, r7, #8
 8001edc:	2332      	movs	r3, #50	; 0x32
 8001ede:	4812      	ldr	r0, [pc, #72]	; (8001f28 <disp_time_uart+0x78>)
 8001ee0:	f001 ffea 	bl	8003eb8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, "!T_ROAD_2= ", 12, 50);
 8001ee4:	2332      	movs	r3, #50	; 0x32
 8001ee6:	220c      	movs	r2, #12
 8001ee8:	4911      	ldr	r1, [pc, #68]	; (8001f30 <disp_time_uart+0x80>)
 8001eea:	480f      	ldr	r0, [pc, #60]	; (8001f28 <disp_time_uart+0x78>)
 8001eec:	f001 ffe4 	bl	8003eb8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, "%d\n\r", t_road_2), 50);
 8001ef0:	f107 0308 	add.w	r3, r7, #8
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	490d      	ldr	r1, [pc, #52]	; (8001f2c <disp_time_uart+0x7c>)
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f002 fde3 	bl	8004ac4 <siprintf>
 8001efe:	4603      	mov	r3, r0
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	f107 0108 	add.w	r1, r7, #8
 8001f06:	2332      	movs	r3, #50	; 0x32
 8001f08:	4807      	ldr	r0, [pc, #28]	; (8001f28 <disp_time_uart+0x78>)
 8001f0a:	f001 ffd5 	bl	8003eb8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, "\n", 2, 50);
 8001f0e:	2332      	movs	r3, #50	; 0x32
 8001f10:	2202      	movs	r2, #2
 8001f12:	4908      	ldr	r1, [pc, #32]	; (8001f34 <disp_time_uart+0x84>)
 8001f14:	4804      	ldr	r0, [pc, #16]	; (8001f28 <disp_time_uart+0x78>)
 8001f16:	f001 ffcf 	bl	8003eb8 <HAL_UART_Transmit>
}
 8001f1a:	bf00      	nop
 8001f1c:	3718      	adds	r7, #24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	080053dc 	.word	0x080053dc
 8001f28:	20000294 	.word	0x20000294
 8001f2c:	080053bc 	.word	0x080053bc
 8001f30:	080053e8 	.word	0x080053e8
 8001f34:	080053f4 	.word	0x080053f4

08001f38 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f38:	f7ff fe4e 	bl	8001bd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f3c:	480b      	ldr	r0, [pc, #44]	; (8001f6c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f3e:	490c      	ldr	r1, [pc, #48]	; (8001f70 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f40:	4a0c      	ldr	r2, [pc, #48]	; (8001f74 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f44:	e002      	b.n	8001f4c <LoopCopyDataInit>

08001f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4a:	3304      	adds	r3, #4

08001f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f50:	d3f9      	bcc.n	8001f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f52:	4a09      	ldr	r2, [pc, #36]	; (8001f78 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f54:	4c09      	ldr	r4, [pc, #36]	; (8001f7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f58:	e001      	b.n	8001f5e <LoopFillZerobss>

08001f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f5c:	3204      	adds	r2, #4

08001f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f60:	d3fb      	bcc.n	8001f5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f62:	f002 fd83 	bl	8004a6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f66:	f7ff f815 	bl	8000f94 <main>
  bx lr
 8001f6a:	4770      	bx	lr
  ldr r0, =_sdata
 8001f6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f70:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8001f74:	08005460 	.word	0x08005460
  ldr r2, =_sbss
 8001f78:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8001f7c:	200002f4 	.word	0x200002f4

08001f80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f80:	e7fe      	b.n	8001f80 <ADC1_2_IRQHandler>
	...

08001f84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f88:	4b08      	ldr	r3, [pc, #32]	; (8001fac <HAL_Init+0x28>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a07      	ldr	r2, [pc, #28]	; (8001fac <HAL_Init+0x28>)
 8001f8e:	f043 0310 	orr.w	r3, r3, #16
 8001f92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f94:	2003      	movs	r0, #3
 8001f96:	f000 f923 	bl	80021e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f9a:	200f      	movs	r0, #15
 8001f9c:	f000 f808 	bl	8001fb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fa0:	f7ff fca8 	bl	80018f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40022000 	.word	0x40022000

08001fb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fb8:	4b12      	ldr	r3, [pc, #72]	; (8002004 <HAL_InitTick+0x54>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4b12      	ldr	r3, [pc, #72]	; (8002008 <HAL_InitTick+0x58>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 f93b 	bl	800224a <HAL_SYSTICK_Config>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e00e      	b.n	8001ffc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b0f      	cmp	r3, #15
 8001fe2:	d80a      	bhi.n	8001ffa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	6879      	ldr	r1, [r7, #4]
 8001fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fec:	f000 f903 	bl	80021f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ff0:	4a06      	ldr	r2, [pc, #24]	; (800200c <HAL_InitTick+0x5c>)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	e000      	b.n	8001ffc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	20000038 	.word	0x20000038
 8002008:	20000044 	.word	0x20000044
 800200c:	20000040 	.word	0x20000040

08002010 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002014:	4b05      	ldr	r3, [pc, #20]	; (800202c <HAL_IncTick+0x1c>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	461a      	mov	r2, r3
 800201a:	4b05      	ldr	r3, [pc, #20]	; (8002030 <HAL_IncTick+0x20>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4413      	add	r3, r2
 8002020:	4a03      	ldr	r2, [pc, #12]	; (8002030 <HAL_IncTick+0x20>)
 8002022:	6013      	str	r3, [r2, #0]
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr
 800202c:	20000044 	.word	0x20000044
 8002030:	200002e0 	.word	0x200002e0

08002034 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return uwTick;
 8002038:	4b02      	ldr	r3, [pc, #8]	; (8002044 <HAL_GetTick+0x10>)
 800203a:	681b      	ldr	r3, [r3, #0]
}
 800203c:	4618      	mov	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr
 8002044:	200002e0 	.word	0x200002e0

08002048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002058:	4b0c      	ldr	r3, [pc, #48]	; (800208c <__NVIC_SetPriorityGrouping+0x44>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002064:	4013      	ands	r3, r2
 8002066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002070:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002074:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800207a:	4a04      	ldr	r2, [pc, #16]	; (800208c <__NVIC_SetPriorityGrouping+0x44>)
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	60d3      	str	r3, [r2, #12]
}
 8002080:	bf00      	nop
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002094:	4b04      	ldr	r3, [pc, #16]	; (80020a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	0a1b      	lsrs	r3, r3, #8
 800209a:	f003 0307 	and.w	r3, r3, #7
}
 800209e:	4618      	mov	r0, r3
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	db0b      	blt.n	80020d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	f003 021f 	and.w	r2, r3, #31
 80020c4:	4906      	ldr	r1, [pc, #24]	; (80020e0 <__NVIC_EnableIRQ+0x34>)
 80020c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ca:	095b      	lsrs	r3, r3, #5
 80020cc:	2001      	movs	r0, #1
 80020ce:	fa00 f202 	lsl.w	r2, r0, r2
 80020d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr
 80020e0:	e000e100 	.word	0xe000e100

080020e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	6039      	str	r1, [r7, #0]
 80020ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	db0a      	blt.n	800210e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	490c      	ldr	r1, [pc, #48]	; (8002130 <__NVIC_SetPriority+0x4c>)
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	0112      	lsls	r2, r2, #4
 8002104:	b2d2      	uxtb	r2, r2
 8002106:	440b      	add	r3, r1
 8002108:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800210c:	e00a      	b.n	8002124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	b2da      	uxtb	r2, r3
 8002112:	4908      	ldr	r1, [pc, #32]	; (8002134 <__NVIC_SetPriority+0x50>)
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	f003 030f 	and.w	r3, r3, #15
 800211a:	3b04      	subs	r3, #4
 800211c:	0112      	lsls	r2, r2, #4
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	440b      	add	r3, r1
 8002122:	761a      	strb	r2, [r3, #24]
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	e000e100 	.word	0xe000e100
 8002134:	e000ed00 	.word	0xe000ed00

08002138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002138:	b480      	push	{r7}
 800213a:	b089      	sub	sp, #36	; 0x24
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	f1c3 0307 	rsb	r3, r3, #7
 8002152:	2b04      	cmp	r3, #4
 8002154:	bf28      	it	cs
 8002156:	2304      	movcs	r3, #4
 8002158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	3304      	adds	r3, #4
 800215e:	2b06      	cmp	r3, #6
 8002160:	d902      	bls.n	8002168 <NVIC_EncodePriority+0x30>
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	3b03      	subs	r3, #3
 8002166:	e000      	b.n	800216a <NVIC_EncodePriority+0x32>
 8002168:	2300      	movs	r3, #0
 800216a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800216c:	f04f 32ff 	mov.w	r2, #4294967295
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43da      	mvns	r2, r3
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	401a      	ands	r2, r3
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002180:	f04f 31ff 	mov.w	r1, #4294967295
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	fa01 f303 	lsl.w	r3, r1, r3
 800218a:	43d9      	mvns	r1, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002190:	4313      	orrs	r3, r2
         );
}
 8002192:	4618      	mov	r0, r3
 8002194:	3724      	adds	r7, #36	; 0x24
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021ac:	d301      	bcc.n	80021b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ae:	2301      	movs	r3, #1
 80021b0:	e00f      	b.n	80021d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021b2:	4a0a      	ldr	r2, [pc, #40]	; (80021dc <SysTick_Config+0x40>)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3b01      	subs	r3, #1
 80021b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ba:	210f      	movs	r1, #15
 80021bc:	f04f 30ff 	mov.w	r0, #4294967295
 80021c0:	f7ff ff90 	bl	80020e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021c4:	4b05      	ldr	r3, [pc, #20]	; (80021dc <SysTick_Config+0x40>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ca:	4b04      	ldr	r3, [pc, #16]	; (80021dc <SysTick_Config+0x40>)
 80021cc:	2207      	movs	r2, #7
 80021ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	e000e010 	.word	0xe000e010

080021e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f7ff ff2d 	bl	8002048 <__NVIC_SetPriorityGrouping>
}
 80021ee:	bf00      	nop
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b086      	sub	sp, #24
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	4603      	mov	r3, r0
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
 8002202:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002208:	f7ff ff42 	bl	8002090 <__NVIC_GetPriorityGrouping>
 800220c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	68b9      	ldr	r1, [r7, #8]
 8002212:	6978      	ldr	r0, [r7, #20]
 8002214:	f7ff ff90 	bl	8002138 <NVIC_EncodePriority>
 8002218:	4602      	mov	r2, r0
 800221a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800221e:	4611      	mov	r1, r2
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff5f 	bl	80020e4 <__NVIC_SetPriority>
}
 8002226:	bf00      	nop
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b082      	sub	sp, #8
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff ff35 	bl	80020ac <__NVIC_EnableIRQ>
}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff ffa2 	bl	800219c <SysTick_Config>
 8002258:	4603      	mov	r3, r0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002262:	b480      	push	{r7}
 8002264:	b085      	sub	sp, #20
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800226a:	2300      	movs	r3, #0
 800226c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d008      	beq.n	800228c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2204      	movs	r2, #4
 800227e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e020      	b.n	80022ce <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f022 020e 	bic.w	r2, r2, #14
 800229a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f022 0201 	bic.w	r2, r2, #1
 80022aa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b4:	2101      	movs	r1, #1
 80022b6:	fa01 f202 	lsl.w	r2, r1, r2
 80022ba:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bc80      	pop	{r7}
 80022d6:	4770      	bx	lr

080022d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022e0:	2300      	movs	r3, #0
 80022e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d005      	beq.n	80022fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2204      	movs	r2, #4
 80022f4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	73fb      	strb	r3, [r7, #15]
 80022fa:	e051      	b.n	80023a0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 020e 	bic.w	r2, r2, #14
 800230a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 0201 	bic.w	r2, r2, #1
 800231a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a22      	ldr	r2, [pc, #136]	; (80023ac <HAL_DMA_Abort_IT+0xd4>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d029      	beq.n	800237a <HAL_DMA_Abort_IT+0xa2>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a21      	ldr	r2, [pc, #132]	; (80023b0 <HAL_DMA_Abort_IT+0xd8>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d022      	beq.n	8002376 <HAL_DMA_Abort_IT+0x9e>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a1f      	ldr	r2, [pc, #124]	; (80023b4 <HAL_DMA_Abort_IT+0xdc>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d01a      	beq.n	8002370 <HAL_DMA_Abort_IT+0x98>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a1e      	ldr	r2, [pc, #120]	; (80023b8 <HAL_DMA_Abort_IT+0xe0>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d012      	beq.n	800236a <HAL_DMA_Abort_IT+0x92>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a1c      	ldr	r2, [pc, #112]	; (80023bc <HAL_DMA_Abort_IT+0xe4>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d00a      	beq.n	8002364 <HAL_DMA_Abort_IT+0x8c>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a1b      	ldr	r2, [pc, #108]	; (80023c0 <HAL_DMA_Abort_IT+0xe8>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d102      	bne.n	800235e <HAL_DMA_Abort_IT+0x86>
 8002358:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800235c:	e00e      	b.n	800237c <HAL_DMA_Abort_IT+0xa4>
 800235e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002362:	e00b      	b.n	800237c <HAL_DMA_Abort_IT+0xa4>
 8002364:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002368:	e008      	b.n	800237c <HAL_DMA_Abort_IT+0xa4>
 800236a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800236e:	e005      	b.n	800237c <HAL_DMA_Abort_IT+0xa4>
 8002370:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002374:	e002      	b.n	800237c <HAL_DMA_Abort_IT+0xa4>
 8002376:	2310      	movs	r3, #16
 8002378:	e000      	b.n	800237c <HAL_DMA_Abort_IT+0xa4>
 800237a:	2301      	movs	r3, #1
 800237c:	4a11      	ldr	r2, [pc, #68]	; (80023c4 <HAL_DMA_Abort_IT+0xec>)
 800237e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002394:	2b00      	cmp	r3, #0
 8002396:	d003      	beq.n	80023a0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	4798      	blx	r3
    } 
  }
  return status;
 80023a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3710      	adds	r7, #16
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40020008 	.word	0x40020008
 80023b0:	4002001c 	.word	0x4002001c
 80023b4:	40020030 	.word	0x40020030
 80023b8:	40020044 	.word	0x40020044
 80023bc:	40020058 	.word	0x40020058
 80023c0:	4002006c 	.word	0x4002006c
 80023c4:	40020000 	.word	0x40020000

080023c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b08b      	sub	sp, #44	; 0x2c
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023d2:	2300      	movs	r3, #0
 80023d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80023d6:	2300      	movs	r3, #0
 80023d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023da:	e169      	b.n	80026b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023dc:	2201      	movs	r2, #1
 80023de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	69fa      	ldr	r2, [r7, #28]
 80023ec:	4013      	ands	r3, r2
 80023ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	f040 8158 	bne.w	80026aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	4a9a      	ldr	r2, [pc, #616]	; (8002668 <HAL_GPIO_Init+0x2a0>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d05e      	beq.n	80024c2 <HAL_GPIO_Init+0xfa>
 8002404:	4a98      	ldr	r2, [pc, #608]	; (8002668 <HAL_GPIO_Init+0x2a0>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d875      	bhi.n	80024f6 <HAL_GPIO_Init+0x12e>
 800240a:	4a98      	ldr	r2, [pc, #608]	; (800266c <HAL_GPIO_Init+0x2a4>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d058      	beq.n	80024c2 <HAL_GPIO_Init+0xfa>
 8002410:	4a96      	ldr	r2, [pc, #600]	; (800266c <HAL_GPIO_Init+0x2a4>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d86f      	bhi.n	80024f6 <HAL_GPIO_Init+0x12e>
 8002416:	4a96      	ldr	r2, [pc, #600]	; (8002670 <HAL_GPIO_Init+0x2a8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d052      	beq.n	80024c2 <HAL_GPIO_Init+0xfa>
 800241c:	4a94      	ldr	r2, [pc, #592]	; (8002670 <HAL_GPIO_Init+0x2a8>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d869      	bhi.n	80024f6 <HAL_GPIO_Init+0x12e>
 8002422:	4a94      	ldr	r2, [pc, #592]	; (8002674 <HAL_GPIO_Init+0x2ac>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d04c      	beq.n	80024c2 <HAL_GPIO_Init+0xfa>
 8002428:	4a92      	ldr	r2, [pc, #584]	; (8002674 <HAL_GPIO_Init+0x2ac>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d863      	bhi.n	80024f6 <HAL_GPIO_Init+0x12e>
 800242e:	4a92      	ldr	r2, [pc, #584]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d046      	beq.n	80024c2 <HAL_GPIO_Init+0xfa>
 8002434:	4a90      	ldr	r2, [pc, #576]	; (8002678 <HAL_GPIO_Init+0x2b0>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d85d      	bhi.n	80024f6 <HAL_GPIO_Init+0x12e>
 800243a:	2b12      	cmp	r3, #18
 800243c:	d82a      	bhi.n	8002494 <HAL_GPIO_Init+0xcc>
 800243e:	2b12      	cmp	r3, #18
 8002440:	d859      	bhi.n	80024f6 <HAL_GPIO_Init+0x12e>
 8002442:	a201      	add	r2, pc, #4	; (adr r2, 8002448 <HAL_GPIO_Init+0x80>)
 8002444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002448:	080024c3 	.word	0x080024c3
 800244c:	0800249d 	.word	0x0800249d
 8002450:	080024af 	.word	0x080024af
 8002454:	080024f1 	.word	0x080024f1
 8002458:	080024f7 	.word	0x080024f7
 800245c:	080024f7 	.word	0x080024f7
 8002460:	080024f7 	.word	0x080024f7
 8002464:	080024f7 	.word	0x080024f7
 8002468:	080024f7 	.word	0x080024f7
 800246c:	080024f7 	.word	0x080024f7
 8002470:	080024f7 	.word	0x080024f7
 8002474:	080024f7 	.word	0x080024f7
 8002478:	080024f7 	.word	0x080024f7
 800247c:	080024f7 	.word	0x080024f7
 8002480:	080024f7 	.word	0x080024f7
 8002484:	080024f7 	.word	0x080024f7
 8002488:	080024f7 	.word	0x080024f7
 800248c:	080024a5 	.word	0x080024a5
 8002490:	080024b9 	.word	0x080024b9
 8002494:	4a79      	ldr	r2, [pc, #484]	; (800267c <HAL_GPIO_Init+0x2b4>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d013      	beq.n	80024c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800249a:	e02c      	b.n	80024f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	623b      	str	r3, [r7, #32]
          break;
 80024a2:	e029      	b.n	80024f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	3304      	adds	r3, #4
 80024aa:	623b      	str	r3, [r7, #32]
          break;
 80024ac:	e024      	b.n	80024f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	3308      	adds	r3, #8
 80024b4:	623b      	str	r3, [r7, #32]
          break;
 80024b6:	e01f      	b.n	80024f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	330c      	adds	r3, #12
 80024be:	623b      	str	r3, [r7, #32]
          break;
 80024c0:	e01a      	b.n	80024f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d102      	bne.n	80024d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80024ca:	2304      	movs	r3, #4
 80024cc:	623b      	str	r3, [r7, #32]
          break;
 80024ce:	e013      	b.n	80024f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d105      	bne.n	80024e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024d8:	2308      	movs	r3, #8
 80024da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	69fa      	ldr	r2, [r7, #28]
 80024e0:	611a      	str	r2, [r3, #16]
          break;
 80024e2:	e009      	b.n	80024f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024e4:	2308      	movs	r3, #8
 80024e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69fa      	ldr	r2, [r7, #28]
 80024ec:	615a      	str	r2, [r3, #20]
          break;
 80024ee:	e003      	b.n	80024f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80024f0:	2300      	movs	r3, #0
 80024f2:	623b      	str	r3, [r7, #32]
          break;
 80024f4:	e000      	b.n	80024f8 <HAL_GPIO_Init+0x130>
          break;
 80024f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	2bff      	cmp	r3, #255	; 0xff
 80024fc:	d801      	bhi.n	8002502 <HAL_GPIO_Init+0x13a>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	e001      	b.n	8002506 <HAL_GPIO_Init+0x13e>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	3304      	adds	r3, #4
 8002506:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	2bff      	cmp	r3, #255	; 0xff
 800250c:	d802      	bhi.n	8002514 <HAL_GPIO_Init+0x14c>
 800250e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	e002      	b.n	800251a <HAL_GPIO_Init+0x152>
 8002514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002516:	3b08      	subs	r3, #8
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	210f      	movs	r1, #15
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	fa01 f303 	lsl.w	r3, r1, r3
 8002528:	43db      	mvns	r3, r3
 800252a:	401a      	ands	r2, r3
 800252c:	6a39      	ldr	r1, [r7, #32]
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	fa01 f303 	lsl.w	r3, r1, r3
 8002534:	431a      	orrs	r2, r3
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002542:	2b00      	cmp	r3, #0
 8002544:	f000 80b1 	beq.w	80026aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002548:	4b4d      	ldr	r3, [pc, #308]	; (8002680 <HAL_GPIO_Init+0x2b8>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	4a4c      	ldr	r2, [pc, #304]	; (8002680 <HAL_GPIO_Init+0x2b8>)
 800254e:	f043 0301 	orr.w	r3, r3, #1
 8002552:	6193      	str	r3, [r2, #24]
 8002554:	4b4a      	ldr	r3, [pc, #296]	; (8002680 <HAL_GPIO_Init+0x2b8>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002560:	4a48      	ldr	r2, [pc, #288]	; (8002684 <HAL_GPIO_Init+0x2bc>)
 8002562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002564:	089b      	lsrs	r3, r3, #2
 8002566:	3302      	adds	r3, #2
 8002568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800256c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800256e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002570:	f003 0303 	and.w	r3, r3, #3
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	220f      	movs	r2, #15
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	43db      	mvns	r3, r3
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	4013      	ands	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a40      	ldr	r2, [pc, #256]	; (8002688 <HAL_GPIO_Init+0x2c0>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d013      	beq.n	80025b4 <HAL_GPIO_Init+0x1ec>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a3f      	ldr	r2, [pc, #252]	; (800268c <HAL_GPIO_Init+0x2c4>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d00d      	beq.n	80025b0 <HAL_GPIO_Init+0x1e8>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a3e      	ldr	r2, [pc, #248]	; (8002690 <HAL_GPIO_Init+0x2c8>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d007      	beq.n	80025ac <HAL_GPIO_Init+0x1e4>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a3d      	ldr	r2, [pc, #244]	; (8002694 <HAL_GPIO_Init+0x2cc>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d101      	bne.n	80025a8 <HAL_GPIO_Init+0x1e0>
 80025a4:	2303      	movs	r3, #3
 80025a6:	e006      	b.n	80025b6 <HAL_GPIO_Init+0x1ee>
 80025a8:	2304      	movs	r3, #4
 80025aa:	e004      	b.n	80025b6 <HAL_GPIO_Init+0x1ee>
 80025ac:	2302      	movs	r3, #2
 80025ae:	e002      	b.n	80025b6 <HAL_GPIO_Init+0x1ee>
 80025b0:	2301      	movs	r3, #1
 80025b2:	e000      	b.n	80025b6 <HAL_GPIO_Init+0x1ee>
 80025b4:	2300      	movs	r3, #0
 80025b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025b8:	f002 0203 	and.w	r2, r2, #3
 80025bc:	0092      	lsls	r2, r2, #2
 80025be:	4093      	lsls	r3, r2
 80025c0:	68fa      	ldr	r2, [r7, #12]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80025c6:	492f      	ldr	r1, [pc, #188]	; (8002684 <HAL_GPIO_Init+0x2bc>)
 80025c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ca:	089b      	lsrs	r3, r3, #2
 80025cc:	3302      	adds	r3, #2
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d006      	beq.n	80025ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80025e0:	4b2d      	ldr	r3, [pc, #180]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	492c      	ldr	r1, [pc, #176]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	608b      	str	r3, [r1, #8]
 80025ec:	e006      	b.n	80025fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025ee:	4b2a      	ldr	r3, [pc, #168]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	43db      	mvns	r3, r3
 80025f6:	4928      	ldr	r1, [pc, #160]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 80025f8:	4013      	ands	r3, r2
 80025fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d006      	beq.n	8002616 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002608:	4b23      	ldr	r3, [pc, #140]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 800260a:	68da      	ldr	r2, [r3, #12]
 800260c:	4922      	ldr	r1, [pc, #136]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	4313      	orrs	r3, r2
 8002612:	60cb      	str	r3, [r1, #12]
 8002614:	e006      	b.n	8002624 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002616:	4b20      	ldr	r3, [pc, #128]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 8002618:	68da      	ldr	r2, [r3, #12]
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	43db      	mvns	r3, r3
 800261e:	491e      	ldr	r1, [pc, #120]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 8002620:	4013      	ands	r3, r2
 8002622:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d006      	beq.n	800263e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002630:	4b19      	ldr	r3, [pc, #100]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 8002632:	685a      	ldr	r2, [r3, #4]
 8002634:	4918      	ldr	r1, [pc, #96]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	4313      	orrs	r3, r2
 800263a:	604b      	str	r3, [r1, #4]
 800263c:	e006      	b.n	800264c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800263e:	4b16      	ldr	r3, [pc, #88]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	43db      	mvns	r3, r3
 8002646:	4914      	ldr	r1, [pc, #80]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 8002648:	4013      	ands	r3, r2
 800264a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d021      	beq.n	800269c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002658:	4b0f      	ldr	r3, [pc, #60]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	490e      	ldr	r1, [pc, #56]	; (8002698 <HAL_GPIO_Init+0x2d0>)
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	4313      	orrs	r3, r2
 8002662:	600b      	str	r3, [r1, #0]
 8002664:	e021      	b.n	80026aa <HAL_GPIO_Init+0x2e2>
 8002666:	bf00      	nop
 8002668:	10320000 	.word	0x10320000
 800266c:	10310000 	.word	0x10310000
 8002670:	10220000 	.word	0x10220000
 8002674:	10210000 	.word	0x10210000
 8002678:	10120000 	.word	0x10120000
 800267c:	10110000 	.word	0x10110000
 8002680:	40021000 	.word	0x40021000
 8002684:	40010000 	.word	0x40010000
 8002688:	40010800 	.word	0x40010800
 800268c:	40010c00 	.word	0x40010c00
 8002690:	40011000 	.word	0x40011000
 8002694:	40011400 	.word	0x40011400
 8002698:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800269c:	4b0b      	ldr	r3, [pc, #44]	; (80026cc <HAL_GPIO_Init+0x304>)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	43db      	mvns	r3, r3
 80026a4:	4909      	ldr	r1, [pc, #36]	; (80026cc <HAL_GPIO_Init+0x304>)
 80026a6:	4013      	ands	r3, r2
 80026a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ac:	3301      	adds	r3, #1
 80026ae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b6:	fa22 f303 	lsr.w	r3, r2, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	f47f ae8e 	bne.w	80023dc <HAL_GPIO_Init+0x14>
  }
}
 80026c0:	bf00      	nop
 80026c2:	bf00      	nop
 80026c4:	372c      	adds	r7, #44	; 0x2c
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bc80      	pop	{r7}
 80026ca:	4770      	bx	lr
 80026cc:	40010400 	.word	0x40010400

080026d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	887b      	ldrh	r3, [r7, #2]
 80026e2:	4013      	ands	r3, r2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d002      	beq.n	80026ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026e8:	2301      	movs	r3, #1
 80026ea:	73fb      	strb	r3, [r7, #15]
 80026ec:	e001      	b.n	80026f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026ee:	2300      	movs	r3, #0
 80026f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bc80      	pop	{r7}
 80026fc:	4770      	bx	lr

080026fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026fe:	b480      	push	{r7}
 8002700:	b083      	sub	sp, #12
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
 8002706:	460b      	mov	r3, r1
 8002708:	807b      	strh	r3, [r7, #2]
 800270a:	4613      	mov	r3, r2
 800270c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800270e:	787b      	ldrb	r3, [r7, #1]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d003      	beq.n	800271c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002714:	887a      	ldrh	r2, [r7, #2]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800271a:	e003      	b.n	8002724 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800271c:	887b      	ldrh	r3, [r7, #2]
 800271e:	041a      	lsls	r2, r3, #16
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	611a      	str	r2, [r3, #16]
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr
	...

08002730 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e26c      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	2b00      	cmp	r3, #0
 800274c:	f000 8087 	beq.w	800285e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002750:	4b92      	ldr	r3, [pc, #584]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f003 030c 	and.w	r3, r3, #12
 8002758:	2b04      	cmp	r3, #4
 800275a:	d00c      	beq.n	8002776 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800275c:	4b8f      	ldr	r3, [pc, #572]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 030c 	and.w	r3, r3, #12
 8002764:	2b08      	cmp	r3, #8
 8002766:	d112      	bne.n	800278e <HAL_RCC_OscConfig+0x5e>
 8002768:	4b8c      	ldr	r3, [pc, #560]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002774:	d10b      	bne.n	800278e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002776:	4b89      	ldr	r3, [pc, #548]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d06c      	beq.n	800285c <HAL_RCC_OscConfig+0x12c>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d168      	bne.n	800285c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e246      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002796:	d106      	bne.n	80027a6 <HAL_RCC_OscConfig+0x76>
 8002798:	4b80      	ldr	r3, [pc, #512]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a7f      	ldr	r2, [pc, #508]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 800279e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027a2:	6013      	str	r3, [r2, #0]
 80027a4:	e02e      	b.n	8002804 <HAL_RCC_OscConfig+0xd4>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d10c      	bne.n	80027c8 <HAL_RCC_OscConfig+0x98>
 80027ae:	4b7b      	ldr	r3, [pc, #492]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a7a      	ldr	r2, [pc, #488]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027b8:	6013      	str	r3, [r2, #0]
 80027ba:	4b78      	ldr	r3, [pc, #480]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a77      	ldr	r2, [pc, #476]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027c4:	6013      	str	r3, [r2, #0]
 80027c6:	e01d      	b.n	8002804 <HAL_RCC_OscConfig+0xd4>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027d0:	d10c      	bne.n	80027ec <HAL_RCC_OscConfig+0xbc>
 80027d2:	4b72      	ldr	r3, [pc, #456]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a71      	ldr	r2, [pc, #452]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027dc:	6013      	str	r3, [r2, #0]
 80027de:	4b6f      	ldr	r3, [pc, #444]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a6e      	ldr	r2, [pc, #440]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027e8:	6013      	str	r3, [r2, #0]
 80027ea:	e00b      	b.n	8002804 <HAL_RCC_OscConfig+0xd4>
 80027ec:	4b6b      	ldr	r3, [pc, #428]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a6a      	ldr	r2, [pc, #424]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027f6:	6013      	str	r3, [r2, #0]
 80027f8:	4b68      	ldr	r3, [pc, #416]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a67      	ldr	r2, [pc, #412]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80027fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002802:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d013      	beq.n	8002834 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280c:	f7ff fc12 	bl	8002034 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002814:	f7ff fc0e 	bl	8002034 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b64      	cmp	r3, #100	; 0x64
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e1fa      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002826:	4b5d      	ldr	r3, [pc, #372]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0f0      	beq.n	8002814 <HAL_RCC_OscConfig+0xe4>
 8002832:	e014      	b.n	800285e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002834:	f7ff fbfe 	bl	8002034 <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800283a:	e008      	b.n	800284e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800283c:	f7ff fbfa 	bl	8002034 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b64      	cmp	r3, #100	; 0x64
 8002848:	d901      	bls.n	800284e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e1e6      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800284e:	4b53      	ldr	r3, [pc, #332]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1f0      	bne.n	800283c <HAL_RCC_OscConfig+0x10c>
 800285a:	e000      	b.n	800285e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800285c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d063      	beq.n	8002932 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800286a:	4b4c      	ldr	r3, [pc, #304]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f003 030c 	and.w	r3, r3, #12
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00b      	beq.n	800288e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002876:	4b49      	ldr	r3, [pc, #292]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f003 030c 	and.w	r3, r3, #12
 800287e:	2b08      	cmp	r3, #8
 8002880:	d11c      	bne.n	80028bc <HAL_RCC_OscConfig+0x18c>
 8002882:	4b46      	ldr	r3, [pc, #280]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d116      	bne.n	80028bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800288e:	4b43      	ldr	r3, [pc, #268]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	2b00      	cmp	r3, #0
 8002898:	d005      	beq.n	80028a6 <HAL_RCC_OscConfig+0x176>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	691b      	ldr	r3, [r3, #16]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d001      	beq.n	80028a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e1ba      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028a6:	4b3d      	ldr	r3, [pc, #244]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	00db      	lsls	r3, r3, #3
 80028b4:	4939      	ldr	r1, [pc, #228]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028ba:	e03a      	b.n	8002932 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d020      	beq.n	8002906 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028c4:	4b36      	ldr	r3, [pc, #216]	; (80029a0 <HAL_RCC_OscConfig+0x270>)
 80028c6:	2201      	movs	r2, #1
 80028c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ca:	f7ff fbb3 	bl	8002034 <HAL_GetTick>
 80028ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028d0:	e008      	b.n	80028e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d2:	f7ff fbaf 	bl	8002034 <HAL_GetTick>
 80028d6:	4602      	mov	r2, r0
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d901      	bls.n	80028e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e19b      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028e4:	4b2d      	ldr	r3, [pc, #180]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d0f0      	beq.n	80028d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f0:	4b2a      	ldr	r3, [pc, #168]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	695b      	ldr	r3, [r3, #20]
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	4927      	ldr	r1, [pc, #156]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 8002900:	4313      	orrs	r3, r2
 8002902:	600b      	str	r3, [r1, #0]
 8002904:	e015      	b.n	8002932 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002906:	4b26      	ldr	r3, [pc, #152]	; (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800290c:	f7ff fb92 	bl	8002034 <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002914:	f7ff fb8e 	bl	8002034 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e17a      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002926:	4b1d      	ldr	r3, [pc, #116]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1f0      	bne.n	8002914 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0308 	and.w	r3, r3, #8
 800293a:	2b00      	cmp	r3, #0
 800293c:	d03a      	beq.n	80029b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d019      	beq.n	800297a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002946:	4b17      	ldr	r3, [pc, #92]	; (80029a4 <HAL_RCC_OscConfig+0x274>)
 8002948:	2201      	movs	r2, #1
 800294a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800294c:	f7ff fb72 	bl	8002034 <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002954:	f7ff fb6e 	bl	8002034 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b02      	cmp	r3, #2
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e15a      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002966:	4b0d      	ldr	r3, [pc, #52]	; (800299c <HAL_RCC_OscConfig+0x26c>)
 8002968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d0f0      	beq.n	8002954 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002972:	2001      	movs	r0, #1
 8002974:	f000 facc 	bl	8002f10 <RCC_Delay>
 8002978:	e01c      	b.n	80029b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800297a:	4b0a      	ldr	r3, [pc, #40]	; (80029a4 <HAL_RCC_OscConfig+0x274>)
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002980:	f7ff fb58 	bl	8002034 <HAL_GetTick>
 8002984:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002986:	e00f      	b.n	80029a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002988:	f7ff fb54 	bl	8002034 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d908      	bls.n	80029a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e140      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
 800299a:	bf00      	nop
 800299c:	40021000 	.word	0x40021000
 80029a0:	42420000 	.word	0x42420000
 80029a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029a8:	4b9e      	ldr	r3, [pc, #632]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 80029aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1e9      	bne.n	8002988 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f000 80a6 	beq.w	8002b0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029c2:	2300      	movs	r3, #0
 80029c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029c6:	4b97      	ldr	r3, [pc, #604]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d10d      	bne.n	80029ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029d2:	4b94      	ldr	r3, [pc, #592]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	4a93      	ldr	r2, [pc, #588]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 80029d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029dc:	61d3      	str	r3, [r2, #28]
 80029de:	4b91      	ldr	r3, [pc, #580]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e6:	60bb      	str	r3, [r7, #8]
 80029e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029ea:	2301      	movs	r3, #1
 80029ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ee:	4b8e      	ldr	r3, [pc, #568]	; (8002c28 <HAL_RCC_OscConfig+0x4f8>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d118      	bne.n	8002a2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029fa:	4b8b      	ldr	r3, [pc, #556]	; (8002c28 <HAL_RCC_OscConfig+0x4f8>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a8a      	ldr	r2, [pc, #552]	; (8002c28 <HAL_RCC_OscConfig+0x4f8>)
 8002a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a06:	f7ff fb15 	bl	8002034 <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a0c:	e008      	b.n	8002a20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a0e:	f7ff fb11 	bl	8002034 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b64      	cmp	r3, #100	; 0x64
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e0fd      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a20:	4b81      	ldr	r3, [pc, #516]	; (8002c28 <HAL_RCC_OscConfig+0x4f8>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d0f0      	beq.n	8002a0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d106      	bne.n	8002a42 <HAL_RCC_OscConfig+0x312>
 8002a34:	4b7b      	ldr	r3, [pc, #492]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	4a7a      	ldr	r2, [pc, #488]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a3a:	f043 0301 	orr.w	r3, r3, #1
 8002a3e:	6213      	str	r3, [r2, #32]
 8002a40:	e02d      	b.n	8002a9e <HAL_RCC_OscConfig+0x36e>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10c      	bne.n	8002a64 <HAL_RCC_OscConfig+0x334>
 8002a4a:	4b76      	ldr	r3, [pc, #472]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a4c:	6a1b      	ldr	r3, [r3, #32]
 8002a4e:	4a75      	ldr	r2, [pc, #468]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a50:	f023 0301 	bic.w	r3, r3, #1
 8002a54:	6213      	str	r3, [r2, #32]
 8002a56:	4b73      	ldr	r3, [pc, #460]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a58:	6a1b      	ldr	r3, [r3, #32]
 8002a5a:	4a72      	ldr	r2, [pc, #456]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a5c:	f023 0304 	bic.w	r3, r3, #4
 8002a60:	6213      	str	r3, [r2, #32]
 8002a62:	e01c      	b.n	8002a9e <HAL_RCC_OscConfig+0x36e>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	2b05      	cmp	r3, #5
 8002a6a:	d10c      	bne.n	8002a86 <HAL_RCC_OscConfig+0x356>
 8002a6c:	4b6d      	ldr	r3, [pc, #436]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a6e:	6a1b      	ldr	r3, [r3, #32]
 8002a70:	4a6c      	ldr	r2, [pc, #432]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a72:	f043 0304 	orr.w	r3, r3, #4
 8002a76:	6213      	str	r3, [r2, #32]
 8002a78:	4b6a      	ldr	r3, [pc, #424]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a7a:	6a1b      	ldr	r3, [r3, #32]
 8002a7c:	4a69      	ldr	r2, [pc, #420]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a7e:	f043 0301 	orr.w	r3, r3, #1
 8002a82:	6213      	str	r3, [r2, #32]
 8002a84:	e00b      	b.n	8002a9e <HAL_RCC_OscConfig+0x36e>
 8002a86:	4b67      	ldr	r3, [pc, #412]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	4a66      	ldr	r2, [pc, #408]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a8c:	f023 0301 	bic.w	r3, r3, #1
 8002a90:	6213      	str	r3, [r2, #32]
 8002a92:	4b64      	ldr	r3, [pc, #400]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	4a63      	ldr	r2, [pc, #396]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002a98:	f023 0304 	bic.w	r3, r3, #4
 8002a9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d015      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aa6:	f7ff fac5 	bl	8002034 <HAL_GetTick>
 8002aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aac:	e00a      	b.n	8002ac4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aae:	f7ff fac1 	bl	8002034 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e0ab      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ac4:	4b57      	ldr	r3, [pc, #348]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0ee      	beq.n	8002aae <HAL_RCC_OscConfig+0x37e>
 8002ad0:	e014      	b.n	8002afc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ad2:	f7ff faaf 	bl	8002034 <HAL_GetTick>
 8002ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ad8:	e00a      	b.n	8002af0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ada:	f7ff faab 	bl	8002034 <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d901      	bls.n	8002af0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e095      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002af0:	4b4c      	ldr	r3, [pc, #304]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002af2:	6a1b      	ldr	r3, [r3, #32]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d1ee      	bne.n	8002ada <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002afc:	7dfb      	ldrb	r3, [r7, #23]
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d105      	bne.n	8002b0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b02:	4b48      	ldr	r3, [pc, #288]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002b04:	69db      	ldr	r3, [r3, #28]
 8002b06:	4a47      	ldr	r2, [pc, #284]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002b08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69db      	ldr	r3, [r3, #28]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f000 8081 	beq.w	8002c1a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b18:	4b42      	ldr	r3, [pc, #264]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 030c 	and.w	r3, r3, #12
 8002b20:	2b08      	cmp	r3, #8
 8002b22:	d061      	beq.n	8002be8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d146      	bne.n	8002bba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b2c:	4b3f      	ldr	r3, [pc, #252]	; (8002c2c <HAL_RCC_OscConfig+0x4fc>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b32:	f7ff fa7f 	bl	8002034 <HAL_GetTick>
 8002b36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b38:	e008      	b.n	8002b4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b3a:	f7ff fa7b 	bl	8002034 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d901      	bls.n	8002b4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e067      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b4c:	4b35      	ldr	r3, [pc, #212]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d1f0      	bne.n	8002b3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a1b      	ldr	r3, [r3, #32]
 8002b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b60:	d108      	bne.n	8002b74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b62:	4b30      	ldr	r3, [pc, #192]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	492d      	ldr	r1, [pc, #180]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b74:	4b2b      	ldr	r3, [pc, #172]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a19      	ldr	r1, [r3, #32]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b84:	430b      	orrs	r3, r1
 8002b86:	4927      	ldr	r1, [pc, #156]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b8c:	4b27      	ldr	r3, [pc, #156]	; (8002c2c <HAL_RCC_OscConfig+0x4fc>)
 8002b8e:	2201      	movs	r2, #1
 8002b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b92:	f7ff fa4f 	bl	8002034 <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b98:	e008      	b.n	8002bac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b9a:	f7ff fa4b 	bl	8002034 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e037      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bac:	4b1d      	ldr	r3, [pc, #116]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d0f0      	beq.n	8002b9a <HAL_RCC_OscConfig+0x46a>
 8002bb8:	e02f      	b.n	8002c1a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bba:	4b1c      	ldr	r3, [pc, #112]	; (8002c2c <HAL_RCC_OscConfig+0x4fc>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7ff fa38 	bl	8002034 <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc8:	f7ff fa34 	bl	8002034 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e020      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bda:	4b12      	ldr	r3, [pc, #72]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x498>
 8002be6:	e018      	b.n	8002c1a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	69db      	ldr	r3, [r3, #28]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d101      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e013      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002bf4:	4b0b      	ldr	r3, [pc, #44]	; (8002c24 <HAL_RCC_OscConfig+0x4f4>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d106      	bne.n	8002c16 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d001      	beq.n	8002c1a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e000      	b.n	8002c1c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3718      	adds	r7, #24
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40021000 	.word	0x40021000
 8002c28:	40007000 	.word	0x40007000
 8002c2c:	42420060 	.word	0x42420060

08002c30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e0d0      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c44:	4b6a      	ldr	r3, [pc, #424]	; (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d910      	bls.n	8002c74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c52:	4b67      	ldr	r3, [pc, #412]	; (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 0207 	bic.w	r2, r3, #7
 8002c5a:	4965      	ldr	r1, [pc, #404]	; (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c62:	4b63      	ldr	r3, [pc, #396]	; (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0307 	and.w	r3, r3, #7
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d001      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e0b8      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d020      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0304 	and.w	r3, r3, #4
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d005      	beq.n	8002c98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c8c:	4b59      	ldr	r3, [pc, #356]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	4a58      	ldr	r2, [pc, #352]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0308 	and.w	r3, r3, #8
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d005      	beq.n	8002cb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ca4:	4b53      	ldr	r3, [pc, #332]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	4a52      	ldr	r2, [pc, #328]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002caa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002cae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cb0:	4b50      	ldr	r3, [pc, #320]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	494d      	ldr	r1, [pc, #308]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d040      	beq.n	8002d50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d107      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd6:	4b47      	ldr	r3, [pc, #284]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d115      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e07f      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d107      	bne.n	8002cfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cee:	4b41      	ldr	r3, [pc, #260]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d109      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e073      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cfe:	4b3d      	ldr	r3, [pc, #244]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e06b      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d0e:	4b39      	ldr	r3, [pc, #228]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f023 0203 	bic.w	r2, r3, #3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	4936      	ldr	r1, [pc, #216]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d20:	f7ff f988 	bl	8002034 <HAL_GetTick>
 8002d24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d26:	e00a      	b.n	8002d3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d28:	f7ff f984 	bl	8002034 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e053      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d3e:	4b2d      	ldr	r3, [pc, #180]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f003 020c 	and.w	r2, r3, #12
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d1eb      	bne.n	8002d28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d50:	4b27      	ldr	r3, [pc, #156]	; (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d210      	bcs.n	8002d80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d5e:	4b24      	ldr	r3, [pc, #144]	; (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f023 0207 	bic.w	r2, r3, #7
 8002d66:	4922      	ldr	r1, [pc, #136]	; (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d6e:	4b20      	ldr	r3, [pc, #128]	; (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0307 	and.w	r3, r3, #7
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d001      	beq.n	8002d80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e032      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0304 	and.w	r3, r3, #4
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d008      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d8c:	4b19      	ldr	r3, [pc, #100]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4916      	ldr	r1, [pc, #88]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0308 	and.w	r3, r3, #8
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d009      	beq.n	8002dbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002daa:	4b12      	ldr	r3, [pc, #72]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	490e      	ldr	r1, [pc, #56]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dbe:	f000 f821 	bl	8002e04 <HAL_RCC_GetSysClockFreq>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	4b0b      	ldr	r3, [pc, #44]	; (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	091b      	lsrs	r3, r3, #4
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	490a      	ldr	r1, [pc, #40]	; (8002df8 <HAL_RCC_ClockConfig+0x1c8>)
 8002dd0:	5ccb      	ldrb	r3, [r1, r3]
 8002dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd6:	4a09      	ldr	r2, [pc, #36]	; (8002dfc <HAL_RCC_ClockConfig+0x1cc>)
 8002dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002dda:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <HAL_RCC_ClockConfig+0x1d0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff f8e6 	bl	8001fb0 <HAL_InitTick>

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40022000 	.word	0x40022000
 8002df4:	40021000 	.word	0x40021000
 8002df8:	080053f8 	.word	0x080053f8
 8002dfc:	20000038 	.word	0x20000038
 8002e00:	20000040 	.word	0x20000040

08002e04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b087      	sub	sp, #28
 8002e08:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60fb      	str	r3, [r7, #12]
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60bb      	str	r3, [r7, #8]
 8002e12:	2300      	movs	r3, #0
 8002e14:	617b      	str	r3, [r7, #20]
 8002e16:	2300      	movs	r3, #0
 8002e18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e1e:	4b1e      	ldr	r3, [pc, #120]	; (8002e98 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f003 030c 	and.w	r3, r3, #12
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	d002      	beq.n	8002e34 <HAL_RCC_GetSysClockFreq+0x30>
 8002e2e:	2b08      	cmp	r3, #8
 8002e30:	d003      	beq.n	8002e3a <HAL_RCC_GetSysClockFreq+0x36>
 8002e32:	e027      	b.n	8002e84 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e34:	4b19      	ldr	r3, [pc, #100]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002e36:	613b      	str	r3, [r7, #16]
      break;
 8002e38:	e027      	b.n	8002e8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	0c9b      	lsrs	r3, r3, #18
 8002e3e:	f003 030f 	and.w	r3, r3, #15
 8002e42:	4a17      	ldr	r2, [pc, #92]	; (8002ea0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e44:	5cd3      	ldrb	r3, [r2, r3]
 8002e46:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d010      	beq.n	8002e74 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e52:	4b11      	ldr	r3, [pc, #68]	; (8002e98 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	0c5b      	lsrs	r3, r3, #17
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	4a11      	ldr	r2, [pc, #68]	; (8002ea4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e5e:	5cd3      	ldrb	r3, [r2, r3]
 8002e60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a0d      	ldr	r2, [pc, #52]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002e66:	fb02 f203 	mul.w	r2, r2, r3
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e70:	617b      	str	r3, [r7, #20]
 8002e72:	e004      	b.n	8002e7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a0c      	ldr	r2, [pc, #48]	; (8002ea8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e78:	fb02 f303 	mul.w	r3, r2, r3
 8002e7c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	613b      	str	r3, [r7, #16]
      break;
 8002e82:	e002      	b.n	8002e8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e84:	4b05      	ldr	r3, [pc, #20]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002e86:	613b      	str	r3, [r7, #16]
      break;
 8002e88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e8a:	693b      	ldr	r3, [r7, #16]
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	371c      	adds	r7, #28
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	007a1200 	.word	0x007a1200
 8002ea0:	08005410 	.word	0x08005410
 8002ea4:	08005420 	.word	0x08005420
 8002ea8:	003d0900 	.word	0x003d0900

08002eac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002eb0:	4b02      	ldr	r3, [pc, #8]	; (8002ebc <HAL_RCC_GetHCLKFreq+0x10>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr
 8002ebc:	20000038 	.word	0x20000038

08002ec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ec4:	f7ff fff2 	bl	8002eac <HAL_RCC_GetHCLKFreq>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	0a1b      	lsrs	r3, r3, #8
 8002ed0:	f003 0307 	and.w	r3, r3, #7
 8002ed4:	4903      	ldr	r1, [pc, #12]	; (8002ee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ed6:	5ccb      	ldrb	r3, [r1, r3]
 8002ed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	08005408 	.word	0x08005408

08002ee8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002eec:	f7ff ffde 	bl	8002eac <HAL_RCC_GetHCLKFreq>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	4b05      	ldr	r3, [pc, #20]	; (8002f08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	0adb      	lsrs	r3, r3, #11
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	4903      	ldr	r1, [pc, #12]	; (8002f0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002efe:	5ccb      	ldrb	r3, [r1, r3]
 8002f00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	08005408 	.word	0x08005408

08002f10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f18:	4b0a      	ldr	r3, [pc, #40]	; (8002f44 <RCC_Delay+0x34>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a0a      	ldr	r2, [pc, #40]	; (8002f48 <RCC_Delay+0x38>)
 8002f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f22:	0a5b      	lsrs	r3, r3, #9
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	fb02 f303 	mul.w	r3, r2, r3
 8002f2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f2c:	bf00      	nop
  }
  while (Delay --);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	1e5a      	subs	r2, r3, #1
 8002f32:	60fa      	str	r2, [r7, #12]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1f9      	bne.n	8002f2c <RCC_Delay+0x1c>
}
 8002f38:	bf00      	nop
 8002f3a:	bf00      	nop
 8002f3c:	3714      	adds	r7, #20
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr
 8002f44:	20000038 	.word	0x20000038
 8002f48:	10624dd3 	.word	0x10624dd3

08002f4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e041      	b.n	8002fe2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d106      	bne.n	8002f78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7fe fcf0 	bl	8001958 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	3304      	adds	r3, #4
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4610      	mov	r0, r2
 8002f8c:	f000 fc30 	bl	80037f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
	...

08002fec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d001      	beq.n	8003004 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e03a      	b.n	800307a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2202      	movs	r2, #2
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68da      	ldr	r2, [r3, #12]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f042 0201 	orr.w	r2, r2, #1
 800301a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a18      	ldr	r2, [pc, #96]	; (8003084 <HAL_TIM_Base_Start_IT+0x98>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d00e      	beq.n	8003044 <HAL_TIM_Base_Start_IT+0x58>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800302e:	d009      	beq.n	8003044 <HAL_TIM_Base_Start_IT+0x58>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a14      	ldr	r2, [pc, #80]	; (8003088 <HAL_TIM_Base_Start_IT+0x9c>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d004      	beq.n	8003044 <HAL_TIM_Base_Start_IT+0x58>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a13      	ldr	r2, [pc, #76]	; (800308c <HAL_TIM_Base_Start_IT+0xa0>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d111      	bne.n	8003068 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2b06      	cmp	r3, #6
 8003054:	d010      	beq.n	8003078 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f042 0201 	orr.w	r2, r2, #1
 8003064:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003066:	e007      	b.n	8003078 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f042 0201 	orr.w	r2, r2, #1
 8003076:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3714      	adds	r7, #20
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr
 8003084:	40012c00 	.word	0x40012c00
 8003088:	40000400 	.word	0x40000400
 800308c:	40000800 	.word	0x40000800

08003090 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d101      	bne.n	80030a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e041      	b.n	8003126 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d106      	bne.n	80030bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f839 	bl	800312e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2202      	movs	r2, #2
 80030c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	3304      	adds	r3, #4
 80030cc:	4619      	mov	r1, r3
 80030ce:	4610      	mov	r0, r2
 80030d0:	f000 fb8e 	bl	80037f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}

0800312e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800312e:	b480      	push	{r7}
 8003130:	b083      	sub	sp, #12
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003136:	bf00      	nop
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	bc80      	pop	{r7}
 800313e:	4770      	bx	lr

08003140 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d109      	bne.n	8003164 <HAL_TIM_PWM_Start+0x24>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b01      	cmp	r3, #1
 800315a:	bf14      	ite	ne
 800315c:	2301      	movne	r3, #1
 800315e:	2300      	moveq	r3, #0
 8003160:	b2db      	uxtb	r3, r3
 8003162:	e022      	b.n	80031aa <HAL_TIM_PWM_Start+0x6a>
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	2b04      	cmp	r3, #4
 8003168:	d109      	bne.n	800317e <HAL_TIM_PWM_Start+0x3e>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b01      	cmp	r3, #1
 8003174:	bf14      	ite	ne
 8003176:	2301      	movne	r3, #1
 8003178:	2300      	moveq	r3, #0
 800317a:	b2db      	uxtb	r3, r3
 800317c:	e015      	b.n	80031aa <HAL_TIM_PWM_Start+0x6a>
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	2b08      	cmp	r3, #8
 8003182:	d109      	bne.n	8003198 <HAL_TIM_PWM_Start+0x58>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b01      	cmp	r3, #1
 800318e:	bf14      	ite	ne
 8003190:	2301      	movne	r3, #1
 8003192:	2300      	moveq	r3, #0
 8003194:	b2db      	uxtb	r3, r3
 8003196:	e008      	b.n	80031aa <HAL_TIM_PWM_Start+0x6a>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	bf14      	ite	ne
 80031a4:	2301      	movne	r3, #1
 80031a6:	2300      	moveq	r3, #0
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e05e      	b.n	8003270 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d104      	bne.n	80031c2 <HAL_TIM_PWM_Start+0x82>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2202      	movs	r2, #2
 80031bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031c0:	e013      	b.n	80031ea <HAL_TIM_PWM_Start+0xaa>
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	2b04      	cmp	r3, #4
 80031c6:	d104      	bne.n	80031d2 <HAL_TIM_PWM_Start+0x92>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2202      	movs	r2, #2
 80031cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031d0:	e00b      	b.n	80031ea <HAL_TIM_PWM_Start+0xaa>
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	d104      	bne.n	80031e2 <HAL_TIM_PWM_Start+0xa2>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2202      	movs	r2, #2
 80031dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031e0:	e003      	b.n	80031ea <HAL_TIM_PWM_Start+0xaa>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2202      	movs	r2, #2
 80031e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2201      	movs	r2, #1
 80031f0:	6839      	ldr	r1, [r7, #0]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f000 fd7c 	bl	8003cf0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a1e      	ldr	r2, [pc, #120]	; (8003278 <HAL_TIM_PWM_Start+0x138>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d107      	bne.n	8003212 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003210:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a18      	ldr	r2, [pc, #96]	; (8003278 <HAL_TIM_PWM_Start+0x138>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d00e      	beq.n	800323a <HAL_TIM_PWM_Start+0xfa>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003224:	d009      	beq.n	800323a <HAL_TIM_PWM_Start+0xfa>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a14      	ldr	r2, [pc, #80]	; (800327c <HAL_TIM_PWM_Start+0x13c>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d004      	beq.n	800323a <HAL_TIM_PWM_Start+0xfa>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a12      	ldr	r2, [pc, #72]	; (8003280 <HAL_TIM_PWM_Start+0x140>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d111      	bne.n	800325e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 0307 	and.w	r3, r3, #7
 8003244:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2b06      	cmp	r3, #6
 800324a:	d010      	beq.n	800326e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f042 0201 	orr.w	r2, r2, #1
 800325a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800325c:	e007      	b.n	800326e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f042 0201 	orr.w	r2, r2, #1
 800326c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40012c00 	.word	0x40012c00
 800327c:	40000400 	.word	0x40000400
 8003280:	40000800 	.word	0x40000800

08003284 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b02      	cmp	r3, #2
 8003298:	d122      	bne.n	80032e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	f003 0302 	and.w	r3, r3, #2
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d11b      	bne.n	80032e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f06f 0202 	mvn.w	r2, #2
 80032b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d003      	beq.n	80032ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 fa76 	bl	80037b8 <HAL_TIM_IC_CaptureCallback>
 80032cc:	e005      	b.n	80032da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 fa69 	bl	80037a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 fa78 	bl	80037ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d122      	bne.n	8003334 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	f003 0304 	and.w	r3, r3, #4
 80032f8:	2b04      	cmp	r3, #4
 80032fa:	d11b      	bne.n	8003334 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f06f 0204 	mvn.w	r2, #4
 8003304:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2202      	movs	r2, #2
 800330a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 fa4c 	bl	80037b8 <HAL_TIM_IC_CaptureCallback>
 8003320:	e005      	b.n	800332e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f000 fa3f 	bl	80037a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 fa4e 	bl	80037ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	f003 0308 	and.w	r3, r3, #8
 800333e:	2b08      	cmp	r3, #8
 8003340:	d122      	bne.n	8003388 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b08      	cmp	r3, #8
 800334e:	d11b      	bne.n	8003388 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f06f 0208 	mvn.w	r2, #8
 8003358:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2204      	movs	r2, #4
 800335e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	f003 0303 	and.w	r3, r3, #3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d003      	beq.n	8003376 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 fa22 	bl	80037b8 <HAL_TIM_IC_CaptureCallback>
 8003374:	e005      	b.n	8003382 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 fa15 	bl	80037a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 fa24 	bl	80037ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	f003 0310 	and.w	r3, r3, #16
 8003392:	2b10      	cmp	r3, #16
 8003394:	d122      	bne.n	80033dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	f003 0310 	and.w	r3, r3, #16
 80033a0:	2b10      	cmp	r3, #16
 80033a2:	d11b      	bne.n	80033dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f06f 0210 	mvn.w	r2, #16
 80033ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2208      	movs	r2, #8
 80033b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	69db      	ldr	r3, [r3, #28]
 80033ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f9f8 	bl	80037b8 <HAL_TIM_IC_CaptureCallback>
 80033c8:	e005      	b.n	80033d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f000 f9eb 	bl	80037a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 f9fa 	bl	80037ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d10e      	bne.n	8003408 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d107      	bne.n	8003408 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f06f 0201 	mvn.w	r2, #1
 8003400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f7fd ffb4 	bl	8001370 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003412:	2b80      	cmp	r3, #128	; 0x80
 8003414:	d10e      	bne.n	8003434 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003420:	2b80      	cmp	r3, #128	; 0x80
 8003422:	d107      	bne.n	8003434 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800342c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 fce9 	bl	8003e06 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800343e:	2b40      	cmp	r3, #64	; 0x40
 8003440:	d10e      	bne.n	8003460 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800344c:	2b40      	cmp	r3, #64	; 0x40
 800344e:	d107      	bne.n	8003460 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 f9be 	bl	80037dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	f003 0320 	and.w	r3, r3, #32
 800346a:	2b20      	cmp	r3, #32
 800346c:	d10e      	bne.n	800348c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	f003 0320 	and.w	r3, r3, #32
 8003478:	2b20      	cmp	r3, #32
 800347a:	d107      	bne.n	800348c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f06f 0220 	mvn.w	r2, #32
 8003484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 fcb4 	bl	8003df4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800348c:	bf00      	nop
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034a0:	2300      	movs	r3, #0
 80034a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d101      	bne.n	80034b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80034ae:	2302      	movs	r3, #2
 80034b0:	e0ae      	b.n	8003610 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b0c      	cmp	r3, #12
 80034be:	f200 809f 	bhi.w	8003600 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80034c2:	a201      	add	r2, pc, #4	; (adr r2, 80034c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80034c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c8:	080034fd 	.word	0x080034fd
 80034cc:	08003601 	.word	0x08003601
 80034d0:	08003601 	.word	0x08003601
 80034d4:	08003601 	.word	0x08003601
 80034d8:	0800353d 	.word	0x0800353d
 80034dc:	08003601 	.word	0x08003601
 80034e0:	08003601 	.word	0x08003601
 80034e4:	08003601 	.word	0x08003601
 80034e8:	0800357f 	.word	0x0800357f
 80034ec:	08003601 	.word	0x08003601
 80034f0:	08003601 	.word	0x08003601
 80034f4:	08003601 	.word	0x08003601
 80034f8:	080035bf 	.word	0x080035bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68b9      	ldr	r1, [r7, #8]
 8003502:	4618      	mov	r0, r3
 8003504:	f000 f9d6 	bl	80038b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	699a      	ldr	r2, [r3, #24]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0208 	orr.w	r2, r2, #8
 8003516:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	699a      	ldr	r2, [r3, #24]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0204 	bic.w	r2, r2, #4
 8003526:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6999      	ldr	r1, [r3, #24]
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	691a      	ldr	r2, [r3, #16]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	430a      	orrs	r2, r1
 8003538:	619a      	str	r2, [r3, #24]
      break;
 800353a:	e064      	b.n	8003606 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	68b9      	ldr	r1, [r7, #8]
 8003542:	4618      	mov	r0, r3
 8003544:	f000 fa1c 	bl	8003980 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699a      	ldr	r2, [r3, #24]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003556:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	699a      	ldr	r2, [r3, #24]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003566:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6999      	ldr	r1, [r3, #24]
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	021a      	lsls	r2, r3, #8
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	430a      	orrs	r2, r1
 800357a:	619a      	str	r2, [r3, #24]
      break;
 800357c:	e043      	b.n	8003606 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68b9      	ldr	r1, [r7, #8]
 8003584:	4618      	mov	r0, r3
 8003586:	f000 fa65 	bl	8003a54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	69da      	ldr	r2, [r3, #28]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f042 0208 	orr.w	r2, r2, #8
 8003598:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	69da      	ldr	r2, [r3, #28]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f022 0204 	bic.w	r2, r2, #4
 80035a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	69d9      	ldr	r1, [r3, #28]
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	691a      	ldr	r2, [r3, #16]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	430a      	orrs	r2, r1
 80035ba:	61da      	str	r2, [r3, #28]
      break;
 80035bc:	e023      	b.n	8003606 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68b9      	ldr	r1, [r7, #8]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f000 faaf 	bl	8003b28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	69da      	ldr	r2, [r3, #28]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	69da      	ldr	r2, [r3, #28]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	69d9      	ldr	r1, [r3, #28]
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	691b      	ldr	r3, [r3, #16]
 80035f4:	021a      	lsls	r2, r3, #8
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	430a      	orrs	r2, r1
 80035fc:	61da      	str	r2, [r3, #28]
      break;
 80035fe:	e002      	b.n	8003606 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	75fb      	strb	r3, [r7, #23]
      break;
 8003604:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800360e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003610:	4618      	mov	r0, r3
 8003612:	3718      	adds	r7, #24
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800362c:	2b01      	cmp	r3, #1
 800362e:	d101      	bne.n	8003634 <HAL_TIM_ConfigClockSource+0x1c>
 8003630:	2302      	movs	r3, #2
 8003632:	e0b4      	b.n	800379e <HAL_TIM_ConfigClockSource+0x186>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2202      	movs	r2, #2
 8003640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003652:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800365a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800366c:	d03e      	beq.n	80036ec <HAL_TIM_ConfigClockSource+0xd4>
 800366e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003672:	f200 8087 	bhi.w	8003784 <HAL_TIM_ConfigClockSource+0x16c>
 8003676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800367a:	f000 8086 	beq.w	800378a <HAL_TIM_ConfigClockSource+0x172>
 800367e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003682:	d87f      	bhi.n	8003784 <HAL_TIM_ConfigClockSource+0x16c>
 8003684:	2b70      	cmp	r3, #112	; 0x70
 8003686:	d01a      	beq.n	80036be <HAL_TIM_ConfigClockSource+0xa6>
 8003688:	2b70      	cmp	r3, #112	; 0x70
 800368a:	d87b      	bhi.n	8003784 <HAL_TIM_ConfigClockSource+0x16c>
 800368c:	2b60      	cmp	r3, #96	; 0x60
 800368e:	d050      	beq.n	8003732 <HAL_TIM_ConfigClockSource+0x11a>
 8003690:	2b60      	cmp	r3, #96	; 0x60
 8003692:	d877      	bhi.n	8003784 <HAL_TIM_ConfigClockSource+0x16c>
 8003694:	2b50      	cmp	r3, #80	; 0x50
 8003696:	d03c      	beq.n	8003712 <HAL_TIM_ConfigClockSource+0xfa>
 8003698:	2b50      	cmp	r3, #80	; 0x50
 800369a:	d873      	bhi.n	8003784 <HAL_TIM_ConfigClockSource+0x16c>
 800369c:	2b40      	cmp	r3, #64	; 0x40
 800369e:	d058      	beq.n	8003752 <HAL_TIM_ConfigClockSource+0x13a>
 80036a0:	2b40      	cmp	r3, #64	; 0x40
 80036a2:	d86f      	bhi.n	8003784 <HAL_TIM_ConfigClockSource+0x16c>
 80036a4:	2b30      	cmp	r3, #48	; 0x30
 80036a6:	d064      	beq.n	8003772 <HAL_TIM_ConfigClockSource+0x15a>
 80036a8:	2b30      	cmp	r3, #48	; 0x30
 80036aa:	d86b      	bhi.n	8003784 <HAL_TIM_ConfigClockSource+0x16c>
 80036ac:	2b20      	cmp	r3, #32
 80036ae:	d060      	beq.n	8003772 <HAL_TIM_ConfigClockSource+0x15a>
 80036b0:	2b20      	cmp	r3, #32
 80036b2:	d867      	bhi.n	8003784 <HAL_TIM_ConfigClockSource+0x16c>
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d05c      	beq.n	8003772 <HAL_TIM_ConfigClockSource+0x15a>
 80036b8:	2b10      	cmp	r3, #16
 80036ba:	d05a      	beq.n	8003772 <HAL_TIM_ConfigClockSource+0x15a>
 80036bc:	e062      	b.n	8003784 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6818      	ldr	r0, [r3, #0]
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	6899      	ldr	r1, [r3, #8]
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	f000 faf0 	bl	8003cb2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80036e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	609a      	str	r2, [r3, #8]
      break;
 80036ea:	e04f      	b.n	800378c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6818      	ldr	r0, [r3, #0]
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	6899      	ldr	r1, [r3, #8]
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	f000 fad9 	bl	8003cb2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800370e:	609a      	str	r2, [r3, #8]
      break;
 8003710:	e03c      	b.n	800378c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6818      	ldr	r0, [r3, #0]
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	6859      	ldr	r1, [r3, #4]
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	461a      	mov	r2, r3
 8003720:	f000 fa50 	bl	8003bc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2150      	movs	r1, #80	; 0x50
 800372a:	4618      	mov	r0, r3
 800372c:	f000 faa7 	bl	8003c7e <TIM_ITRx_SetConfig>
      break;
 8003730:	e02c      	b.n	800378c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	6859      	ldr	r1, [r3, #4]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	461a      	mov	r2, r3
 8003740:	f000 fa6e 	bl	8003c20 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2160      	movs	r1, #96	; 0x60
 800374a:	4618      	mov	r0, r3
 800374c:	f000 fa97 	bl	8003c7e <TIM_ITRx_SetConfig>
      break;
 8003750:	e01c      	b.n	800378c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6818      	ldr	r0, [r3, #0]
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	6859      	ldr	r1, [r3, #4]
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	461a      	mov	r2, r3
 8003760:	f000 fa30 	bl	8003bc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2140      	movs	r1, #64	; 0x40
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fa87 	bl	8003c7e <TIM_ITRx_SetConfig>
      break;
 8003770:	e00c      	b.n	800378c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4619      	mov	r1, r3
 800377c:	4610      	mov	r0, r2
 800377e:	f000 fa7e 	bl	8003c7e <TIM_ITRx_SetConfig>
      break;
 8003782:	e003      	b.n	800378c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	73fb      	strb	r3, [r7, #15]
      break;
 8003788:	e000      	b.n	800378c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800378a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800379c:	7bfb      	ldrb	r3, [r7, #15]
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037a6:	b480      	push	{r7}
 80037a8:	b083      	sub	sp, #12
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037ae:	bf00      	nop
 80037b0:	370c      	adds	r7, #12
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bc80      	pop	{r7}
 80037b6:	4770      	bx	lr

080037b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bc80      	pop	{r7}
 80037c8:	4770      	bx	lr

080037ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037ca:	b480      	push	{r7}
 80037cc:	b083      	sub	sp, #12
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037d2:	bf00      	nop
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bc80      	pop	{r7}
 80037da:	4770      	bx	lr

080037dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bc80      	pop	{r7}
 80037ec:	4770      	bx	lr
	...

080037f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a29      	ldr	r2, [pc, #164]	; (80038a8 <TIM_Base_SetConfig+0xb8>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d00b      	beq.n	8003820 <TIM_Base_SetConfig+0x30>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800380e:	d007      	beq.n	8003820 <TIM_Base_SetConfig+0x30>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a26      	ldr	r2, [pc, #152]	; (80038ac <TIM_Base_SetConfig+0xbc>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d003      	beq.n	8003820 <TIM_Base_SetConfig+0x30>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4a25      	ldr	r2, [pc, #148]	; (80038b0 <TIM_Base_SetConfig+0xc0>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d108      	bne.n	8003832 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003826:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	4313      	orrs	r3, r2
 8003830:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a1c      	ldr	r2, [pc, #112]	; (80038a8 <TIM_Base_SetConfig+0xb8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d00b      	beq.n	8003852 <TIM_Base_SetConfig+0x62>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003840:	d007      	beq.n	8003852 <TIM_Base_SetConfig+0x62>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a19      	ldr	r2, [pc, #100]	; (80038ac <TIM_Base_SetConfig+0xbc>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d003      	beq.n	8003852 <TIM_Base_SetConfig+0x62>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a18      	ldr	r2, [pc, #96]	; (80038b0 <TIM_Base_SetConfig+0xc0>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d108      	bne.n	8003864 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003858:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	68fa      	ldr	r2, [r7, #12]
 8003860:	4313      	orrs	r3, r2
 8003862:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	4313      	orrs	r3, r2
 8003870:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68fa      	ldr	r2, [r7, #12]
 8003876:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a07      	ldr	r2, [pc, #28]	; (80038a8 <TIM_Base_SetConfig+0xb8>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d103      	bne.n	8003898 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	691a      	ldr	r2, [r3, #16]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	615a      	str	r2, [r3, #20]
}
 800389e:	bf00      	nop
 80038a0:	3714      	adds	r7, #20
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bc80      	pop	{r7}
 80038a6:	4770      	bx	lr
 80038a8:	40012c00 	.word	0x40012c00
 80038ac:	40000400 	.word	0x40000400
 80038b0:	40000800 	.word	0x40000800

080038b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b087      	sub	sp, #28
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a1b      	ldr	r3, [r3, #32]
 80038c8:	f023 0201 	bic.w	r2, r3, #1
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f023 0303 	bic.w	r3, r3, #3
 80038ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	f023 0302 	bic.w	r3, r3, #2
 80038fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	4313      	orrs	r3, r2
 8003906:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a1c      	ldr	r2, [pc, #112]	; (800397c <TIM_OC1_SetConfig+0xc8>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d10c      	bne.n	800392a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	f023 0308 	bic.w	r3, r3, #8
 8003916:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	697a      	ldr	r2, [r7, #20]
 800391e:	4313      	orrs	r3, r2
 8003920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f023 0304 	bic.w	r3, r3, #4
 8003928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a13      	ldr	r2, [pc, #76]	; (800397c <TIM_OC1_SetConfig+0xc8>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d111      	bne.n	8003956 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003938:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003940:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4313      	orrs	r3, r2
 800394a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	4313      	orrs	r3, r2
 8003954:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	697a      	ldr	r2, [r7, #20]
 800396e:	621a      	str	r2, [r3, #32]
}
 8003970:	bf00      	nop
 8003972:	371c      	adds	r7, #28
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	40012c00 	.word	0x40012c00

08003980 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003980:	b480      	push	{r7}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a1b      	ldr	r3, [r3, #32]
 8003994:	f023 0210 	bic.w	r2, r3, #16
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	021b      	lsls	r3, r3, #8
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	f023 0320 	bic.w	r3, r3, #32
 80039ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	011b      	lsls	r3, r3, #4
 80039d2:	697a      	ldr	r2, [r7, #20]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a1d      	ldr	r2, [pc, #116]	; (8003a50 <TIM_OC2_SetConfig+0xd0>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d10d      	bne.n	80039fc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	011b      	lsls	r3, r3, #4
 80039ee:	697a      	ldr	r2, [r7, #20]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a14      	ldr	r2, [pc, #80]	; (8003a50 <TIM_OC2_SetConfig+0xd0>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d113      	bne.n	8003a2c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	699b      	ldr	r3, [r3, #24]
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	621a      	str	r2, [r3, #32]
}
 8003a46:	bf00      	nop
 8003a48:	371c      	adds	r7, #28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bc80      	pop	{r7}
 8003a4e:	4770      	bx	lr
 8003a50:	40012c00 	.word	0x40012c00

08003a54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b087      	sub	sp, #28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a1b      	ldr	r3, [r3, #32]
 8003a62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f023 0303 	bic.w	r3, r3, #3
 8003a8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	021b      	lsls	r3, r3, #8
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a1d      	ldr	r2, [pc, #116]	; (8003b24 <TIM_OC3_SetConfig+0xd0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d10d      	bne.n	8003ace <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ab8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	021b      	lsls	r3, r3, #8
 8003ac0:	697a      	ldr	r2, [r7, #20]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a14      	ldr	r2, [pc, #80]	; (8003b24 <TIM_OC3_SetConfig+0xd0>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d113      	bne.n	8003afe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003adc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ae4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	011b      	lsls	r3, r3, #4
 8003aec:	693a      	ldr	r2, [r7, #16]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685a      	ldr	r2, [r3, #4]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	697a      	ldr	r2, [r7, #20]
 8003b16:	621a      	str	r2, [r3, #32]
}
 8003b18:	bf00      	nop
 8003b1a:	371c      	adds	r7, #28
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bc80      	pop	{r7}
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	40012c00 	.word	0x40012c00

08003b28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b087      	sub	sp, #28
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
 8003b36:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	021b      	lsls	r3, r3, #8
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	031b      	lsls	r3, r3, #12
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a0f      	ldr	r2, [pc, #60]	; (8003bc0 <TIM_OC4_SetConfig+0x98>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d109      	bne.n	8003b9c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	019b      	lsls	r3, r3, #6
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	697a      	ldr	r2, [r7, #20]
 8003ba0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685a      	ldr	r2, [r3, #4]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	693a      	ldr	r2, [r7, #16]
 8003bb4:	621a      	str	r2, [r3, #32]
}
 8003bb6:	bf00      	nop
 8003bb8:	371c      	adds	r7, #28
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bc80      	pop	{r7}
 8003bbe:	4770      	bx	lr
 8003bc0:	40012c00 	.word	0x40012c00

08003bc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b087      	sub	sp, #28
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6a1b      	ldr	r3, [r3, #32]
 8003bd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	f023 0201 	bic.w	r2, r3, #1
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	011b      	lsls	r3, r3, #4
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	f023 030a 	bic.w	r3, r3, #10
 8003c00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	621a      	str	r2, [r3, #32]
}
 8003c16:	bf00      	nop
 8003c18:	371c      	adds	r7, #28
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bc80      	pop	{r7}
 8003c1e:	4770      	bx	lr

08003c20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b087      	sub	sp, #28
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	f023 0210 	bic.w	r2, r3, #16
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	031b      	lsls	r3, r3, #12
 8003c50:	693a      	ldr	r2, [r7, #16]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c5c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	011b      	lsls	r3, r3, #4
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	693a      	ldr	r2, [r7, #16]
 8003c6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	621a      	str	r2, [r3, #32]
}
 8003c74:	bf00      	nop
 8003c76:	371c      	adds	r7, #28
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bc80      	pop	{r7}
 8003c7c:	4770      	bx	lr

08003c7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c7e:	b480      	push	{r7}
 8003c80:	b085      	sub	sp, #20
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
 8003c86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c96:	683a      	ldr	r2, [r7, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	f043 0307 	orr.w	r3, r3, #7
 8003ca0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	609a      	str	r2, [r3, #8]
}
 8003ca8:	bf00      	nop
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bc80      	pop	{r7}
 8003cb0:	4770      	bx	lr

08003cb2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b087      	sub	sp, #28
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	60f8      	str	r0, [r7, #12]
 8003cba:	60b9      	str	r1, [r7, #8]
 8003cbc:	607a      	str	r2, [r7, #4]
 8003cbe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ccc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	021a      	lsls	r2, r3, #8
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	609a      	str	r2, [r3, #8]
}
 8003ce6:	bf00      	nop
 8003ce8:	371c      	adds	r7, #28
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bc80      	pop	{r7}
 8003cee:	4770      	bx	lr

08003cf0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b087      	sub	sp, #28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	f003 031f 	and.w	r3, r3, #31
 8003d02:	2201      	movs	r2, #1
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6a1a      	ldr	r2, [r3, #32]
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	43db      	mvns	r3, r3
 8003d12:	401a      	ands	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6a1a      	ldr	r2, [r3, #32]
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	f003 031f 	and.w	r3, r3, #31
 8003d22:	6879      	ldr	r1, [r7, #4]
 8003d24:	fa01 f303 	lsl.w	r3, r1, r3
 8003d28:	431a      	orrs	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	621a      	str	r2, [r3, #32]
}
 8003d2e:	bf00      	nop
 8003d30:	371c      	adds	r7, #28
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bc80      	pop	{r7}
 8003d36:	4770      	bx	lr

08003d38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d101      	bne.n	8003d50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	e046      	b.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a16      	ldr	r2, [pc, #88]	; (8003de8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d00e      	beq.n	8003db2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d9c:	d009      	beq.n	8003db2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a12      	ldr	r2, [pc, #72]	; (8003dec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d004      	beq.n	8003db2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a10      	ldr	r2, [pc, #64]	; (8003df0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d10c      	bne.n	8003dcc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003db8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68ba      	ldr	r2, [r7, #8]
 8003dca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr
 8003de8:	40012c00 	.word	0x40012c00
 8003dec:	40000400 	.word	0x40000400
 8003df0:	40000800 	.word	0x40000800

08003df4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr

08003e06 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr

08003e18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d101      	bne.n	8003e2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e042      	b.n	8003eb0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d106      	bne.n	8003e44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f7fd fdfc 	bl	8001a3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2224      	movs	r2, #36	; 0x24
 8003e48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68da      	ldr	r2, [r3, #12]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 fd71 	bl	8004944 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	691a      	ldr	r2, [r3, #16]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	695a      	ldr	r2, [r3, #20]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68da      	ldr	r2, [r3, #12]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b08a      	sub	sp, #40	; 0x28
 8003ebc:	af02      	add	r7, sp, #8
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	603b      	str	r3, [r7, #0]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	2b20      	cmp	r3, #32
 8003ed6:	d16d      	bne.n	8003fb4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d002      	beq.n	8003ee4 <HAL_UART_Transmit+0x2c>
 8003ede:	88fb      	ldrh	r3, [r7, #6]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d101      	bne.n	8003ee8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e066      	b.n	8003fb6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2221      	movs	r2, #33	; 0x21
 8003ef2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ef6:	f7fe f89d 	bl	8002034 <HAL_GetTick>
 8003efa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	88fa      	ldrh	r2, [r7, #6]
 8003f00:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	88fa      	ldrh	r2, [r7, #6]
 8003f06:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f10:	d108      	bne.n	8003f24 <HAL_UART_Transmit+0x6c>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d104      	bne.n	8003f24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	61bb      	str	r3, [r7, #24]
 8003f22:	e003      	b.n	8003f2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f2c:	e02a      	b.n	8003f84 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2200      	movs	r2, #0
 8003f36:	2180      	movs	r1, #128	; 0x80
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 faf9 	bl	8004530 <UART_WaitOnFlagUntilTimeout>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d001      	beq.n	8003f48 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e036      	b.n	8003fb6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10b      	bne.n	8003f66 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	881b      	ldrh	r3, [r3, #0]
 8003f52:	461a      	mov	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	3302      	adds	r3, #2
 8003f62:	61bb      	str	r3, [r7, #24]
 8003f64:	e007      	b.n	8003f76 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	781a      	ldrb	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	3301      	adds	r3, #1
 8003f74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1cf      	bne.n	8003f2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	2200      	movs	r2, #0
 8003f96:	2140      	movs	r1, #64	; 0x40
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f000 fac9 	bl	8004530 <UART_WaitOnFlagUntilTimeout>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e006      	b.n	8003fb6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2220      	movs	r2, #32
 8003fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	e000      	b.n	8003fb6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003fb4:	2302      	movs	r3, #2
  }
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3720      	adds	r7, #32
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
	...

08003fc0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b0ba      	sub	sp, #232	; 0xe8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003fec:	2300      	movs	r3, #0
 8003fee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ff6:	f003 030f 	and.w	r3, r3, #15
 8003ffa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003ffe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10f      	bne.n	8004026 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800400a:	f003 0320 	and.w	r3, r3, #32
 800400e:	2b00      	cmp	r3, #0
 8004010:	d009      	beq.n	8004026 <HAL_UART_IRQHandler+0x66>
 8004012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004016:	f003 0320 	and.w	r3, r3, #32
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 fbd1 	bl	80047c6 <UART_Receive_IT>
      return;
 8004024:	e25b      	b.n	80044de <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004026:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800402a:	2b00      	cmp	r3, #0
 800402c:	f000 80de 	beq.w	80041ec <HAL_UART_IRQHandler+0x22c>
 8004030:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	2b00      	cmp	r3, #0
 800403a:	d106      	bne.n	800404a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800403c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004040:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 80d1 	beq.w	80041ec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800404a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00b      	beq.n	800406e <HAL_UART_IRQHandler+0xae>
 8004056:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800405a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800405e:	2b00      	cmp	r3, #0
 8004060:	d005      	beq.n	800406e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004066:	f043 0201 	orr.w	r2, r3, #1
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800406e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004072:	f003 0304 	and.w	r3, r3, #4
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00b      	beq.n	8004092 <HAL_UART_IRQHandler+0xd2>
 800407a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	d005      	beq.n	8004092 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800408a:	f043 0202 	orr.w	r2, r3, #2
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004096:	f003 0302 	and.w	r3, r3, #2
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00b      	beq.n	80040b6 <HAL_UART_IRQHandler+0xf6>
 800409e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80040a2:	f003 0301 	and.w	r3, r3, #1
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d005      	beq.n	80040b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ae:	f043 0204 	orr.w	r2, r3, #4
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80040b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040ba:	f003 0308 	and.w	r3, r3, #8
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d011      	beq.n	80040e6 <HAL_UART_IRQHandler+0x126>
 80040c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040c6:	f003 0320 	and.w	r3, r3, #32
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d105      	bne.n	80040da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80040ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d005      	beq.n	80040e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040de:	f043 0208 	orr.w	r2, r3, #8
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	f000 81f2 	beq.w	80044d4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040f4:	f003 0320 	and.w	r3, r3, #32
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d008      	beq.n	800410e <HAL_UART_IRQHandler+0x14e>
 80040fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004100:	f003 0320 	and.w	r3, r3, #32
 8004104:	2b00      	cmp	r3, #0
 8004106:	d002      	beq.n	800410e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 fb5c 	bl	80047c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004118:	2b00      	cmp	r3, #0
 800411a:	bf14      	ite	ne
 800411c:	2301      	movne	r3, #1
 800411e:	2300      	moveq	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800412a:	f003 0308 	and.w	r3, r3, #8
 800412e:	2b00      	cmp	r3, #0
 8004130:	d103      	bne.n	800413a <HAL_UART_IRQHandler+0x17a>
 8004132:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004136:	2b00      	cmp	r3, #0
 8004138:	d04f      	beq.n	80041da <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 fa66 	bl	800460c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800414a:	2b00      	cmp	r3, #0
 800414c:	d041      	beq.n	80041d2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	3314      	adds	r3, #20
 8004154:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004158:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800415c:	e853 3f00 	ldrex	r3, [r3]
 8004160:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004164:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004168:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800416c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	3314      	adds	r3, #20
 8004176:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800417a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800417e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004182:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004186:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800418a:	e841 2300 	strex	r3, r2, [r1]
 800418e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004192:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1d9      	bne.n	800414e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d013      	beq.n	80041ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041a6:	4a7e      	ldr	r2, [pc, #504]	; (80043a0 <HAL_UART_IRQHandler+0x3e0>)
 80041a8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7fe f892 	bl	80022d8 <HAL_DMA_Abort_IT>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d016      	beq.n	80041e8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80041c4:	4610      	mov	r0, r2
 80041c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041c8:	e00e      	b.n	80041e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 f99c 	bl	8004508 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d0:	e00a      	b.n	80041e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f998 	bl	8004508 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d8:	e006      	b.n	80041e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 f994 	bl	8004508 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80041e6:	e175      	b.n	80044d4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041e8:	bf00      	nop
    return;
 80041ea:	e173      	b.n	80044d4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	f040 814f 	bne.w	8004494 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80041f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041fa:	f003 0310 	and.w	r3, r3, #16
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f000 8148 	beq.w	8004494 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004208:	f003 0310 	and.w	r3, r3, #16
 800420c:	2b00      	cmp	r3, #0
 800420e:	f000 8141 	beq.w	8004494 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004212:	2300      	movs	r3, #0
 8004214:	60bb      	str	r3, [r7, #8]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	60bb      	str	r3, [r7, #8]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	60bb      	str	r3, [r7, #8]
 8004226:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004232:	2b00      	cmp	r3, #0
 8004234:	f000 80b6 	beq.w	80043a4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004244:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 8145 	beq.w	80044d8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004252:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004256:	429a      	cmp	r2, r3
 8004258:	f080 813e 	bcs.w	80044d8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004262:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	2b20      	cmp	r3, #32
 800426c:	f000 8088 	beq.w	8004380 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	330c      	adds	r3, #12
 8004276:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800427e:	e853 3f00 	ldrex	r3, [r3]
 8004282:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004286:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800428a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800428e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	330c      	adds	r3, #12
 8004298:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800429c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80042a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80042a8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80042ac:	e841 2300 	strex	r3, r2, [r1]
 80042b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80042b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d1d9      	bne.n	8004270 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	3314      	adds	r3, #20
 80042c2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042c6:	e853 3f00 	ldrex	r3, [r3]
 80042ca:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80042cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042ce:	f023 0301 	bic.w	r3, r3, #1
 80042d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	3314      	adds	r3, #20
 80042dc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80042e0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80042e4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80042e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80042ec:	e841 2300 	strex	r3, r2, [r1]
 80042f0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80042f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d1e1      	bne.n	80042bc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	3314      	adds	r3, #20
 80042fe:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004300:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004302:	e853 3f00 	ldrex	r3, [r3]
 8004306:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004308:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800430a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800430e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	3314      	adds	r3, #20
 8004318:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800431c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800431e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004320:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004322:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004324:	e841 2300 	strex	r3, r2, [r1]
 8004328:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800432a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1e3      	bne.n	80042f8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2220      	movs	r2, #32
 8004334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	330c      	adds	r3, #12
 8004344:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004346:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004348:	e853 3f00 	ldrex	r3, [r3]
 800434c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800434e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004350:	f023 0310 	bic.w	r3, r3, #16
 8004354:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	330c      	adds	r3, #12
 800435e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004362:	65ba      	str	r2, [r7, #88]	; 0x58
 8004364:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004366:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004368:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800436a:	e841 2300 	strex	r3, r2, [r1]
 800436e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004370:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1e3      	bne.n	800433e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800437a:	4618      	mov	r0, r3
 800437c:	f7fd ff71 	bl	8002262 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2202      	movs	r2, #2
 8004384:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800438e:	b29b      	uxth	r3, r3
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	b29b      	uxth	r3, r3
 8004394:	4619      	mov	r1, r3
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f8bf 	bl	800451a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800439c:	e09c      	b.n	80044d8 <HAL_UART_IRQHandler+0x518>
 800439e:	bf00      	nop
 80043a0:	080046d1 	.word	0x080046d1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 808e 	beq.w	80044dc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80043c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f000 8089 	beq.w	80044dc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	330c      	adds	r3, #12
 80043d0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043d4:	e853 3f00 	ldrex	r3, [r3]
 80043d8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80043da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80043e0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	330c      	adds	r3, #12
 80043ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80043ee:	647a      	str	r2, [r7, #68]	; 0x44
 80043f0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80043f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80043f6:	e841 2300 	strex	r3, r2, [r1]
 80043fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80043fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1e3      	bne.n	80043ca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	3314      	adds	r3, #20
 8004408:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	e853 3f00 	ldrex	r3, [r3]
 8004410:	623b      	str	r3, [r7, #32]
   return(result);
 8004412:	6a3b      	ldr	r3, [r7, #32]
 8004414:	f023 0301 	bic.w	r3, r3, #1
 8004418:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	3314      	adds	r3, #20
 8004422:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004426:	633a      	str	r2, [r7, #48]	; 0x30
 8004428:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800442c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800442e:	e841 2300 	strex	r3, r2, [r1]
 8004432:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1e3      	bne.n	8004402 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2220      	movs	r2, #32
 800443e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	330c      	adds	r3, #12
 800444e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	e853 3f00 	ldrex	r3, [r3]
 8004456:	60fb      	str	r3, [r7, #12]
   return(result);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f023 0310 	bic.w	r3, r3, #16
 800445e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	330c      	adds	r3, #12
 8004468:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800446c:	61fa      	str	r2, [r7, #28]
 800446e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004470:	69b9      	ldr	r1, [r7, #24]
 8004472:	69fa      	ldr	r2, [r7, #28]
 8004474:	e841 2300 	strex	r3, r2, [r1]
 8004478:	617b      	str	r3, [r7, #20]
   return(result);
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1e3      	bne.n	8004448 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2202      	movs	r2, #2
 8004484:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004486:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800448a:	4619      	mov	r1, r3
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 f844 	bl	800451a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004492:	e023      	b.n	80044dc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004498:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800449c:	2b00      	cmp	r3, #0
 800449e:	d009      	beq.n	80044b4 <HAL_UART_IRQHandler+0x4f4>
 80044a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d003      	beq.n	80044b4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 f923 	bl	80046f8 <UART_Transmit_IT>
    return;
 80044b2:	e014      	b.n	80044de <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80044b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00e      	beq.n	80044de <HAL_UART_IRQHandler+0x51e>
 80044c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d008      	beq.n	80044de <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f000 f962 	bl	8004796 <UART_EndTransmit_IT>
    return;
 80044d2:	e004      	b.n	80044de <HAL_UART_IRQHandler+0x51e>
    return;
 80044d4:	bf00      	nop
 80044d6:	e002      	b.n	80044de <HAL_UART_IRQHandler+0x51e>
      return;
 80044d8:	bf00      	nop
 80044da:	e000      	b.n	80044de <HAL_UART_IRQHandler+0x51e>
      return;
 80044dc:	bf00      	nop
  }
}
 80044de:	37e8      	adds	r7, #232	; 0xe8
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80044ec:	bf00      	nop
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bc80      	pop	{r7}
 80044f4:	4770      	bx	lr

080044f6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	bc80      	pop	{r7}
 8004506:	4770      	bx	lr

08004508 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004510:	bf00      	nop
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	bc80      	pop	{r7}
 8004518:	4770      	bx	lr

0800451a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800451a:	b480      	push	{r7}
 800451c:	b083      	sub	sp, #12
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]
 8004522:	460b      	mov	r3, r1
 8004524:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	bc80      	pop	{r7}
 800452e:	4770      	bx	lr

08004530 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b090      	sub	sp, #64	; 0x40
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	603b      	str	r3, [r7, #0]
 800453c:	4613      	mov	r3, r2
 800453e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004540:	e050      	b.n	80045e4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004542:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004548:	d04c      	beq.n	80045e4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800454a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800454c:	2b00      	cmp	r3, #0
 800454e:	d007      	beq.n	8004560 <UART_WaitOnFlagUntilTimeout+0x30>
 8004550:	f7fd fd70 	bl	8002034 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800455c:	429a      	cmp	r2, r3
 800455e:	d241      	bcs.n	80045e4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	330c      	adds	r3, #12
 8004566:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800456a:	e853 3f00 	ldrex	r3, [r3]
 800456e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004572:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004576:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	330c      	adds	r3, #12
 800457e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004580:	637a      	str	r2, [r7, #52]	; 0x34
 8004582:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004584:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004586:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004588:	e841 2300 	strex	r3, r2, [r1]
 800458c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800458e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004590:	2b00      	cmp	r3, #0
 8004592:	d1e5      	bne.n	8004560 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3314      	adds	r3, #20
 800459a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	e853 3f00 	ldrex	r3, [r3]
 80045a2:	613b      	str	r3, [r7, #16]
   return(result);
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	f023 0301 	bic.w	r3, r3, #1
 80045aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	3314      	adds	r3, #20
 80045b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045b4:	623a      	str	r2, [r7, #32]
 80045b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b8:	69f9      	ldr	r1, [r7, #28]
 80045ba:	6a3a      	ldr	r2, [r7, #32]
 80045bc:	e841 2300 	strex	r3, r2, [r1]
 80045c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1e5      	bne.n	8004594 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2220      	movs	r2, #32
 80045cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2220      	movs	r2, #32
 80045d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e00f      	b.n	8004604 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	4013      	ands	r3, r2
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	429a      	cmp	r2, r3
 80045f2:	bf0c      	ite	eq
 80045f4:	2301      	moveq	r3, #1
 80045f6:	2300      	movne	r3, #0
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	461a      	mov	r2, r3
 80045fc:	79fb      	ldrb	r3, [r7, #7]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d09f      	beq.n	8004542 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	3740      	adds	r7, #64	; 0x40
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800460c:	b480      	push	{r7}
 800460e:	b095      	sub	sp, #84	; 0x54
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	330c      	adds	r3, #12
 800461a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800461c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800461e:	e853 3f00 	ldrex	r3, [r3]
 8004622:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004626:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800462a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	330c      	adds	r3, #12
 8004632:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004634:	643a      	str	r2, [r7, #64]	; 0x40
 8004636:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004638:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800463a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800463c:	e841 2300 	strex	r3, r2, [r1]
 8004640:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1e5      	bne.n	8004614 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	3314      	adds	r3, #20
 800464e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004650:	6a3b      	ldr	r3, [r7, #32]
 8004652:	e853 3f00 	ldrex	r3, [r3]
 8004656:	61fb      	str	r3, [r7, #28]
   return(result);
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	f023 0301 	bic.w	r3, r3, #1
 800465e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	3314      	adds	r3, #20
 8004666:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004668:	62fa      	str	r2, [r7, #44]	; 0x2c
 800466a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800466e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004670:	e841 2300 	strex	r3, r2, [r1]
 8004674:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1e5      	bne.n	8004648 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004680:	2b01      	cmp	r3, #1
 8004682:	d119      	bne.n	80046b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	330c      	adds	r3, #12
 800468a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	e853 3f00 	ldrex	r3, [r3]
 8004692:	60bb      	str	r3, [r7, #8]
   return(result);
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f023 0310 	bic.w	r3, r3, #16
 800469a:	647b      	str	r3, [r7, #68]	; 0x44
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	330c      	adds	r3, #12
 80046a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80046a4:	61ba      	str	r2, [r7, #24]
 80046a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a8:	6979      	ldr	r1, [r7, #20]
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	e841 2300 	strex	r3, r2, [r1]
 80046b0:	613b      	str	r3, [r7, #16]
   return(result);
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1e5      	bne.n	8004684 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2220      	movs	r2, #32
 80046bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80046c6:	bf00      	nop
 80046c8:	3754      	adds	r7, #84	; 0x54
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bc80      	pop	{r7}
 80046ce:	4770      	bx	lr

080046d0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f7ff ff0c 	bl	8004508 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046f0:	bf00      	nop
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004706:	b2db      	uxtb	r3, r3
 8004708:	2b21      	cmp	r3, #33	; 0x21
 800470a:	d13e      	bne.n	800478a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004714:	d114      	bne.n	8004740 <UART_Transmit_IT+0x48>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d110      	bne.n	8004740 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	881b      	ldrh	r3, [r3, #0]
 8004728:	461a      	mov	r2, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004732:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	1c9a      	adds	r2, r3, #2
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	621a      	str	r2, [r3, #32]
 800473e:	e008      	b.n	8004752 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a1b      	ldr	r3, [r3, #32]
 8004744:	1c59      	adds	r1, r3, #1
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	6211      	str	r1, [r2, #32]
 800474a:	781a      	ldrb	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004756:	b29b      	uxth	r3, r3
 8004758:	3b01      	subs	r3, #1
 800475a:	b29b      	uxth	r3, r3
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	4619      	mov	r1, r3
 8004760:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004762:	2b00      	cmp	r3, #0
 8004764:	d10f      	bne.n	8004786 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68da      	ldr	r2, [r3, #12]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004774:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68da      	ldr	r2, [r3, #12]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004784:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004786:	2300      	movs	r3, #0
 8004788:	e000      	b.n	800478c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800478a:	2302      	movs	r3, #2
  }
}
 800478c:	4618      	mov	r0, r3
 800478e:	3714      	adds	r7, #20
 8004790:	46bd      	mov	sp, r7
 8004792:	bc80      	pop	{r7}
 8004794:	4770      	bx	lr

08004796 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004796:	b580      	push	{r7, lr}
 8004798:	b082      	sub	sp, #8
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68da      	ldr	r2, [r3, #12]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2220      	movs	r2, #32
 80047b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f7ff fe94 	bl	80044e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b08c      	sub	sp, #48	; 0x30
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b22      	cmp	r3, #34	; 0x22
 80047d8:	f040 80ae 	bne.w	8004938 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047e4:	d117      	bne.n	8004816 <UART_Receive_IT+0x50>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d113      	bne.n	8004816 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80047ee:	2300      	movs	r3, #0
 80047f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	b29b      	uxth	r3, r3
 8004800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004804:	b29a      	uxth	r2, r3
 8004806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004808:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480e:	1c9a      	adds	r2, r3, #2
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	629a      	str	r2, [r3, #40]	; 0x28
 8004814:	e026      	b.n	8004864 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800481a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800481c:	2300      	movs	r3, #0
 800481e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004828:	d007      	beq.n	800483a <UART_Receive_IT+0x74>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10a      	bne.n	8004848 <UART_Receive_IT+0x82>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d106      	bne.n	8004848 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	b2da      	uxtb	r2, r3
 8004842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004844:	701a      	strb	r2, [r3, #0]
 8004846:	e008      	b.n	800485a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	b2db      	uxtb	r3, r3
 8004850:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004854:	b2da      	uxtb	r2, r3
 8004856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004858:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485e:	1c5a      	adds	r2, r3, #1
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004868:	b29b      	uxth	r3, r3
 800486a:	3b01      	subs	r3, #1
 800486c:	b29b      	uxth	r3, r3
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	4619      	mov	r1, r3
 8004872:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004874:	2b00      	cmp	r3, #0
 8004876:	d15d      	bne.n	8004934 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68da      	ldr	r2, [r3, #12]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0220 	bic.w	r2, r2, #32
 8004886:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004896:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	695a      	ldr	r2, [r3, #20]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f022 0201 	bic.w	r2, r2, #1
 80048a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d135      	bne.n	800492a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	330c      	adds	r3, #12
 80048ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	e853 3f00 	ldrex	r3, [r3]
 80048d2:	613b      	str	r3, [r7, #16]
   return(result);
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	f023 0310 	bic.w	r3, r3, #16
 80048da:	627b      	str	r3, [r7, #36]	; 0x24
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	330c      	adds	r3, #12
 80048e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048e4:	623a      	str	r2, [r7, #32]
 80048e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e8:	69f9      	ldr	r1, [r7, #28]
 80048ea:	6a3a      	ldr	r2, [r7, #32]
 80048ec:	e841 2300 	strex	r3, r2, [r1]
 80048f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1e5      	bne.n	80048c4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 0310 	and.w	r3, r3, #16
 8004902:	2b10      	cmp	r3, #16
 8004904:	d10a      	bne.n	800491c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004906:	2300      	movs	r3, #0
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	60fb      	str	r3, [r7, #12]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004920:	4619      	mov	r1, r3
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7ff fdf9 	bl	800451a <HAL_UARTEx_RxEventCallback>
 8004928:	e002      	b.n	8004930 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7ff fde3 	bl	80044f6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004930:	2300      	movs	r3, #0
 8004932:	e002      	b.n	800493a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004934:	2300      	movs	r3, #0
 8004936:	e000      	b.n	800493a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004938:	2302      	movs	r3, #2
  }
}
 800493a:	4618      	mov	r0, r3
 800493c:	3730      	adds	r7, #48	; 0x30
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
	...

08004944 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b084      	sub	sp, #16
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	68da      	ldr	r2, [r3, #12]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	430a      	orrs	r2, r1
 8004960:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689a      	ldr	r2, [r3, #8]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	431a      	orrs	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	4313      	orrs	r3, r2
 8004972:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800497e:	f023 030c 	bic.w	r3, r3, #12
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	6812      	ldr	r2, [r2, #0]
 8004986:	68b9      	ldr	r1, [r7, #8]
 8004988:	430b      	orrs	r3, r1
 800498a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	699a      	ldr	r2, [r3, #24]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a2c      	ldr	r2, [pc, #176]	; (8004a58 <UART_SetConfig+0x114>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d103      	bne.n	80049b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80049ac:	f7fe fa9c 	bl	8002ee8 <HAL_RCC_GetPCLK2Freq>
 80049b0:	60f8      	str	r0, [r7, #12]
 80049b2:	e002      	b.n	80049ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80049b4:	f7fe fa84 	bl	8002ec0 <HAL_RCC_GetPCLK1Freq>
 80049b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	4613      	mov	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	4413      	add	r3, r2
 80049c2:	009a      	lsls	r2, r3, #2
 80049c4:	441a      	add	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d0:	4a22      	ldr	r2, [pc, #136]	; (8004a5c <UART_SetConfig+0x118>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	095b      	lsrs	r3, r3, #5
 80049d8:	0119      	lsls	r1, r3, #4
 80049da:	68fa      	ldr	r2, [r7, #12]
 80049dc:	4613      	mov	r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4413      	add	r3, r2
 80049e2:	009a      	lsls	r2, r3, #2
 80049e4:	441a      	add	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80049f0:	4b1a      	ldr	r3, [pc, #104]	; (8004a5c <UART_SetConfig+0x118>)
 80049f2:	fba3 0302 	umull	r0, r3, r3, r2
 80049f6:	095b      	lsrs	r3, r3, #5
 80049f8:	2064      	movs	r0, #100	; 0x64
 80049fa:	fb00 f303 	mul.w	r3, r0, r3
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	011b      	lsls	r3, r3, #4
 8004a02:	3332      	adds	r3, #50	; 0x32
 8004a04:	4a15      	ldr	r2, [pc, #84]	; (8004a5c <UART_SetConfig+0x118>)
 8004a06:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0a:	095b      	lsrs	r3, r3, #5
 8004a0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a10:	4419      	add	r1, r3
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	4613      	mov	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4413      	add	r3, r2
 8004a1a:	009a      	lsls	r2, r3, #2
 8004a1c:	441a      	add	r2, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a28:	4b0c      	ldr	r3, [pc, #48]	; (8004a5c <UART_SetConfig+0x118>)
 8004a2a:	fba3 0302 	umull	r0, r3, r3, r2
 8004a2e:	095b      	lsrs	r3, r3, #5
 8004a30:	2064      	movs	r0, #100	; 0x64
 8004a32:	fb00 f303 	mul.w	r3, r0, r3
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	3332      	adds	r3, #50	; 0x32
 8004a3c:	4a07      	ldr	r2, [pc, #28]	; (8004a5c <UART_SetConfig+0x118>)
 8004a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a42:	095b      	lsrs	r3, r3, #5
 8004a44:	f003 020f 	and.w	r2, r3, #15
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	440a      	add	r2, r1
 8004a4e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004a50:	bf00      	nop
 8004a52:	3710      	adds	r7, #16
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	40013800 	.word	0x40013800
 8004a5c:	51eb851f 	.word	0x51eb851f

08004a60 <__errno>:
 8004a60:	4b01      	ldr	r3, [pc, #4]	; (8004a68 <__errno+0x8>)
 8004a62:	6818      	ldr	r0, [r3, #0]
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	20000048 	.word	0x20000048

08004a6c <__libc_init_array>:
 8004a6c:	b570      	push	{r4, r5, r6, lr}
 8004a6e:	2600      	movs	r6, #0
 8004a70:	4d0c      	ldr	r5, [pc, #48]	; (8004aa4 <__libc_init_array+0x38>)
 8004a72:	4c0d      	ldr	r4, [pc, #52]	; (8004aa8 <__libc_init_array+0x3c>)
 8004a74:	1b64      	subs	r4, r4, r5
 8004a76:	10a4      	asrs	r4, r4, #2
 8004a78:	42a6      	cmp	r6, r4
 8004a7a:	d109      	bne.n	8004a90 <__libc_init_array+0x24>
 8004a7c:	f000 fc5c 	bl	8005338 <_init>
 8004a80:	2600      	movs	r6, #0
 8004a82:	4d0a      	ldr	r5, [pc, #40]	; (8004aac <__libc_init_array+0x40>)
 8004a84:	4c0a      	ldr	r4, [pc, #40]	; (8004ab0 <__libc_init_array+0x44>)
 8004a86:	1b64      	subs	r4, r4, r5
 8004a88:	10a4      	asrs	r4, r4, #2
 8004a8a:	42a6      	cmp	r6, r4
 8004a8c:	d105      	bne.n	8004a9a <__libc_init_array+0x2e>
 8004a8e:	bd70      	pop	{r4, r5, r6, pc}
 8004a90:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a94:	4798      	blx	r3
 8004a96:	3601      	adds	r6, #1
 8004a98:	e7ee      	b.n	8004a78 <__libc_init_array+0xc>
 8004a9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a9e:	4798      	blx	r3
 8004aa0:	3601      	adds	r6, #1
 8004aa2:	e7f2      	b.n	8004a8a <__libc_init_array+0x1e>
 8004aa4:	08005458 	.word	0x08005458
 8004aa8:	08005458 	.word	0x08005458
 8004aac:	08005458 	.word	0x08005458
 8004ab0:	0800545c 	.word	0x0800545c

08004ab4 <memset>:
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	4402      	add	r2, r0
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d100      	bne.n	8004abe <memset+0xa>
 8004abc:	4770      	bx	lr
 8004abe:	f803 1b01 	strb.w	r1, [r3], #1
 8004ac2:	e7f9      	b.n	8004ab8 <memset+0x4>

08004ac4 <siprintf>:
 8004ac4:	b40e      	push	{r1, r2, r3}
 8004ac6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004aca:	b500      	push	{lr}
 8004acc:	b09c      	sub	sp, #112	; 0x70
 8004ace:	ab1d      	add	r3, sp, #116	; 0x74
 8004ad0:	9002      	str	r0, [sp, #8]
 8004ad2:	9006      	str	r0, [sp, #24]
 8004ad4:	9107      	str	r1, [sp, #28]
 8004ad6:	9104      	str	r1, [sp, #16]
 8004ad8:	4808      	ldr	r0, [pc, #32]	; (8004afc <siprintf+0x38>)
 8004ada:	4909      	ldr	r1, [pc, #36]	; (8004b00 <siprintf+0x3c>)
 8004adc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ae0:	9105      	str	r1, [sp, #20]
 8004ae2:	6800      	ldr	r0, [r0, #0]
 8004ae4:	a902      	add	r1, sp, #8
 8004ae6:	9301      	str	r3, [sp, #4]
 8004ae8:	f000 f868 	bl	8004bbc <_svfiprintf_r>
 8004aec:	2200      	movs	r2, #0
 8004aee:	9b02      	ldr	r3, [sp, #8]
 8004af0:	701a      	strb	r2, [r3, #0]
 8004af2:	b01c      	add	sp, #112	; 0x70
 8004af4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004af8:	b003      	add	sp, #12
 8004afa:	4770      	bx	lr
 8004afc:	20000048 	.word	0x20000048
 8004b00:	ffff0208 	.word	0xffff0208

08004b04 <__ssputs_r>:
 8004b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b08:	688e      	ldr	r6, [r1, #8]
 8004b0a:	4682      	mov	sl, r0
 8004b0c:	429e      	cmp	r6, r3
 8004b0e:	460c      	mov	r4, r1
 8004b10:	4690      	mov	r8, r2
 8004b12:	461f      	mov	r7, r3
 8004b14:	d838      	bhi.n	8004b88 <__ssputs_r+0x84>
 8004b16:	898a      	ldrh	r2, [r1, #12]
 8004b18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004b1c:	d032      	beq.n	8004b84 <__ssputs_r+0x80>
 8004b1e:	6825      	ldr	r5, [r4, #0]
 8004b20:	6909      	ldr	r1, [r1, #16]
 8004b22:	3301      	adds	r3, #1
 8004b24:	eba5 0901 	sub.w	r9, r5, r1
 8004b28:	6965      	ldr	r5, [r4, #20]
 8004b2a:	444b      	add	r3, r9
 8004b2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b30:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004b34:	106d      	asrs	r5, r5, #1
 8004b36:	429d      	cmp	r5, r3
 8004b38:	bf38      	it	cc
 8004b3a:	461d      	movcc	r5, r3
 8004b3c:	0553      	lsls	r3, r2, #21
 8004b3e:	d531      	bpl.n	8004ba4 <__ssputs_r+0xa0>
 8004b40:	4629      	mov	r1, r5
 8004b42:	f000 fb53 	bl	80051ec <_malloc_r>
 8004b46:	4606      	mov	r6, r0
 8004b48:	b950      	cbnz	r0, 8004b60 <__ssputs_r+0x5c>
 8004b4a:	230c      	movs	r3, #12
 8004b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b50:	f8ca 3000 	str.w	r3, [sl]
 8004b54:	89a3      	ldrh	r3, [r4, #12]
 8004b56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b5a:	81a3      	strh	r3, [r4, #12]
 8004b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b60:	464a      	mov	r2, r9
 8004b62:	6921      	ldr	r1, [r4, #16]
 8004b64:	f000 face 	bl	8005104 <memcpy>
 8004b68:	89a3      	ldrh	r3, [r4, #12]
 8004b6a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004b6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b72:	81a3      	strh	r3, [r4, #12]
 8004b74:	6126      	str	r6, [r4, #16]
 8004b76:	444e      	add	r6, r9
 8004b78:	6026      	str	r6, [r4, #0]
 8004b7a:	463e      	mov	r6, r7
 8004b7c:	6165      	str	r5, [r4, #20]
 8004b7e:	eba5 0509 	sub.w	r5, r5, r9
 8004b82:	60a5      	str	r5, [r4, #8]
 8004b84:	42be      	cmp	r6, r7
 8004b86:	d900      	bls.n	8004b8a <__ssputs_r+0x86>
 8004b88:	463e      	mov	r6, r7
 8004b8a:	4632      	mov	r2, r6
 8004b8c:	4641      	mov	r1, r8
 8004b8e:	6820      	ldr	r0, [r4, #0]
 8004b90:	f000 fac6 	bl	8005120 <memmove>
 8004b94:	68a3      	ldr	r3, [r4, #8]
 8004b96:	6822      	ldr	r2, [r4, #0]
 8004b98:	1b9b      	subs	r3, r3, r6
 8004b9a:	4432      	add	r2, r6
 8004b9c:	2000      	movs	r0, #0
 8004b9e:	60a3      	str	r3, [r4, #8]
 8004ba0:	6022      	str	r2, [r4, #0]
 8004ba2:	e7db      	b.n	8004b5c <__ssputs_r+0x58>
 8004ba4:	462a      	mov	r2, r5
 8004ba6:	f000 fb7b 	bl	80052a0 <_realloc_r>
 8004baa:	4606      	mov	r6, r0
 8004bac:	2800      	cmp	r0, #0
 8004bae:	d1e1      	bne.n	8004b74 <__ssputs_r+0x70>
 8004bb0:	4650      	mov	r0, sl
 8004bb2:	6921      	ldr	r1, [r4, #16]
 8004bb4:	f000 face 	bl	8005154 <_free_r>
 8004bb8:	e7c7      	b.n	8004b4a <__ssputs_r+0x46>
	...

08004bbc <_svfiprintf_r>:
 8004bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bc0:	4698      	mov	r8, r3
 8004bc2:	898b      	ldrh	r3, [r1, #12]
 8004bc4:	4607      	mov	r7, r0
 8004bc6:	061b      	lsls	r3, r3, #24
 8004bc8:	460d      	mov	r5, r1
 8004bca:	4614      	mov	r4, r2
 8004bcc:	b09d      	sub	sp, #116	; 0x74
 8004bce:	d50e      	bpl.n	8004bee <_svfiprintf_r+0x32>
 8004bd0:	690b      	ldr	r3, [r1, #16]
 8004bd2:	b963      	cbnz	r3, 8004bee <_svfiprintf_r+0x32>
 8004bd4:	2140      	movs	r1, #64	; 0x40
 8004bd6:	f000 fb09 	bl	80051ec <_malloc_r>
 8004bda:	6028      	str	r0, [r5, #0]
 8004bdc:	6128      	str	r0, [r5, #16]
 8004bde:	b920      	cbnz	r0, 8004bea <_svfiprintf_r+0x2e>
 8004be0:	230c      	movs	r3, #12
 8004be2:	603b      	str	r3, [r7, #0]
 8004be4:	f04f 30ff 	mov.w	r0, #4294967295
 8004be8:	e0d1      	b.n	8004d8e <_svfiprintf_r+0x1d2>
 8004bea:	2340      	movs	r3, #64	; 0x40
 8004bec:	616b      	str	r3, [r5, #20]
 8004bee:	2300      	movs	r3, #0
 8004bf0:	9309      	str	r3, [sp, #36]	; 0x24
 8004bf2:	2320      	movs	r3, #32
 8004bf4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004bf8:	2330      	movs	r3, #48	; 0x30
 8004bfa:	f04f 0901 	mov.w	r9, #1
 8004bfe:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c02:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004da8 <_svfiprintf_r+0x1ec>
 8004c06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004c0a:	4623      	mov	r3, r4
 8004c0c:	469a      	mov	sl, r3
 8004c0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c12:	b10a      	cbz	r2, 8004c18 <_svfiprintf_r+0x5c>
 8004c14:	2a25      	cmp	r2, #37	; 0x25
 8004c16:	d1f9      	bne.n	8004c0c <_svfiprintf_r+0x50>
 8004c18:	ebba 0b04 	subs.w	fp, sl, r4
 8004c1c:	d00b      	beq.n	8004c36 <_svfiprintf_r+0x7a>
 8004c1e:	465b      	mov	r3, fp
 8004c20:	4622      	mov	r2, r4
 8004c22:	4629      	mov	r1, r5
 8004c24:	4638      	mov	r0, r7
 8004c26:	f7ff ff6d 	bl	8004b04 <__ssputs_r>
 8004c2a:	3001      	adds	r0, #1
 8004c2c:	f000 80aa 	beq.w	8004d84 <_svfiprintf_r+0x1c8>
 8004c30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c32:	445a      	add	r2, fp
 8004c34:	9209      	str	r2, [sp, #36]	; 0x24
 8004c36:	f89a 3000 	ldrb.w	r3, [sl]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 80a2 	beq.w	8004d84 <_svfiprintf_r+0x1c8>
 8004c40:	2300      	movs	r3, #0
 8004c42:	f04f 32ff 	mov.w	r2, #4294967295
 8004c46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c4a:	f10a 0a01 	add.w	sl, sl, #1
 8004c4e:	9304      	str	r3, [sp, #16]
 8004c50:	9307      	str	r3, [sp, #28]
 8004c52:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004c56:	931a      	str	r3, [sp, #104]	; 0x68
 8004c58:	4654      	mov	r4, sl
 8004c5a:	2205      	movs	r2, #5
 8004c5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c60:	4851      	ldr	r0, [pc, #324]	; (8004da8 <_svfiprintf_r+0x1ec>)
 8004c62:	f000 fa41 	bl	80050e8 <memchr>
 8004c66:	9a04      	ldr	r2, [sp, #16]
 8004c68:	b9d8      	cbnz	r0, 8004ca2 <_svfiprintf_r+0xe6>
 8004c6a:	06d0      	lsls	r0, r2, #27
 8004c6c:	bf44      	itt	mi
 8004c6e:	2320      	movmi	r3, #32
 8004c70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c74:	0711      	lsls	r1, r2, #28
 8004c76:	bf44      	itt	mi
 8004c78:	232b      	movmi	r3, #43	; 0x2b
 8004c7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c7e:	f89a 3000 	ldrb.w	r3, [sl]
 8004c82:	2b2a      	cmp	r3, #42	; 0x2a
 8004c84:	d015      	beq.n	8004cb2 <_svfiprintf_r+0xf6>
 8004c86:	4654      	mov	r4, sl
 8004c88:	2000      	movs	r0, #0
 8004c8a:	f04f 0c0a 	mov.w	ip, #10
 8004c8e:	9a07      	ldr	r2, [sp, #28]
 8004c90:	4621      	mov	r1, r4
 8004c92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c96:	3b30      	subs	r3, #48	; 0x30
 8004c98:	2b09      	cmp	r3, #9
 8004c9a:	d94e      	bls.n	8004d3a <_svfiprintf_r+0x17e>
 8004c9c:	b1b0      	cbz	r0, 8004ccc <_svfiprintf_r+0x110>
 8004c9e:	9207      	str	r2, [sp, #28]
 8004ca0:	e014      	b.n	8004ccc <_svfiprintf_r+0x110>
 8004ca2:	eba0 0308 	sub.w	r3, r0, r8
 8004ca6:	fa09 f303 	lsl.w	r3, r9, r3
 8004caa:	4313      	orrs	r3, r2
 8004cac:	46a2      	mov	sl, r4
 8004cae:	9304      	str	r3, [sp, #16]
 8004cb0:	e7d2      	b.n	8004c58 <_svfiprintf_r+0x9c>
 8004cb2:	9b03      	ldr	r3, [sp, #12]
 8004cb4:	1d19      	adds	r1, r3, #4
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	9103      	str	r1, [sp, #12]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	bfbb      	ittet	lt
 8004cbe:	425b      	neglt	r3, r3
 8004cc0:	f042 0202 	orrlt.w	r2, r2, #2
 8004cc4:	9307      	strge	r3, [sp, #28]
 8004cc6:	9307      	strlt	r3, [sp, #28]
 8004cc8:	bfb8      	it	lt
 8004cca:	9204      	strlt	r2, [sp, #16]
 8004ccc:	7823      	ldrb	r3, [r4, #0]
 8004cce:	2b2e      	cmp	r3, #46	; 0x2e
 8004cd0:	d10c      	bne.n	8004cec <_svfiprintf_r+0x130>
 8004cd2:	7863      	ldrb	r3, [r4, #1]
 8004cd4:	2b2a      	cmp	r3, #42	; 0x2a
 8004cd6:	d135      	bne.n	8004d44 <_svfiprintf_r+0x188>
 8004cd8:	9b03      	ldr	r3, [sp, #12]
 8004cda:	3402      	adds	r4, #2
 8004cdc:	1d1a      	adds	r2, r3, #4
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	9203      	str	r2, [sp, #12]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	bfb8      	it	lt
 8004ce6:	f04f 33ff 	movlt.w	r3, #4294967295
 8004cea:	9305      	str	r3, [sp, #20]
 8004cec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004db8 <_svfiprintf_r+0x1fc>
 8004cf0:	2203      	movs	r2, #3
 8004cf2:	4650      	mov	r0, sl
 8004cf4:	7821      	ldrb	r1, [r4, #0]
 8004cf6:	f000 f9f7 	bl	80050e8 <memchr>
 8004cfa:	b140      	cbz	r0, 8004d0e <_svfiprintf_r+0x152>
 8004cfc:	2340      	movs	r3, #64	; 0x40
 8004cfe:	eba0 000a 	sub.w	r0, r0, sl
 8004d02:	fa03 f000 	lsl.w	r0, r3, r0
 8004d06:	9b04      	ldr	r3, [sp, #16]
 8004d08:	3401      	adds	r4, #1
 8004d0a:	4303      	orrs	r3, r0
 8004d0c:	9304      	str	r3, [sp, #16]
 8004d0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d12:	2206      	movs	r2, #6
 8004d14:	4825      	ldr	r0, [pc, #148]	; (8004dac <_svfiprintf_r+0x1f0>)
 8004d16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004d1a:	f000 f9e5 	bl	80050e8 <memchr>
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d038      	beq.n	8004d94 <_svfiprintf_r+0x1d8>
 8004d22:	4b23      	ldr	r3, [pc, #140]	; (8004db0 <_svfiprintf_r+0x1f4>)
 8004d24:	bb1b      	cbnz	r3, 8004d6e <_svfiprintf_r+0x1b2>
 8004d26:	9b03      	ldr	r3, [sp, #12]
 8004d28:	3307      	adds	r3, #7
 8004d2a:	f023 0307 	bic.w	r3, r3, #7
 8004d2e:	3308      	adds	r3, #8
 8004d30:	9303      	str	r3, [sp, #12]
 8004d32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d34:	4433      	add	r3, r6
 8004d36:	9309      	str	r3, [sp, #36]	; 0x24
 8004d38:	e767      	b.n	8004c0a <_svfiprintf_r+0x4e>
 8004d3a:	460c      	mov	r4, r1
 8004d3c:	2001      	movs	r0, #1
 8004d3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d42:	e7a5      	b.n	8004c90 <_svfiprintf_r+0xd4>
 8004d44:	2300      	movs	r3, #0
 8004d46:	f04f 0c0a 	mov.w	ip, #10
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	3401      	adds	r4, #1
 8004d4e:	9305      	str	r3, [sp, #20]
 8004d50:	4620      	mov	r0, r4
 8004d52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d56:	3a30      	subs	r2, #48	; 0x30
 8004d58:	2a09      	cmp	r2, #9
 8004d5a:	d903      	bls.n	8004d64 <_svfiprintf_r+0x1a8>
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d0c5      	beq.n	8004cec <_svfiprintf_r+0x130>
 8004d60:	9105      	str	r1, [sp, #20]
 8004d62:	e7c3      	b.n	8004cec <_svfiprintf_r+0x130>
 8004d64:	4604      	mov	r4, r0
 8004d66:	2301      	movs	r3, #1
 8004d68:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d6c:	e7f0      	b.n	8004d50 <_svfiprintf_r+0x194>
 8004d6e:	ab03      	add	r3, sp, #12
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	462a      	mov	r2, r5
 8004d74:	4638      	mov	r0, r7
 8004d76:	4b0f      	ldr	r3, [pc, #60]	; (8004db4 <_svfiprintf_r+0x1f8>)
 8004d78:	a904      	add	r1, sp, #16
 8004d7a:	f3af 8000 	nop.w
 8004d7e:	1c42      	adds	r2, r0, #1
 8004d80:	4606      	mov	r6, r0
 8004d82:	d1d6      	bne.n	8004d32 <_svfiprintf_r+0x176>
 8004d84:	89ab      	ldrh	r3, [r5, #12]
 8004d86:	065b      	lsls	r3, r3, #25
 8004d88:	f53f af2c 	bmi.w	8004be4 <_svfiprintf_r+0x28>
 8004d8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d8e:	b01d      	add	sp, #116	; 0x74
 8004d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d94:	ab03      	add	r3, sp, #12
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	462a      	mov	r2, r5
 8004d9a:	4638      	mov	r0, r7
 8004d9c:	4b05      	ldr	r3, [pc, #20]	; (8004db4 <_svfiprintf_r+0x1f8>)
 8004d9e:	a904      	add	r1, sp, #16
 8004da0:	f000 f87c 	bl	8004e9c <_printf_i>
 8004da4:	e7eb      	b.n	8004d7e <_svfiprintf_r+0x1c2>
 8004da6:	bf00      	nop
 8004da8:	08005422 	.word	0x08005422
 8004dac:	0800542c 	.word	0x0800542c
 8004db0:	00000000 	.word	0x00000000
 8004db4:	08004b05 	.word	0x08004b05
 8004db8:	08005428 	.word	0x08005428

08004dbc <_printf_common>:
 8004dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dc0:	4616      	mov	r6, r2
 8004dc2:	4699      	mov	r9, r3
 8004dc4:	688a      	ldr	r2, [r1, #8]
 8004dc6:	690b      	ldr	r3, [r1, #16]
 8004dc8:	4607      	mov	r7, r0
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	bfb8      	it	lt
 8004dce:	4613      	movlt	r3, r2
 8004dd0:	6033      	str	r3, [r6, #0]
 8004dd2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004dd6:	460c      	mov	r4, r1
 8004dd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ddc:	b10a      	cbz	r2, 8004de2 <_printf_common+0x26>
 8004dde:	3301      	adds	r3, #1
 8004de0:	6033      	str	r3, [r6, #0]
 8004de2:	6823      	ldr	r3, [r4, #0]
 8004de4:	0699      	lsls	r1, r3, #26
 8004de6:	bf42      	ittt	mi
 8004de8:	6833      	ldrmi	r3, [r6, #0]
 8004dea:	3302      	addmi	r3, #2
 8004dec:	6033      	strmi	r3, [r6, #0]
 8004dee:	6825      	ldr	r5, [r4, #0]
 8004df0:	f015 0506 	ands.w	r5, r5, #6
 8004df4:	d106      	bne.n	8004e04 <_printf_common+0x48>
 8004df6:	f104 0a19 	add.w	sl, r4, #25
 8004dfa:	68e3      	ldr	r3, [r4, #12]
 8004dfc:	6832      	ldr	r2, [r6, #0]
 8004dfe:	1a9b      	subs	r3, r3, r2
 8004e00:	42ab      	cmp	r3, r5
 8004e02:	dc28      	bgt.n	8004e56 <_printf_common+0x9a>
 8004e04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e08:	1e13      	subs	r3, r2, #0
 8004e0a:	6822      	ldr	r2, [r4, #0]
 8004e0c:	bf18      	it	ne
 8004e0e:	2301      	movne	r3, #1
 8004e10:	0692      	lsls	r2, r2, #26
 8004e12:	d42d      	bmi.n	8004e70 <_printf_common+0xb4>
 8004e14:	4649      	mov	r1, r9
 8004e16:	4638      	mov	r0, r7
 8004e18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e1c:	47c0      	blx	r8
 8004e1e:	3001      	adds	r0, #1
 8004e20:	d020      	beq.n	8004e64 <_printf_common+0xa8>
 8004e22:	6823      	ldr	r3, [r4, #0]
 8004e24:	68e5      	ldr	r5, [r4, #12]
 8004e26:	f003 0306 	and.w	r3, r3, #6
 8004e2a:	2b04      	cmp	r3, #4
 8004e2c:	bf18      	it	ne
 8004e2e:	2500      	movne	r5, #0
 8004e30:	6832      	ldr	r2, [r6, #0]
 8004e32:	f04f 0600 	mov.w	r6, #0
 8004e36:	68a3      	ldr	r3, [r4, #8]
 8004e38:	bf08      	it	eq
 8004e3a:	1aad      	subeq	r5, r5, r2
 8004e3c:	6922      	ldr	r2, [r4, #16]
 8004e3e:	bf08      	it	eq
 8004e40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e44:	4293      	cmp	r3, r2
 8004e46:	bfc4      	itt	gt
 8004e48:	1a9b      	subgt	r3, r3, r2
 8004e4a:	18ed      	addgt	r5, r5, r3
 8004e4c:	341a      	adds	r4, #26
 8004e4e:	42b5      	cmp	r5, r6
 8004e50:	d11a      	bne.n	8004e88 <_printf_common+0xcc>
 8004e52:	2000      	movs	r0, #0
 8004e54:	e008      	b.n	8004e68 <_printf_common+0xac>
 8004e56:	2301      	movs	r3, #1
 8004e58:	4652      	mov	r2, sl
 8004e5a:	4649      	mov	r1, r9
 8004e5c:	4638      	mov	r0, r7
 8004e5e:	47c0      	blx	r8
 8004e60:	3001      	adds	r0, #1
 8004e62:	d103      	bne.n	8004e6c <_printf_common+0xb0>
 8004e64:	f04f 30ff 	mov.w	r0, #4294967295
 8004e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e6c:	3501      	adds	r5, #1
 8004e6e:	e7c4      	b.n	8004dfa <_printf_common+0x3e>
 8004e70:	2030      	movs	r0, #48	; 0x30
 8004e72:	18e1      	adds	r1, r4, r3
 8004e74:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e78:	1c5a      	adds	r2, r3, #1
 8004e7a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e7e:	4422      	add	r2, r4
 8004e80:	3302      	adds	r3, #2
 8004e82:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e86:	e7c5      	b.n	8004e14 <_printf_common+0x58>
 8004e88:	2301      	movs	r3, #1
 8004e8a:	4622      	mov	r2, r4
 8004e8c:	4649      	mov	r1, r9
 8004e8e:	4638      	mov	r0, r7
 8004e90:	47c0      	blx	r8
 8004e92:	3001      	adds	r0, #1
 8004e94:	d0e6      	beq.n	8004e64 <_printf_common+0xa8>
 8004e96:	3601      	adds	r6, #1
 8004e98:	e7d9      	b.n	8004e4e <_printf_common+0x92>
	...

08004e9c <_printf_i>:
 8004e9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea0:	460c      	mov	r4, r1
 8004ea2:	7e27      	ldrb	r7, [r4, #24]
 8004ea4:	4691      	mov	r9, r2
 8004ea6:	2f78      	cmp	r7, #120	; 0x78
 8004ea8:	4680      	mov	r8, r0
 8004eaa:	469a      	mov	sl, r3
 8004eac:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004eae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004eb2:	d807      	bhi.n	8004ec4 <_printf_i+0x28>
 8004eb4:	2f62      	cmp	r7, #98	; 0x62
 8004eb6:	d80a      	bhi.n	8004ece <_printf_i+0x32>
 8004eb8:	2f00      	cmp	r7, #0
 8004eba:	f000 80d9 	beq.w	8005070 <_printf_i+0x1d4>
 8004ebe:	2f58      	cmp	r7, #88	; 0x58
 8004ec0:	f000 80a4 	beq.w	800500c <_printf_i+0x170>
 8004ec4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ec8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ecc:	e03a      	b.n	8004f44 <_printf_i+0xa8>
 8004ece:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ed2:	2b15      	cmp	r3, #21
 8004ed4:	d8f6      	bhi.n	8004ec4 <_printf_i+0x28>
 8004ed6:	a001      	add	r0, pc, #4	; (adr r0, 8004edc <_printf_i+0x40>)
 8004ed8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004edc:	08004f35 	.word	0x08004f35
 8004ee0:	08004f49 	.word	0x08004f49
 8004ee4:	08004ec5 	.word	0x08004ec5
 8004ee8:	08004ec5 	.word	0x08004ec5
 8004eec:	08004ec5 	.word	0x08004ec5
 8004ef0:	08004ec5 	.word	0x08004ec5
 8004ef4:	08004f49 	.word	0x08004f49
 8004ef8:	08004ec5 	.word	0x08004ec5
 8004efc:	08004ec5 	.word	0x08004ec5
 8004f00:	08004ec5 	.word	0x08004ec5
 8004f04:	08004ec5 	.word	0x08004ec5
 8004f08:	08005057 	.word	0x08005057
 8004f0c:	08004f79 	.word	0x08004f79
 8004f10:	08005039 	.word	0x08005039
 8004f14:	08004ec5 	.word	0x08004ec5
 8004f18:	08004ec5 	.word	0x08004ec5
 8004f1c:	08005079 	.word	0x08005079
 8004f20:	08004ec5 	.word	0x08004ec5
 8004f24:	08004f79 	.word	0x08004f79
 8004f28:	08004ec5 	.word	0x08004ec5
 8004f2c:	08004ec5 	.word	0x08004ec5
 8004f30:	08005041 	.word	0x08005041
 8004f34:	680b      	ldr	r3, [r1, #0]
 8004f36:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004f3a:	1d1a      	adds	r2, r3, #4
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	600a      	str	r2, [r1, #0]
 8004f40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f44:	2301      	movs	r3, #1
 8004f46:	e0a4      	b.n	8005092 <_printf_i+0x1f6>
 8004f48:	6825      	ldr	r5, [r4, #0]
 8004f4a:	6808      	ldr	r0, [r1, #0]
 8004f4c:	062e      	lsls	r6, r5, #24
 8004f4e:	f100 0304 	add.w	r3, r0, #4
 8004f52:	d50a      	bpl.n	8004f6a <_printf_i+0xce>
 8004f54:	6805      	ldr	r5, [r0, #0]
 8004f56:	600b      	str	r3, [r1, #0]
 8004f58:	2d00      	cmp	r5, #0
 8004f5a:	da03      	bge.n	8004f64 <_printf_i+0xc8>
 8004f5c:	232d      	movs	r3, #45	; 0x2d
 8004f5e:	426d      	negs	r5, r5
 8004f60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f64:	230a      	movs	r3, #10
 8004f66:	485e      	ldr	r0, [pc, #376]	; (80050e0 <_printf_i+0x244>)
 8004f68:	e019      	b.n	8004f9e <_printf_i+0x102>
 8004f6a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004f6e:	6805      	ldr	r5, [r0, #0]
 8004f70:	600b      	str	r3, [r1, #0]
 8004f72:	bf18      	it	ne
 8004f74:	b22d      	sxthne	r5, r5
 8004f76:	e7ef      	b.n	8004f58 <_printf_i+0xbc>
 8004f78:	680b      	ldr	r3, [r1, #0]
 8004f7a:	6825      	ldr	r5, [r4, #0]
 8004f7c:	1d18      	adds	r0, r3, #4
 8004f7e:	6008      	str	r0, [r1, #0]
 8004f80:	0628      	lsls	r0, r5, #24
 8004f82:	d501      	bpl.n	8004f88 <_printf_i+0xec>
 8004f84:	681d      	ldr	r5, [r3, #0]
 8004f86:	e002      	b.n	8004f8e <_printf_i+0xf2>
 8004f88:	0669      	lsls	r1, r5, #25
 8004f8a:	d5fb      	bpl.n	8004f84 <_printf_i+0xe8>
 8004f8c:	881d      	ldrh	r5, [r3, #0]
 8004f8e:	2f6f      	cmp	r7, #111	; 0x6f
 8004f90:	bf0c      	ite	eq
 8004f92:	2308      	moveq	r3, #8
 8004f94:	230a      	movne	r3, #10
 8004f96:	4852      	ldr	r0, [pc, #328]	; (80050e0 <_printf_i+0x244>)
 8004f98:	2100      	movs	r1, #0
 8004f9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f9e:	6866      	ldr	r6, [r4, #4]
 8004fa0:	2e00      	cmp	r6, #0
 8004fa2:	bfa8      	it	ge
 8004fa4:	6821      	ldrge	r1, [r4, #0]
 8004fa6:	60a6      	str	r6, [r4, #8]
 8004fa8:	bfa4      	itt	ge
 8004faa:	f021 0104 	bicge.w	r1, r1, #4
 8004fae:	6021      	strge	r1, [r4, #0]
 8004fb0:	b90d      	cbnz	r5, 8004fb6 <_printf_i+0x11a>
 8004fb2:	2e00      	cmp	r6, #0
 8004fb4:	d04d      	beq.n	8005052 <_printf_i+0x1b6>
 8004fb6:	4616      	mov	r6, r2
 8004fb8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fbc:	fb03 5711 	mls	r7, r3, r1, r5
 8004fc0:	5dc7      	ldrb	r7, [r0, r7]
 8004fc2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fc6:	462f      	mov	r7, r5
 8004fc8:	42bb      	cmp	r3, r7
 8004fca:	460d      	mov	r5, r1
 8004fcc:	d9f4      	bls.n	8004fb8 <_printf_i+0x11c>
 8004fce:	2b08      	cmp	r3, #8
 8004fd0:	d10b      	bne.n	8004fea <_printf_i+0x14e>
 8004fd2:	6823      	ldr	r3, [r4, #0]
 8004fd4:	07df      	lsls	r7, r3, #31
 8004fd6:	d508      	bpl.n	8004fea <_printf_i+0x14e>
 8004fd8:	6923      	ldr	r3, [r4, #16]
 8004fda:	6861      	ldr	r1, [r4, #4]
 8004fdc:	4299      	cmp	r1, r3
 8004fde:	bfde      	ittt	le
 8004fe0:	2330      	movle	r3, #48	; 0x30
 8004fe2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fe6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004fea:	1b92      	subs	r2, r2, r6
 8004fec:	6122      	str	r2, [r4, #16]
 8004fee:	464b      	mov	r3, r9
 8004ff0:	4621      	mov	r1, r4
 8004ff2:	4640      	mov	r0, r8
 8004ff4:	f8cd a000 	str.w	sl, [sp]
 8004ff8:	aa03      	add	r2, sp, #12
 8004ffa:	f7ff fedf 	bl	8004dbc <_printf_common>
 8004ffe:	3001      	adds	r0, #1
 8005000:	d14c      	bne.n	800509c <_printf_i+0x200>
 8005002:	f04f 30ff 	mov.w	r0, #4294967295
 8005006:	b004      	add	sp, #16
 8005008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800500c:	4834      	ldr	r0, [pc, #208]	; (80050e0 <_printf_i+0x244>)
 800500e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005012:	680e      	ldr	r6, [r1, #0]
 8005014:	6823      	ldr	r3, [r4, #0]
 8005016:	f856 5b04 	ldr.w	r5, [r6], #4
 800501a:	061f      	lsls	r7, r3, #24
 800501c:	600e      	str	r6, [r1, #0]
 800501e:	d514      	bpl.n	800504a <_printf_i+0x1ae>
 8005020:	07d9      	lsls	r1, r3, #31
 8005022:	bf44      	itt	mi
 8005024:	f043 0320 	orrmi.w	r3, r3, #32
 8005028:	6023      	strmi	r3, [r4, #0]
 800502a:	b91d      	cbnz	r5, 8005034 <_printf_i+0x198>
 800502c:	6823      	ldr	r3, [r4, #0]
 800502e:	f023 0320 	bic.w	r3, r3, #32
 8005032:	6023      	str	r3, [r4, #0]
 8005034:	2310      	movs	r3, #16
 8005036:	e7af      	b.n	8004f98 <_printf_i+0xfc>
 8005038:	6823      	ldr	r3, [r4, #0]
 800503a:	f043 0320 	orr.w	r3, r3, #32
 800503e:	6023      	str	r3, [r4, #0]
 8005040:	2378      	movs	r3, #120	; 0x78
 8005042:	4828      	ldr	r0, [pc, #160]	; (80050e4 <_printf_i+0x248>)
 8005044:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005048:	e7e3      	b.n	8005012 <_printf_i+0x176>
 800504a:	065e      	lsls	r6, r3, #25
 800504c:	bf48      	it	mi
 800504e:	b2ad      	uxthmi	r5, r5
 8005050:	e7e6      	b.n	8005020 <_printf_i+0x184>
 8005052:	4616      	mov	r6, r2
 8005054:	e7bb      	b.n	8004fce <_printf_i+0x132>
 8005056:	680b      	ldr	r3, [r1, #0]
 8005058:	6826      	ldr	r6, [r4, #0]
 800505a:	1d1d      	adds	r5, r3, #4
 800505c:	6960      	ldr	r0, [r4, #20]
 800505e:	600d      	str	r5, [r1, #0]
 8005060:	0635      	lsls	r5, r6, #24
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	d501      	bpl.n	800506a <_printf_i+0x1ce>
 8005066:	6018      	str	r0, [r3, #0]
 8005068:	e002      	b.n	8005070 <_printf_i+0x1d4>
 800506a:	0671      	lsls	r1, r6, #25
 800506c:	d5fb      	bpl.n	8005066 <_printf_i+0x1ca>
 800506e:	8018      	strh	r0, [r3, #0]
 8005070:	2300      	movs	r3, #0
 8005072:	4616      	mov	r6, r2
 8005074:	6123      	str	r3, [r4, #16]
 8005076:	e7ba      	b.n	8004fee <_printf_i+0x152>
 8005078:	680b      	ldr	r3, [r1, #0]
 800507a:	1d1a      	adds	r2, r3, #4
 800507c:	600a      	str	r2, [r1, #0]
 800507e:	681e      	ldr	r6, [r3, #0]
 8005080:	2100      	movs	r1, #0
 8005082:	4630      	mov	r0, r6
 8005084:	6862      	ldr	r2, [r4, #4]
 8005086:	f000 f82f 	bl	80050e8 <memchr>
 800508a:	b108      	cbz	r0, 8005090 <_printf_i+0x1f4>
 800508c:	1b80      	subs	r0, r0, r6
 800508e:	6060      	str	r0, [r4, #4]
 8005090:	6863      	ldr	r3, [r4, #4]
 8005092:	6123      	str	r3, [r4, #16]
 8005094:	2300      	movs	r3, #0
 8005096:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800509a:	e7a8      	b.n	8004fee <_printf_i+0x152>
 800509c:	4632      	mov	r2, r6
 800509e:	4649      	mov	r1, r9
 80050a0:	4640      	mov	r0, r8
 80050a2:	6923      	ldr	r3, [r4, #16]
 80050a4:	47d0      	blx	sl
 80050a6:	3001      	adds	r0, #1
 80050a8:	d0ab      	beq.n	8005002 <_printf_i+0x166>
 80050aa:	6823      	ldr	r3, [r4, #0]
 80050ac:	079b      	lsls	r3, r3, #30
 80050ae:	d413      	bmi.n	80050d8 <_printf_i+0x23c>
 80050b0:	68e0      	ldr	r0, [r4, #12]
 80050b2:	9b03      	ldr	r3, [sp, #12]
 80050b4:	4298      	cmp	r0, r3
 80050b6:	bfb8      	it	lt
 80050b8:	4618      	movlt	r0, r3
 80050ba:	e7a4      	b.n	8005006 <_printf_i+0x16a>
 80050bc:	2301      	movs	r3, #1
 80050be:	4632      	mov	r2, r6
 80050c0:	4649      	mov	r1, r9
 80050c2:	4640      	mov	r0, r8
 80050c4:	47d0      	blx	sl
 80050c6:	3001      	adds	r0, #1
 80050c8:	d09b      	beq.n	8005002 <_printf_i+0x166>
 80050ca:	3501      	adds	r5, #1
 80050cc:	68e3      	ldr	r3, [r4, #12]
 80050ce:	9903      	ldr	r1, [sp, #12]
 80050d0:	1a5b      	subs	r3, r3, r1
 80050d2:	42ab      	cmp	r3, r5
 80050d4:	dcf2      	bgt.n	80050bc <_printf_i+0x220>
 80050d6:	e7eb      	b.n	80050b0 <_printf_i+0x214>
 80050d8:	2500      	movs	r5, #0
 80050da:	f104 0619 	add.w	r6, r4, #25
 80050de:	e7f5      	b.n	80050cc <_printf_i+0x230>
 80050e0:	08005433 	.word	0x08005433
 80050e4:	08005444 	.word	0x08005444

080050e8 <memchr>:
 80050e8:	4603      	mov	r3, r0
 80050ea:	b510      	push	{r4, lr}
 80050ec:	b2c9      	uxtb	r1, r1
 80050ee:	4402      	add	r2, r0
 80050f0:	4293      	cmp	r3, r2
 80050f2:	4618      	mov	r0, r3
 80050f4:	d101      	bne.n	80050fa <memchr+0x12>
 80050f6:	2000      	movs	r0, #0
 80050f8:	e003      	b.n	8005102 <memchr+0x1a>
 80050fa:	7804      	ldrb	r4, [r0, #0]
 80050fc:	3301      	adds	r3, #1
 80050fe:	428c      	cmp	r4, r1
 8005100:	d1f6      	bne.n	80050f0 <memchr+0x8>
 8005102:	bd10      	pop	{r4, pc}

08005104 <memcpy>:
 8005104:	440a      	add	r2, r1
 8005106:	4291      	cmp	r1, r2
 8005108:	f100 33ff 	add.w	r3, r0, #4294967295
 800510c:	d100      	bne.n	8005110 <memcpy+0xc>
 800510e:	4770      	bx	lr
 8005110:	b510      	push	{r4, lr}
 8005112:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005116:	4291      	cmp	r1, r2
 8005118:	f803 4f01 	strb.w	r4, [r3, #1]!
 800511c:	d1f9      	bne.n	8005112 <memcpy+0xe>
 800511e:	bd10      	pop	{r4, pc}

08005120 <memmove>:
 8005120:	4288      	cmp	r0, r1
 8005122:	b510      	push	{r4, lr}
 8005124:	eb01 0402 	add.w	r4, r1, r2
 8005128:	d902      	bls.n	8005130 <memmove+0x10>
 800512a:	4284      	cmp	r4, r0
 800512c:	4623      	mov	r3, r4
 800512e:	d807      	bhi.n	8005140 <memmove+0x20>
 8005130:	1e43      	subs	r3, r0, #1
 8005132:	42a1      	cmp	r1, r4
 8005134:	d008      	beq.n	8005148 <memmove+0x28>
 8005136:	f811 2b01 	ldrb.w	r2, [r1], #1
 800513a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800513e:	e7f8      	b.n	8005132 <memmove+0x12>
 8005140:	4601      	mov	r1, r0
 8005142:	4402      	add	r2, r0
 8005144:	428a      	cmp	r2, r1
 8005146:	d100      	bne.n	800514a <memmove+0x2a>
 8005148:	bd10      	pop	{r4, pc}
 800514a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800514e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005152:	e7f7      	b.n	8005144 <memmove+0x24>

08005154 <_free_r>:
 8005154:	b538      	push	{r3, r4, r5, lr}
 8005156:	4605      	mov	r5, r0
 8005158:	2900      	cmp	r1, #0
 800515a:	d043      	beq.n	80051e4 <_free_r+0x90>
 800515c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005160:	1f0c      	subs	r4, r1, #4
 8005162:	2b00      	cmp	r3, #0
 8005164:	bfb8      	it	lt
 8005166:	18e4      	addlt	r4, r4, r3
 8005168:	f000 f8d0 	bl	800530c <__malloc_lock>
 800516c:	4a1e      	ldr	r2, [pc, #120]	; (80051e8 <_free_r+0x94>)
 800516e:	6813      	ldr	r3, [r2, #0]
 8005170:	4610      	mov	r0, r2
 8005172:	b933      	cbnz	r3, 8005182 <_free_r+0x2e>
 8005174:	6063      	str	r3, [r4, #4]
 8005176:	6014      	str	r4, [r2, #0]
 8005178:	4628      	mov	r0, r5
 800517a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800517e:	f000 b8cb 	b.w	8005318 <__malloc_unlock>
 8005182:	42a3      	cmp	r3, r4
 8005184:	d90a      	bls.n	800519c <_free_r+0x48>
 8005186:	6821      	ldr	r1, [r4, #0]
 8005188:	1862      	adds	r2, r4, r1
 800518a:	4293      	cmp	r3, r2
 800518c:	bf01      	itttt	eq
 800518e:	681a      	ldreq	r2, [r3, #0]
 8005190:	685b      	ldreq	r3, [r3, #4]
 8005192:	1852      	addeq	r2, r2, r1
 8005194:	6022      	streq	r2, [r4, #0]
 8005196:	6063      	str	r3, [r4, #4]
 8005198:	6004      	str	r4, [r0, #0]
 800519a:	e7ed      	b.n	8005178 <_free_r+0x24>
 800519c:	461a      	mov	r2, r3
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	b10b      	cbz	r3, 80051a6 <_free_r+0x52>
 80051a2:	42a3      	cmp	r3, r4
 80051a4:	d9fa      	bls.n	800519c <_free_r+0x48>
 80051a6:	6811      	ldr	r1, [r2, #0]
 80051a8:	1850      	adds	r0, r2, r1
 80051aa:	42a0      	cmp	r0, r4
 80051ac:	d10b      	bne.n	80051c6 <_free_r+0x72>
 80051ae:	6820      	ldr	r0, [r4, #0]
 80051b0:	4401      	add	r1, r0
 80051b2:	1850      	adds	r0, r2, r1
 80051b4:	4283      	cmp	r3, r0
 80051b6:	6011      	str	r1, [r2, #0]
 80051b8:	d1de      	bne.n	8005178 <_free_r+0x24>
 80051ba:	6818      	ldr	r0, [r3, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	4401      	add	r1, r0
 80051c0:	6011      	str	r1, [r2, #0]
 80051c2:	6053      	str	r3, [r2, #4]
 80051c4:	e7d8      	b.n	8005178 <_free_r+0x24>
 80051c6:	d902      	bls.n	80051ce <_free_r+0x7a>
 80051c8:	230c      	movs	r3, #12
 80051ca:	602b      	str	r3, [r5, #0]
 80051cc:	e7d4      	b.n	8005178 <_free_r+0x24>
 80051ce:	6820      	ldr	r0, [r4, #0]
 80051d0:	1821      	adds	r1, r4, r0
 80051d2:	428b      	cmp	r3, r1
 80051d4:	bf01      	itttt	eq
 80051d6:	6819      	ldreq	r1, [r3, #0]
 80051d8:	685b      	ldreq	r3, [r3, #4]
 80051da:	1809      	addeq	r1, r1, r0
 80051dc:	6021      	streq	r1, [r4, #0]
 80051de:	6063      	str	r3, [r4, #4]
 80051e0:	6054      	str	r4, [r2, #4]
 80051e2:	e7c9      	b.n	8005178 <_free_r+0x24>
 80051e4:	bd38      	pop	{r3, r4, r5, pc}
 80051e6:	bf00      	nop
 80051e8:	200001fc 	.word	0x200001fc

080051ec <_malloc_r>:
 80051ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ee:	1ccd      	adds	r5, r1, #3
 80051f0:	f025 0503 	bic.w	r5, r5, #3
 80051f4:	3508      	adds	r5, #8
 80051f6:	2d0c      	cmp	r5, #12
 80051f8:	bf38      	it	cc
 80051fa:	250c      	movcc	r5, #12
 80051fc:	2d00      	cmp	r5, #0
 80051fe:	4606      	mov	r6, r0
 8005200:	db01      	blt.n	8005206 <_malloc_r+0x1a>
 8005202:	42a9      	cmp	r1, r5
 8005204:	d903      	bls.n	800520e <_malloc_r+0x22>
 8005206:	230c      	movs	r3, #12
 8005208:	6033      	str	r3, [r6, #0]
 800520a:	2000      	movs	r0, #0
 800520c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800520e:	f000 f87d 	bl	800530c <__malloc_lock>
 8005212:	4921      	ldr	r1, [pc, #132]	; (8005298 <_malloc_r+0xac>)
 8005214:	680a      	ldr	r2, [r1, #0]
 8005216:	4614      	mov	r4, r2
 8005218:	b99c      	cbnz	r4, 8005242 <_malloc_r+0x56>
 800521a:	4f20      	ldr	r7, [pc, #128]	; (800529c <_malloc_r+0xb0>)
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	b923      	cbnz	r3, 800522a <_malloc_r+0x3e>
 8005220:	4621      	mov	r1, r4
 8005222:	4630      	mov	r0, r6
 8005224:	f000 f862 	bl	80052ec <_sbrk_r>
 8005228:	6038      	str	r0, [r7, #0]
 800522a:	4629      	mov	r1, r5
 800522c:	4630      	mov	r0, r6
 800522e:	f000 f85d 	bl	80052ec <_sbrk_r>
 8005232:	1c43      	adds	r3, r0, #1
 8005234:	d123      	bne.n	800527e <_malloc_r+0x92>
 8005236:	230c      	movs	r3, #12
 8005238:	4630      	mov	r0, r6
 800523a:	6033      	str	r3, [r6, #0]
 800523c:	f000 f86c 	bl	8005318 <__malloc_unlock>
 8005240:	e7e3      	b.n	800520a <_malloc_r+0x1e>
 8005242:	6823      	ldr	r3, [r4, #0]
 8005244:	1b5b      	subs	r3, r3, r5
 8005246:	d417      	bmi.n	8005278 <_malloc_r+0x8c>
 8005248:	2b0b      	cmp	r3, #11
 800524a:	d903      	bls.n	8005254 <_malloc_r+0x68>
 800524c:	6023      	str	r3, [r4, #0]
 800524e:	441c      	add	r4, r3
 8005250:	6025      	str	r5, [r4, #0]
 8005252:	e004      	b.n	800525e <_malloc_r+0x72>
 8005254:	6863      	ldr	r3, [r4, #4]
 8005256:	42a2      	cmp	r2, r4
 8005258:	bf0c      	ite	eq
 800525a:	600b      	streq	r3, [r1, #0]
 800525c:	6053      	strne	r3, [r2, #4]
 800525e:	4630      	mov	r0, r6
 8005260:	f000 f85a 	bl	8005318 <__malloc_unlock>
 8005264:	f104 000b 	add.w	r0, r4, #11
 8005268:	1d23      	adds	r3, r4, #4
 800526a:	f020 0007 	bic.w	r0, r0, #7
 800526e:	1ac2      	subs	r2, r0, r3
 8005270:	d0cc      	beq.n	800520c <_malloc_r+0x20>
 8005272:	1a1b      	subs	r3, r3, r0
 8005274:	50a3      	str	r3, [r4, r2]
 8005276:	e7c9      	b.n	800520c <_malloc_r+0x20>
 8005278:	4622      	mov	r2, r4
 800527a:	6864      	ldr	r4, [r4, #4]
 800527c:	e7cc      	b.n	8005218 <_malloc_r+0x2c>
 800527e:	1cc4      	adds	r4, r0, #3
 8005280:	f024 0403 	bic.w	r4, r4, #3
 8005284:	42a0      	cmp	r0, r4
 8005286:	d0e3      	beq.n	8005250 <_malloc_r+0x64>
 8005288:	1a21      	subs	r1, r4, r0
 800528a:	4630      	mov	r0, r6
 800528c:	f000 f82e 	bl	80052ec <_sbrk_r>
 8005290:	3001      	adds	r0, #1
 8005292:	d1dd      	bne.n	8005250 <_malloc_r+0x64>
 8005294:	e7cf      	b.n	8005236 <_malloc_r+0x4a>
 8005296:	bf00      	nop
 8005298:	200001fc 	.word	0x200001fc
 800529c:	20000200 	.word	0x20000200

080052a0 <_realloc_r>:
 80052a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a2:	4607      	mov	r7, r0
 80052a4:	4614      	mov	r4, r2
 80052a6:	460e      	mov	r6, r1
 80052a8:	b921      	cbnz	r1, 80052b4 <_realloc_r+0x14>
 80052aa:	4611      	mov	r1, r2
 80052ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80052b0:	f7ff bf9c 	b.w	80051ec <_malloc_r>
 80052b4:	b922      	cbnz	r2, 80052c0 <_realloc_r+0x20>
 80052b6:	f7ff ff4d 	bl	8005154 <_free_r>
 80052ba:	4625      	mov	r5, r4
 80052bc:	4628      	mov	r0, r5
 80052be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052c0:	f000 f830 	bl	8005324 <_malloc_usable_size_r>
 80052c4:	42a0      	cmp	r0, r4
 80052c6:	d20f      	bcs.n	80052e8 <_realloc_r+0x48>
 80052c8:	4621      	mov	r1, r4
 80052ca:	4638      	mov	r0, r7
 80052cc:	f7ff ff8e 	bl	80051ec <_malloc_r>
 80052d0:	4605      	mov	r5, r0
 80052d2:	2800      	cmp	r0, #0
 80052d4:	d0f2      	beq.n	80052bc <_realloc_r+0x1c>
 80052d6:	4631      	mov	r1, r6
 80052d8:	4622      	mov	r2, r4
 80052da:	f7ff ff13 	bl	8005104 <memcpy>
 80052de:	4631      	mov	r1, r6
 80052e0:	4638      	mov	r0, r7
 80052e2:	f7ff ff37 	bl	8005154 <_free_r>
 80052e6:	e7e9      	b.n	80052bc <_realloc_r+0x1c>
 80052e8:	4635      	mov	r5, r6
 80052ea:	e7e7      	b.n	80052bc <_realloc_r+0x1c>

080052ec <_sbrk_r>:
 80052ec:	b538      	push	{r3, r4, r5, lr}
 80052ee:	2300      	movs	r3, #0
 80052f0:	4d05      	ldr	r5, [pc, #20]	; (8005308 <_sbrk_r+0x1c>)
 80052f2:	4604      	mov	r4, r0
 80052f4:	4608      	mov	r0, r1
 80052f6:	602b      	str	r3, [r5, #0]
 80052f8:	f7fc fc38 	bl	8001b6c <_sbrk>
 80052fc:	1c43      	adds	r3, r0, #1
 80052fe:	d102      	bne.n	8005306 <_sbrk_r+0x1a>
 8005300:	682b      	ldr	r3, [r5, #0]
 8005302:	b103      	cbz	r3, 8005306 <_sbrk_r+0x1a>
 8005304:	6023      	str	r3, [r4, #0]
 8005306:	bd38      	pop	{r3, r4, r5, pc}
 8005308:	200002e4 	.word	0x200002e4

0800530c <__malloc_lock>:
 800530c:	4801      	ldr	r0, [pc, #4]	; (8005314 <__malloc_lock+0x8>)
 800530e:	f000 b811 	b.w	8005334 <__retarget_lock_acquire_recursive>
 8005312:	bf00      	nop
 8005314:	200002ec 	.word	0x200002ec

08005318 <__malloc_unlock>:
 8005318:	4801      	ldr	r0, [pc, #4]	; (8005320 <__malloc_unlock+0x8>)
 800531a:	f000 b80c 	b.w	8005336 <__retarget_lock_release_recursive>
 800531e:	bf00      	nop
 8005320:	200002ec 	.word	0x200002ec

08005324 <_malloc_usable_size_r>:
 8005324:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005328:	1f18      	subs	r0, r3, #4
 800532a:	2b00      	cmp	r3, #0
 800532c:	bfbc      	itt	lt
 800532e:	580b      	ldrlt	r3, [r1, r0]
 8005330:	18c0      	addlt	r0, r0, r3
 8005332:	4770      	bx	lr

08005334 <__retarget_lock_acquire_recursive>:
 8005334:	4770      	bx	lr

08005336 <__retarget_lock_release_recursive>:
 8005336:	4770      	bx	lr

08005338 <_init>:
 8005338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800533a:	bf00      	nop
 800533c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800533e:	bc08      	pop	{r3}
 8005340:	469e      	mov	lr, r3
 8005342:	4770      	bx	lr

08005344 <_fini>:
 8005344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005346:	bf00      	nop
 8005348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800534a:	bc08      	pop	{r3}
 800534c:	469e      	mov	lr, r3
 800534e:	4770      	bx	lr
