// Seed: 2601010974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2
);
  integer id_4;
  initial
    #(1)
      #1 begin
        assert (id_0);
      end
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    output tri   id_0,
    output wire  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output wire  id_4,
    output tri1  id_5
);
  wire id_7;
  always @(posedge id_2) begin
    id_0 = 1;
  end
  assign id_4 = 1;
endmodule
module module_3 (
    output tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    output logic id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    input logic id_7,
    output logic id_8
);
  always @(posedge id_2 or posedge 1) begin
    id_3 <= 1;
    id_8 <= id_7;
  end
  module_2(
      id_0, id_0, id_1, id_1, id_0, id_0
  );
endmodule
