

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 12:09:47 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_5b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2058|  2058|  2059|  2059|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  2056|  2056|        17|          8|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    382|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    559|
|Register         |        -|      -|    1486|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|    1486|    941|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32scud_U1  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    |matmul_hw_mul_32scud_U2  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_522_p2                  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_528_p2                  |     +    |      0|  0|  16|          32|          32|
    |grp_fu_534_p2                  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_540_p2                  |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_558_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_552_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_794_p2                  |     +    |      0|  0|   5|           5|           1|
    |tmp12_fu_818_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp13_fu_808_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp14_fu_814_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_799_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp8_fu_824_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_804_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp_19_fu_624_p2               |     +    |      0|  0|   6|           6|           5|
    |tmp_1_s_fu_830_p2              |     +    |      0|  0|  16|          32|          32|
    |tmp_21_fu_678_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_23_fu_729_p2               |     +    |      0|  0|   7|           7|           7|
    |tmp_25_fu_782_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_26_fu_850_p2               |     +    |      0|  0|  10|          10|          10|
    |exitcond_flatten_fu_546_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_564_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp_10_fu_690_p2               |    or    |      0|  0|  12|           8|           3|
    |tmp_12_fu_714_p2               |    or    |      0|  0|  12|           8|           3|
    |tmp_14_fu_740_p2               |    or    |      0|  0|  12|           8|           3|
    |tmp_16_fu_764_p2               |    or    |      0|  0|  12|           8|           3|
    |tmp_4_fu_606_p2                |    or    |      0|  0|  12|           8|           1|
    |tmp_7_fu_636_p2                |    or    |      0|  0|  12|           8|           2|
    |tmp_9_fu_660_p2                |    or    |      0|  0|  12|           8|           2|
    |j_mid2_fu_570_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_578_p3           |  select  |      0|  0|   5|           1|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 382|         481|         429|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  64|          9|   32|        288|
    |a_1_Addr_A_orig               |  64|          9|   32|        288|
    |ap_NS_fsm                     |   4|         11|    1|         11|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  64|          9|   32|        288|
    |b_1_Addr_A_orig               |  64|          9|   32|        288|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_429_p0                 |  64|          9|   32|        288|
    |grp_fu_429_p1                 |  64|          9|   32|        288|
    |grp_fu_430_p0                 |  64|          9|   32|        288|
    |grp_fu_430_p1                 |  64|          9|   32|        288|
    |i_phi_fu_411_p4               |   5|          2|    5|         10|
    |i_reg_407                     |   5|          2|    5|         10|
    |indvar_flatten_phi_fu_400_p4  |   9|          2|    9|         18|
    |indvar_flatten_reg_396        |   9|          2|    9|         18|
    |j_phi_fu_422_p4               |   5|          2|    5|         10|
    |j_reg_418                     |   5|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 559|         99|  300|       2401|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |a_0_load_1_reg_979                                  |  32|   0|   32|          0|
    |a_0_load_2_reg_1024                                 |  32|   0|   32|          0|
    |a_0_load_3_reg_1064                                 |  32|   0|   32|          0|
    |a_0_load_4_reg_1104                                 |  32|   0|   32|          0|
    |a_0_load_5_reg_1144                                 |  32|   0|   32|          0|
    |a_0_load_6_reg_1184                                 |  32|   0|   32|          0|
    |a_0_load_7_reg_1209                                 |  32|   0|   32|          0|
    |a_0_load_reg_939                                    |  32|   0|   32|          0|
    |a_1_load_1_reg_989                                  |  32|   0|   32|          0|
    |a_1_load_2_reg_1034                                 |  32|   0|   32|          0|
    |a_1_load_3_reg_1074                                 |  32|   0|   32|          0|
    |a_1_load_4_reg_1114                                 |  32|   0|   32|          0|
    |a_1_load_5_reg_1154                                 |  32|   0|   32|          0|
    |a_1_load_6_reg_1194                                 |  32|   0|   32|          0|
    |a_1_load_7_reg_1219                                 |  32|   0|   32|          0|
    |a_1_load_reg_949                                    |  32|   0|   32|          0|
    |ap_CS_fsm                                           |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_861  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_j_mid2_reg_870            |   5|   0|    5|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_882        |   5|   0|    5|          0|
    |b_0_load_1_reg_984                                  |  32|   0|   32|          0|
    |b_0_load_2_reg_1029                                 |  32|   0|   32|          0|
    |b_0_load_3_reg_1069                                 |  32|   0|   32|          0|
    |b_0_load_4_reg_1109                                 |  32|   0|   32|          0|
    |b_0_load_5_reg_1149                                 |  32|   0|   32|          0|
    |b_0_load_6_reg_1189                                 |  32|   0|   32|          0|
    |b_0_load_7_reg_1214                                 |  32|   0|   32|          0|
    |b_0_load_reg_944                                    |  32|   0|   32|          0|
    |b_1_load_1_reg_994                                  |  32|   0|   32|          0|
    |b_1_load_2_reg_1039                                 |  32|   0|   32|          0|
    |b_1_load_3_reg_1079                                 |  32|   0|   32|          0|
    |b_1_load_4_reg_1119                                 |  32|   0|   32|          0|
    |b_1_load_5_reg_1159                                 |  32|   0|   32|          0|
    |b_1_load_6_reg_1199                                 |  32|   0|   32|          0|
    |b_1_load_7_reg_1224                                 |  32|   0|   32|          0|
    |b_1_load_reg_954                                    |  32|   0|   32|          0|
    |exitcond_flatten_reg_861                            |   1|   0|    1|          0|
    |i_reg_407                                           |   5|   0|    5|          0|
    |indvar_flatten_next_reg_865                         |   9|   0|    9|          0|
    |indvar_flatten_reg_396                              |   9|   0|    9|          0|
    |j_1_reg_1204                                        |   5|   0|    5|          0|
    |j_mid2_reg_870                                      |   5|   0|    5|          0|
    |j_reg_418                                           |   5|   0|    5|          0|
    |reg_498                                             |  32|   0|   32|          0|
    |reg_502                                             |  32|   0|   32|          0|
    |reg_506                                             |  32|   0|   32|          0|
    |reg_510                                             |  32|   0|   32|          0|
    |reg_514                                             |  32|   0|   32|          0|
    |reg_518                                             |  32|   0|   32|          0|
    |tmp10_reg_1229                                      |  32|   0|   32|          0|
    |tmp11_reg_1239                                      |  32|   0|   32|          0|
    |tmp2_reg_1234                                       |  32|   0|   32|          0|
    |tmp_1_s_reg_1254                                    |  32|   0|   32|          0|
    |tmp_2_cast3_reg_1009                                |   5|   0|    7|          2|
    |tmp_6_13_reg_1244                                   |  32|   0|   32|          0|
    |tmp_6_14_reg_1249                                   |  32|   0|   32|          0|
    |tmp_mid2_v_reg_882                                  |   5|   0|    5|          0|
    |tmp_reg_888                                         |   5|   0|    8|          3|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |1486|   0| 1491|          5|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

