41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 112 44 0 \NUL
Sharma, Krisha
22 8 96 73 76 0 \NUL
krvsharm
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 331 189 0
in_3
20 336 208 403 189 0
in_2
20 408 208 475 189 0
in_1
8 424 184 473 135 1 0
20 480 208 547 189 0
in_0
19 72 312 139 293 0
a_3
19 56 336 123 317 0
a_2
19 40 360 107 341 0
a_1
19 24 384 91 365 0
a_0
22 64 472 299 452 0 \NUL
The display outputs a hexadecimal 
22 64 496 233 476 0 \NUL
based on the switch input
22 423 442 678 422 0 \NUL
in_0 = b_1, b_0 is connected to ground
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 264 592 331 573 0
c_2
19 264 632 331 613 0
c_1
19 264 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 403 481 694 461 0 \NUL
 in_0 & in_1 = b_2 which outputs a XOR gate
22 272 744 416 724 0 \NUL
Place comments here
22 272 768 412 748 0 \NUL
describing the output
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 408 392 475 373 0
b_2
19 480 392 547 373 0
b_1
19 552 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
1 481 198 470 159
1 398 159 409 198
1 326 159 337 198
1 262 159 265 198
1 136 302 169 390
1 120 326 169 396
1 104 350 169 402
1 88 374 169 408
1 361 639 328 622
1 361 679 328 662
1 473 335 472 382
1 545 335 544 382
1 617 335 616 382
1 361 599 328 582
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 112 44 0 \NUL
Sharma, Krisha
22 7 96 72 76 0 \NUL
krvsharm
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 32 184 262 164 0 \NUL
placeholder senders and receivers
22 209 350 645 330 0 \NUL
We suggest building each part on a new page using the -/+ buttons
19 24 288 91 269 0
in_0
19 24 264 91 245 0
in_1
19 24 240 91 221 0
in_2
19 24 216 91 197 0
in_3
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 116 44 0 \NUL
Sharma, Krisha 
22 8 96 73 76 0 \NUL
krvsharm
19 24 202 91 183 0
in_3
19 28 250 95 231 0
in_2
19 31 300 98 281 0
in_1
19 32 349 99 330 0
in_0
20 127 202 194 183 0
a_3
20 128 250 195 231 0
a_2
20 132 300 199 281 0
a_1
20 132 349 199 330 0
a_0
11 421 328 448 230 0 1
19 325 216 392 197 0
a_3
19 309 240 376 221 0
a_2
19 293 264 360 245 0
a_1
19 277 288 344 269 0
a_0
22 377 77 419 57 0 \NUL
Part A
22 183 102 660 82 0 \NUL
4 singals take in an input from 4 recivers which are connected to a seven
22 363 126 658 106 0 \NUL
 segment display that outputs hexadecimals.
1 128 192 88 192
1 129 240 92 240
1 133 290 95 290
1 133 339 96 339
1 389 206 422 294
1 373 230 422 300
1 357 254 422 306
1 341 278 422 312
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 112 44 0 \NUL
Sharma, Krisha
22 8 96 73 76 0 \NUL
krvsharm
35 190 259 239 210 0 0
19 33 220 100 201 0
in_1
19 34 269 101 250 0
in_0
20 278 295 345 276 0
b_1
20 279 351 346 332 0
b_0
20 276 244 343 225 0
b_2
14 216 395 265 346
22 382 57 426 37 0 \NUL
Part B
22 209 173 274 153 0 \NUL
XOR gate
22 262 419 313 399 0 \NUL
Ground
22 219 84 557 64 0 \NUL
two signals in_1 & in_0 connected though XOR gate
22 347 108 557 88 0 \NUL
connect with recivers b_2 & b_1
22 400 132 558 112 0 \NUL
reciver b_0 is grounded
22 402 212 752 192 0 \NUL
XOR truth table mathces the one given in the Lab Doc
22 451 235 753 215 0 \NUL
using this concept, in_1 & in_0 are connected 
22 524 260 753 240 0 \NUL
with b_2 & b_1 through a XOR gate
1 97 210 191 220
1 98 259 191 248
1 236 234 277 234
1 98 259 279 285
1 280 341 262 370
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 63 112 43 0 \NUL
Sharma, Krisha
22 8 96 73 76 0 \NUL
krvsharm
19 24 160 91 141 0
in_2
19 27 210 94 191 0
in_1
19 28 259 95 240 0
in_0
4 215 199 264 150 0 1
3 334 242 383 193 0 0
19 24 160 91 141 0
in_2
19 27 210 94 191 0
in_1
19 28 259 95 240 0
in_0
19 24 160 91 141 0
in_2
19 28 259 95 240 0
in_0
19 28 327 95 308 0
in_2
19 31 377 98 358 0
in_1
19 32 426 99 407 0
in_0
19 28 327 95 308 0
in_2
19 31 377 98 358 0
in_1
19 32 426 99 407 0
in_0
19 28 327 95 308 0
in_2
19 31 377 98 358 0
in_0
19 32 426 99 407 0
in_1
4 215 199 264 150 0 1
4 209 371 258 322 0 1
3 328 421 377 372 0 0
19 29 493 96 474 0
in_2
19 32 543 99 524 0
in_1
19 33 592 100 573 0
in_0
19 29 493 96 474 0
in_2
19 32 543 99 524 0
in_1
19 33 592 100 573 0
in_0
19 29 493 96 474 0
in_1
19 32 543 99 524 0
in_0
19 33 592 100 573 0
in_2
4 210 537 259 488 0 1
3 329 587 378 538 0 0
19 30 659 97 640 0
in_2
19 33 709 100 690 0
in_1
19 34 758 101 739 0
in_0
19 30 659 97 640 0
in_2
19 33 709 100 690 0
in_1
19 34 758 101 739 0
in_0
19 30 659 97 640 0
in_1
19 33 709 100 690 0
in_0
19 34 758 101 739 0
in_2
3 219 727 268 678 1 0
4 585 466 634 417 2 0
20 683 451 750 432 0
c_0
22 218 121 284 101 0 \NUL
NOR gate
22 335 126 399 106 0 \NUL
AND gate
22 589 381 693 361 0 \NUL
4 input OR gate
22 391 46 480 26 0 \NUL
Part C; Part 1
22 393 75 750 55 0 \NUL
Completed using POS with 2 input NOR and AND gates
22 555 100 749 80 0 \NUL
 as well as a 4 input OR gate 
22 586 402 699 382 0 \NUL
connected to c_0
22 251 648 363 628 0 \NUL
3 input AND gate
22 360 161 775 141 0 \NUL
After solving the truth table using SOP and getting product form,
22 372 185 774 165 0 \NUL
 it was easy to create a circut becuse it specifically identified 
22 613 208 774 188 0 \NUL
what gates were needed
1 88 150 216 160
1 91 200 216 188
1 261 174 335 203
1 92 249 335 231
1 88 150 216 160
1 91 200 216 188
1 92 317 210 332
1 95 367 210 360
1 255 346 329 382
1 96 416 329 410
1 93 483 211 498
1 96 533 211 526
1 256 512 330 548
1 97 582 330 576
1 94 649 220 688
1 97 699 220 702
1 98 748 220 716
1 631 441 684 441
1 380 217 586 427
1 374 396 586 436
1 375 562 586 446
1 265 702 586 455
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 112 44 0 \NUL
Sharma, Krisha
22 8 96 73 76 0 \NUL
krvsharm
19 25 197 92 178 0
in_2
19 25 197 92 178 0
in_2
19 26 248 93 229 0
in_1
19 25 197 92 178 0
in_2
19 28 301 95 282 0
in_0
20 717 446 784 427 0
c_1
22 398 47 487 27 0 \NUL
Part C; Part 2
3 194 266 243 217 0 1
3 152 199 201 150 0 1
3 246 224 295 175 0 1
3 311 207 360 158 0 1
3 374 286 423 237 0 1
3 447 285 496 236 0 1
19 31 358 98 339 0
in_2
19 31 358 98 339 0
in_2
19 32 409 99 390 0
in_0
19 31 358 98 339 0
in_2
19 34 461 101 442 0
in_1
3 200 427 249 378 0 1
3 158 360 207 311 0 1
3 252 385 301 336 0 1
3 317 368 366 319 0 1
3 380 447 429 398 0 1
3 453 446 502 397 0 1
19 33 514 100 495 0
in_2
19 33 514 100 495 0
in_2
19 34 565 101 546 0
in_0
19 33 514 100 495 0
in_1
19 36 618 103 599 0
in_2
3 202 583 251 534 0 1
3 160 516 209 467 0 1
3 254 541 303 492 0 1
3 319 524 368 475 0 1
3 382 603 431 554 0 1
3 455 602 504 553 0 1
19 36 666 103 647 0
in_2
19 36 666 103 647 0
in_2
19 37 717 104 698 0
in_1
19 36 666 103 647 0
in_2
19 39 770 106 751 0
in_0
22 144 138 250 118 0 \NUL
OR out of NAND
22 302 139 416 119 0 \NUL
NOT out of NAND
22 428 209 542 189 0 \NUL
AND out of NAND
3 179 732 228 683 1 1
3 297 745 346 696 0 1
22 180 668 342 648 0 \NUL
3 input AND out of NAND
3 519 446 568 397 0 1
3 516 283 565 234 0 1
3 503 601 552 552 0 1
3 384 747 433 698 0 1
3 662 461 711 412 2 1
22 270 85 789 65 0 \NUL
this is a mirror of the previous circut; however this circut used only NAND gates
22 481 109 787 89 0 \NUL
it is a visual representation of product of sums
1 247 213 240 241
1 247 185 198 174
1 195 255 90 238
1 195 227 90 238
1 153 188 89 187
1 153 160 89 187
1 292 199 312 168
1 292 199 312 196
1 92 291 375 275
1 357 182 375 247
1 420 261 448 246
1 420 261 448 274
1 253 374 246 402
1 253 346 204 335
1 201 416 96 399
1 201 388 96 399
1 159 349 95 348
1 159 321 95 348
1 298 360 318 329
1 298 360 318 357
1 98 451 381 436
1 363 343 381 408
1 426 422 454 407
1 426 422 454 435
1 255 530 248 558
1 255 502 206 491
1 203 572 98 555
1 203 544 98 555
1 161 505 97 504
1 161 477 97 504
1 300 516 320 485
1 300 516 320 513
1 100 608 383 592
1 365 499 383 564
1 428 578 456 563
1 428 578 456 591
1 100 656 180 693
1 101 707 180 707
1 103 760 180 721
1 225 707 298 706
1 225 707 298 734
1 493 260 517 244
1 493 260 517 272
1 499 421 520 407
1 499 421 520 435
1 501 577 504 562
1 501 577 504 590
1 343 720 385 708
1 343 720 385 736
1 708 436 718 436
1 562 258 663 422
1 565 421 663 431
1 549 576 663 441
1 430 722 663 450
38 7
22 397 46 486 26 0 \NUL
Part C; Part 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 112 44 0 \NUL
Sharma, Krisha
22 8 96 73 76 0 \NUL
krvsharm
19 25 197 92 178 0
in_2
19 25 197 92 178 0
in_2
19 26 248 93 229 0
in_1
19 25 197 92 178 0
in_2
19 28 301 95 282 0
in_0
20 668 423 735 404 0
c_2
22 282 72 641 52 0 \NUL
POS using only NOR gates with the output going to c_2
4 153 226 202 177 0 1
4 254 212 303 163 0 1
4 270 302 319 253 0 1
4 376 226 425 177 0 1
19 28 353 95 334 0
in_2
19 29 398 96 379 0
in_0
19 31 451 98 432 0
in_1
4 156 382 205 333 0 1
4 257 368 306 319 0 1
4 273 452 322 403 0 1
4 379 382 428 333 0 1
19 31 508 98 489 0
in_2
19 31 508 98 489 0
in_2
19 32 559 99 540 0
in_0
19 31 508 98 489 0
in_1
19 34 612 101 593 0
in_2
4 159 543 208 494 0 1
4 269 529 318 480 0 1
4 272 613 321 564 0 1
4 383 543 432 494 0 1
19 34 659 101 640 0
in_2
19 33 706 100 687 0
in_1
19 35 759 102 740 0
in_0
4 523 439 572 390 2 1
4 594 438 643 389 0 1
4 158 668 207 619 0 1
4 158 722 207 673 0 1
4 284 723 333 674 1 1
4 153 777 202 728 0 1
22 121 133 299 113 0 \NUL
AND gate made out of NOR
22 367 152 779 132 0 \NUL
this circut is a mirror of the previous two ciructs and is a visual
22 480 175 780 155 0 \NUL
 representation of POS, using only NOR gates
1 89 187 154 187
1 90 238 154 215
1 199 201 255 173
1 199 201 255 201
1 92 291 271 263
1 92 291 271 291
1 300 187 377 187
1 316 277 377 215
1 93 388 157 371
1 202 357 258 329
1 202 357 258 357
1 95 441 274 413
1 95 441 274 441
1 303 343 380 343
1 319 427 380 371
1 95 498 160 504
1 96 549 160 532
1 205 518 270 490
1 205 518 270 518
1 98 602 273 574
1 98 602 273 602
1 315 504 384 504
1 318 588 384 532
1 92 343 157 343
1 422 201 524 400
1 425 357 524 409
1 429 518 524 419
1 569 414 595 399
1 569 414 595 427
1 640 413 669 413
1 98 649 159 629
1 98 649 159 657
1 97 696 159 683
1 97 696 159 711
1 99 749 154 738
1 99 749 154 766
1 204 643 285 684
1 204 697 285 698
1 199 752 285 712
1 330 698 524 428
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
