# LAB2

================Table of Content================

* [LAB2](#lab2)
    * [P1](#p1)
        * [Algorithm](#algorithm)
        * [ADD Multiword in ARM](#add-multiword-in-ar)
        * [SUB Multiword in ARM](#sub-multiword-in-arm)
        * [MUL Multiword in ARM](#mul-multiword-in-arm)
        * [0xffff*0xffff](#0xffff*0xffff)
        * [(0xffff+0xffff)*(0xffff+0xffff)](#0xffff+0xffff*0xffff+0xffff)
        * [STRD](#strd)
    * [P2](#p2)
        * [Init stack pointer](#init-stack-pointer)
        * [STM LDM](#stm-ldm)
    * [P3](#p3)
    * [Demo CheetSheet](#demo-cheetsheet)
        * [Spec_Qustion](#spec_qustion)
        * [P1_TestCase](#p1_testcase)
        * [Q1-1](#q1-1)
        * [Q1-2](#q1-2)
        * [P2_TestCase](#p2_testcase)
        * [Q2-1 ](#q2-1-)
        * [P3_TestCase](#p3_testcase)
        * [Q3-1](#q3-1)
        * [live coding Q3](#live-coding-q3)

[Created By README_Table_of_Content_Generator By ChilinğŸ˜ï¸ğŸ˜ï¸ğŸ˜ï¸](https://github.com/chilin0525/README_Table_of_Content_Generator)

<br>

## P1
>Requirement: Please implement the Karatsuba algorithm which accepts two 32-bit unsigned integers "X, Y", and stores the result of X times Y into the variable â€œresultâ€.è«‹å¯¦ç¾ Karatsuba ç®—æ³•ï¼Œè©²ç®—æ³•æ¥å—å…©å€‹32ä½å…ƒç„¡è™Ÿæ•´æ•¸ "X, Y"ï¼Œä¸¦å°‡ Xä¹˜ä»¥ Y çš„çµæœå­˜å„²åˆ°è®Šé‡ "result" ä¸­ã€‚
(Hint: The output can be a 64-bits integer. You may need these instructions,
ADC, STRD.æç¤ºï¼šè¼¸å‡ºå¯èƒ½ç‚º 64 ä½å…ƒæ•´æ•¸ã€‚ æ‚¨å¯æœƒç”¨åˆ° ADC, STRD é€™äº›æŒ‡ä»¤ã€‚åªè¦æ‹†æˆ 16-bits å¾Œç›´æ¥è¨ˆç®—å°±å¯ä»¥)

<br>

### Algorithm

![](https://i.imgur.com/bmfpCHw.png)


Z1éœ€è¦shift 32bitï¼ŒZ2éœ€è¦shift 16bitï¼Œæœ€çµ‚åšæ³•æ˜¯æŠŠR3åˆ‡åŠï¼Œå¾ŒåŠæ®µè£œ0å¾Œèˆ‡Z2ç›¸åŠ ï¼ŒZ1å†èˆ‡Z3å‰åŠæ®µç›¸åŠ å³å¯

REF:[[ç®—æ³•ç³»åˆ—ä¹‹ä¹]Karatsubaå¿«é€Ÿç›¸ä¹˜ç®—æ³•](https://blog.csdn.net/SunnyYoona/article/details/43234889)

### ADD Multiword in ARM

```assembly
ADDS    r4, r0, r2    ; adding the least significant words
ADC     r5, r1, r3    ; adding the most significant words
```

### SUB Multiword in ARM

```assembly
SUBS    r3, r6, r9
SBCS    r4, r7, r10
SBC     r5, r8, r11
```

### MUL Multiword in ARM

```Op{cond}{S} RdLo, RdHi, Rm, Rs```

The ```UMULL``` instruction interprets the values from Rm and Rs as **unsigned integers**. It multiplies these integers and places the least significant 32 bits of the result in RdLo, and the most significant 32 bits of the result in RdHi.

The ```UMLAL``` instruction interprets the values from Rm and Rs as **unsigned integers**. It multiplies these integers, and adds the 64-bit result to the 64-bit unsigned integer contained in RdHi and RdLo.

The ```SMULL``` instruction interprets the values from Rm and Rs as **two's complement signed integers**. It multiplies these integers and places the least significant 32 bits of the result in RdLo, and the most significant 32 bits of the result in RdHi.

The ```SMLAL``` instruction interprets the values from Rm and Rs as **two's complement signed integers**. It multiplies these integers, and adds the 64-bit result to the 64-bit signed integer contained in RdHi and RdLo.

```assembly
UMULL       r0,r4,r5,r6
UMLALS      r4,r5,r3,r8
SMLALLES    r8,r9,r7,r6
SMULLNE     r0,r1,r9,r0 ; Rs can be the same as other
                        ; registers
```

### 0xffff*0xffff

```assembly
main:
    LDR R5, =t	// 0xffff
    mov R6,R5	// 0xffff	
    mul R7,R5,R6 //0xfffe0001
    mov R8,R7	//0xfffe0001
    adds R9,R7,R8 //0xfffc0002
    adc R10,#0
    LDR R2, =result
nop
```

### (0xffff+0xffff)*(0xffff+0xffff)

```assembly
main:
    LDR R5, =t //0xffff
    mov R6,R5  //0xffff
    add R7,R5,R6 //0x1fffe
    mov r6,r7	 //0x1fffe
    UMULL r3,r4,r7,r6 // 0x3fff80004(R3=Rdlo R4=RDhi)
    LDR R2, =result
```

REF:
1. [Multiword arithmetic example ADD](https://www.keil.com/support/man/docs/armasm/armasm_dom1361289861367.htm)
2. [Multiword arithmetic examples SUB](https://www.keil.com/support/man/docs/armasm/armasm_dom1361289908389.htm)
3. [Arm Developer : UMULL, UMLAL, SMULL and SMLAL](https://developer.arm.com/documentation/dui0068/b/arm-instruction-reference/arm-multiply-instructions/umull--umlal--smull-and-smlal?lang=en)
4. [stackoverflow : How to get the low 16-bit half-word most efficiently on ARM (ARM7TDMI)?](https://stackoverflow.com/questions/40899113/how-to-get-the-low-16-bit-half-word-most-efficiently-on-arm-arm7tdmi)
5. [Assembly Language Programming Arithmetic Shift Operations](http://www-mdp.eng.cam.ac.uk/web/library/enginfo/mdp_micro/lecture4/lecture4-3-3.html) 
6. [Assembly Language Programming Rotate Operations](http://www-mdp.eng.cam.ac.uk/web/library/enginfo/mdp_micro/lecture4/lecture4-3-4.html)


### STRD
specä¸­æåˆ°å› ç‚ºç›¸ä¹˜å¾Œå¯èƒ½ç‚º64bitï¼Œå› æ­¤å¯èƒ½éœ€è¦STRDå­˜ç­”æ¡ˆï¼Œè€ŒSTRD(store double word) å…¶å¯¦ç­‰åƒ¹æ–¼str [r?] str [r?,#4] å¯ä»¥åƒè€ƒ[é€™ç¯‡](https://www.zhihu.com/question/55122474)

<br>


---

## P2



### Init stack pointer

åœ¨LABç•¶ä¸­åŠ©æ•™è¦æ±‚ä¸€å¡Šç©ºé–“ä¸¦ä¸”è®“stack pointeræŒ‡å‘æ­¤å¡Šè¨˜æ†¶é«”ç©ºé–“ï¼Œé¦–å…ˆï¼Œ```sp```å…§éƒ¨å­˜æ”¾çš„æ‡‰è©²ç‚ºä¸€å€‹memory addressï¼Œä¹‹å¾Œpushæˆ–popæ™‚éƒ½æœƒä»¥æ­¤addressåšç‚ºåŸºæº–ã€‚stack pointeråœ¨ARMä¸­çš„è¡Œç‚ºè¼ƒç‚ºç‰¹åˆ¥ï¼Œç‚º**full-descending stack model**ï¼Œä¹Ÿå°±æ˜¯stack pointeråœ¨æ”¾å®Œè³‡æ–™å¾Œæ˜¯å¾€ä¸‹æ¸›4byteçš„ï¼Œéå¾€ä¸ŠåŠ (å¦ä¸€ç¨®æ¨¡å¼æ˜¯ç”¨åŠ ï¼Œä¸åŒæ¶æ§‹ä¸åŒæ–¹å¼)ï¼Œå› æ­¤åœ¨å–å¾—è©²å¡Šè¨˜æ†¶é«”ç©ºé–“å¾Œï¼Œé‚„è¦å…ˆå¾€ä¸ŠåŠ è©²è¨˜æ†¶é«”ç©ºé–“çš„å¤§å°å¾Œå†ä¸Ÿé€²spè£¡é¢æ‰ç®—å®Œæˆ

### STM LDM

ä¸Šè¿°æåˆ°çš„full-descending stack modelç‚ºdefaultç‹€æ…‹ï¼Œæˆ‘å€‘å¯ä»¥é€é```STM```èˆ‡```LDM```å»implement stack pointerçš„æ“ä½œï¼Œé€™æ¨£å°±ä¸é™è‡³æ–¼full-descending stack modelçš„ç‹€æ…‹ï¼Œå¯ä»¥èª¿æ•´stack pointeræ˜¯å¢åŠ ä¸æ˜¯æ¸›å°‘ï¼Œæˆ–æ˜¯stack pointeræ˜¯æŒ‡å‘ä¸‹ä¸€å€‹ç©ºè³‡æ–™çš„memory addressæˆ–æ˜¯æœ€å¾Œä¸€ç­†è³‡æ–™è™•:

***Descending or ascending*** ä¹Ÿå°±æ˜¯æ§åˆ¶stack pointeræ˜¯åšå®Œäº‹æƒ…ä¹‹å¾Œæ˜¯å¢åŠ ä¹Ÿæ˜¯æ¸›å°‘

***Full or empty*** æ“ä½œå®Œstack pointeræ˜¯æŒ‡å‘stackä¸­çš„last itemé‚„æ˜¯æŒ‡å‘ä¸‹ä¸€å€‹stackä¸­çš„free space(å³ä¸‹ä¸€å€‹ä½ç½®)

**Default**çš„PUSHèˆ‡POPç‚ºfull-descending stack model

<br>

![](https://i.imgur.com/DDk9wDs.png)

![](https://i.imgur.com/1kCpiUv.png)

![](https://i.imgur.com/r6EGXkF.png)

Nice Ref:
1. [stackoverflow : Push and Pop in arm](https://stackoverflow.com/questions/27095099/push-and-pop-in-arm/27095517)
2. [Cortex M0+ : Stack Memory](https://www.sciencedirect.com/topics/engineering/stack-memory) 
3. [4.15 Stack implementation using LDM and STM](https://www.keil.com/support/man/docs/armasm/armasm_dom1359731152499.htm)
4. [STACK AND FUNCTIONS](https://azeria-labs.com/functions-and-the-stack-part-7/) 

<br>

---


## P3


<br>

---


## Demo CheetSheet

### Spec_Qustion

>Question 1: What is "caller-save register"? What is "callee-save register"? What
are their pros and cons?
ç”šéº¼æ˜¯ caller-save register? ç”šéº½æ˜¯ "callee-save register"? å„æœ‰ç”šéº½å„ªç¼ºé»ï¼Ÿ



|  | caller-save register | callee-save register |
|:-------- | -------------------- | -------------------- |
| å„ª       | calleeå¯ä»¥ä»»æ„ä½¿ç”¨register ä¸éœ€è¦äº‹å…ˆå­˜èµ·ä¾†ï¼Œæœƒæœ‰æ›´å¥½çš„perfermence                     |    åƒ…éœ€å­˜calleeè¦ä½¿ç”¨çš„register                  |
| ç¼º       | calleréœ€è¦å­˜æ‰€æœ‰registerï¼Œä½†calleeå¯èƒ½ä¸ç”¨ç”¨åˆ°é‚£éº¼å¤šregister                 |  ä¸å¯ä»¥ä»»æ„ä½¿ç”¨register éœ€è¦äº‹å…ˆå­˜èµ·ä¾†               |


>Question 3: When recursive functions are executing the self-calling. Which
registers should be backed up to stack?
ç•¶éè¿´å‡½æ•¸åœ¨åŸ·è¡Œè‡ªèª¿ç”¨æ™‚ã€‚å“ªäº›æš«å­˜å™¨æ‡‰è©²è¦è¢«å‚™ä»½åˆ°è¨˜æ†¶é«”å †ç–Šï¼Ÿ

éœ€è¦å‚™ä»½functionæ‰€ç”¨åˆ°çš„registerèˆ‡lr

>Question4: If we want to use STM, LDM instructions to replace POP, PUSH
instructions. Which suffix should be added?
å¦‚æœæˆ‘å€‘æƒ³ç”¨ STM, LDM æŒ‡ä»¤ä¾†å–ä»£ POP, PUSH æŒ‡ä»¤ã€‚åˆ†åˆ¥è©²åŠ ä¸Šå“ªç¨®
å¾Œç¶´ï¼Ÿ

![](https://i.imgur.com/1kCpiUv.png)

![](https://i.imgur.com/r6EGXkF.png)

Example:

```assembly
main:
   	mov r0,#12
	mov r1,#16
   	STMDB sp!,{r0}
	//push {r1}
	LDMIA sp!,{r2}
```

<br>


### P1_TestCase

- [x] 0x12345678 * 0xABCDEF00 = 0xc379aaa42d20800
- [x] 0xFFFFFFFF * 0xFFFFFFFF = 0XFFFFFFFE00000001
    - [x] 0xFFFF*0xFFFF=0xFFFE0001
    - [x] 0xFFFF+0xFFFF=0x1FFFE
    - [x] 0xffff*0xffff+0xffff*0xffff=0x1fffc0002
    - [x] (0xFFFF+0xFFFF)*(0xFFFF+0xFFFF)=0x3FFF80004
- [x] 0x46789214*0xBCDABADC = 0x33fcc1633ec81130

### Q1-1

>32-bits ç„¡è™Ÿæ•´æ•¸ç›¸ä¹˜çš„æœ€å¤§çµæœç‚º 64-bits ç„¡è™Ÿæ•´æ•¸ï¼Œå› æ­¤éœ€è¦ä½¿ç”¨å…©å€‹æš«å­˜å™¨ä¾†å„²å­˜ã€‚åœ¨å…¬å¼ä¸­ $2^{n/2} * [(X_L + X_R)(Y_L + Y_R) - (X_LY_L + X_RX_R)]$ é …çš„çµæœä¸¦ä¸å±¬æ–¼ä»»ä½•ä¸€å€‹æš«å­˜å™¨ã€‚åŒå­¸é€™éƒ¨ä»½å¦‚ä½•è§£æ±ºï¼Ÿ

![](https://i.imgur.com/bmfpCHw.png)

é€™é¡Œä¹Ÿå°±æ˜¯å•ä¸­é–“è·¨è¶Šå…©å€‹registeræ˜¯å¦‚ä½•è§£æ±ºï¼Œæˆ‘å€‘çš„è§£æ±ºæ–¹å¼å°±æ˜¯æ‹†æˆå‰å¾Œå…©å¡Šï¼Œå‰å¡Šèˆ‡shift n bitçš„ç›¸åŠ  ; å¾ŒåŠè£œ0å¾Œèˆ‡ä¸ç”¨shiftçš„ç›¸åŠ å°±æ˜¯ç­”æ¡ˆ

### Q1-2

> æˆ‘å€‘ä½¿ç”¨ä½ 32 ä½å…ƒçš„æš«å­˜å™¨ä¾†å­˜ resultï¼Œä½†æœ‰æ™‚å€™å¯èƒ½éœ€è¦é€²ä½åˆ°é«˜ 32 ä½å…ƒã€‚é€™éƒ¨ä»½å¦‚ä½•è™•ç†ï¼Ÿ

è™•ç†ADD Multiword in ARMçš„æŠ€å·§ï¼Œå¾ŒåŠç›¸åŠ å¾Œè¨˜å¾—æ›´æ–°condition flagï¼Œå‰åŠæ®µåšç›¸åŠ æ™‚å°±æœƒåˆ©ç”¨```ADC```å°±æœ‰è¾¦æ³•åŠ åˆ°carryäº†

```assembly
ADDS    r4, r0, r2    ; adding the least significant words
ADC     r5, r1, r3    ; adding the most significant words
```

<br>


### P2_TestCase

- [x] { -99+ [ 10 + 20 - 0] } 
- [x] { -99+ [ 10 + 20 - 10 }
- [x] {[{}]}
- [x] {[{[{{{{[]}}}}]}]}
- [x] {[{[{{2{{[123]}}3}}123]}1]2}
- [x] {[] 
- [x] {
- [x] [
- [x] {[
- [x] }
- [x] ]
- [x] }]}]

### Q2-1 

>è«‹èªªæ˜å¦‚ä½•åˆå§‹åŒ– sp (æ‡‰è©²è¦æŠŠ sp æŒ‡å‘å“ªè£¡)ï¼Ÿ

```assembly
stack_init:
    LDR R1, =user_stack_bottom
    ADD R1,R1,#128
    MOV sp, R1
    MOV R2, sp // R2: check for init sp
    BX LR
```

å…ˆæŠŠ```user_stack_bottom```çš„addessæ‹¿åˆ°å¾Œï¼Œå› ç‚ºARM defaultçš„modeæ˜¯full-descending stack modelï¼Œå› æ­¤æ¯pushä¸€æ¬¡spæœƒæ¸›4byteï¼Œæ‰€ä»¥è¦å…ˆå¾```user_stack_bottom```çš„addesså¾€ä¸ŠåŠ 128byteæ“´å……stackç©ºé–“ï¼Œæœ€å¾Œåœ¨moveçµ¦spå³å¯

<br>


### P3_TestCase

[REF:GCD calculator](http://www.alcula.com/calculators/math/gcd/#gsc.tab=0)

- [x] GCD(94(0x5E),96(0x60)) = 2
- [x] GCD(39(0x27),65(0x41)) = 13
- [x] GCD(1,1) = 1
- [x] GCD(1,2) = 1
- [x] GCD(23,100) = 1
- [x] GCD(25,100) = 25
- [x] GCD(1,0) = 1
- [x] GCD(0,1) = 1
- [x] GCD(0,0) = 0
- [x] GCD(2,2) = 2
- [x] GCD(1234587,54525) = 3
- [x] GCD(1234587,5452554) = 3
- [x] GCD(5421354,58313562) = 6 
- [x] GCD(3122712,46840680) = 3122712

### Q3-1

> è«‹èªªæ˜ç‚ºä½•åœ¨éè¿´å‘¼å«çš„æ™‚å€™ï¼Œæˆ‘å€‘éœ€è¦å‚™ä»½ LRï¼Ÿè«‹å•åŒå­¸æ˜¯åœ¨ç”šéº½æ™‚å€™å‚™ä»½ LR çš„ï¼Ÿå‚™ä»½æ™‚æ©Ÿæœ‰ç”šéº¼ç‰¹åˆ¥çš„è¦æ±‚å—ï¼Ÿ

å› ç‚ºLRä½¿ç”¨BLæ™‚è‡ªå‹•æŠŠmemoryä¸­çš„next instructionå„²å­˜èµ·ä¾†çš„åœ°æ–¹ï¼Œä½†æ˜¯å¤šæ¬¡çš„å‘¼å«å°‡æœƒå°è‡´BLä¸­çš„addressè¢«è“‹éå»ï¼Œè‹¥æ²’æœ‰å°‡LR PUSHåˆ°stackä¸­çš„è©±é‚£éº¼å¯èƒ½æœƒæ²’è¾¦æ³•returnåˆ°æ­£ç¢ºçš„ä½ç½®ä¸Š
åœ¨å†æ¬¡å‘¼å«è‡ªå·±å‰PUSHå³å¯

### live coding Q3

>è«‹ä¿®æ”¹ Require 3-3ã€‚è¨ˆç®—åœ¨ recursion éç¨‹ä¸­ï¼Œè¨˜éŒ„æœ€å¤šç”¨äº†å¤šå°‘ stack size (ä»¥ byte ç‚ºå–®ä½)ï¼Œä¸¦å°‡å®ƒå­˜é€² max_size é€™å€‹è®Šæ•¸ä¸­ã€‚

[live coding Q3 PICK ME](https://github.com/chilin0525/NCTUCS_MPSL_LAB/blob/master/LAB2/README.md)
