// Seed: 1337753544
module module_0;
  initial begin
    id_1 <= 1'b0;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wand id_7,
    input wand id_8,
    input supply0 id_9,
    output wor id_10
);
  assign id_4 = 1;
  wire id_12;
  module_0();
endmodule
module module_2 (
    input tri id_0,
    input wand id_1
    , id_6,
    output supply1 id_2,
    input wor id_3,
    input wand id_4
);
  wire id_7;
  module_0();
endmodule
