


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ; ======================================================
                       ==================================
    3 00000000         ; | Modulname:   main.s                                 
                         | Prozessor:  STM32G474        |
    4 00000000         ; |-----------------------------------------------------
                       ---------------------------------|
    5 00000000         ; | Ersteller:   P. Raab                                
                         | Datum: 07.12.2023            |
    6 00000000         ; |-----------------------------------------------------
                       ---------------------------------|
    7 00000000         ; | Version:   2.2              | Projekt:  Stopuhr     
                         | Assembler:  ARM-ASM          |
    8 00000000         ; |-----------------------------------------------------
                       ---------------------------------|
    9 00000000         ; | Aufgabe:                                            
                                                        |
   10 00000000         ; |    Stopuhr                                          
                                                        |
   11 00000000         ; |                                                     
                                                        |
   12 00000000         ; |                                                     
                                                        |
   13 00000000         ; |                                                     
                                                        |
   14 00000000         ; |-----------------------------------------------------
                       ---------------------------------|
   15 00000000         ; | Bemerkungen:                                        
                                                        |
   16 00000000         ; |    Die Tastendruckerkennung soll mittels Polling erf
                       olgen.                           |
   17 00000000         ; |                                                     
                                                        |
   18 00000000         ; |-----------------------------------------------------
                       ---------------------------------|
   19 00000000         ; | Aenderungen:                                        
                                                        |
   20 00000000         ; |     17.09.2020        P. Raab              Initialve
                       rsion                            |
   21 00000000         ; |     29.07.2021        P. Raab              Portierun
                       g auf STM32G474                  |
   22 00000000         ; |                                                     
                                                        |
   23 00000000         ; ======================================================
                       ==================================
   24 00000000         
   25 00000000         ; ------------------------------- includierte Dateien --
                       ----------------------------------
   26 00000000                 INCLUDE          STM32G4xx_REG_ASM.inc
    1 00000000         ;#######################################################
                       ###################
    2 00000000         ;  Peripheral_memory_map
    3 00000000         
    4 00000000 08000000 
                       FLASH_BASE
                               equ              (0x08000000) ; FLASH (up to 512
                                                             kB) base address 
    5 00000000 20000000 
                       SRAM1_BASE



ARM Macro Assembler    Page 2 


                               equ              (0x20000000) ;  SRAM1(up to 80 
                                                            KB) base address */
                                                            
    6 00000000 20014000 
                       SRAM2_BASE
                               equ              (0x20014000) ;  SRAM2(16 KB) ba
                                                            se address */
    7 00000000 10000000 
                       CCMSRAM_BASE
                               equ              (0x10000000) ;  CCMSRAM(32 KB) 
                                                            base address */
    8 00000000 40000000 
                       PERIPH_BASE
                               equ              (0x40000000) ;  Peripheral base
                                                             address */
    9 00000000 60000000 
                       FMC_BASE
                               equ              (0x60000000) ;  FMC base addres
                                                            s */
   10 00000000 90000000 
                       QSPI_BASE
                               equ              (0x90000000) ;  QUADSPI memorie
                                                            s accessible over A
                                                            HB base address */
   11 00000000         
   12 00000000 A0000000 
                       FMC_R_BASE
                               equ              (0xA0000000) ;  FMC  control re
                                                            gisters base addres
                                                            s */
   13 00000000 A0001000 
                       QSPI_R_BASE
                               equ              (0xA0001000) ;  QUADSPI control
                                                             registers base add
                                                            ress */
   14 00000000 22000000 
                       SRAM1_BB_BASE
                               equ              (0x22000000) ;  SRAM1(80 KB) ba
                                                            se address in the b
                                                            it-band region */
   15 00000000 22280000 
                       SRAM2_BB_BASE
                               equ              (0x22280000) ;  SRAM2(16 KB) ba
                                                            se address in the b
                                                            it-band region */
   16 00000000 22300000 
                       CCMSRAM_BB_BASE
                               equ              (0x22300000) ;  CCMSRAM(32 KB) 
                                                            base address in the
                                                             bit-band region */
                                                            
   17 00000000 42000000 
                       PERIPH_BB_BASE
                               equ              (0x42000000) ;  Peripheral base
                                                             address in the bit
                                                            -band region */
   18 00000000         ; Legacy defines 
   19 00000000 20000000 
                       SRAM_BASE



ARM Macro Assembler    Page 3 


                               equ              SRAM1_BASE
   20 00000000 22000000 
                       SRAM_BB_BASE
                               equ              SRAM1_BB_BASE
   21 00000000         
   22 00000000 00014000 
                       SRAM1_SIZE_MAX
                               equ              (0x00014000) ;  maximum SRAM1 s
                                                            ize (up to 80 KByte
                                                            s) */
   23 00000000 00004000 
                       SRAM2_SIZE
                               equ              (0x00004000) ;  SRAM2 size (16 
                                                            KBytes) */
   24 00000000 00008000 
                       CCMSRAM_SIZE
                               equ              (0x00008000) ;  CCMSRAM size (3
                                                            2 KBytes) */
   25 00000000         
   26 00000000         ;  Peripheral memory map */
   27 00000000 40000000 
                       APB1PERIPH_BASE
                               equ              PERIPH_BASE
   28 00000000 40010000 
                       APB2PERIPH_BASE
                               equ              (PERIPH_BASE + 0x00010000)
   29 00000000 40020000 
                       AHB1PERIPH_BASE
                               equ              (PERIPH_BASE + 0x00020000)
   30 00000000 48000000 
                       AHB2PERIPH_BASE
                               equ              (PERIPH_BASE + 0x08000000)
   31 00000000         
   32 00000000 60000000 
                       FMC_BANK1
                               equ              FMC_BASE
   33 00000000 60000000 
                       FMC_BANK1_1
                               equ              FMC_BANK1
   34 00000000 64000000 
                       FMC_BANK1_2
                               equ              (FMC_BANK1 + 0x04000000)
   35 00000000 68000000 
                       FMC_BANK1_3
                               equ              (FMC_BANK1 + 0x08000000)
   36 00000000 6C000000 
                       FMC_BANK1_4
                               equ              (FMC_BANK1 + 0x0C000000)
   37 00000000 80000000 
                       FMC_BANK3
                               equ              (FMC_BASE  + 0x20000000)
   38 00000000         
   39 00000000         ;  APB1 peripherals 
   40 00000000 40000000 
                       TIM2_BASE
                               equ              (APB1PERIPH_BASE + 0x0000)
   41 00000000 40000400 
                       TIM3_BASE
                               equ              (APB1PERIPH_BASE + 0x0400)



ARM Macro Assembler    Page 4 


   42 00000000 40000800 
                       TIM4_BASE
                               equ              (APB1PERIPH_BASE + 0x0800)
   43 00000000 40000C00 
                       TIM5_BASE
                               equ              (APB1PERIPH_BASE + 0x0C00)
   44 00000000 40001000 
                       TIM6_BASE
                               equ              (APB1PERIPH_BASE + 0x1000)
   45 00000000 40001400 
                       TIM7_BASE
                               equ              (APB1PERIPH_BASE + 0x1400)
   46 00000000 40002000 
                       CRS_BASE
                               equ              (APB1PERIPH_BASE + 0x2000)
   47 00000000 40002400 
                       TAMP_BASE
                               equ              (APB1PERIPH_BASE + 0x2400)
   48 00000000 40002800 
                       RTC_BASE
                               equ              (APB1PERIPH_BASE + 0x2800)
   49 00000000 40002C00 
                       WWDG_BASE
                               equ              (APB1PERIPH_BASE + 0x2C00)
   50 00000000 40003000 
                       IWDG_BASE
                               equ              (APB1PERIPH_BASE + 0x3000)
   51 00000000 40003800 
                       SPI2_BASE
                               equ              (APB1PERIPH_BASE + 0x3800)
   52 00000000 40003C00 
                       SPI3_BASE
                               equ              (APB1PERIPH_BASE + 0x3C00)
   53 00000000 40004400 
                       USART2_BASE
                               equ              (APB1PERIPH_BASE + 0x4400)
   54 00000000 40004800 
                       USART3_BASE
                               equ              (APB1PERIPH_BASE + 0x4800)
   55 00000000 40004C00 
                       UART4_BASE
                               equ              (APB1PERIPH_BASE + 0x4C00)
   56 00000000 40005000 
                       UART5_BASE
                               equ              (APB1PERIPH_BASE + 0x5000)
   57 00000000 40005400 
                       I2C1_BASE
                               equ              (APB1PERIPH_BASE + 0x5400)
   58 00000000 40005800 
                       I2C2_BASE
                               equ              (APB1PERIPH_BASE + 0x5800)
   59 00000000 40005C00 
                       USB_BASE
                               equ              (APB1PERIPH_BASE + 0x5C00) ;  U
                                                            SB_IP Peripheral Re
                                                            gisters base addres
                                                            s */
   60 00000000 40006000 
                       USB_PMAADDR



ARM Macro Assembler    Page 5 


                               equ              (APB1PERIPH_BASE + 0x6000) ;  U
                                                            SB_IP Packet Memory
                                                             Area base address 
                                                            */
   61 00000000 40006400 
                       FDCAN1_BASE
                               equ              (APB1PERIPH_BASE + 0x6400)
   62 00000000 40006500 
                       FDCAN_CONFIG_BASE
                               equ              (APB1PERIPH_BASE + 0x6500) ;  F
                                                            DCAN configuration 
                                                            registers base addr
                                                            ess */
   63 00000000 40006800 
                       FDCAN2_BASE
                               equ              (APB1PERIPH_BASE + 0x6800)
   64 00000000 40006C00 
                       FDCAN3_BASE
                               equ              (APB1PERIPH_BASE + 0x6C00)
   65 00000000 40007000 
                       PWR_BASE
                               equ              (APB1PERIPH_BASE + 0x7000)
   66 00000000 40007800 
                       I2C3_BASE
                               equ              (APB1PERIPH_BASE + 0x7800)
   67 00000000 40007C00 
                       LPTIM1_BASE
                               equ              (APB1PERIPH_BASE + 0x7C00)
   68 00000000 40008000 
                       LPUART1_BASE
                               equ              (APB1PERIPH_BASE + 0x8000)
   69 00000000 40008400 
                       I2C4_BASE
                               equ              (APB1PERIPH_BASE + 0x8400)
   70 00000000 4000A000 
                       UCPD1_BASE
                               equ              (APB1PERIPH_BASE + 0xA000)
   71 00000000 4000A400 
                       SRAMCAN_BASE
                               equ              (APB1PERIPH_BASE + 0xA400)
   72 00000000         
   73 00000000         ;  APB2 peripherals */
   74 00000000 40010000 
                       SYSCFG_BASE
                               equ              (APB2PERIPH_BASE + 0x0000)
   75 00000000 40010030 
                       VREFBUF_BASE
                               equ              (APB2PERIPH_BASE + 0x0030)
   76 00000000 40010200 
                       COMP1_BASE
                               equ              (APB2PERIPH_BASE + 0x0200)
   77 00000000 40010204 
                       COMP2_BASE
                               equ              (APB2PERIPH_BASE + 0x0204)
   78 00000000 40010208 
                       COMP3_BASE
                               equ              (APB2PERIPH_BASE + 0x0208)
   79 00000000 4001020C 
                       COMP4_BASE



ARM Macro Assembler    Page 6 


                               equ              (APB2PERIPH_BASE + 0x020C)
   80 00000000 40010210 
                       COMP5_BASE
                               equ              (APB2PERIPH_BASE + 0x0210)
   81 00000000 40010214 
                       COMP6_BASE
                               equ              (APB2PERIPH_BASE + 0x0214)
   82 00000000 40010218 
                       COMP7_BASE
                               equ              (APB2PERIPH_BASE + 0x0218)
   83 00000000 40010300 
                       OPAMP_BASE
                               equ              (APB2PERIPH_BASE + 0x0300)
   84 00000000 40010300 
                       OPAMP1_BASE
                               equ              (APB2PERIPH_BASE + 0x0300)
   85 00000000 40010304 
                       OPAMP2_BASE
                               equ              (APB2PERIPH_BASE + 0x0304)
   86 00000000 40010308 
                       OPAMP3_BASE
                               equ              (APB2PERIPH_BASE + 0x0308)
   87 00000000 4001030C 
                       OPAMP4_BASE
                               equ              (APB2PERIPH_BASE + 0x030C)
   88 00000000 40010310 
                       OPAMP5_BASE
                               equ              (APB2PERIPH_BASE + 0x0310)
   89 00000000 40010314 
                       OPAMP6_BASE
                               equ              (APB2PERIPH_BASE + 0x0314)
   90 00000000         
   91 00000000 40010400 
                       EXTI_BASE
                               equ              (APB2PERIPH_BASE + 0x0400)
   92 00000000 40012C00 
                       TIM1_BASE
                               equ              (APB2PERIPH_BASE + 0x2C00)
   93 00000000 40013000 
                       SPI1_BASE
                               equ              (APB2PERIPH_BASE + 0x3000)
   94 00000000 40013400 
                       TIM8_BASE
                               equ              (APB2PERIPH_BASE + 0x3400)
   95 00000000 40013800 
                       USART1_BASE
                               equ              (APB2PERIPH_BASE + 0x3800)
   96 00000000 40013C00 
                       SPI4_BASE
                               equ              (APB2PERIPH_BASE + 0x3C00)
   97 00000000 40014000 
                       TIM15_BASE
                               equ              (APB2PERIPH_BASE + 0x4000)
   98 00000000 40014400 
                       TIM16_BASE
                               equ              (APB2PERIPH_BASE + 0x4400)
   99 00000000 40014800 
                       TIM17_BASE
                               equ              (APB2PERIPH_BASE + 0x4800)



ARM Macro Assembler    Page 7 


  100 00000000 40015000 
                       TIM20_BASE
                               equ              (APB2PERIPH_BASE + 0x5000)
  101 00000000 40015400 
                       SAI1_BASE
                               equ              (APB2PERIPH_BASE + 0x5400)
  102 00000000 40015404 
                       SAI1_Block_A_BASE
                               equ              (SAI1_BASE + 0x0004)
  103 00000000 40015424 
                       SAI1_Block_B_BASE
                               equ              (SAI1_BASE + 0x0024)
  104 00000000 40016800 
                       HRTIM1_BASE
                               equ              (APB2PERIPH_BASE + 0x6800)
  105 00000000 40016880 
                       HRTIM1_TIMA_BASE
                               equ              (HRTIM1_BASE + 0x0080)
  106 00000000 40016900 
                       HRTIM1_TIMB_BASE
                               equ              (HRTIM1_BASE + 0x0100)
  107 00000000 40016980 
                       HRTIM1_TIMC_BASE
                               equ              (HRTIM1_BASE + 0x0180)
  108 00000000 40016A00 
                       HRTIM1_TIMD_BASE
                               equ              (HRTIM1_BASE + 0x0200)
  109 00000000 40016A80 
                       HRTIM1_TIME_BASE
                               equ              (HRTIM1_BASE + 0x0280)
  110 00000000 40016B00 
                       HRTIM1_TIMF_BASE
                               equ              (HRTIM1_BASE + 0x0300)
  111 00000000 40016B80 
                       HRTIM1_COMMON_BASE
                               equ              (HRTIM1_BASE + 0x0380)
  112 00000000         
  113 00000000         ;  AHB1 peripherals */
  114 00000000 40020000 
                       DMA1_BASE
                               equ              (AHB1PERIPH_BASE)
  115 00000000 40020400 
                       DMA2_BASE
                               equ              (AHB1PERIPH_BASE + 0x0400)
  116 00000000 40020800 
                       DMAMUX1_BASE
                               equ              (AHB1PERIPH_BASE + 0x0800)
  117 00000000 40020C00 
                       CORDIC_BASE
                               equ              (AHB1PERIPH_BASE + 0x0C00)
  118 00000000 40021000 
                       RCC_BASE
                               equ              (AHB1PERIPH_BASE + 0x1000)
  119 00000000 40021400 
                       FMAC_BASE
                               equ              (AHB1PERIPH_BASE + 0x1400)
  120 00000000 40022000 
                       FLASH_R_BASE
                               equ              (AHB1PERIPH_BASE + 0x2000)



ARM Macro Assembler    Page 8 


  121 00000000 40023000 
                       CRC_BASE
                               equ              (AHB1PERIPH_BASE + 0x3000)
  122 00000000         
  123 00000000 40020008 
                       DMA1_Channel1_BASE
                               equ              (DMA1_BASE + 0x0008)
  124 00000000 4002001C 
                       DMA1_Channel2_BASE
                               equ              (DMA1_BASE + 0x001C)
  125 00000000 40020030 
                       DMA1_Channel3_BASE
                               equ              (DMA1_BASE + 0x0030)
  126 00000000 40020044 
                       DMA1_Channel4_BASE
                               equ              (DMA1_BASE + 0x0044)
  127 00000000 40020058 
                       DMA1_Channel5_BASE
                               equ              (DMA1_BASE + 0x0058)
  128 00000000 4002006C 
                       DMA1_Channel6_BASE
                               equ              (DMA1_BASE + 0x006C)
  129 00000000 40020080 
                       DMA1_Channel7_BASE
                               equ              (DMA1_BASE + 0x0080)
  130 00000000 40020094 
                       DMA1_Channel8_BASE
                               equ              (DMA1_BASE + 0x0094)
  131 00000000         
  132 00000000 40020408 
                       DMA2_Channel1_BASE
                               equ              (DMA2_BASE + 0x0008)
  133 00000000 4002041C 
                       DMA2_Channel2_BASE
                               equ              (DMA2_BASE + 0x001C)
  134 00000000 40020430 
                       DMA2_Channel3_BASE
                               equ              (DMA2_BASE + 0x0030)
  135 00000000 40020444 
                       DMA2_Channel4_BASE
                               equ              (DMA2_BASE + 0x0044)
  136 00000000 40020458 
                       DMA2_Channel5_BASE
                               equ              (DMA2_BASE + 0x0058)
  137 00000000 4002046C 
                       DMA2_Channel6_BASE
                               equ              (DMA2_BASE + 0x006C)
  138 00000000 40020480 
                       DMA2_Channel7_BASE
                               equ              (DMA2_BASE + 0x0080)
  139 00000000 40020494 
                       DMA2_Channel8_BASE
                               equ              (DMA2_BASE + 0x0094)
  140 00000000         
  141 00000000 40020800 
                       DMAMUX1_Channel0_BASE
                               equ              (DMAMUX1_BASE)
  142 00000000 40020804 
                       DMAMUX1_Channel1_BASE



ARM Macro Assembler    Page 9 


                               equ              (DMAMUX1_BASE + 0x0004)
  143 00000000 40020808 
                       DMAMUX1_Channel2_BASE
                               equ              (DMAMUX1_BASE + 0x0008)
  144 00000000 4002080C 
                       DMAMUX1_Channel3_BASE
                               equ              (DMAMUX1_BASE + 0x000C)
  145 00000000 40020810 
                       DMAMUX1_Channel4_BASE
                               equ              (DMAMUX1_BASE + 0x0010)
  146 00000000 40020814 
                       DMAMUX1_Channel5_BASE
                               equ              (DMAMUX1_BASE + 0x0014)
  147 00000000 40020818 
                       DMAMUX1_Channel6_BASE
                               equ              (DMAMUX1_BASE + 0x0018)
  148 00000000 4002081C 
                       DMAMUX1_Channel7_BASE
                               equ              (DMAMUX1_BASE + 0x001C)
  149 00000000 40020820 
                       DMAMUX1_Channel8_BASE
                               equ              (DMAMUX1_BASE + 0x0020)
  150 00000000 40020824 
                       DMAMUX1_Channel9_BASE
                               equ              (DMAMUX1_BASE + 0x0024)
  151 00000000 40020828 
                       DMAMUX1_Channel10_BASE
                               equ              (DMAMUX1_BASE + 0x0028)
  152 00000000 4002082C 
                       DMAMUX1_Channel11_BASE
                               equ              (DMAMUX1_BASE + 0x002C)
  153 00000000 40020830 
                       DMAMUX1_Channel12_BASE
                               equ              (DMAMUX1_BASE + 0x0030)
  154 00000000 40020834 
                       DMAMUX1_Channel13_BASE
                               equ              (DMAMUX1_BASE + 0x0034)
  155 00000000 40020838 
                       DMAMUX1_Channel14_BASE
                               equ              (DMAMUX1_BASE + 0x0038)
  156 00000000 4002083C 
                       DMAMUX1_Channel15_BASE
                               equ              (DMAMUX1_BASE + 0x003C)
  157 00000000 40020900 
                       DMAMUX1_RequestGenerator0_BASE
                               equ              (DMAMUX1_BASE + 0x0100)
  158 00000000 40020904 
                       DMAMUX1_RequestGenerator1_BASE
                               equ              (DMAMUX1_BASE + 0x0104)
  159 00000000 40020908 
                       DMAMUX1_RequestGenerator2_BASE
                               equ              (DMAMUX1_BASE + 0x0108)
  160 00000000 4002090C 
                       DMAMUX1_RequestGenerator3_BASE
                               equ              (DMAMUX1_BASE + 0x010C)
  161 00000000         
  162 00000000 40020880 
                       DMAMUX1_ChannelStatus_BASE
                               equ              (DMAMUX1_BASE + 0x0080)



ARM Macro Assembler    Page 10 


  163 00000000 40020940 
                       DMAMUX1_RequestGenStatus_BASE
                               equ              (DMAMUX1_BASE + 0x0140)
  164 00000000         
  165 00000000         ;  AHB2 peripherals */
  166 00000000 48000000 
                       GPIOA_BASE
                               equ              (AHB2PERIPH_BASE + 0x0000)
  167 00000000 48000400 
                       GPIOB_BASE
                               equ              (AHB2PERIPH_BASE + 0x0400)
  168 00000000 48000800 
                       GPIOC_BASE
                               equ              (AHB2PERIPH_BASE + 0x0800)
  169 00000000 48000C00 
                       GPIOD_BASE
                               equ              (AHB2PERIPH_BASE + 0x0C00)
  170 00000000 48001000 
                       GPIOE_BASE
                               equ              (AHB2PERIPH_BASE + 0x1000)
  171 00000000 48001400 
                       GPIOF_BASE
                               equ              (AHB2PERIPH_BASE + 0x1400)
  172 00000000 48001800 
                       GPIOG_BASE
                               equ              (AHB2PERIPH_BASE + 0x1800)
  173 00000000         
  174 00000000 50000000 
                       ADC1_BASE
                               equ              (AHB2PERIPH_BASE + 0x08000000)
  175 00000000 50000100 
                       ADC2_BASE
                               equ              (AHB2PERIPH_BASE + 0x08000100)
  176 00000000 50000300 
                       ADC12_COMMON_BASE
                               equ              (AHB2PERIPH_BASE + 0x08000300)
  177 00000000 50000400 
                       ADC3_BASE
                               equ              (AHB2PERIPH_BASE + 0x08000400)
  178 00000000 50000500 
                       ADC4_BASE
                               equ              (AHB2PERIPH_BASE + 0x08000500)
  179 00000000 50000600 
                       ADC5_BASE
                               equ              (AHB2PERIPH_BASE + 0x08000600)
  180 00000000 50000700 
                       ADC345_COMMON_BASE
                               equ              (AHB2PERIPH_BASE + 0x08000700)
  181 00000000         
  182 00000000 50000800 
                       DAC_BASE
                               equ              (AHB2PERIPH_BASE + 0x08000800)
  183 00000000 50000800 
                       DAC1_BASE
                               equ              (AHB2PERIPH_BASE + 0x08000800)
  184 00000000 50000C00 
                       DAC2_BASE
                               equ              (AHB2PERIPH_BASE + 0x08000C00)
  185 00000000 50001000 



ARM Macro Assembler    Page 11 


                       DAC3_BASE
                               equ              (AHB2PERIPH_BASE + 0x08001000)
  186 00000000 50001400 
                       DAC4_BASE
                               equ              (AHB2PERIPH_BASE + 0x08001400)
  187 00000000         
  188 00000000         ;  FMC Banks registers base  address */
  189 00000000 A0000000 
                       FMC_Bank1_R_BASE
                               equ              (FMC_R_BASE + 0x0000)
  190 00000000 A0000104 
                       FMC_Bank1E_R_BASE
                               equ              (FMC_R_BASE + 0x0104)
  191 00000000 A0000080 
                       FMC_Bank3_R_BASE
                               equ              (FMC_R_BASE + 0x0080)
  192 00000000 50060800 
                       RNG_BASE
                               equ              (AHB2PERIPH_BASE + 0x08060800)
  193 00000000         ; Debug MCU registers base address */
  194 00000000 E0042000 
                       DBGMCU_BASE
                               equ              (0xE0042000)
  195 00000000         
  196 00000000 1FFF7500 
                       PACKAGE_BASE
                               equ              (0x1FFF7500) ;  Package data re
                                                            gister base address
                                                                 */
  197 00000000 1FFF7590 
                       UID_BASE
                               equ              (0x1FFF7590) ;  Unique device I
                                                            D register base add
                                                            ress */
  198 00000000 1FFF75E0 
                       FLASHSIZE_BASE
                               equ              (0x1FFF75E0) ;  Flash size data
                                                             register base addr
                                                            ess  */
  199 00000000         
  200 00000000         
  201 00000000         ;#######################################################
                       ###
  202 00000000         ; @addtogroup Peripheral_declaration
  203 00000000         
  204 00000000         ;TIM2                ((TIM_TypeDef *) TIM2_BASE)
  205 00000000         ;TIM3                ((TIM_TypeDef *) TIM3_BASE)
  206 00000000         ;TIM4                ((TIM_TypeDef *) TIM4_BASE)
  207 00000000         ;TIM5                ((TIM_TypeDef *) TIM5_BASE)
  208 00000000         ;TIM6                ((TIM_TypeDef *) TIM6_BASE)
  209 00000000         ;TIM7                ((TIM_TypeDef *) TIM7_BASE)
  210 00000000         ;CRS                 ((CRS_TypeDef *) CRS_BASE)
  211 00000000         ;TAMP                ((TAMP_TypeDef *) TAMP_BASE)
  212 00000000         ;RTC                 ((RTC_TypeDef *) RTC_BASE)
  213 00000000         ;WWDG                ((WWDG_TypeDef *) WWDG_BASE)
  214 00000000         ;IWDG                ((IWDG_TypeDef *) IWDG_BASE)
  215 00000000         ;SPI2                ((SPI_TypeDef *) SPI2_BASE)
  216 00000000         ;SPI3                ((SPI_TypeDef *) SPI3_BASE)
  217 00000000         ;USART2              ((USART_TypeDef *) USART2_BASE)



ARM Macro Assembler    Page 12 


  218 00000000         ;USART3              ((USART_TypeDef *) USART3_BASE)
  219 00000000         ;UART4               ((USART_TypeDef *) UART4_BASE)
  220 00000000         ;UART5               ((USART_TypeDef *) UART5_BASE)
  221 00000000         ;I2C1                ((I2C_TypeDef *) I2C1_BASE)
  222 00000000         ;I2C2                ((I2C_TypeDef *) I2C2_BASE)
  223 00000000         ;USB                 ((USB_TypeDef *) USB_BASE)
  224 00000000         ;FDCAN1              ((FDCAN_GlobalTypeDef *) FDCAN1_BAS
                       E)
  225 00000000         ;FDCAN_CONFIG        ((FDCAN_Config_TypeDef *) FDCAN_CON
                       FIG_BASE)
  226 00000000         ;FDCAN2              ((FDCAN_GlobalTypeDef *) FDCAN2_BAS
                       E)
  227 00000000         ;FDCAN3              ((FDCAN_GlobalTypeDef *) FDCAN3_BAS
                       E)
  228 00000000         ;PWR                 ((PWR_TypeDef *) PWR_BASE)
  229 00000000         ;I2C3                ((I2C_TypeDef *) I2C3_BASE)
  230 00000000         ;LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)
  231 00000000         ;LPUART1             ((USART_TypeDef *) LPUART1_BASE)
  232 00000000         ;I2C4                ((I2C_TypeDef *) I2C4_BASE)
  233 00000000         ;UCPD1              ((UCPD_TypeDef *) UCPD1_BASE)
  234 00000000         
  235 00000000         ;SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
  236 00000000         ;VREFBUF             ((VREFBUF_TypeDef *) VREFBUF_BASE)
  237 00000000         ;COMP1               ((COMP_TypeDef *) COMP1_BASE)
  238 00000000         ;COMP2               ((COMP_TypeDef *) COMP2_BASE)
  239 00000000         ;COMP3               ((COMP_TypeDef *) COMP3_BASE)
  240 00000000         ;COMP4               ((COMP_TypeDef *) COMP4_BASE)
  241 00000000         ;COMP5               ((COMP_TypeDef *) COMP5_BASE)
  242 00000000         ;COMP6               ((COMP_TypeDef *) COMP6_BASE)
  243 00000000         ;COMP7               ((COMP_TypeDef *) COMP7_BASE)
  244 00000000         
  245 00000000         ;OPAMP               ((OPAMP_TypeDef *) OPAMP_BASE)
  246 00000000         ;OPAMP1              ((OPAMP_TypeDef *) OPAMP1_BASE)
  247 00000000         ;OPAMP2              ((OPAMP_TypeDef *) OPAMP2_BASE)
  248 00000000         ;OPAMP3              ((OPAMP_TypeDef *) OPAMP3_BASE)
  249 00000000         ;OPAMP4              ((OPAMP_TypeDef *) OPAMP4_BASE)
  250 00000000         ;OPAMP5              ((OPAMP_TypeDef *) OPAMP5_BASE)
  251 00000000         ;OPAMP6              ((OPAMP_TypeDef *) OPAMP6_BASE)
  252 00000000         
  253 00000000         ;EXTI                ((EXTI_TypeDef *) EXTI_BASE)
  254 00000000         ;TIM1                ((TIM_TypeDef *) TIM1_BASE)
  255 00000000         ;SPI1                ((SPI_TypeDef *) SPI1_BASE)
  256 00000000         ;TIM8                ((TIM_TypeDef *) TIM8_BASE)
  257 00000000         ;USART1              ((USART_TypeDef *) USART1_BASE)
  258 00000000         ;SPI4                ((SPI_TypeDef *) SPI4_BASE)
  259 00000000         ;TIM15               ((TIM_TypeDef *) TIM15_BASE)
  260 00000000         ;TIM16               ((TIM_TypeDef *) TIM16_BASE)
  261 00000000         ;TIM17               ((TIM_TypeDef *) TIM17_BASE)
  262 00000000         ;TIM20               ((TIM_TypeDef *) TIM20_BASE)
  263 00000000         ;SAI1                ((SAI_TypeDef *) SAI1_BASE)
  264 00000000         ;SAI1_Block_A        ((SAI_Block_TypeDef *)SAI1_Block_A_
                       BASE)
  265 00000000         ;SAI1_Block_B        ((SAI_Block_TypeDef *)SAI1_Block_B_
                       BASE)
  266 00000000         ;HRTIM1              ((HRTIM_TypeDef *) HRTIM1_BASE)
  267 00000000         ;HRTIM1_TIMA         ((HRTIM_Timerx_TypeDef *) HRTIM1_TI
                       MA_BASE)
  268 00000000         ;HRTIM1_TIMB         ((HRTIM_Timerx_TypeDef *) HRTIM1_TI
                       MB_BASE)



ARM Macro Assembler    Page 13 


  269 00000000         ;HRTIM1_TIMC         ((HRTIM_Timerx_TypeDef *) HRTIM1_TI
                       MC_BASE)
  270 00000000         ;HRTIM1_TIMD         ((HRTIM_Timerx_TypeDef *) HRTIM1_TI
                       MD_BASE)
  271 00000000         ;HRTIM1_TIME         ((HRTIM_Timerx_TypeDef *) HRTIM1_TI
                       ME_BASE)
  272 00000000         ;HRTIM1_TIMF         ((HRTIM_Timerx_TypeDef *) HRTIM1_TI
                       MF_BASE)
  273 00000000         ;HRTIM1_COMMON       ((HRTIM_Common_TypeDef *) HRTIM1_CO
                       MMON_BASE)
  274 00000000         ;DMA1                ((DMA_TypeDef *) DMA1_BASE)
  275 00000000         ;DMA2                ((DMA_TypeDef *) DMA2_BASE)
  276 00000000         ;DMAMUX1             ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _BASE)
  277 00000000         ;CORDIC              ((CORDIC_TypeDef *) CORDIC_BASE)
  278 00000000         
  279 00000000         
  280 00000000         
  281 00000000         
  282 00000000         ;##############################################
  283 00000000         ;RCC                 
  284 00000000 40021000 
                       RCC_CR  equ              (RCC_BASE + 0x00) ; RCC clock c
                                                            ontrol register,   
                                                                               
                                                                               
                                                                 Address offset
                                                            : 0x00 */
  285 00000000 40021004 
                       RCC_ICSCR
                               equ              (RCC_BASE + 0x04) ; RCC interna
                                                            l clock sources cal
                                                            ibration register, 
                                                                               
                                                                 Address offset
                                                            : 0x04 */
  286 00000000 40021008 
                       RCC_CFGR
                               equ              (RCC_BASE + 0x08) ; RCC clock c
                                                            onfiguration regist
                                                            er,                
                                                                               
                                                                 Address offset
                                                            : 0x08 */
  287 00000000 4002100C 
                       RCC_PLLCFGR
                               equ              (RCC_BASE + 0x0C) ; RCC system 
                                                            PLL configuration r
                                                            egister,           
                                                                               
                                                                 Address offset
                                                            : 0x0C */
  288 00000000 40021018 
                       RCC_CIER
                               equ              (RCC_BASE + 0x18) ; RCC clock i
                                                            nterrupt enable reg
                                                            ister,             
                                                                               
                                                                 Address offset



ARM Macro Assembler    Page 14 


                                                            : 0x18 */
  289 00000000 4002101C 
                       RCC_CIFR
                               equ              (RCC_BASE + 0x1C) ; RCC clock i
                                                            nterrupt flag regis
                                                            ter,               
                                                                               
                                                                 Address offset
                                                            : 0x1C */
  290 00000000 40021020 
                       RCC_CICR
                               equ              (RCC_BASE + 0x20) ; RCC clock i
                                                            nterrupt clear regi
                                                            ster,              
                                                                               
                                                                 Address offset
                                                            : 0x20 */
  291 00000000 40021028 
                       RCC_AHB1RSTR
                               equ              (RCC_BASE + 0x28) ; RCC AHB1 pe
                                                            ripheral reset regi
                                                            ster,              
                                                                               
                                                                 Address offset
                                                            : 0x28 */
  292 00000000 4002102C 
                       RCC_AHB2RSTR
                               equ              (RCC_BASE + 0x2C) ; RCC AHB2 pe
                                                            ripheral reset regi
                                                            ster,              
                                                                               
                                                                 Address offset
                                                            : 0x2C */
  293 00000000 40021030 
                       RCC_AHB3RSTR
                               equ              (RCC_BASE + 0x30) ; RCC AHB3 pe
                                                            ripheral reset regi
                                                            ster,              
                                                                               
                                                                 Address offset
                                                            : 0x30 */
  294 00000000 40021038 
                       RCC_APB1RSTR1
                               equ              (RCC_BASE + 0x38) ; RCC APB1 pe
                                                            ripheral reset regi
                                                            ster 1,            
                                                                               
                                                                 Address offset
                                                            : 0x38 */
  295 00000000 4002103C 
                       RCC_APB1RSTR2
                               equ              (RCC_BASE + 0x3C) ; RCC APB1 pe
                                                            ripheral reset regi
                                                            ster 2,            
                                                                               
                                                                 Address offset
                                                            : 0x3C */
  296 00000000 40021040 
                       RCC_APB2RSTR



ARM Macro Assembler    Page 15 


                               equ              (RCC_BASE + 0x40) ; RCC APB2 pe
                                                            ripheral reset regi
                                                            ster,              
                                                                               
                                                                 Address offset
                                                            : 0x40 */
  297 00000000 40021048 
                       RCC_AHB1ENR
                               equ              (RCC_BASE + 0x48) ; RCC AHB1 pe
                                                            ripheral clocks ena
                                                            ble register,      
                                                                               
                                                                 Address offset
                                                            : 0x48 */
  298 00000000 4002104C 
                       RCC_AHB2ENR
                               equ              (RCC_BASE + 0x4C) ; RCC AHB2 pe
                                                            ripheral clocks ena
                                                            ble register,      
                                                                               
                                                                 Address offset
                                                            : 0x4C */
  299 00000000 40021050 
                       RCC_AHB3ENR
                               equ              (RCC_BASE + 0x50) ; RCC AHB3 pe
                                                            ripheral clocks ena
                                                            ble register,      
                                                                               
                                                                 Address offset
                                                            : 0x50 */
  300 00000000 40021058 
                       RCC_APB1ENR1
                               equ              (RCC_BASE + 0x58) ; RCC APB1 pe
                                                            ripheral clocks ena
                                                            ble register 1,    
                                                                               
                                                                 Address offset
                                                            : 0x58 */
  301 00000000 4002105C 
                       RCC_APB1ENR2
                               equ              (RCC_BASE + 0x5C) ; RCC APB1 pe
                                                            ripheral clocks ena
                                                            ble register 2,    
                                                                               
                                                                 Address offset
                                                            : 0x5C */
  302 00000000 40021060 
                       RCC_APB2ENR
                               equ              (RCC_BASE + 0x60) ; RCC APB2 pe
                                                            ripheral clocks ena
                                                            ble register,      
                                                                               
                                                                 Address offset
                                                            : 0x60 */
  303 00000000 40021068 
                       RCC_AHB1SMENR
                               equ              (RCC_BASE + 0x68) ; RCC AHB1 pe
                                                            ripheral clocks ena
                                                            ble in sleep and st



ARM Macro Assembler    Page 16 


                                                            op modes register, 
                                                                 Address offset
                                                            : 0x68 */
  304 00000000 4002106C 
                       RCC_AHB2SMENR
                               equ              (RCC_BASE + 0x6C) ; RCC AHB2 pe
                                                            ripheral clocks ena
                                                            ble in sleep and st
                                                            op modes register, 
                                                                 Address offset
                                                            : 0x6C */
  305 00000000 40021070 
                       RCC_AHB3SMENR
                               equ              (RCC_BASE + 0x70) ; RCC AHB3 pe
                                                            ripheral clocks ena
                                                            ble in sleep and st
                                                            op modes register, 
                                                                 Address offset
                                                            : 0x70 */
  306 00000000 40021078 
                       RCC_APB1SMENR1
                               equ              (RCC_BASE + 0x78) ; RCC APB1 pe
                                                            ripheral clocks ena
                                                            ble in sleep mode a
                                                            nd stop modes regis
                                                            ter 1, Address offs
                                                            et: 0x78 */
  307 00000000 4002107C 
                       RCC_APB1SMENR2
                               equ              (RCC_BASE + 0x7C) ; RCC APB1 pe
                                                            ripheral clocks ena
                                                            ble in sleep mode a
                                                            nd stop modes regis
                                                            ter 2, Address offs
                                                            et: 0x7C */
  308 00000000 40021080 
                       RCC_APB2SMENR
                               equ              (RCC_BASE + 0x80) ; RCC APB2 pe
                                                            ripheral clocks ena
                                                            ble in sleep mode a
                                                            nd stop modes regis
                                                            ter, Address offset
                                                            : 0x80 */
  309 00000000 40021088 
                       RCC_CCIPR
                               equ              (RCC_BASE + 0x88) ; RCC periphe
                                                            rals independent cl
                                                            ock configuration r
                                                            egister,           
                                                                 Address offset
                                                            : 0x88 */
  310 00000000 40021090 
                       RCC_BDCR
                               equ              (RCC_BASE + 0x90) ; RCC backup 
                                                            domain control regi
                                                            ster,              
                                                                               
                                                                 Address offset
                                                            : 0x90 */



ARM Macro Assembler    Page 17 


  311 00000000 40021094 
                       RCC_CSR equ              (RCC_BASE + 0x94) ; RCC clock c
                                                            ontrol & status reg
                                                            ister,             
                                                                               
                                                                 Address offset
                                                            : 0x94 */
  312 00000000 40021098 
                       RCC_CRRCR
                               equ              (RCC_BASE + 0x98) ; RCC clock r
                                                            ecovery RC register
                                                            ,                  
                                                                               
                                                                 Address offset
                                                            : 0x98 */
  313 00000000 4002109C 
                       RCC_CCIPR2
                               equ              (RCC_BASE + 0x9C) ; RCC periphe
                                                            rals independent cl
                                                            ock configuration r
                                                            egister 2,         
                                                                 Address offset
                                                            : 0x9C */
  314 00000000         
  315 00000000         
  316 00000000         
  317 00000000         
  318 00000000         ;FMAC                ((FMAC_TypeDef *) FMAC_BASE)
  319 00000000         ;FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
  320 00000000         ;CRC                 ((CRC_TypeDef *) CRC_BASE)
  321 00000000         
  322 00000000         ;##############################
  323 00000000         ; GPIOA
  324 00000000 48000000 
                       GPIOA_MODER
                               equ              (GPIOA_BASE + 0x00) ;  GPIO por
                                                            t mode register,   
                                                                        Address
                                                             offset: 0x00      
                                                            */
  325 00000000 48000004 
                       GPIOA_OTYPER
                               equ              (GPIOA_BASE + 0x04) ;  GPIO por
                                                            t output type regis
                                                            ter,        Address
                                                             offset: 0x04      
                                                            */
  326 00000000 48000008 
                       GPIOA_OSPEEDR
                               equ              (GPIOA_BASE + 0x08) ;  GPIO por
                                                            t output speed regi
                                                            ster,       Address
                                                             offset: 0x08      
                                                            */
  327 00000000 4800000C 
                       GPIOA_PUPDR
                               equ              (GPIOA_BASE + 0x0C) ;  GPIO por
                                                            t pull-up/pull-down
                                                             register,  Address



ARM Macro Assembler    Page 18 


                                                             offset: 0x0C      
                                                            */
  328 00000000 48000010 
                       GPIOA_IDR
                               equ              (GPIOA_BASE + 0x10) ;  GPIO por
                                                            t input data regist
                                                            er,         Address
                                                             offset: 0x10      
                                                            */
  329 00000000 48000014 
                       GPIOA_ODR
                               equ              (GPIOA_BASE + 0x14) ;  GPIO por
                                                            t output data regis
                                                            ter,        Address
                                                             offset: 0x14      
                                                            */
  330 00000000 48000018 
                       GPIOA_BSRR
                               equ              (GPIOA_BASE + 0x18) ;  GPIO por
                                                            t bit set/reset  re
                                                            gister,     Address
                                                             offset: 0x18      
                                                            */
  331 00000000 4800001C 
                       GPIOA_LCKR
                               equ              (GPIOA_BASE + 0x1C) ;  GPIO por
                                                            t configuration loc
                                                            k register, Address
                                                             offset: 0x1C      
                                                            */
  332 00000000 48000020 
                       GPIOA_AFR0
                               equ              (GPIOA_BASE + 0x20) ;  GPIO alt
                                                            ernate function reg
                                                            isters,     Address
                                                             offset: 0x20-0x24 
                                                            */
  333 00000000 48000024 
                       GPIOA_AFR1
                               equ              (GPIOA_BASE + 0x24) ; 
  334 00000000 48000028 
                       GPIOA_BRR
                               equ              (GPIOA_BASE + 0x28) ;  GPIO Bit
                                                             Reset register,   
                                                                        Address
                                                             offset: 0x28      
                                                            */
  335 00000000         
  336 00000000         
  337 00000000         ;##############################
  338 00000000         ; GPIOB
  339 00000000 48000400 
                       GPIOB_MODER
                               equ              (GPIOB_BASE + 0x00) ;  GPIO por
                                                            t mode register,   
                                                                        Address
                                                             offset: 0x00      
                                                            */
  340 00000000 48000404 



ARM Macro Assembler    Page 19 


                       GPIOB_OTYPER
                               equ              (GPIOB_BASE + 0x04) ;  GPIO por
                                                            t output type regis
                                                            ter,        Address
                                                             offset: 0x04      
                                                            */
  341 00000000 48000408 
                       GPIOB_OSPEEDR
                               equ              (GPIOB_BASE + 0x08) ;  GPIO por
                                                            t output speed regi
                                                            ster,       Address
                                                             offset: 0x08      
                                                            */
  342 00000000 4800040C 
                       GPIOB_PUPDR
                               equ              (GPIOB_BASE + 0x0C) ;  GPIO por
                                                            t pull-up/pull-down
                                                             register,  Address
                                                             offset: 0x0C      
                                                            */
  343 00000000 48000410 
                       GPIOB_IDR
                               equ              (GPIOB_BASE + 0x10) ;  GPIO por
                                                            t input data regist
                                                            er,         Address
                                                             offset: 0x10      
                                                            */
  344 00000000 48000414 
                       GPIOB_ODR
                               equ              (GPIOB_BASE + 0x14) ;  GPIO por
                                                            t output data regis
                                                            ter,        Address
                                                             offset: 0x14      
                                                            */
  345 00000000 48000418 
                       GPIOB_BSRR
                               equ              (GPIOB_BASE + 0x18) ;  GPIO por
                                                            t bit set/reset  re
                                                            gister,     Address
                                                             offset: 0x18      
                                                            */
  346 00000000 4800041C 
                       GPIOB_LCKR
                               equ              (GPIOB_BASE + 0x1C) ;  GPIO por
                                                            t configuration loc
                                                            k register, Address
                                                             offset: 0x1C      
                                                            */
  347 00000000 48000420 
                       GPIOB_AFR0
                               equ              (GPIOB_BASE + 0x20) ;  GPIO alt
                                                            ernate function reg
                                                            isters,     Address
                                                             offset: 0x20-0x24 
                                                            */
  348 00000000 48000424 
                       GPIOB_AFR1
                               equ              (GPIOB_BASE + 0x24) ; 
  349 00000000 48000428 



ARM Macro Assembler    Page 20 


                       GPIOB_BRR
                               equ              (GPIOB_BASE + 0x28) ;  GPIO Bit
                                                             Reset register,   
                                                                        Address
                                                             offset: 0x28      
                                                            */
  350 00000000         
  351 00000000         
  352 00000000         
  353 00000000         ;##############################
  354 00000000         ; GPIOC
  355 00000000 48000800 
                       GPIOC_MODER
                               equ              (GPIOC_BASE + 0x00) ;  GPIO por
                                                            t mode register,   
                                                                        Address
                                                             offset: 0x00      
                                                            */
  356 00000000 48000804 
                       GPIOC_OTYPER
                               equ              (GPIOC_BASE + 0x04) ;  GPIO por
                                                            t output type regis
                                                            ter,        Address
                                                             offset: 0x04      
                                                            */
  357 00000000 48000808 
                       GPIOC_OSPEEDR
                               equ              (GPIOC_BASE + 0x08) ;  GPIO por
                                                            t output speed regi
                                                            ster,       Address
                                                             offset: 0x08      
                                                            */
  358 00000000 4800080C 
                       GPIOC_PUPDR
                               equ              (GPIOC_BASE + 0x0C) ;  GPIO por
                                                            t pull-up/pull-down
                                                             register,  Address
                                                             offset: 0x0C      
                                                            */
  359 00000000 48000810 
                       GPIOC_IDR
                               equ              (GPIOC_BASE + 0x10) ;  GPIO por
                                                            t input data regist
                                                            er,         Address
                                                             offset: 0x10      
                                                            */
  360 00000000 48000814 
                       GPIOC_ODR
                               equ              (GPIOC_BASE + 0x14) ;  GPIO por
                                                            t output data regis
                                                            ter,        Address
                                                             offset: 0x14      
                                                            */
  361 00000000 48000818 
                       GPIOC_BSRR
                               equ              (GPIOC_BASE + 0x18) ;  GPIO por
                                                            t bit set/reset  re
                                                            gister,     Address
                                                             offset: 0x18      



ARM Macro Assembler    Page 21 


                                                            */
  362 00000000 4800081C 
                       GPIOC_LCKR
                               equ              (GPIOC_BASE + 0x1C) ;  GPIO por
                                                            t configuration loc
                                                            k register, Address
                                                             offset: 0x1C      
                                                            */
  363 00000000 48000820 
                       GPIOC_AFR0
                               equ              (GPIOC_BASE + 0x20) ;  GPIO alt
                                                            ernate function reg
                                                            isters,     Address
                                                             offset: 0x20-0x24 
                                                            */
  364 00000000 48000824 
                       GPIOC_AFR1
                               equ              (GPIOC_BASE + 0x24) ; 
  365 00000000 48000828 
                       GPIOC_BRR
                               equ              (GPIOC_BASE + 0x28) ;  GPIO Bit
                                                             Reset register,   
                                                                        Address
                                                             offset: 0x28      
                                                            */
  366 00000000         
  367 00000000         
  368 00000000         ;##############################
  369 00000000         ; GPIOD
  370 00000000 48000C00 
                       GPIOD_MODER
                               equ              (GPIOD_BASE + 0x00) ;  GPIO por
                                                            t mode register,   
                                                                        Address
                                                             offset: 0x00      
                                                            */
  371 00000000 48000C04 
                       GPIOD_OTYPER
                               equ              (GPIOD_BASE + 0x04) ;  GPIO por
                                                            t output type regis
                                                            ter,        Address
                                                             offset: 0x04      
                                                            */
  372 00000000 48000C08 
                       GPIOD_OSPEEDR
                               equ              (GPIOD_BASE + 0x08) ;  GPIO por
                                                            t output speed regi
                                                            ster,       Address
                                                             offset: 0x08      
                                                            */
  373 00000000 48000C0C 
                       GPIOD_PUPDR
                               equ              (GPIOD_BASE + 0x0C) ;  GPIO por
                                                            t pull-up/pull-down
                                                             register,  Address
                                                             offset: 0x0C      
                                                            */
  374 00000000 48000C10 
                       GPIOD_IDR



ARM Macro Assembler    Page 22 


                               equ              (GPIOD_BASE + 0x10) ;  GPIO por
                                                            t input data regist
                                                            er,         Address
                                                             offset: 0x10      
                                                            */
  375 00000000 48000C14 
                       GPIOD_ODR
                               equ              (GPIOD_BASE + 0x14) ;  GPIO por
                                                            t output data regis
                                                            ter,        Address
                                                             offset: 0x14      
                                                            */
  376 00000000 48000C18 
                       GPIOD_BSRR
                               equ              (GPIOD_BASE + 0x18) ;  GPIO por
                                                            t bit set/reset  re
                                                            gister,     Address
                                                             offset: 0x18      
                                                            */
  377 00000000 48000C1C 
                       GPIOD_LCKR
                               equ              (GPIOD_BASE + 0x1C) ;  GPIO por
                                                            t configuration loc
                                                            k register, Address
                                                             offset: 0x1C      
                                                            */
  378 00000000 48000C20 
                       GPIOD_AFR0
                               equ              (GPIOD_BASE + 0x20) ;  GPIO alt
                                                            ernate function reg
                                                            isters,     Address
                                                             offset: 0x20-0x24 
                                                            */
  379 00000000 48000C24 
                       GPIOD_AFR1
                               equ              (GPIOD_BASE + 0x24) ; 
  380 00000000 48000C28 
                       GPIOD_BRR
                               equ              (GPIOD_BASE + 0x28) ;  GPIO Bit
                                                             Reset register,   
                                                                        Address
                                                             offset: 0x28      
                                                            */
  381 00000000         
  382 00000000         
  383 00000000         
  384 00000000         ;##############################
  385 00000000         ; GPIOE
  386 00000000 48001000 
                       GPIOE_MODER
                               equ              (GPIOE_BASE + 0x00) ;  GPIO por
                                                            t mode register,   
                                                                        Address
                                                             offset: 0x00      
                                                            */
  387 00000000 48001004 
                       GPIOE_OTYPER
                               equ              (GPIOE_BASE + 0x04) ;  GPIO por
                                                            t output type regis



ARM Macro Assembler    Page 23 


                                                            ter,        Address
                                                             offset: 0x04      
                                                            */
  388 00000000 48001008 
                       GPIOE_OSPEEDR
                               equ              (GPIOE_BASE + 0x08) ;  GPIO por
                                                            t output speed regi
                                                            ster,       Address
                                                             offset: 0x08      
                                                            */
  389 00000000 4800100C 
                       GPIOE_PUPDR
                               equ              (GPIOE_BASE + 0x0C) ;  GPIO por
                                                            t pull-up/pull-down
                                                             register,  Address
                                                             offset: 0x0C      
                                                            */
  390 00000000 48001010 
                       GPIOE_IDR
                               equ              (GPIOE_BASE + 0x10) ;  GPIO por
                                                            t input data regist
                                                            er,         Address
                                                             offset: 0x10      
                                                            */
  391 00000000 48001014 
                       GPIOE_ODR
                               equ              (GPIOE_BASE + 0x14) ;  GPIO por
                                                            t output data regis
                                                            ter,        Address
                                                             offset: 0x14      
                                                            */
  392 00000000 48001018 
                       GPIOE_BSRR
                               equ              (GPIOE_BASE + 0x18) ;  GPIO por
                                                            t bit set/reset  re
                                                            gister,     Address
                                                             offset: 0x18      
                                                            */
  393 00000000 4800101C 
                       GPIOE_LCKR
                               equ              (GPIOE_BASE + 0x1C) ;  GPIO por
                                                            t configuration loc
                                                            k register, Address
                                                             offset: 0x1C      
                                                            */
  394 00000000 48001020 
                       GPIOE_AFR0
                               equ              (GPIOE_BASE + 0x20) ;  GPIO alt
                                                            ernate function reg
                                                            isters,     Address
                                                             offset: 0x20-0x24 
                                                            */
  395 00000000 48001024 
                       GPIOE_AFR1
                               equ              (GPIOE_BASE + 0x24) ; 
  396 00000000 48001028 
                       GPIOE_BRR
                               equ              (GPIOE_BASE + 0x28) ;  GPIO Bit
                                                             Reset register,   



ARM Macro Assembler    Page 24 


                                                                        Address
                                                             offset: 0x28      
                                                            */
  397 00000000         
  398 00000000         
  399 00000000         
  400 00000000         ;##############################
  401 00000000         ; GPIOF
  402 00000000 48001400 
                       GPIOF_MODER
                               equ              (GPIOF_BASE + 0x00) ;  GPIO por
                                                            t mode register,   
                                                                        Address
                                                             offset: 0x00      
                                                            */
  403 00000000 48001404 
                       GPIOF_OTYPER
                               equ              (GPIOF_BASE + 0x04) ;  GPIO por
                                                            t output type regis
                                                            ter,        Address
                                                             offset: 0x04      
                                                            */
  404 00000000 48001408 
                       GPIOF_OSPEEDR
                               equ              (GPIOF_BASE + 0x08) ;  GPIO por
                                                            t output speed regi
                                                            ster,       Address
                                                             offset: 0x08      
                                                            */
  405 00000000 4800140C 
                       GPIOF_PUPDR
                               equ              (GPIOF_BASE + 0x0C) ;  GPIO por
                                                            t pull-up/pull-down
                                                             register,  Address
                                                             offset: 0x0C      
                                                            */
  406 00000000 48001410 
                       GPIOF_IDR
                               equ              (GPIOF_BASE + 0x10) ;  GPIO por
                                                            t input data regist
                                                            er,         Address
                                                             offset: 0x10      
                                                            */
  407 00000000 48001414 
                       GPIOF_ODR
                               equ              (GPIOF_BASE + 0x14) ;  GPIO por
                                                            t output data regis
                                                            ter,        Address
                                                             offset: 0x14      
                                                            */
  408 00000000 48001418 
                       GPIOF_BSRR
                               equ              (GPIOF_BASE + 0x18) ;  GPIO por
                                                            t bit set/reset  re
                                                            gister,     Address
                                                             offset: 0x18      
                                                            */
  409 00000000 4800141C 
                       GPIOF_LCKR



ARM Macro Assembler    Page 25 


                               equ              (GPIOF_BASE + 0x1C) ;  GPIO por
                                                            t configuration loc
                                                            k register, Address
                                                             offset: 0x1C      
                                                            */
  410 00000000 48001420 
                       GPIOF_AFR0
                               equ              (GPIOF_BASE + 0x20) ;  GPIO alt
                                                            ernate function reg
                                                            isters,     Address
                                                             offset: 0x20-0x24 
                                                            */
  411 00000000 48001424 
                       GPIOF_AFR1
                               equ              (GPIOF_BASE + 0x24) ; 
  412 00000000 48001428 
                       GPIOF_BRR
                               equ              (GPIOF_BASE + 0x28) ;  GPIO Bit
                                                             Reset register,   
                                                                        Address
                                                             offset: 0x28      
                                                            */
  413 00000000         
  414 00000000         
  415 00000000         ;##############################
  416 00000000         ; GPIOG
  417 00000000 48001800 
                       GPIOG_MODER
                               equ              (GPIOG_BASE + 0x00) ;  GPIO por
                                                            t mode register,   
                                                                        Address
                                                             offset: 0x00      
                                                            */
  418 00000000 48001804 
                       GPIOG_OTYPER
                               equ              (GPIOG_BASE + 0x04) ;  GPIO por
                                                            t output type regis
                                                            ter,        Address
                                                             offset: 0x04      
                                                            */
  419 00000000 48001808 
                       GPIOG_OSPEEDR
                               equ              (GPIOG_BASE + 0x08) ;  GPIO por
                                                            t output speed regi
                                                            ster,       Address
                                                             offset: 0x08      
                                                            */
  420 00000000 4800180C 
                       GPIOG_PUPDR
                               equ              (GPIOG_BASE + 0x0C) ;  GPIO por
                                                            t pull-up/pull-down
                                                             register,  Address
                                                             offset: 0x0C      
                                                            */
  421 00000000 48001810 
                       GPIOG_IDR
                               equ              (GPIOG_BASE + 0x10) ;  GPIO por
                                                            t input data regist
                                                            er,         Address



ARM Macro Assembler    Page 26 


                                                             offset: 0x10      
                                                            */
  422 00000000 48001814 
                       GPIOG_ODR
                               equ              (GPIOG_BASE + 0x14) ;  GPIO por
                                                            t output data regis
                                                            ter,        Address
                                                             offset: 0x14      
                                                            */
  423 00000000 48001818 
                       GPIOG_BSRR
                               equ              (GPIOG_BASE + 0x18) ;  GPIO por
                                                            t bit set/reset  re
                                                            gister,     Address
                                                             offset: 0x18      
                                                            */
  424 00000000 4800181C 
                       GPIOG_LCKR
                               equ              (GPIOG_BASE + 0x1C) ;  GPIO por
                                                            t configuration loc
                                                            k register, Address
                                                             offset: 0x1C      
                                                            */
  425 00000000 48001820 
                       GPIOG_AFR0
                               equ              (GPIOG_BASE + 0x20) ;  GPIO alt
                                                            ernate function reg
                                                            isters,     Address
                                                             offset: 0x20-0x24 
                                                            */
  426 00000000 48001824 
                       GPIOG_AFR1
                               equ              (GPIOG_BASE + 0x24) ; 
  427 00000000 48001828 
                       GPIOG_BRR
                               equ              (GPIOG_BASE + 0x28) ;  GPIO Bit
                                                             Reset register,   
                                                                        Address
                                                             offset: 0x28      
                                                            */
  428 00000000         
  429 00000000         
  430 00000000         
  431 00000000         ;ADC1                ((ADC_TypeDef *) ADC1_BASE)
  432 00000000         ;ADC2                ((ADC_TypeDef *) ADC2_BASE)
  433 00000000         ;ADC12_COMMON        ((ADC_Common_TypeDef *) ADC12_COMMO
                       N_BASE)
  434 00000000         ;ADC3                ((ADC_TypeDef *) ADC3_BASE)
  435 00000000         ;ADC4                ((ADC_TypeDef *) ADC4_BASE)
  436 00000000         ;ADC5                ((ADC_TypeDef *) ADC5_BASE)
  437 00000000         ;ADC345_COMMON       ((ADC_Common_TypeDef *) ADC345_COMM
                       ON_BASE)
  438 00000000         ;DAC                 ((DAC_TypeDef *) DAC_BASE)
  439 00000000         ;DAC1                ((DAC_TypeDef *) DAC1_BASE)
  440 00000000         ;DAC2                ((DAC_TypeDef *) DAC2_BASE)
  441 00000000         ;DAC3                ((DAC_TypeDef *) DAC3_BASE)
  442 00000000         ;DAC4                ((DAC_TypeDef *) DAC4_BASE)
  443 00000000         ;RNG                 ((RNG_TypeDef *) RNG_BASE)
  444 00000000         



ARM Macro Assembler    Page 27 


  445 00000000         ;DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Chann
                       el1_BASE)
  446 00000000         ;DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Chann
                       el2_BASE)
  447 00000000         ;DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Chann
                       el3_BASE)
  448 00000000         ;DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Chann
                       el4_BASE)
  449 00000000         ;DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Chann
                       el5_BASE)
  450 00000000         ;DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Chann
                       el6_BASE)
  451 00000000         ;DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Chann
                       el7_BASE)
  452 00000000         ;DMA1_Channel8       ((DMA_Channel_TypeDef *) DMA1_Chann
                       el8_BASE)
  453 00000000         
  454 00000000         ;DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Chann
                       el1_BASE)
  455 00000000         ;DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Chann
                       el2_BASE)
  456 00000000         ;DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Chann
                       el3_BASE)
  457 00000000         ;DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Chann
                       el4_BASE)
  458 00000000         ;DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Chann
                       el5_BASE)
  459 00000000         ;DMA2_Channel6       ((DMA_Channel_TypeDef *) DMA2_Chann
                       el6_BASE)
  460 00000000         ;DMA2_Channel7       ((DMA_Channel_TypeDef *) DMA2_Chann
                       el7_BASE)
  461 00000000         ;DMA2_Channel8       ((DMA_Channel_TypeDef *) DMA2_Chann
                       el8_BASE)
  462 00000000         
  463 00000000         ;DMAMUX1_Channel0    ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel0_BASE)
  464 00000000         ;DMAMUX1_Channel1    ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel1_BASE)
  465 00000000         ;DMAMUX1_Channel2    ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel2_BASE)
  466 00000000         ;DMAMUX1_Channel3    ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel3_BASE)
  467 00000000         ;DMAMUX1_Channel4    ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel4_BASE)
  468 00000000         ;DMAMUX1_Channel5    ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel5_BASE)
  469 00000000         ;DMAMUX1_Channel6    ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel6_BASE)
  470 00000000         ;DMAMUX1_Channel7    ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel7_BASE)
  471 00000000         ;DMAMUX1_Channel8    ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel8_BASE)
  472 00000000         ;DMAMUX1_Channel9    ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel9_BASE)
  473 00000000         ;DMAMUX1_Channel10   ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel10_BASE)
  474 00000000         ;DMAMUX1_Channel11   ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel11_BASE)
  475 00000000         ;DMAMUX1_Channel12   ((DMAMUX_Channel_TypeDef *) DMAMUX1



ARM Macro Assembler    Page 28 


                       _Channel12_BASE)
  476 00000000         ;DMAMUX1_Channel13   ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel13_BASE)
  477 00000000         ;DMAMUX1_Channel14   ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel14_BASE)
  478 00000000         ;DMAMUX1_Channel15   ((DMAMUX_Channel_TypeDef *) DMAMUX1
                       _Channel15_BASE)
  479 00000000         
  480 00000000         ;DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef 
                       *) DMAMUX1_RequestGenerator0_BASE)
  481 00000000         ;DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef 
                       *) DMAMUX1_RequestGenerator1_BASE)
  482 00000000         ;DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef 
                       *) DMAMUX1_RequestGenerator2_BASE)
  483 00000000         ;DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef 
                       *) DMAMUX1_RequestGenerator3_BASE)
  484 00000000         
  485 00000000         ;DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeD
                       ef *) DMAMUX1_ChannelStatus_BASE)
  486 00000000         ;DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_Ty
                       peDef *) DMAMUX1_RequestGenStatus_BASE)
  487 00000000         
  488 00000000         ;FMC_Bank1_R         ((FMC_Bank1_TypeDef *) FMC_Bank1_R_
                       BASE)
  489 00000000         ;FMC_Bank1E_R        ((FMC_Bank1E_TypeDef *) FMC_Bank1E_
                       R_BASE)
  490 00000000         ;FMC_Bank3_R         ((FMC_Bank3_TypeDef *) FMC_Bank3_R_
                       BASE)
  491 00000000         
  492 00000000         ;QUADSPI             ((QUADSPI_TypeDef *) QSPI_R_BASE)
  493 00000000         
  494 00000000         ;DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)
  495 00000000         
  496 00000000         
  497 00000000         
  498 00000000         
  499 00000000         
  500 00000000         
  501 00000000                 END
   27 00000000         
   28 00000000         
   29 00000000         ; ------------------------------- exportierte Variablen 
                       ------------------------------------
   30 00000000         
   31 00000000         
   32 00000000         ; ------------------------------- importierte Variablen 
                       ------------------------------------  
   33 00000000         
   34 00000000         
   35 00000000         ; ------------------------------- exportierte Funktionen
                        -----------------------------------  
   36 00000000                 EXPORT           main
   37 00000000         
   38 00000000         ; ------------------------------- importierte Funktionen
                        -----------------------------------
   39 00000000                 IMPORT           up_delay
   40 00000000         
   41 00000000         ; ------------------------------- symbolische Konstanten
                        ------------------------------------



ARM Macro Assembler    Page 29 


   42 00000000        1 
                       ZAEHLERSTAND
                               RN               R1          ; nicht ntig?
   43 00000000        2 
                       ZEHNER  RN               R2
   44 00000000        3 
                       EINER   RN               R3
   45 00000000         
   46 00000000         ; ------------------------------ Datensection / Variable
                       n -----------------------------------  
   47 00000000         
   48 00000000         
   49 00000000         ; ------------------------------- Codesection / Programm
                        ------------------------------------
   50 00000000                 AREA             main_s, code
   51 00000000         
   52 00000000         
   53 00000000         
   54 00000000         ; Einsprungpunkt  
   55 00000000         main    PROC
   56 00000000         ;#################################
   57 00000000         ; Aktivieren der I/O-Ports
   58 00000000 4859            LDR              R0, =RCC_AHB2ENR
   59 00000002 F04F 0105       LDR              R1, =5      ; enable Port A+C  
                                                            (Bit 0 und 2)
   60 00000006 F04F 0205       LDR              R2, =0x00000005 ; Maskierung de
                                                            r I/O-Ports 
   61 0000000A EA01 0102       AND              R1, R1, R2
   62 0000000E 6001            STR              R1, [R0]
   63 00000010         
   64 00000010         ; Konfiguration der Portpins PA[7:0] fuer LEDs
   65 00000010 F04F 4090       LDR              R0, =GPIOA_MODER
   66 00000014 6801            LDR              R1, [R0]    ; Reset Value for P
                                                            ort A =0xABFFFFFF (
                                                            Alternate Functions
                                                             for JTAG /SWD)
   67 00000016 4A55            LDR              R2, =0xFFFF0000 ; Maskierung de
                                                            r Pins [7:0]
   68 00000018 EA01 0102       AND              R1, R1, R2
   69 0000001C F245 5255       LDR              R2, =0x00005555 ; 01: General O
                                                            utput Mode
   70 00000020 EA41 0102       ORR              R1, R2
   71 00000024 6001            STR              R1, [R0]
   72 00000026         
   73 00000026         
   74 00000026         ;#################################
   75 00000026         ; Konfiguration des Portpins PC[0] and PC[1] fuer Button
                       
   76 00000026 4852            LDR              R0, =GPIOC_MODER
   77 00000028 6801            LDR              R1, [R0]
   78 0000002A F06F 023F       LDR              R2, =0xFFFFFFC0 ; Maskierung de
                                                            r Bits [1:0] fuer P
                                                            in 0 und Maskierung
                                                             der Bits [3:2] fue
                                                            r Pin 1
   79 0000002E EA01 0102       AND              R1, R1, R2  ; Bits [0:3] = 00 =
                                                            > Input Mode
   80 00000032 6001            STR              R1, [R0]
   81 00000034         



ARM Macro Assembler    Page 30 


   82 00000034         ;#################################
   83 00000034         ; Startwerte
   84 00000034         nullen
   85 00000034 F04F 013F       MOV              ZAEHLERSTAND, #0x3F 
                                                            ;nicht ntig ?
   86 00000038 F04F 033F       MOV              EINER, #0x3F
   87 0000003C F04F 02BF       MOV              ZEHNER, #0xBF
   88 00000040         
   89 00000040         ;#################################
   90 00000040         ; Defaultzustand
   91 00000040         default
   92 00000040 484C            LDR              R0, =GPIOA_ODR
   93 00000042 6003            STR              EINER, [R0]
   94 00000044         
   95 00000044         ; 5ms warten -> 0.05s
   96 00000044 F04F 0805       MOV              R8, #5
   97 00000048 F7FF FFFE       BL               up_delay
   98 0000004C         
   99 0000004C 4849            LDR              R0, =GPIOA_ODR
  100 0000004E 6002            STR              ZEHNER, [R0]
  101 00000050         
  102 00000050         ; 5ms warten -> 0.05s
  103 00000050 F04F 0805       MOV              R8, #5
  104 00000054 F7FF FFFE       BL               up_delay
  105 00000058         
  106 00000058 4847            LDR              R0, =GPIOC_IDR 
                                                            ; Lesen des Ports C
                                                            
  107 0000005A 6801            LDR              R1, [R0]
  108 0000005C         
  109 0000005C 2906            CMP              R1, #6      ; Ist Bit PC0 geset
                                                            zt? -> Start/Weiter
                                                            
  110 0000005E D1EF            BNE              default
  111 00000060         
  112 00000060         ;#################################
  113 00000060         ; Endlosschleife
  114 00000060         loop
  115 00000060 4844            LDR              R0, =GPIOA_ODR
  116 00000062 6003            STR              EINER, [R0]
  117 00000064         
  118 00000064         ; 5ms warten -> 0.05s
  119 00000064 F04F 0805       MOV              R8, #5
  120 00000068 F7FF FFFE       BL               up_delay
  121 0000006C         
  122 0000006C 4841            LDR              R0, =GPIOA_ODR
  123 0000006E 6002            STR              ZEHNER, [R0]
  124 00000070         
  125 00000070         ; 0.5ms warten -> 0.05s
  126 00000070 F04F 0805       MOV              R8, #5
  127 00000074 F7FF FFFE       BL               up_delay
  128 00000078         
  129 00000078 483F            LDR              R0, =GPIOC_IDR 
                                                            ; Lesen des Ports C
                                                            
  130 0000007A 6801            LDR              R1, [R0]
  131 0000007C         
  132 0000007C 2906            CMP              R1, #6      ; Ist Bit PC0 geset
                                                            zt? -> Start/Weiter



ARM Macro Assembler    Page 31 


                                                            
  133 0000007E D002            BEQ              zaehler
  134 00000080         
  135 00000080 2903            CMP              R1, #3      ; Ist Bit PC2 geset
                                                            zt? -> Reset
  136 00000082 D0D7            BEQ              nullen
  137 00000084         
  138 00000084 E7EC            B                loop
  139 00000086         
  140 00000086         ;#################################
  141 00000086         ; Zaehler
  142 00000086         zaehler
  143 00000086         
  144 00000086 F04F 0600       MOV              R6, #0
  145 0000008A         schleife
  146 0000008A 483A            LDR              R0, =GPIOA_ODR
  147 0000008C 6003            STR              EINER, [R0]
  148 0000008E         
  149 0000008E         ; 5ms warten -> 0.05s
  150 0000008E F04F 0805       MOV              R8, #5
  151 00000092 F7FF FFFE       BL               up_delay
  152 00000096         
  153 00000096 4837            LDR              R0, =GPIOA_ODR
  154 00000098 6002            STR              ZEHNER, [R0]
  155 0000009A         
  156 0000009A         ; 0.5ms warten -> 0.05s
  157 0000009A F04F 0805       MOV              R8, #5
  158 0000009E F7FF FFFE       BL               up_delay
  159 000000A2         
  160 000000A2 F106 0601       ADD              R6,R6,#1
  161 000000A6 2E0A            CMP              R6, #10
  162 000000A8 D1EF            BNE              schleife
  163 000000AA         
  164 000000AA 4833            LDR              R0, =GPIOC_IDR 
                                                            ; Lesen des Ports C
                                                            
  165 000000AC 6801            LDR              R1, [R0]
  166 000000AE 2905            CMP              R1, #5      ; Ist Bit PC1 geset
                                                            zt? -> Stop
  167 000000B0 D0D6            BEQ              loop
  168 000000B2         
  169 000000B2 4830            LDR              R0, =GPIOA_ODR
  170 000000B4 6801            LDR              R1, [R0]
  171 000000B6         
  172 000000B6 2B6F            CMP              EINER, #0x6F ; 9 ? wenn ja -> 0
                                                            
  173 000000B8 D102            BNE              nicht_neun
  174 000000BA F04F 033F       MOV              EINER, #0x3F
  175 000000BE E025            B                nicht_null
  176 000000C0         nicht_neun
  177 000000C0         
  178 000000C0 2B7F            CMP              EINER, #0x7F ; 8 ? wenn ja -> 9
                                                            
  179 000000C2 D101            BNE              nicht_acht
  180 000000C4 F04F 036F       MOV              EINER, #0x6F
  181 000000C8         nicht_acht
  182 000000C8         
  183 000000C8 2B27            CMP              EINER, #0x27 ; 7 ? wenn ja -> 8
                                                            



ARM Macro Assembler    Page 32 


  184 000000CA D101            BNE              nicht_sieben
  185 000000CC F04F 037F       MOV              EINER, #0x7F
  186 000000D0         nicht_sieben
  187 000000D0         
  188 000000D0 2B7D            CMP              EINER, #0x7D ; 6 ? wenn ja -> 7
                                                            
  189 000000D2 D101            BNE              nicht_sechs
  190 000000D4 F04F 0327       MOV              EINER, #0x27
  191 000000D8         nicht_sechs
  192 000000D8         
  193 000000D8 2B6D            CMP              EINER, #0x6D ; 5 ? wenn ja -> 6
                                                            
  194 000000DA D101            BNE              nicht_fuenf
  195 000000DC F04F 037D       MOV              EINER, #0x7D
  196 000000E0         nicht_fuenf
  197 000000E0         
  198 000000E0 2B66            CMP              EINER, #0x66 ; 4 ? wenn ja -> 5
                                                            
  199 000000E2 D101            BNE              nicht_vier
  200 000000E4 F04F 036D       MOV              EINER, #0x6D
  201 000000E8         nicht_vier
  202 000000E8         
  203 000000E8 2B4F            CMP              EINER, #0x4F ; 3 ? wenn ja -> 4
                                                            
  204 000000EA D101            BNE              nicht_drei
  205 000000EC F04F 0366       MOV              EINER, #0x66
  206 000000F0         nicht_drei
  207 000000F0         
  208 000000F0 2B5B            CMP              EINER, #0x5B ; 2 ? wenn ja -> 3
                                                            
  209 000000F2 D101            BNE              nicht_zwei
  210 000000F4 F04F 034F       MOV              EINER, #0x4F
  211 000000F8         nicht_zwei
  212 000000F8         
  213 000000F8 2B06            CMP              EINER, #0x06 ; 1 ? wenn ja -> 2
                                                            
  214 000000FA D101            BNE              nicht_eins
  215 000000FC F04F 035B       MOV              EINER, #0x5B
  216 00000100         nicht_eins
  217 00000100         
  218 00000100 2B3F            CMP              EINER, #0x3F ; 0 ? wenn ja -> 9
                                                            
  219 00000102 D103            BNE              nicht_null
  220 00000104 F04F 0306       MOV              EINER, #0x06
  221 00000108 6003            STR              EINER, [R0]
  222 0000010A         ;Zehnerstelle+1
  223 0000010A E001            B                zeta
  224 0000010C         
  225 0000010C         nicht_null
  226 0000010C         
  227 0000010C 6003            STR              EINER, [R0]
  228 0000010E         
  229 0000010E E028            b                z_nicht_null
  230 00000110         
  231 00000110         ;#################################
  232 00000110         zeta                                 ;Zehnerstelle 
  233 00000110         
  234 00000110 2AEF            CMP              ZEHNER, #0xEF 
                                                            ; 9 ? wenn ja -> 0



ARM Macro Assembler    Page 33 


  235 00000112 D102            BNE              z_nicht_neun
  236 00000114 F04F 02BF       MOV              ZEHNER, #0xBF
  237 00000118 E023            B                z_nicht_null
  238 0000011A         z_nicht_neun
  239 0000011A         
  240 0000011A 2AFF            CMP              ZEHNER, #0xFF 
                                                            ; 8 ? wenn ja -> 9
  241 0000011C D101            BNE              z_nicht_acht
  242 0000011E F04F 02EF       MOV              ZEHNER, #0xEF
  243 00000122         z_nicht_acht
  244 00000122         
  245 00000122 2AA7            CMP              ZEHNER, #0xA7 
                                                            ; 7 ? wenn ja -> 8
  246 00000124 D101            BNE              z_nicht_sieben
  247 00000126 F04F 02FF       MOV              ZEHNER, #0xFF
  248 0000012A         z_nicht_sieben
  249 0000012A         
  250 0000012A 2AFD            CMP              ZEHNER, #0xFD 
                                                            ; 6 ? wenn ja -> 7
  251 0000012C D101            BNE              z_nicht_sechs
  252 0000012E F04F 02A7       MOV              ZEHNER, #0xA7
  253 00000132         z_nicht_sechs
  254 00000132         
  255 00000132 2AED            CMP              ZEHNER, #0xED 
                                                            ; 5 ? wenn ja -> 6
  256 00000134 D101            BNE              z_nicht_fuenf
  257 00000136 F04F 02FD       MOV              ZEHNER, #0xFD
  258 0000013A         z_nicht_fuenf
  259 0000013A         
  260 0000013A 2AE6            CMP              ZEHNER, #0xE6 
                                                            ; 4 ? wenn ja -> 5
  261 0000013C D101            BNE              z_nicht_vier
  262 0000013E F04F 02ED       MOV              ZEHNER, #0xED
  263 00000142         z_nicht_vier
  264 00000142         
  265 00000142 2ACF            CMP              ZEHNER, #0xCF 
                                                            ; 3 ? wenn ja -> 4
  266 00000144 D101            BNE              z_nicht_drei
  267 00000146 F04F 02E6       MOV              ZEHNER, #0xE6
  268 0000014A         z_nicht_drei
  269 0000014A         
  270 0000014A 2ADB            CMP              ZEHNER, #0xDB 
                                                            ; 2 ? wenn ja -> 3
  271 0000014C D101            BNE              z_nicht_zwei
  272 0000014E F04F 02CF       MOV              ZEHNER, #0xCF
  273 00000152         z_nicht_zwei
  274 00000152         
  275 00000152 2A86            CMP              ZEHNER, #0x86 
                                                            ; 1 ? wenn ja -> 2
  276 00000154 D101            BNE              z_nicht_eins
  277 00000156 F04F 02DB       MOV              ZEHNER, #0xDB
  278 0000015A         z_nicht_eins
  279 0000015A         
  280 0000015A 2ABF            CMP              ZEHNER, #0xBF 
                                                            ; 0 ? wenn ja -> 1
  281 0000015C D101            BNE              z_nicht_null
  282 0000015E F04F 0286       MOV              ZEHNER, #0x86
  283 00000162         
  284 00000162         z_nicht_null



ARM Macro Assembler    Page 34 


  285 00000162         
  286 00000162 6002            STR              ZEHNER, [R0]
  287 00000164         
  288 00000164 E78F            B                zaehler
  289 00000166         
  290 00000166                 ENDP
  291 00000166                 END
              00 00 4002104C 
              FFFF0000 
              48000800 
              48000014 
              48000810 
Command Line: --debug --xref --diag_suppress=9931,A1950W --cpu=Cortex-M4.fp.sp 
--depend=.\objects\main.d -o.\objects\main.o -ID:\Keil\Pack\Keil\STM32G4xx_DFP\
1.5.0\Drivers\CMSIS\Device\ST\STM32G4xx\Include --predefine="__UVISION_VERSION 
SETA 538" --predefine="STM32G474xx SETA 1" --list=.\listings\main.lst main.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

default 00000040

Symbol: default
   Definitions
      At line 91 in file main.s
   Uses
      At line 110 in file main.s
Comment: default used once
loop 00000060

Symbol: loop
   Definitions
      At line 114 in file main.s
   Uses
      At line 138 in file main.s
      At line 167 in file main.s

main 00000000

Symbol: main
   Definitions
      At line 55 in file main.s
   Uses
      At line 36 in file main.s
Comment: main used once
main_s 00000000

Symbol: main_s
   Definitions
      At line 50 in file main.s
   Uses
      None
Comment: main_s unused
nicht_acht 000000C8

Symbol: nicht_acht
   Definitions
      At line 181 in file main.s
   Uses
      At line 179 in file main.s
Comment: nicht_acht used once
nicht_drei 000000F0

Symbol: nicht_drei
   Definitions
      At line 206 in file main.s
   Uses
      At line 204 in file main.s
Comment: nicht_drei used once
nicht_eins 00000100

Symbol: nicht_eins
   Definitions
      At line 216 in file main.s
   Uses
      At line 214 in file main.s
Comment: nicht_eins used once
nicht_fuenf 000000E0




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

Symbol: nicht_fuenf
   Definitions
      At line 196 in file main.s
   Uses
      At line 194 in file main.s
Comment: nicht_fuenf used once
nicht_neun 000000C0

Symbol: nicht_neun
   Definitions
      At line 176 in file main.s
   Uses
      At line 173 in file main.s
Comment: nicht_neun used once
nicht_null 0000010C

Symbol: nicht_null
   Definitions
      At line 225 in file main.s
   Uses
      At line 175 in file main.s
      At line 219 in file main.s

nicht_sechs 000000D8

Symbol: nicht_sechs
   Definitions
      At line 191 in file main.s
   Uses
      At line 189 in file main.s
Comment: nicht_sechs used once
nicht_sieben 000000D0

Symbol: nicht_sieben
   Definitions
      At line 186 in file main.s
   Uses
      At line 184 in file main.s
Comment: nicht_sieben used once
nicht_vier 000000E8

Symbol: nicht_vier
   Definitions
      At line 201 in file main.s
   Uses
      At line 199 in file main.s
Comment: nicht_vier used once
nicht_zwei 000000F8

Symbol: nicht_zwei
   Definitions
      At line 211 in file main.s
   Uses
      At line 209 in file main.s
Comment: nicht_zwei used once
nullen 00000034

Symbol: nullen
   Definitions



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

      At line 84 in file main.s
   Uses
      At line 136 in file main.s
Comment: nullen used once
schleife 0000008A

Symbol: schleife
   Definitions
      At line 145 in file main.s
   Uses
      At line 162 in file main.s
Comment: schleife used once
z_nicht_acht 00000122

Symbol: z_nicht_acht
   Definitions
      At line 243 in file main.s
   Uses
      At line 241 in file main.s
Comment: z_nicht_acht used once
z_nicht_drei 0000014A

Symbol: z_nicht_drei
   Definitions
      At line 268 in file main.s
   Uses
      At line 266 in file main.s
Comment: z_nicht_drei used once
z_nicht_eins 0000015A

Symbol: z_nicht_eins
   Definitions
      At line 278 in file main.s
   Uses
      At line 276 in file main.s
Comment: z_nicht_eins used once
z_nicht_fuenf 0000013A

Symbol: z_nicht_fuenf
   Definitions
      At line 258 in file main.s
   Uses
      At line 256 in file main.s
Comment: z_nicht_fuenf used once
z_nicht_neun 0000011A

Symbol: z_nicht_neun
   Definitions
      At line 238 in file main.s
   Uses
      At line 235 in file main.s
Comment: z_nicht_neun used once
z_nicht_null 00000162

Symbol: z_nicht_null
   Definitions
      At line 284 in file main.s
   Uses
      At line 229 in file main.s



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Relocatable symbols

      At line 237 in file main.s
      At line 281 in file main.s

z_nicht_sechs 00000132

Symbol: z_nicht_sechs
   Definitions
      At line 253 in file main.s
   Uses
      At line 251 in file main.s
Comment: z_nicht_sechs used once
z_nicht_sieben 0000012A

Symbol: z_nicht_sieben
   Definitions
      At line 248 in file main.s
   Uses
      At line 246 in file main.s
Comment: z_nicht_sieben used once
z_nicht_vier 00000142

Symbol: z_nicht_vier
   Definitions
      At line 263 in file main.s
   Uses
      At line 261 in file main.s
Comment: z_nicht_vier used once
z_nicht_zwei 00000152

Symbol: z_nicht_zwei
   Definitions
      At line 273 in file main.s
   Uses
      At line 271 in file main.s
Comment: z_nicht_zwei used once
zaehler 00000086

Symbol: zaehler
   Definitions
      At line 142 in file main.s
   Uses
      At line 133 in file main.s
      At line 288 in file main.s

zeta 00000110

Symbol: zeta
   Definitions
      At line 232 in file main.s
   Uses
      At line 223 in file main.s
Comment: zeta used once
28 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC12_COMMON_BASE 50000300

Symbol: ADC12_COMMON_BASE
   Definitions
      At line 176 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: ADC12_COMMON_BASE unused
ADC1_BASE 50000000

Symbol: ADC1_BASE
   Definitions
      At line 174 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: ADC1_BASE unused
ADC2_BASE 50000100

Symbol: ADC2_BASE
   Definitions
      At line 175 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: ADC2_BASE unused
ADC345_COMMON_BASE 50000700

Symbol: ADC345_COMMON_BASE
   Definitions
      At line 180 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: ADC345_COMMON_BASE unused
ADC3_BASE 50000400

Symbol: ADC3_BASE
   Definitions
      At line 177 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: ADC3_BASE unused
ADC4_BASE 50000500

Symbol: ADC4_BASE
   Definitions
      At line 178 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: ADC4_BASE unused
ADC5_BASE 50000600

Symbol: ADC5_BASE
   Definitions
      At line 179 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: ADC5_BASE unused
AHB1PERIPH_BASE 40020000

Symbol: AHB1PERIPH_BASE



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 29 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 114 in file STM32G4xx_REG_ASM.inc
      At line 115 in file STM32G4xx_REG_ASM.inc
      At line 116 in file STM32G4xx_REG_ASM.inc
      At line 117 in file STM32G4xx_REG_ASM.inc
      At line 118 in file STM32G4xx_REG_ASM.inc
      At line 119 in file STM32G4xx_REG_ASM.inc
      At line 120 in file STM32G4xx_REG_ASM.inc
      At line 121 in file STM32G4xx_REG_ASM.inc

AHB2PERIPH_BASE 48000000

Symbol: AHB2PERIPH_BASE
   Definitions
      At line 30 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 166 in file STM32G4xx_REG_ASM.inc
      At line 167 in file STM32G4xx_REG_ASM.inc
      At line 168 in file STM32G4xx_REG_ASM.inc
      At line 169 in file STM32G4xx_REG_ASM.inc
      At line 170 in file STM32G4xx_REG_ASM.inc
      At line 171 in file STM32G4xx_REG_ASM.inc
      At line 172 in file STM32G4xx_REG_ASM.inc
      At line 174 in file STM32G4xx_REG_ASM.inc
      At line 175 in file STM32G4xx_REG_ASM.inc
      At line 176 in file STM32G4xx_REG_ASM.inc
      At line 177 in file STM32G4xx_REG_ASM.inc
      At line 178 in file STM32G4xx_REG_ASM.inc
      At line 179 in file STM32G4xx_REG_ASM.inc
      At line 180 in file STM32G4xx_REG_ASM.inc
      At line 182 in file STM32G4xx_REG_ASM.inc
      At line 183 in file STM32G4xx_REG_ASM.inc
      At line 184 in file STM32G4xx_REG_ASM.inc
      At line 185 in file STM32G4xx_REG_ASM.inc
      At line 186 in file STM32G4xx_REG_ASM.inc
      At line 192 in file STM32G4xx_REG_ASM.inc

APB1PERIPH_BASE 40000000

Symbol: APB1PERIPH_BASE
   Definitions
      At line 27 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 40 in file STM32G4xx_REG_ASM.inc
      At line 41 in file STM32G4xx_REG_ASM.inc
      At line 42 in file STM32G4xx_REG_ASM.inc
      At line 43 in file STM32G4xx_REG_ASM.inc
      At line 44 in file STM32G4xx_REG_ASM.inc
      At line 45 in file STM32G4xx_REG_ASM.inc
      At line 46 in file STM32G4xx_REG_ASM.inc
      At line 47 in file STM32G4xx_REG_ASM.inc
      At line 48 in file STM32G4xx_REG_ASM.inc
      At line 49 in file STM32G4xx_REG_ASM.inc
      At line 50 in file STM32G4xx_REG_ASM.inc
      At line 51 in file STM32G4xx_REG_ASM.inc
      At line 52 in file STM32G4xx_REG_ASM.inc
      At line 53 in file STM32G4xx_REG_ASM.inc



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 54 in file STM32G4xx_REG_ASM.inc
      At line 55 in file STM32G4xx_REG_ASM.inc
      At line 56 in file STM32G4xx_REG_ASM.inc
      At line 57 in file STM32G4xx_REG_ASM.inc
      At line 58 in file STM32G4xx_REG_ASM.inc
      At line 59 in file STM32G4xx_REG_ASM.inc
      At line 60 in file STM32G4xx_REG_ASM.inc
      At line 61 in file STM32G4xx_REG_ASM.inc
      At line 62 in file STM32G4xx_REG_ASM.inc
      At line 63 in file STM32G4xx_REG_ASM.inc
      At line 64 in file STM32G4xx_REG_ASM.inc
      At line 65 in file STM32G4xx_REG_ASM.inc
      At line 66 in file STM32G4xx_REG_ASM.inc
      At line 67 in file STM32G4xx_REG_ASM.inc
      At line 68 in file STM32G4xx_REG_ASM.inc
      At line 69 in file STM32G4xx_REG_ASM.inc
      At line 70 in file STM32G4xx_REG_ASM.inc
      At line 71 in file STM32G4xx_REG_ASM.inc

APB2PERIPH_BASE 40010000

Symbol: APB2PERIPH_BASE
   Definitions
      At line 28 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 74 in file STM32G4xx_REG_ASM.inc
      At line 75 in file STM32G4xx_REG_ASM.inc
      At line 76 in file STM32G4xx_REG_ASM.inc
      At line 77 in file STM32G4xx_REG_ASM.inc
      At line 78 in file STM32G4xx_REG_ASM.inc
      At line 79 in file STM32G4xx_REG_ASM.inc
      At line 80 in file STM32G4xx_REG_ASM.inc
      At line 81 in file STM32G4xx_REG_ASM.inc
      At line 82 in file STM32G4xx_REG_ASM.inc
      At line 83 in file STM32G4xx_REG_ASM.inc
      At line 84 in file STM32G4xx_REG_ASM.inc
      At line 85 in file STM32G4xx_REG_ASM.inc
      At line 86 in file STM32G4xx_REG_ASM.inc
      At line 87 in file STM32G4xx_REG_ASM.inc
      At line 88 in file STM32G4xx_REG_ASM.inc
      At line 89 in file STM32G4xx_REG_ASM.inc
      At line 91 in file STM32G4xx_REG_ASM.inc
      At line 92 in file STM32G4xx_REG_ASM.inc
      At line 93 in file STM32G4xx_REG_ASM.inc
      At line 94 in file STM32G4xx_REG_ASM.inc
      At line 95 in file STM32G4xx_REG_ASM.inc
      At line 96 in file STM32G4xx_REG_ASM.inc
      At line 97 in file STM32G4xx_REG_ASM.inc
      At line 98 in file STM32G4xx_REG_ASM.inc
      At line 99 in file STM32G4xx_REG_ASM.inc
      At line 100 in file STM32G4xx_REG_ASM.inc
      At line 101 in file STM32G4xx_REG_ASM.inc
      At line 104 in file STM32G4xx_REG_ASM.inc

CCMSRAM_BASE 10000000

Symbol: CCMSRAM_BASE
   Definitions
      At line 7 in file STM32G4xx_REG_ASM.inc



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: CCMSRAM_BASE unused
CCMSRAM_BB_BASE 22300000

Symbol: CCMSRAM_BB_BASE
   Definitions
      At line 16 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: CCMSRAM_BB_BASE unused
CCMSRAM_SIZE 00008000

Symbol: CCMSRAM_SIZE
   Definitions
      At line 24 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: CCMSRAM_SIZE unused
COMP1_BASE 40010200

Symbol: COMP1_BASE
   Definitions
      At line 76 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: COMP1_BASE unused
COMP2_BASE 40010204

Symbol: COMP2_BASE
   Definitions
      At line 77 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: COMP2_BASE unused
COMP3_BASE 40010208

Symbol: COMP3_BASE
   Definitions
      At line 78 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: COMP3_BASE unused
COMP4_BASE 4001020C

Symbol: COMP4_BASE
   Definitions
      At line 79 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: COMP4_BASE unused
COMP5_BASE 40010210

Symbol: COMP5_BASE
   Definitions
      At line 80 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: COMP5_BASE unused



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

COMP6_BASE 40010214

Symbol: COMP6_BASE
   Definitions
      At line 81 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: COMP6_BASE unused
COMP7_BASE 40010218

Symbol: COMP7_BASE
   Definitions
      At line 82 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: COMP7_BASE unused
CORDIC_BASE 40020C00

Symbol: CORDIC_BASE
   Definitions
      At line 117 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: CORDIC_BASE unused
CRC_BASE 40023000

Symbol: CRC_BASE
   Definitions
      At line 121 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: CRC_BASE unused
CRS_BASE 40002000

Symbol: CRS_BASE
   Definitions
      At line 46 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: CRS_BASE unused
DAC1_BASE 50000800

Symbol: DAC1_BASE
   Definitions
      At line 183 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DAC1_BASE unused
DAC2_BASE 50000C00

Symbol: DAC2_BASE
   Definitions
      At line 184 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DAC2_BASE unused
DAC3_BASE 50001000

Symbol: DAC3_BASE



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 185 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DAC3_BASE unused
DAC4_BASE 50001400

Symbol: DAC4_BASE
   Definitions
      At line 186 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DAC4_BASE unused
DAC_BASE 50000800

Symbol: DAC_BASE
   Definitions
      At line 182 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DAC_BASE unused
DBGMCU_BASE E0042000

Symbol: DBGMCU_BASE
   Definitions
      At line 194 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DBGMCU_BASE unused
DMA1_BASE 40020000

Symbol: DMA1_BASE
   Definitions
      At line 114 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 123 in file STM32G4xx_REG_ASM.inc
      At line 124 in file STM32G4xx_REG_ASM.inc
      At line 125 in file STM32G4xx_REG_ASM.inc
      At line 126 in file STM32G4xx_REG_ASM.inc
      At line 127 in file STM32G4xx_REG_ASM.inc
      At line 128 in file STM32G4xx_REG_ASM.inc
      At line 129 in file STM32G4xx_REG_ASM.inc
      At line 130 in file STM32G4xx_REG_ASM.inc

DMA1_Channel1_BASE 40020008

Symbol: DMA1_Channel1_BASE
   Definitions
      At line 123 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA1_Channel1_BASE unused
DMA1_Channel2_BASE 4002001C

Symbol: DMA1_Channel2_BASE
   Definitions
      At line 124 in file STM32G4xx_REG_ASM.inc
   Uses
      None



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Comment: DMA1_Channel2_BASE unused
DMA1_Channel3_BASE 40020030

Symbol: DMA1_Channel3_BASE
   Definitions
      At line 125 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA1_Channel3_BASE unused
DMA1_Channel4_BASE 40020044

Symbol: DMA1_Channel4_BASE
   Definitions
      At line 126 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA1_Channel4_BASE unused
DMA1_Channel5_BASE 40020058

Symbol: DMA1_Channel5_BASE
   Definitions
      At line 127 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA1_Channel5_BASE unused
DMA1_Channel6_BASE 4002006C

Symbol: DMA1_Channel6_BASE
   Definitions
      At line 128 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA1_Channel6_BASE unused
DMA1_Channel7_BASE 40020080

Symbol: DMA1_Channel7_BASE
   Definitions
      At line 129 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA1_Channel7_BASE unused
DMA1_Channel8_BASE 40020094

Symbol: DMA1_Channel8_BASE
   Definitions
      At line 130 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA1_Channel8_BASE unused
DMA2_BASE 40020400

Symbol: DMA2_BASE
   Definitions
      At line 115 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 132 in file STM32G4xx_REG_ASM.inc
      At line 133 in file STM32G4xx_REG_ASM.inc
      At line 134 in file STM32G4xx_REG_ASM.inc
      At line 135 in file STM32G4xx_REG_ASM.inc



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

      At line 136 in file STM32G4xx_REG_ASM.inc
      At line 137 in file STM32G4xx_REG_ASM.inc
      At line 138 in file STM32G4xx_REG_ASM.inc
      At line 139 in file STM32G4xx_REG_ASM.inc

DMA2_Channel1_BASE 40020408

Symbol: DMA2_Channel1_BASE
   Definitions
      At line 132 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA2_Channel1_BASE unused
DMA2_Channel2_BASE 4002041C

Symbol: DMA2_Channel2_BASE
   Definitions
      At line 133 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA2_Channel2_BASE unused
DMA2_Channel3_BASE 40020430

Symbol: DMA2_Channel3_BASE
   Definitions
      At line 134 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA2_Channel3_BASE unused
DMA2_Channel4_BASE 40020444

Symbol: DMA2_Channel4_BASE
   Definitions
      At line 135 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA2_Channel4_BASE unused
DMA2_Channel5_BASE 40020458

Symbol: DMA2_Channel5_BASE
   Definitions
      At line 136 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA2_Channel5_BASE unused
DMA2_Channel6_BASE 4002046C

Symbol: DMA2_Channel6_BASE
   Definitions
      At line 137 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA2_Channel6_BASE unused
DMA2_Channel7_BASE 40020480

Symbol: DMA2_Channel7_BASE
   Definitions
      At line 138 in file STM32G4xx_REG_ASM.inc
   Uses



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

      None
Comment: DMA2_Channel7_BASE unused
DMA2_Channel8_BASE 40020494

Symbol: DMA2_Channel8_BASE
   Definitions
      At line 139 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMA2_Channel8_BASE unused
DMAMUX1_BASE 40020800

Symbol: DMAMUX1_BASE
   Definitions
      At line 116 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 141 in file STM32G4xx_REG_ASM.inc
      At line 142 in file STM32G4xx_REG_ASM.inc
      At line 143 in file STM32G4xx_REG_ASM.inc
      At line 144 in file STM32G4xx_REG_ASM.inc
      At line 145 in file STM32G4xx_REG_ASM.inc
      At line 146 in file STM32G4xx_REG_ASM.inc
      At line 147 in file STM32G4xx_REG_ASM.inc
      At line 148 in file STM32G4xx_REG_ASM.inc
      At line 149 in file STM32G4xx_REG_ASM.inc
      At line 150 in file STM32G4xx_REG_ASM.inc
      At line 151 in file STM32G4xx_REG_ASM.inc
      At line 152 in file STM32G4xx_REG_ASM.inc
      At line 153 in file STM32G4xx_REG_ASM.inc
      At line 154 in file STM32G4xx_REG_ASM.inc
      At line 155 in file STM32G4xx_REG_ASM.inc
      At line 156 in file STM32G4xx_REG_ASM.inc
      At line 157 in file STM32G4xx_REG_ASM.inc
      At line 158 in file STM32G4xx_REG_ASM.inc
      At line 159 in file STM32G4xx_REG_ASM.inc
      At line 160 in file STM32G4xx_REG_ASM.inc
      At line 162 in file STM32G4xx_REG_ASM.inc
      At line 163 in file STM32G4xx_REG_ASM.inc

DMAMUX1_Channel0_BASE 40020800

Symbol: DMAMUX1_Channel0_BASE
   Definitions
      At line 141 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel0_BASE unused
DMAMUX1_Channel10_BASE 40020828

Symbol: DMAMUX1_Channel10_BASE
   Definitions
      At line 151 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel10_BASE unused
DMAMUX1_Channel11_BASE 4002082C

Symbol: DMAMUX1_Channel11_BASE
   Definitions



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

      At line 152 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel11_BASE unused
DMAMUX1_Channel12_BASE 40020830

Symbol: DMAMUX1_Channel12_BASE
   Definitions
      At line 153 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel12_BASE unused
DMAMUX1_Channel13_BASE 40020834

Symbol: DMAMUX1_Channel13_BASE
   Definitions
      At line 154 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel13_BASE unused
DMAMUX1_Channel14_BASE 40020838

Symbol: DMAMUX1_Channel14_BASE
   Definitions
      At line 155 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel14_BASE unused
DMAMUX1_Channel15_BASE 4002083C

Symbol: DMAMUX1_Channel15_BASE
   Definitions
      At line 156 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel15_BASE unused
DMAMUX1_Channel1_BASE 40020804

Symbol: DMAMUX1_Channel1_BASE
   Definitions
      At line 142 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel1_BASE unused
DMAMUX1_Channel2_BASE 40020808

Symbol: DMAMUX1_Channel2_BASE
   Definitions
      At line 143 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel2_BASE unused
DMAMUX1_Channel3_BASE 4002080C

Symbol: DMAMUX1_Channel3_BASE
   Definitions
      At line 144 in file STM32G4xx_REG_ASM.inc
   Uses
      None



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

Comment: DMAMUX1_Channel3_BASE unused
DMAMUX1_Channel4_BASE 40020810

Symbol: DMAMUX1_Channel4_BASE
   Definitions
      At line 145 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel4_BASE unused
DMAMUX1_Channel5_BASE 40020814

Symbol: DMAMUX1_Channel5_BASE
   Definitions
      At line 146 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel5_BASE unused
DMAMUX1_Channel6_BASE 40020818

Symbol: DMAMUX1_Channel6_BASE
   Definitions
      At line 147 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel6_BASE unused
DMAMUX1_Channel7_BASE 4002081C

Symbol: DMAMUX1_Channel7_BASE
   Definitions
      At line 148 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel7_BASE unused
DMAMUX1_Channel8_BASE 40020820

Symbol: DMAMUX1_Channel8_BASE
   Definitions
      At line 149 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel8_BASE unused
DMAMUX1_Channel9_BASE 40020824

Symbol: DMAMUX1_Channel9_BASE
   Definitions
      At line 150 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_Channel9_BASE unused
DMAMUX1_ChannelStatus_BASE 40020880

Symbol: DMAMUX1_ChannelStatus_BASE
   Definitions
      At line 162 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_ChannelStatus_BASE unused
DMAMUX1_RequestGenStatus_BASE 40020940




ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

Symbol: DMAMUX1_RequestGenStatus_BASE
   Definitions
      At line 163 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_RequestGenStatus_BASE unused
DMAMUX1_RequestGenerator0_BASE 40020900

Symbol: DMAMUX1_RequestGenerator0_BASE
   Definitions
      At line 157 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_RequestGenerator0_BASE unused
DMAMUX1_RequestGenerator1_BASE 40020904

Symbol: DMAMUX1_RequestGenerator1_BASE
   Definitions
      At line 158 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_RequestGenerator1_BASE unused
DMAMUX1_RequestGenerator2_BASE 40020908

Symbol: DMAMUX1_RequestGenerator2_BASE
   Definitions
      At line 159 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_RequestGenerator2_BASE unused
DMAMUX1_RequestGenerator3_BASE 4002090C

Symbol: DMAMUX1_RequestGenerator3_BASE
   Definitions
      At line 160 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: DMAMUX1_RequestGenerator3_BASE unused
EXTI_BASE 40010400

Symbol: EXTI_BASE
   Definitions
      At line 91 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: EXTI_BASE unused
FDCAN1_BASE 40006400

Symbol: FDCAN1_BASE
   Definitions
      At line 61 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FDCAN1_BASE unused
FDCAN2_BASE 40006800

Symbol: FDCAN2_BASE
   Definitions
      At line 63 in file STM32G4xx_REG_ASM.inc



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: FDCAN2_BASE unused
FDCAN3_BASE 40006C00

Symbol: FDCAN3_BASE
   Definitions
      At line 64 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FDCAN3_BASE unused
FDCAN_CONFIG_BASE 40006500

Symbol: FDCAN_CONFIG_BASE
   Definitions
      At line 62 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FDCAN_CONFIG_BASE unused
FLASHSIZE_BASE 1FFF75E0

Symbol: FLASHSIZE_BASE
   Definitions
      At line 198 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FLASHSIZE_BASE unused
FLASH_BASE 08000000

Symbol: FLASH_BASE
   Definitions
      At line 4 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FLASH_BASE unused
FLASH_R_BASE 40022000

Symbol: FLASH_R_BASE
   Definitions
      At line 120 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FLASH_R_BASE unused
FMAC_BASE 40021400

Symbol: FMAC_BASE
   Definitions
      At line 119 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FMAC_BASE unused
FMC_BANK1 60000000

Symbol: FMC_BANK1
   Definitions
      At line 32 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 33 in file STM32G4xx_REG_ASM.inc
      At line 34 in file STM32G4xx_REG_ASM.inc



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

      At line 35 in file STM32G4xx_REG_ASM.inc
      At line 36 in file STM32G4xx_REG_ASM.inc

FMC_BANK1_1 60000000

Symbol: FMC_BANK1_1
   Definitions
      At line 33 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FMC_BANK1_1 unused
FMC_BANK1_2 64000000

Symbol: FMC_BANK1_2
   Definitions
      At line 34 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FMC_BANK1_2 unused
FMC_BANK1_3 68000000

Symbol: FMC_BANK1_3
   Definitions
      At line 35 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FMC_BANK1_3 unused
FMC_BANK1_4 6C000000

Symbol: FMC_BANK1_4
   Definitions
      At line 36 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FMC_BANK1_4 unused
FMC_BANK3 80000000

Symbol: FMC_BANK3
   Definitions
      At line 37 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FMC_BANK3 unused
FMC_BASE 60000000

Symbol: FMC_BASE
   Definitions
      At line 9 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 32 in file STM32G4xx_REG_ASM.inc
      At line 37 in file STM32G4xx_REG_ASM.inc

FMC_Bank1E_R_BASE A0000104

Symbol: FMC_Bank1E_R_BASE
   Definitions
      At line 190 in file STM32G4xx_REG_ASM.inc
   Uses
      None



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

Comment: FMC_Bank1E_R_BASE unused
FMC_Bank1_R_BASE A0000000

Symbol: FMC_Bank1_R_BASE
   Definitions
      At line 189 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FMC_Bank1_R_BASE unused
FMC_Bank3_R_BASE A0000080

Symbol: FMC_Bank3_R_BASE
   Definitions
      At line 191 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: FMC_Bank3_R_BASE unused
FMC_R_BASE A0000000

Symbol: FMC_R_BASE
   Definitions
      At line 12 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 189 in file STM32G4xx_REG_ASM.inc
      At line 190 in file STM32G4xx_REG_ASM.inc
      At line 191 in file STM32G4xx_REG_ASM.inc

GPIOA_AFR0 48000020

Symbol: GPIOA_AFR0
   Definitions
      At line 332 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOA_AFR0 unused
GPIOA_AFR1 48000024

Symbol: GPIOA_AFR1
   Definitions
      At line 333 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOA_AFR1 unused
GPIOA_BASE 48000000

Symbol: GPIOA_BASE
   Definitions
      At line 166 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 324 in file STM32G4xx_REG_ASM.inc
      At line 325 in file STM32G4xx_REG_ASM.inc
      At line 326 in file STM32G4xx_REG_ASM.inc
      At line 327 in file STM32G4xx_REG_ASM.inc
      At line 328 in file STM32G4xx_REG_ASM.inc
      At line 329 in file STM32G4xx_REG_ASM.inc
      At line 330 in file STM32G4xx_REG_ASM.inc
      At line 331 in file STM32G4xx_REG_ASM.inc
      At line 332 in file STM32G4xx_REG_ASM.inc
      At line 333 in file STM32G4xx_REG_ASM.inc



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

      At line 334 in file STM32G4xx_REG_ASM.inc

GPIOA_BRR 48000028

Symbol: GPIOA_BRR
   Definitions
      At line 334 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOA_BRR unused
GPIOA_BSRR 48000018

Symbol: GPIOA_BSRR
   Definitions
      At line 330 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOA_BSRR unused
GPIOA_IDR 48000010

Symbol: GPIOA_IDR
   Definitions
      At line 328 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOA_IDR unused
GPIOA_LCKR 4800001C

Symbol: GPIOA_LCKR
   Definitions
      At line 331 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOA_LCKR unused
GPIOA_MODER 48000000

Symbol: GPIOA_MODER
   Definitions
      At line 324 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 65 in file main.s
Comment: GPIOA_MODER used once
GPIOA_ODR 48000014

Symbol: GPIOA_ODR
   Definitions
      At line 329 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 92 in file main.s
      At line 99 in file main.s
      At line 115 in file main.s
      At line 122 in file main.s
      At line 146 in file main.s
      At line 153 in file main.s
      At line 169 in file main.s

GPIOA_OSPEEDR 48000008

Symbol: GPIOA_OSPEEDR



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 326 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOA_OSPEEDR unused
GPIOA_OTYPER 48000004

Symbol: GPIOA_OTYPER
   Definitions
      At line 325 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOA_OTYPER unused
GPIOA_PUPDR 4800000C

Symbol: GPIOA_PUPDR
   Definitions
      At line 327 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOA_PUPDR unused
GPIOB_AFR0 48000420

Symbol: GPIOB_AFR0
   Definitions
      At line 347 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOB_AFR0 unused
GPIOB_AFR1 48000424

Symbol: GPIOB_AFR1
   Definitions
      At line 348 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOB_AFR1 unused
GPIOB_BASE 48000400

Symbol: GPIOB_BASE
   Definitions
      At line 167 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 339 in file STM32G4xx_REG_ASM.inc
      At line 340 in file STM32G4xx_REG_ASM.inc
      At line 341 in file STM32G4xx_REG_ASM.inc
      At line 342 in file STM32G4xx_REG_ASM.inc
      At line 343 in file STM32G4xx_REG_ASM.inc
      At line 344 in file STM32G4xx_REG_ASM.inc
      At line 345 in file STM32G4xx_REG_ASM.inc
      At line 346 in file STM32G4xx_REG_ASM.inc
      At line 347 in file STM32G4xx_REG_ASM.inc
      At line 348 in file STM32G4xx_REG_ASM.inc
      At line 349 in file STM32G4xx_REG_ASM.inc

GPIOB_BRR 48000428

Symbol: GPIOB_BRR
   Definitions



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

      At line 349 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOB_BRR unused
GPIOB_BSRR 48000418

Symbol: GPIOB_BSRR
   Definitions
      At line 345 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOB_BSRR unused
GPIOB_IDR 48000410

Symbol: GPIOB_IDR
   Definitions
      At line 343 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOB_IDR unused
GPIOB_LCKR 4800041C

Symbol: GPIOB_LCKR
   Definitions
      At line 346 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOB_LCKR unused
GPIOB_MODER 48000400

Symbol: GPIOB_MODER
   Definitions
      At line 339 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOB_MODER unused
GPIOB_ODR 48000414

Symbol: GPIOB_ODR
   Definitions
      At line 344 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOB_ODR unused
GPIOB_OSPEEDR 48000408

Symbol: GPIOB_OSPEEDR
   Definitions
      At line 341 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOB_OSPEEDR unused
GPIOB_OTYPER 48000404

Symbol: GPIOB_OTYPER
   Definitions
      At line 340 in file STM32G4xx_REG_ASM.inc
   Uses
      None



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

Comment: GPIOB_OTYPER unused
GPIOB_PUPDR 4800040C

Symbol: GPIOB_PUPDR
   Definitions
      At line 342 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOB_PUPDR unused
GPIOC_AFR0 48000820

Symbol: GPIOC_AFR0
   Definitions
      At line 363 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOC_AFR0 unused
GPIOC_AFR1 48000824

Symbol: GPIOC_AFR1
   Definitions
      At line 364 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOC_AFR1 unused
GPIOC_BASE 48000800

Symbol: GPIOC_BASE
   Definitions
      At line 168 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 355 in file STM32G4xx_REG_ASM.inc
      At line 356 in file STM32G4xx_REG_ASM.inc
      At line 357 in file STM32G4xx_REG_ASM.inc
      At line 358 in file STM32G4xx_REG_ASM.inc
      At line 359 in file STM32G4xx_REG_ASM.inc
      At line 360 in file STM32G4xx_REG_ASM.inc
      At line 361 in file STM32G4xx_REG_ASM.inc
      At line 362 in file STM32G4xx_REG_ASM.inc
      At line 363 in file STM32G4xx_REG_ASM.inc
      At line 364 in file STM32G4xx_REG_ASM.inc
      At line 365 in file STM32G4xx_REG_ASM.inc

GPIOC_BRR 48000828

Symbol: GPIOC_BRR
   Definitions
      At line 365 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOC_BRR unused
GPIOC_BSRR 48000818

Symbol: GPIOC_BSRR
   Definitions
      At line 361 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOC_BSRR unused



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols

GPIOC_IDR 48000810

Symbol: GPIOC_IDR
   Definitions
      At line 359 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 106 in file main.s
      At line 129 in file main.s
      At line 164 in file main.s

GPIOC_LCKR 4800081C

Symbol: GPIOC_LCKR
   Definitions
      At line 362 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOC_LCKR unused
GPIOC_MODER 48000800

Symbol: GPIOC_MODER
   Definitions
      At line 355 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 76 in file main.s
Comment: GPIOC_MODER used once
GPIOC_ODR 48000814

Symbol: GPIOC_ODR
   Definitions
      At line 360 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOC_ODR unused
GPIOC_OSPEEDR 48000808

Symbol: GPIOC_OSPEEDR
   Definitions
      At line 357 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOC_OSPEEDR unused
GPIOC_OTYPER 48000804

Symbol: GPIOC_OTYPER
   Definitions
      At line 356 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOC_OTYPER unused
GPIOC_PUPDR 4800080C

Symbol: GPIOC_PUPDR
   Definitions
      At line 358 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOC_PUPDR unused
GPIOD_AFR0 48000C20



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols


Symbol: GPIOD_AFR0
   Definitions
      At line 378 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_AFR0 unused
GPIOD_AFR1 48000C24

Symbol: GPIOD_AFR1
   Definitions
      At line 379 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_AFR1 unused
GPIOD_BASE 48000C00

Symbol: GPIOD_BASE
   Definitions
      At line 169 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 370 in file STM32G4xx_REG_ASM.inc
      At line 371 in file STM32G4xx_REG_ASM.inc
      At line 372 in file STM32G4xx_REG_ASM.inc
      At line 373 in file STM32G4xx_REG_ASM.inc
      At line 374 in file STM32G4xx_REG_ASM.inc
      At line 375 in file STM32G4xx_REG_ASM.inc
      At line 376 in file STM32G4xx_REG_ASM.inc
      At line 377 in file STM32G4xx_REG_ASM.inc
      At line 378 in file STM32G4xx_REG_ASM.inc
      At line 379 in file STM32G4xx_REG_ASM.inc
      At line 380 in file STM32G4xx_REG_ASM.inc

GPIOD_BRR 48000C28

Symbol: GPIOD_BRR
   Definitions
      At line 380 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_BRR unused
GPIOD_BSRR 48000C18

Symbol: GPIOD_BSRR
   Definitions
      At line 376 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_BSRR unused
GPIOD_IDR 48000C10

Symbol: GPIOD_IDR
   Definitions
      At line 374 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_IDR unused
GPIOD_LCKR 48000C1C




ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIOD_LCKR
   Definitions
      At line 377 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_LCKR unused
GPIOD_MODER 48000C00

Symbol: GPIOD_MODER
   Definitions
      At line 370 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_MODER unused
GPIOD_ODR 48000C14

Symbol: GPIOD_ODR
   Definitions
      At line 375 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_ODR unused
GPIOD_OSPEEDR 48000C08

Symbol: GPIOD_OSPEEDR
   Definitions
      At line 372 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_OSPEEDR unused
GPIOD_OTYPER 48000C04

Symbol: GPIOD_OTYPER
   Definitions
      At line 371 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_OTYPER unused
GPIOD_PUPDR 48000C0C

Symbol: GPIOD_PUPDR
   Definitions
      At line 373 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOD_PUPDR unused
GPIOE_AFR0 48001020

Symbol: GPIOE_AFR0
   Definitions
      At line 394 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOE_AFR0 unused
GPIOE_AFR1 48001024

Symbol: GPIOE_AFR1
   Definitions
      At line 395 in file STM32G4xx_REG_ASM.inc



ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: GPIOE_AFR1 unused
GPIOE_BASE 48001000

Symbol: GPIOE_BASE
   Definitions
      At line 170 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 386 in file STM32G4xx_REG_ASM.inc
      At line 387 in file STM32G4xx_REG_ASM.inc
      At line 388 in file STM32G4xx_REG_ASM.inc
      At line 389 in file STM32G4xx_REG_ASM.inc
      At line 390 in file STM32G4xx_REG_ASM.inc
      At line 391 in file STM32G4xx_REG_ASM.inc
      At line 392 in file STM32G4xx_REG_ASM.inc
      At line 393 in file STM32G4xx_REG_ASM.inc
      At line 394 in file STM32G4xx_REG_ASM.inc
      At line 395 in file STM32G4xx_REG_ASM.inc
      At line 396 in file STM32G4xx_REG_ASM.inc

GPIOE_BRR 48001028

Symbol: GPIOE_BRR
   Definitions
      At line 396 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOE_BRR unused
GPIOE_BSRR 48001018

Symbol: GPIOE_BSRR
   Definitions
      At line 392 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOE_BSRR unused
GPIOE_IDR 48001010

Symbol: GPIOE_IDR
   Definitions
      At line 390 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOE_IDR unused
GPIOE_LCKR 4800101C

Symbol: GPIOE_LCKR
   Definitions
      At line 393 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOE_LCKR unused
GPIOE_MODER 48001000

Symbol: GPIOE_MODER
   Definitions
      At line 386 in file STM32G4xx_REG_ASM.inc
   Uses



ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

      None
Comment: GPIOE_MODER unused
GPIOE_ODR 48001014

Symbol: GPIOE_ODR
   Definitions
      At line 391 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOE_ODR unused
GPIOE_OSPEEDR 48001008

Symbol: GPIOE_OSPEEDR
   Definitions
      At line 388 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOE_OSPEEDR unused
GPIOE_OTYPER 48001004

Symbol: GPIOE_OTYPER
   Definitions
      At line 387 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOE_OTYPER unused
GPIOE_PUPDR 4800100C

Symbol: GPIOE_PUPDR
   Definitions
      At line 389 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOE_PUPDR unused
GPIOF_AFR0 48001420

Symbol: GPIOF_AFR0
   Definitions
      At line 410 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_AFR0 unused
GPIOF_AFR1 48001424

Symbol: GPIOF_AFR1
   Definitions
      At line 411 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_AFR1 unused
GPIOF_BASE 48001400

Symbol: GPIOF_BASE
   Definitions
      At line 171 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 402 in file STM32G4xx_REG_ASM.inc
      At line 403 in file STM32G4xx_REG_ASM.inc
      At line 404 in file STM32G4xx_REG_ASM.inc



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

      At line 405 in file STM32G4xx_REG_ASM.inc
      At line 406 in file STM32G4xx_REG_ASM.inc
      At line 407 in file STM32G4xx_REG_ASM.inc
      At line 408 in file STM32G4xx_REG_ASM.inc
      At line 409 in file STM32G4xx_REG_ASM.inc
      At line 410 in file STM32G4xx_REG_ASM.inc
      At line 411 in file STM32G4xx_REG_ASM.inc
      At line 412 in file STM32G4xx_REG_ASM.inc

GPIOF_BRR 48001428

Symbol: GPIOF_BRR
   Definitions
      At line 412 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_BRR unused
GPIOF_BSRR 48001418

Symbol: GPIOF_BSRR
   Definitions
      At line 408 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_BSRR unused
GPIOF_IDR 48001410

Symbol: GPIOF_IDR
   Definitions
      At line 406 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_IDR unused
GPIOF_LCKR 4800141C

Symbol: GPIOF_LCKR
   Definitions
      At line 409 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_LCKR unused
GPIOF_MODER 48001400

Symbol: GPIOF_MODER
   Definitions
      At line 402 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_MODER unused
GPIOF_ODR 48001414

Symbol: GPIOF_ODR
   Definitions
      At line 407 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_ODR unused
GPIOF_OSPEEDR 48001408




ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIOF_OSPEEDR
   Definitions
      At line 404 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_OSPEEDR unused
GPIOF_OTYPER 48001404

Symbol: GPIOF_OTYPER
   Definitions
      At line 403 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_OTYPER unused
GPIOF_PUPDR 4800140C

Symbol: GPIOF_PUPDR
   Definitions
      At line 405 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOF_PUPDR unused
GPIOG_AFR0 48001820

Symbol: GPIOG_AFR0
   Definitions
      At line 425 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOG_AFR0 unused
GPIOG_AFR1 48001824

Symbol: GPIOG_AFR1
   Definitions
      At line 426 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOG_AFR1 unused
GPIOG_BASE 48001800

Symbol: GPIOG_BASE
   Definitions
      At line 172 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 417 in file STM32G4xx_REG_ASM.inc
      At line 418 in file STM32G4xx_REG_ASM.inc
      At line 419 in file STM32G4xx_REG_ASM.inc
      At line 420 in file STM32G4xx_REG_ASM.inc
      At line 421 in file STM32G4xx_REG_ASM.inc
      At line 422 in file STM32G4xx_REG_ASM.inc
      At line 423 in file STM32G4xx_REG_ASM.inc
      At line 424 in file STM32G4xx_REG_ASM.inc
      At line 425 in file STM32G4xx_REG_ASM.inc
      At line 426 in file STM32G4xx_REG_ASM.inc
      At line 427 in file STM32G4xx_REG_ASM.inc

GPIOG_BRR 48001828

Symbol: GPIOG_BRR



ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 427 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOG_BRR unused
GPIOG_BSRR 48001818

Symbol: GPIOG_BSRR
   Definitions
      At line 423 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOG_BSRR unused
GPIOG_IDR 48001810

Symbol: GPIOG_IDR
   Definitions
      At line 421 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOG_IDR unused
GPIOG_LCKR 4800181C

Symbol: GPIOG_LCKR
   Definitions
      At line 424 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOG_LCKR unused
GPIOG_MODER 48001800

Symbol: GPIOG_MODER
   Definitions
      At line 417 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOG_MODER unused
GPIOG_ODR 48001814

Symbol: GPIOG_ODR
   Definitions
      At line 422 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOG_ODR unused
GPIOG_OSPEEDR 48001808

Symbol: GPIOG_OSPEEDR
   Definitions
      At line 419 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOG_OSPEEDR unused
GPIOG_OTYPER 48001804

Symbol: GPIOG_OTYPER
   Definitions
      At line 418 in file STM32G4xx_REG_ASM.inc
   Uses



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols

      None
Comment: GPIOG_OTYPER unused
GPIOG_PUPDR 4800180C

Symbol: GPIOG_PUPDR
   Definitions
      At line 420 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: GPIOG_PUPDR unused
HRTIM1_BASE 40016800

Symbol: HRTIM1_BASE
   Definitions
      At line 104 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 105 in file STM32G4xx_REG_ASM.inc
      At line 106 in file STM32G4xx_REG_ASM.inc
      At line 107 in file STM32G4xx_REG_ASM.inc
      At line 108 in file STM32G4xx_REG_ASM.inc
      At line 109 in file STM32G4xx_REG_ASM.inc
      At line 110 in file STM32G4xx_REG_ASM.inc
      At line 111 in file STM32G4xx_REG_ASM.inc

HRTIM1_COMMON_BASE 40016B80

Symbol: HRTIM1_COMMON_BASE
   Definitions
      At line 111 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: HRTIM1_COMMON_BASE unused
HRTIM1_TIMA_BASE 40016880

Symbol: HRTIM1_TIMA_BASE
   Definitions
      At line 105 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: HRTIM1_TIMA_BASE unused
HRTIM1_TIMB_BASE 40016900

Symbol: HRTIM1_TIMB_BASE
   Definitions
      At line 106 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: HRTIM1_TIMB_BASE unused
HRTIM1_TIMC_BASE 40016980

Symbol: HRTIM1_TIMC_BASE
   Definitions
      At line 107 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: HRTIM1_TIMC_BASE unused
HRTIM1_TIMD_BASE 40016A00

Symbol: HRTIM1_TIMD_BASE



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 108 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: HRTIM1_TIMD_BASE unused
HRTIM1_TIME_BASE 40016A80

Symbol: HRTIM1_TIME_BASE
   Definitions
      At line 109 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: HRTIM1_TIME_BASE unused
HRTIM1_TIMF_BASE 40016B00

Symbol: HRTIM1_TIMF_BASE
   Definitions
      At line 110 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: HRTIM1_TIMF_BASE unused
I2C1_BASE 40005400

Symbol: I2C1_BASE
   Definitions
      At line 57 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: I2C1_BASE unused
I2C2_BASE 40005800

Symbol: I2C2_BASE
   Definitions
      At line 58 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: I2C2_BASE unused
I2C3_BASE 40007800

Symbol: I2C3_BASE
   Definitions
      At line 66 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: I2C3_BASE unused
I2C4_BASE 40008400

Symbol: I2C4_BASE
   Definitions
      At line 69 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: I2C4_BASE unused
IWDG_BASE 40003000

Symbol: IWDG_BASE
   Definitions
      At line 50 in file STM32G4xx_REG_ASM.inc
   Uses



ARM Macro Assembler    Page 30 Alphabetic symbol ordering
Absolute symbols

      None
Comment: IWDG_BASE unused
LPTIM1_BASE 40007C00

Symbol: LPTIM1_BASE
   Definitions
      At line 67 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: LPTIM1_BASE unused
LPUART1_BASE 40008000

Symbol: LPUART1_BASE
   Definitions
      At line 68 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: LPUART1_BASE unused
OPAMP1_BASE 40010300

Symbol: OPAMP1_BASE
   Definitions
      At line 84 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: OPAMP1_BASE unused
OPAMP2_BASE 40010304

Symbol: OPAMP2_BASE
   Definitions
      At line 85 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: OPAMP2_BASE unused
OPAMP3_BASE 40010308

Symbol: OPAMP3_BASE
   Definitions
      At line 86 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: OPAMP3_BASE unused
OPAMP4_BASE 4001030C

Symbol: OPAMP4_BASE
   Definitions
      At line 87 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: OPAMP4_BASE unused
OPAMP5_BASE 40010310

Symbol: OPAMP5_BASE
   Definitions
      At line 88 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: OPAMP5_BASE unused
OPAMP6_BASE 40010314



ARM Macro Assembler    Page 31 Alphabetic symbol ordering
Absolute symbols


Symbol: OPAMP6_BASE
   Definitions
      At line 89 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: OPAMP6_BASE unused
OPAMP_BASE 40010300

Symbol: OPAMP_BASE
   Definitions
      At line 83 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: OPAMP_BASE unused
PACKAGE_BASE 1FFF7500

Symbol: PACKAGE_BASE
   Definitions
      At line 196 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: PACKAGE_BASE unused
PERIPH_BASE 40000000

Symbol: PERIPH_BASE
   Definitions
      At line 8 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 27 in file STM32G4xx_REG_ASM.inc
      At line 28 in file STM32G4xx_REG_ASM.inc
      At line 29 in file STM32G4xx_REG_ASM.inc
      At line 30 in file STM32G4xx_REG_ASM.inc

PERIPH_BB_BASE 42000000

Symbol: PERIPH_BB_BASE
   Definitions
      At line 17 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: PERIPH_BB_BASE unused
PWR_BASE 40007000

Symbol: PWR_BASE
   Definitions
      At line 65 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: PWR_BASE unused
QSPI_BASE 90000000

Symbol: QSPI_BASE
   Definitions
      At line 10 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: QSPI_BASE unused
QSPI_R_BASE A0001000



ARM Macro Assembler    Page 32 Alphabetic symbol ordering
Absolute symbols


Symbol: QSPI_R_BASE
   Definitions
      At line 13 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: QSPI_R_BASE unused
RCC_AHB1ENR 40021048

Symbol: RCC_AHB1ENR
   Definitions
      At line 297 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_AHB1ENR unused
RCC_AHB1RSTR 40021028

Symbol: RCC_AHB1RSTR
   Definitions
      At line 291 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_AHB1RSTR unused
RCC_AHB1SMENR 40021068

Symbol: RCC_AHB1SMENR
   Definitions
      At line 303 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_AHB1SMENR unused
RCC_AHB2ENR 4002104C

Symbol: RCC_AHB2ENR
   Definitions
      At line 298 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 58 in file main.s
Comment: RCC_AHB2ENR used once
RCC_AHB2RSTR 4002102C

Symbol: RCC_AHB2RSTR
   Definitions
      At line 292 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_AHB2RSTR unused
RCC_AHB2SMENR 4002106C

Symbol: RCC_AHB2SMENR
   Definitions
      At line 304 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_AHB2SMENR unused
RCC_AHB3ENR 40021050

Symbol: RCC_AHB3ENR
   Definitions



ARM Macro Assembler    Page 33 Alphabetic symbol ordering
Absolute symbols

      At line 299 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_AHB3ENR unused
RCC_AHB3RSTR 40021030

Symbol: RCC_AHB3RSTR
   Definitions
      At line 293 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_AHB3RSTR unused
RCC_AHB3SMENR 40021070

Symbol: RCC_AHB3SMENR
   Definitions
      At line 305 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_AHB3SMENR unused
RCC_APB1ENR1 40021058

Symbol: RCC_APB1ENR1
   Definitions
      At line 300 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_APB1ENR1 unused
RCC_APB1ENR2 4002105C

Symbol: RCC_APB1ENR2
   Definitions
      At line 301 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_APB1ENR2 unused
RCC_APB1RSTR1 40021038

Symbol: RCC_APB1RSTR1
   Definitions
      At line 294 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_APB1RSTR1 unused
RCC_APB1RSTR2 4002103C

Symbol: RCC_APB1RSTR2
   Definitions
      At line 295 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_APB1RSTR2 unused
RCC_APB1SMENR1 40021078

Symbol: RCC_APB1SMENR1
   Definitions
      At line 306 in file STM32G4xx_REG_ASM.inc
   Uses
      None



ARM Macro Assembler    Page 34 Alphabetic symbol ordering
Absolute symbols

Comment: RCC_APB1SMENR1 unused
RCC_APB1SMENR2 4002107C

Symbol: RCC_APB1SMENR2
   Definitions
      At line 307 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_APB1SMENR2 unused
RCC_APB2ENR 40021060

Symbol: RCC_APB2ENR
   Definitions
      At line 302 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_APB2ENR unused
RCC_APB2RSTR 40021040

Symbol: RCC_APB2RSTR
   Definitions
      At line 296 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_APB2RSTR unused
RCC_APB2SMENR 40021080

Symbol: RCC_APB2SMENR
   Definitions
      At line 308 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_APB2SMENR unused
RCC_BASE 40021000

Symbol: RCC_BASE
   Definitions
      At line 118 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 284 in file STM32G4xx_REG_ASM.inc
      At line 285 in file STM32G4xx_REG_ASM.inc
      At line 286 in file STM32G4xx_REG_ASM.inc
      At line 287 in file STM32G4xx_REG_ASM.inc
      At line 288 in file STM32G4xx_REG_ASM.inc
      At line 289 in file STM32G4xx_REG_ASM.inc
      At line 290 in file STM32G4xx_REG_ASM.inc
      At line 291 in file STM32G4xx_REG_ASM.inc
      At line 292 in file STM32G4xx_REG_ASM.inc
      At line 293 in file STM32G4xx_REG_ASM.inc
      At line 294 in file STM32G4xx_REG_ASM.inc
      At line 295 in file STM32G4xx_REG_ASM.inc
      At line 296 in file STM32G4xx_REG_ASM.inc
      At line 297 in file STM32G4xx_REG_ASM.inc
      At line 298 in file STM32G4xx_REG_ASM.inc
      At line 299 in file STM32G4xx_REG_ASM.inc
      At line 300 in file STM32G4xx_REG_ASM.inc
      At line 301 in file STM32G4xx_REG_ASM.inc
      At line 302 in file STM32G4xx_REG_ASM.inc
      At line 303 in file STM32G4xx_REG_ASM.inc



ARM Macro Assembler    Page 35 Alphabetic symbol ordering
Absolute symbols

      At line 304 in file STM32G4xx_REG_ASM.inc
      At line 305 in file STM32G4xx_REG_ASM.inc
      At line 306 in file STM32G4xx_REG_ASM.inc
      At line 307 in file STM32G4xx_REG_ASM.inc
      At line 308 in file STM32G4xx_REG_ASM.inc
      At line 309 in file STM32G4xx_REG_ASM.inc
      At line 310 in file STM32G4xx_REG_ASM.inc
      At line 311 in file STM32G4xx_REG_ASM.inc
      At line 312 in file STM32G4xx_REG_ASM.inc
      At line 313 in file STM32G4xx_REG_ASM.inc

RCC_BDCR 40021090

Symbol: RCC_BDCR
   Definitions
      At line 310 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_BDCR unused
RCC_CCIPR 40021088

Symbol: RCC_CCIPR
   Definitions
      At line 309 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_CCIPR unused
RCC_CCIPR2 4002109C

Symbol: RCC_CCIPR2
   Definitions
      At line 313 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_CCIPR2 unused
RCC_CFGR 40021008

Symbol: RCC_CFGR
   Definitions
      At line 286 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_CFGR unused
RCC_CICR 40021020

Symbol: RCC_CICR
   Definitions
      At line 290 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_CICR unused
RCC_CIER 40021018

Symbol: RCC_CIER
   Definitions
      At line 288 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_CIER unused



ARM Macro Assembler    Page 36 Alphabetic symbol ordering
Absolute symbols

RCC_CIFR 4002101C

Symbol: RCC_CIFR
   Definitions
      At line 289 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_CIFR unused
RCC_CR 40021000

Symbol: RCC_CR
   Definitions
      At line 284 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_CR unused
RCC_CRRCR 40021098

Symbol: RCC_CRRCR
   Definitions
      At line 312 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_CRRCR unused
RCC_CSR 40021094

Symbol: RCC_CSR
   Definitions
      At line 311 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_CSR unused
RCC_ICSCR 40021004

Symbol: RCC_ICSCR
   Definitions
      At line 285 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_ICSCR unused
RCC_PLLCFGR 4002100C

Symbol: RCC_PLLCFGR
   Definitions
      At line 287 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RCC_PLLCFGR unused
RNG_BASE 50060800

Symbol: RNG_BASE
   Definitions
      At line 192 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RNG_BASE unused
RTC_BASE 40002800

Symbol: RTC_BASE



ARM Macro Assembler    Page 37 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 48 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: RTC_BASE unused
SAI1_BASE 40015400

Symbol: SAI1_BASE
   Definitions
      At line 101 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 102 in file STM32G4xx_REG_ASM.inc
      At line 103 in file STM32G4xx_REG_ASM.inc

SAI1_Block_A_BASE 40015404

Symbol: SAI1_Block_A_BASE
   Definitions
      At line 102 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SAI1_Block_A_BASE unused
SAI1_Block_B_BASE 40015424

Symbol: SAI1_Block_B_BASE
   Definitions
      At line 103 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SAI1_Block_B_BASE unused
SPI1_BASE 40013000

Symbol: SPI1_BASE
   Definitions
      At line 93 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SPI1_BASE unused
SPI2_BASE 40003800

Symbol: SPI2_BASE
   Definitions
      At line 51 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SPI2_BASE unused
SPI3_BASE 40003C00

Symbol: SPI3_BASE
   Definitions
      At line 52 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SPI3_BASE unused
SPI4_BASE 40013C00

Symbol: SPI4_BASE
   Definitions
      At line 96 in file STM32G4xx_REG_ASM.inc



ARM Macro Assembler    Page 38 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: SPI4_BASE unused
SRAM1_BASE 20000000

Symbol: SRAM1_BASE
   Definitions
      At line 5 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 19 in file STM32G4xx_REG_ASM.inc
Comment: SRAM1_BASE used once
SRAM1_BB_BASE 22000000

Symbol: SRAM1_BB_BASE
   Definitions
      At line 14 in file STM32G4xx_REG_ASM.inc
   Uses
      At line 20 in file STM32G4xx_REG_ASM.inc
Comment: SRAM1_BB_BASE used once
SRAM1_SIZE_MAX 00014000

Symbol: SRAM1_SIZE_MAX
   Definitions
      At line 22 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SRAM1_SIZE_MAX unused
SRAM2_BASE 20014000

Symbol: SRAM2_BASE
   Definitions
      At line 6 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SRAM2_BASE unused
SRAM2_BB_BASE 22280000

Symbol: SRAM2_BB_BASE
   Definitions
      At line 15 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SRAM2_BB_BASE unused
SRAM2_SIZE 00004000

Symbol: SRAM2_SIZE
   Definitions
      At line 23 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SRAM2_SIZE unused
SRAMCAN_BASE 4000A400

Symbol: SRAMCAN_BASE
   Definitions
      At line 71 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SRAMCAN_BASE unused



ARM Macro Assembler    Page 39 Alphabetic symbol ordering
Absolute symbols

SRAM_BASE 20000000

Symbol: SRAM_BASE
   Definitions
      At line 19 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SRAM_BASE unused
SRAM_BB_BASE 22000000

Symbol: SRAM_BB_BASE
   Definitions
      At line 20 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SRAM_BB_BASE unused
SYSCFG_BASE 40010000

Symbol: SYSCFG_BASE
   Definitions
      At line 74 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: SYSCFG_BASE unused
TAMP_BASE 40002400

Symbol: TAMP_BASE
   Definitions
      At line 47 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TAMP_BASE unused
TIM15_BASE 40014000

Symbol: TIM15_BASE
   Definitions
      At line 97 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM15_BASE unused
TIM16_BASE 40014400

Symbol: TIM16_BASE
   Definitions
      At line 98 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM16_BASE unused
TIM17_BASE 40014800

Symbol: TIM17_BASE
   Definitions
      At line 99 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM17_BASE unused
TIM1_BASE 40012C00

Symbol: TIM1_BASE



ARM Macro Assembler    Page 40 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 92 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM1_BASE unused
TIM20_BASE 40015000

Symbol: TIM20_BASE
   Definitions
      At line 100 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM20_BASE unused
TIM2_BASE 40000000

Symbol: TIM2_BASE
   Definitions
      At line 40 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM2_BASE unused
TIM3_BASE 40000400

Symbol: TIM3_BASE
   Definitions
      At line 41 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM3_BASE unused
TIM4_BASE 40000800

Symbol: TIM4_BASE
   Definitions
      At line 42 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM4_BASE unused
TIM5_BASE 40000C00

Symbol: TIM5_BASE
   Definitions
      At line 43 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM5_BASE unused
TIM6_BASE 40001000

Symbol: TIM6_BASE
   Definitions
      At line 44 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM6_BASE unused
TIM7_BASE 40001400

Symbol: TIM7_BASE
   Definitions
      At line 45 in file STM32G4xx_REG_ASM.inc
   Uses



ARM Macro Assembler    Page 41 Alphabetic symbol ordering
Absolute symbols

      None
Comment: TIM7_BASE unused
TIM8_BASE 40013400

Symbol: TIM8_BASE
   Definitions
      At line 94 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: TIM8_BASE unused
UART4_BASE 40004C00

Symbol: UART4_BASE
   Definitions
      At line 55 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: UART4_BASE unused
UART5_BASE 40005000

Symbol: UART5_BASE
   Definitions
      At line 56 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: UART5_BASE unused
UCPD1_BASE 4000A000

Symbol: UCPD1_BASE
   Definitions
      At line 70 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: UCPD1_BASE unused
UID_BASE 1FFF7590

Symbol: UID_BASE
   Definitions
      At line 197 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: UID_BASE unused
USART1_BASE 40013800

Symbol: USART1_BASE
   Definitions
      At line 95 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: USART1_BASE unused
USART2_BASE 40004400

Symbol: USART2_BASE
   Definitions
      At line 53 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: USART2_BASE unused
USART3_BASE 40004800



ARM Macro Assembler    Page 42 Alphabetic symbol ordering
Absolute symbols


Symbol: USART3_BASE
   Definitions
      At line 54 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: USART3_BASE unused
USB_BASE 40005C00

Symbol: USB_BASE
   Definitions
      At line 59 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: USB_BASE unused
USB_PMAADDR 40006000

Symbol: USB_PMAADDR
   Definitions
      At line 60 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: USB_PMAADDR unused
VREFBUF_BASE 40010030

Symbol: VREFBUF_BASE
   Definitions
      At line 75 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: VREFBUF_BASE unused
WWDG_BASE 40002C00

Symbol: WWDG_BASE
   Definitions
      At line 49 in file STM32G4xx_REG_ASM.inc
   Uses
      None
Comment: WWDG_BASE unused
277 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

up_delay 00000000

Symbol: up_delay
   Definitions
      At line 39 in file main.s
   Uses
      At line 97 in file main.s
      At line 104 in file main.s
      At line 120 in file main.s
      At line 127 in file main.s
      At line 151 in file main.s
      At line 158 in file main.s

1 symbol
644 symbols in table
