# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module key_led /home/jinghanhui/verilogtest/mustdo/test/vsrc/key_led.v /home/jinghanhui/verilogtest/mustdo/test/csrc/main.cpp /home/jinghanhui/verilogtest/mustdo/test/build/auto_bind.cpp /home/jinghanhui/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/jinghanhui/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vkey_led_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/jinghanhui/verilogtest/mustdo/test/build/key_led"
T      3234 44841220  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led.cpp"
T      2807 44841150  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led.h"
T      2457 44841239  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led.mk"
T       770 44839643  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led__Syms.cpp"
T       957 44840311  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led__Syms.h"
T      1106 44841232  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led___024root.h"
T      5394 44841237  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led___024root__DepSet_h90b98496__0.cpp"
T      5506 44841235  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led___024root__DepSet_h90b98496__0__Slow.cpp"
T      1425 44841236  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led___024root__DepSet_h969cc2a7__0.cpp"
T       873 44841234  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led___024root__DepSet_h969cc2a7__0__Slow.cpp"
T       662 44841233  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led___024root__Slow.cpp"
T       724 44841240  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led__ver.d"
T         0        0  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led__verFiles.dat"
T      1653 44841238  1723897968    97530967  1723897968    97530967 "./build/obj_dir/Vkey_led_classes.mk"
S       208 44827243  1723897938   771922643  1723897938   769922670 "/home/jinghanhui/verilogtest/mustdo/test/vsrc/key_led.v"
S  20938328 22023806  1723265827   602196041  1723265827   602196041 "/usr/local/bin/verilator_bin"
S      3275 22285716  1723265827   738197675  1723265827   738197675 "/usr/local/share/verilator/include/verilated_std.sv"
