# do DVideo2HDMI.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:10:37 on Jan 22,2017
# vlog -work work DVideo2HDMI.vo 
# -- Compiling module C642HDMI
# 
# Top level modules:
# 	C642HDMI
# End time: 14:10:39 on Jan 22,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:10:39 on Jan 22,2017
# vlog -work work Atan2Test.vwf.vt 
# -- Compiling module C642HDMI_vlg_vec_tst
# 
# Top level modules:
# 	C642HDMI_vlg_vec_tst
# End time: 14:10:39 on Jan 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.C642HDMI_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 14:10:39 on Jan 22,2017
# Loading work.C642HDMI_vlg_vec_tst
# Loading work.C642HDMI
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) DVideo2HDMI.vo(20222): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /C642HDMI_vlg_vec_tst/i1/\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: nofile
# ** Warning: (vsim-3722) DVideo2HDMI.vo(20222): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /C642HDMI_vlg_vec_tst/i1/\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) DVideo2HDMI.vo(20248): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /C642HDMI_vlg_vec_tst/i1/\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: nofile
# ** Warning: (vsim-3722) DVideo2HDMI.vo(20248): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /C642HDMI_vlg_vec_tst/i1/\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /C642HDMI_vlg_vec_tst/i1/\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) DVideo2HDMI.vo(21162): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /C642HDMI_vlg_vec_tst/i1/\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: nofile
# ** Warning: (vsim-3722) DVideo2HDMI.vo(21162): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /C642HDMI_vlg_vec_tst/i1/\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) DVideo2HDMI.vo(21188): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /C642HDMI_vlg_vec_tst/i1/\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: nofile
# ** Warning: (vsim-3722) DVideo2HDMI.vo(21188): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /C642HDMI_vlg_vec_tst/i1/\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /C642HDMI_vlg_vec_tst/i1/\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /<protected>/<protected> File: nofile
# ** Warning: Design size of 14419 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (C642HDMI_vlg_vec_tst.i1.\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = C642HDMI_vlg_vec_tst.i1.\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1195.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 418.410042
# Info: output_clock_low_period = 418.410042
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (C642HDMI_vlg_vec_tst.i1.\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = C642HDMI_vlg_vec_tst.i1.\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1195.0 mhz
# Info: phase_shift = 104 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 418.410042
# Info: output_clock_low_period = 418.410042
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (C642HDMI_vlg_vec_tst.i1.\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = C642HDMI_vlg_vec_tst.i1.\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1195.0 mhz
# Info: phase_shift = 208 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 418.410042
# Info: output_clock_low_period = 418.410042
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (C642HDMI_vlg_vec_tst.i1.\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = C642HDMI_vlg_vec_tst.i1.\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1195.0 mhz
# Info: phase_shift = 312 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 418.410042
# Info: output_clock_low_period = 418.410042
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (C642HDMI_vlg_vec_tst.i1.\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = C642HDMI_vlg_vec_tst.i1.\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1135.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 440.528634
# Info: output_clock_low_period = 440.528634
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (C642HDMI_vlg_vec_tst.i1.\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = C642HDMI_vlg_vec_tst.i1.\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1135.0 mhz
# Info: phase_shift = 110 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 440.528634
# Info: output_clock_low_period = 440.528634
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (C642HDMI_vlg_vec_tst.i1.\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = C642HDMI_vlg_vec_tst.i1.\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1135.0 mhz
# Info: phase_shift = 220 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 440.528634
# Info: output_clock_low_period = 440.528634
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (C642HDMI_vlg_vec_tst.i1.\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = C642HDMI_vlg_vec_tst.i1.\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1135.0 mhz
# Info: phase_shift = 330 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 440.528634
# Info: output_clock_low_period = 440.528634
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# ** Note: $finish    : Atan2Test.vwf.vt(91)
#    Time: 1 us  Iteration: 0  Instance: /C642HDMI_vlg_vec_tst
# End time: 14:11:19 on Jan 22,2017, Elapsed time: 0:00:40
# Errors: 0, Warnings: 19
