#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55775819ec10 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x55775820eb30_0 .net "Opcode", 5 0, L_0x557758220e60;  1 drivers
v0x55775820ec10_0 .var "t_ALUOp", 2 0;
v0x55775820ecb0_0 .var "t_clk", 0 0;
v0x55775820ed50_0 .var "t_reset", 0 0;
v0x55775820edf0_0 .var "t_s_inc", 0 0;
v0x55775820ef30_0 .var "t_s_inm", 0 0;
v0x55775820efd0_0 .var "t_we", 0 0;
v0x55775820f0c0_0 .var "t_wez", 0 0;
v0x55775820f1b0_0 .net "z", 0 0, v0x55775820d820_0;  1 drivers
S_0x55775819e810 .scope module, "uut" "microc" 2 12, 3 1 0, S_0x55775819ec10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "z"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "s_inc"
    .port_info 5 /INPUT 1 "s_inm"
    .port_info 6 /INPUT 1 "we3"
    .port_info 7 /INPUT 1 "wez"
    .port_info 8 /INPUT 3 "Op"
v0x55775820d9d0_0 .net "Op", 2 0, v0x55775820ec10_0;  1 drivers
v0x55775820dab0_0 .net "Opcode", 5 0, L_0x557758220e60;  alias, 1 drivers
v0x55775820db70_0 .net "clk", 0 0, v0x55775820ecb0_0;  1 drivers
v0x55775820dc40_0 .net "instr", 15 0, L_0x55775820f2f0;  1 drivers
v0x55775820dd10_0 .net "mux1_out", 3 0, L_0x557758220820;  1 drivers
v0x55775820de00_0 .net "mux2_out", 7 0, L_0x557758220a90;  1 drivers
v0x55775820df10_0 .net "pc_in", 9 0, L_0x55775821f400;  1 drivers
v0x55775820e020_0 .net "pc_out", 9 0, v0x55775820cb60_0;  1 drivers
v0x55775820e0e0_0 .net "rd1", 7 0, L_0x55775821fdb0;  1 drivers
v0x55775820e230_0 .net "rd2", 7 0, L_0x557758220500;  1 drivers
v0x55775820e2d0_0 .net "reset", 0 0, v0x55775820ed50_0;  1 drivers
v0x55775820e3c0_0 .net "s_inc", 0 0, v0x55775820edf0_0;  1 drivers
v0x55775820e460_0 .net "s_inm", 0 0, v0x55775820ef30_0;  1 drivers
v0x55775820e550_0 .net "sum_out", 9 0, L_0x55775820f250;  1 drivers
v0x55775820e640_0 .net "wd3", 7 0, v0x557758208de0_0;  1 drivers
v0x55775820e750_0 .net "we3", 0 0, v0x55775820efd0_0;  1 drivers
v0x55775820e7f0_0 .net "wez", 0 0, v0x55775820f0c0_0;  1 drivers
v0x55775820e890_0 .net "z", 0 0, v0x55775820d820_0;  alias, 1 drivers
v0x55775820e930_0 .net "z_next", 0 0, v0x557758208ec0_0;  1 drivers
L_0x55775821f550 .part L_0x55775820f2f0, 0, 10;
L_0x557758220650 .part L_0x55775820f2f0, 8, 4;
L_0x557758220780 .part L_0x55775820f2f0, 0, 4;
L_0x557758220950 .part L_0x55775820f2f0, 4, 4;
L_0x5577582209f0 .part L_0x55775820f2f0, 0, 4;
L_0x557758220b30 .part L_0x55775820f2f0, 8, 8;
L_0x557758220d70 .part L_0x55775820f2f0, 0, 8;
L_0x557758220e60 .part L_0x55775820f2f0, 10, 6;
S_0x5577581be1f0 .scope module, "alu_inst" "alu" 3 33, 4 1 0, S_0x55775819e810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 3 "Op"
v0x5577581e3240_0 .net "A", 7 0, L_0x557758220a90;  alias, 1 drivers
v0x5577581e32e0_0 .net "B", 7 0, L_0x557758220500;  alias, 1 drivers
v0x557758208d20_0 .net "Op", 2 0, v0x55775820ec10_0;  alias, 1 drivers
v0x557758208de0_0 .var "S", 7 0;
v0x557758208ec0_0 .var "zero", 0 0;
E_0x5577581d4bf0 .event edge, v0x557758208d20_0, v0x5577581e32e0_0, v0x5577581e3240_0;
S_0x557758209070 .scope module, "banco_registros" "regfile" 3 23, 5 4 0, S_0x55775819e810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1"
    .port_info 1 /OUTPUT 8 "RD2"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 4 "RA1"
    .port_info 5 /INPUT 4 "RA2"
    .port_info 6 /INPUT 4 "WA3"
    .port_info 7 /INPUT 8 "WD3"
v0x5577582093a0 .array "R", 15 0, 7 0;
v0x557758209480_0 .net "RA1", 3 0, L_0x557758220650;  1 drivers
v0x557758209560_0 .net "RA2", 3 0, L_0x557758220820;  alias, 1 drivers
v0x557758209620_0 .net "RD1", 7 0, L_0x55775821fdb0;  alias, 1 drivers
v0x557758209700_0 .net "RD2", 7 0, L_0x557758220500;  alias, 1 drivers
v0x557758209810_0 .net "WA3", 3 0, L_0x557758220780;  1 drivers
v0x5577582098d0_0 .net "WD3", 7 0, v0x557758208de0_0;  alias, 1 drivers
v0x557758209990_0 .net *"_s0", 31 0, L_0x55775821f8b0;  1 drivers
v0x557758209a50_0 .net *"_s10", 5 0, L_0x55775821fba0;  1 drivers
L_0x7f3597594138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557758209b30_0 .net *"_s13", 1 0, L_0x7f3597594138;  1 drivers
L_0x7f3597594180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x557758209c10_0 .net/2u *"_s14", 7 0, L_0x7f3597594180;  1 drivers
v0x557758209cf0_0 .net *"_s18", 31 0, L_0x55775821ff90;  1 drivers
L_0x7f35975941c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557758209dd0_0 .net *"_s21", 27 0, L_0x7f35975941c8;  1 drivers
L_0x7f3597594210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557758209eb0_0 .net/2u *"_s22", 31 0, L_0x7f3597594210;  1 drivers
v0x557758209f90_0 .net *"_s24", 0 0, L_0x5577582200c0;  1 drivers
v0x55775820a050_0 .net *"_s26", 7 0, L_0x557758220200;  1 drivers
v0x55775820a130_0 .net *"_s28", 5 0, L_0x5577582202f0;  1 drivers
L_0x7f35975940a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55775820a210_0 .net *"_s3", 27 0, L_0x7f35975940a8;  1 drivers
L_0x7f3597594258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55775820a2f0_0 .net *"_s31", 1 0, L_0x7f3597594258;  1 drivers
L_0x7f35975942a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55775820a3d0_0 .net/2u *"_s32", 7 0, L_0x7f35975942a0;  1 drivers
L_0x7f35975940f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55775820a4b0_0 .net/2u *"_s4", 31 0, L_0x7f35975940f0;  1 drivers
v0x55775820a590_0 .net *"_s6", 0 0, L_0x55775821f9c0;  1 drivers
v0x55775820a650_0 .net *"_s8", 7 0, L_0x55775821fb00;  1 drivers
v0x55775820a730_0 .net "clk", 0 0, v0x55775820ecb0_0;  alias, 1 drivers
v0x55775820a7f0_0 .net "we3", 0 0, v0x55775820efd0_0;  alias, 1 drivers
E_0x5577581d4e60 .event posedge, v0x55775820a730_0;
L_0x55775821f8b0 .concat [ 4 28 0 0], L_0x557758220650, L_0x7f35975940a8;
L_0x55775821f9c0 .cmp/ne 32, L_0x55775821f8b0, L_0x7f35975940f0;
L_0x55775821fb00 .array/port v0x5577582093a0, L_0x55775821fba0;
L_0x55775821fba0 .concat [ 4 2 0 0], L_0x557758220650, L_0x7f3597594138;
L_0x55775821fdb0 .functor MUXZ 8, L_0x7f3597594180, L_0x55775821fb00, L_0x55775821f9c0, C4<>;
L_0x55775821ff90 .concat [ 4 28 0 0], L_0x557758220820, L_0x7f35975941c8;
L_0x5577582200c0 .cmp/ne 32, L_0x55775821ff90, L_0x7f3597594210;
L_0x557758220200 .array/port v0x5577582093a0, L_0x5577582202f0;
L_0x5577582202f0 .concat [ 4 2 0 0], L_0x557758220820, L_0x7f3597594258;
L_0x557758220500 .functor MUXZ 8, L_0x7f35975942a0, L_0x557758220200, L_0x5577582200c0, C4<>;
S_0x55775820a9b0 .scope module, "mem" "memprog" 3 20, 6 3 0, S_0x55775819e810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 10 "Address"
L_0x55775820f2f0 .functor BUFZ 16, L_0x55775821f640, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55775820ab80_0 .net "Address", 9 0, v0x55775820cb60_0;  alias, 1 drivers
v0x55775820ac80_0 .net "Data", 15 0, L_0x55775820f2f0;  alias, 1 drivers
v0x55775820ad60 .array "Mem", 1023 0, 15 0;
v0x55775820ae00_0 .net *"_s0", 15 0, L_0x55775821f640;  1 drivers
v0x55775820aee0_0 .net *"_s2", 11 0, L_0x55775821f700;  1 drivers
L_0x7f3597594060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55775820b010_0 .net *"_s5", 1 0, L_0x7f3597594060;  1 drivers
v0x55775820b0f0_0 .net "clk", 0 0, v0x55775820ecb0_0;  alias, 1 drivers
L_0x55775821f640 .array/port v0x55775820ad60, L_0x55775821f700;
L_0x55775821f700 .concat [ 10 2 0 0], v0x55775820cb60_0, L_0x7f3597594060;
S_0x55775820b1f0 .scope module, "mux_alu" "mux2" 3 51, 5 46 0, S_0x55775819e810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 8 "D0"
    .port_info 2 /INPUT 8 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55775820b3c0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x55775820b4c0_0 .net "D0", 7 0, L_0x557758220b30;  1 drivers
v0x55775820b5a0_0 .net "D1", 7 0, L_0x557758220d70;  1 drivers
v0x55775820b680_0 .net "Y", 7 0, L_0x557758220a90;  alias, 1 drivers
v0x55775820b780_0 .net "s", 0 0, v0x55775820ef30_0;  alias, 1 drivers
L_0x557758220a90 .functor MUXZ 8, L_0x557758220b30, L_0x557758220d70, v0x55775820ef30_0, C4<>;
S_0x55775820b8d0 .scope module, "mux_bc" "mux2" 3 43, 5 46 0, S_0x55775819e810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Y"
    .port_info 1 /INPUT 4 "D0"
    .port_info 2 /INPUT 4 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55775820baf0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000000100>;
v0x55775820bb90_0 .net "D0", 3 0, L_0x557758220950;  1 drivers
v0x55775820bc90_0 .net "D1", 3 0, L_0x5577582209f0;  1 drivers
v0x55775820bd70_0 .net "Y", 3 0, L_0x557758220820;  alias, 1 drivers
v0x55775820be70_0 .net "s", 0 0, v0x55775820ef30_0;  alias, 1 drivers
L_0x557758220820 .functor MUXZ 4, L_0x557758220950, L_0x5577582209f0, v0x55775820ef30_0, C4<>;
S_0x55775820bfb0 .scope module, "mux_pc" "mux2" 3 17, 5 46 0, S_0x55775819e810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "D0"
    .port_info 2 /INPUT 10 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55775820c180 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x55775820c2c0_0 .net "D0", 9 0, L_0x55775820f250;  alias, 1 drivers
v0x55775820c3c0_0 .net "D1", 9 0, L_0x55775821f550;  1 drivers
v0x55775820c4a0_0 .net "Y", 9 0, L_0x55775821f400;  alias, 1 drivers
v0x55775820c590_0 .net "s", 0 0, v0x55775820edf0_0;  alias, 1 drivers
L_0x55775821f400 .functor MUXZ 10, L_0x55775820f250, L_0x55775821f550, v0x55775820edf0_0, C4<>;
S_0x55775820c700 .scope module, "pc" "registro" 3 11, 5 35 0, S_0x55775819e810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 10 "D"
P_0x55775820c8d0 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x55775820ca50_0 .net "D", 9 0, L_0x55775821f400;  alias, 1 drivers
v0x55775820cb60_0 .var "Q", 9 0;
v0x55775820cc30_0 .net "clk", 0 0, v0x55775820ecb0_0;  alias, 1 drivers
v0x55775820cd50_0 .net "reset", 0 0, v0x55775820ed50_0;  alias, 1 drivers
E_0x5577581d5270 .event posedge, v0x55775820cd50_0, v0x55775820a730_0;
S_0x55775820ce50 .scope module, "sumador" "sum" 3 14, 5 28 0, S_0x55775819e810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "A"
    .port_info 2 /INPUT 10 "B"
v0x55775820d090_0 .net "A", 9 0, v0x55775820cb60_0;  alias, 1 drivers
L_0x7f3597594018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55775820d1c0_0 .net "B", 9 0, L_0x7f3597594018;  1 drivers
v0x55775820d2a0_0 .net "Y", 9 0, L_0x55775820f250;  alias, 1 drivers
L_0x55775820f250 .arith/sum 10, v0x55775820cb60_0, L_0x7f3597594018;
S_0x55775820d3a0 .scope module, "zero_flag" "ffd" 3 40, 5 56 0, S_0x55775819e810;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55775820d5a0_0 .net "carga", 0 0, v0x55775820f0c0_0;  alias, 1 drivers
v0x55775820d660_0 .net "clk", 0 0, v0x55775820ecb0_0;  alias, 1 drivers
v0x55775820d720_0 .net "d", 0 0, v0x557758208ec0_0;  alias, 1 drivers
v0x55775820d820_0 .var "q", 0 0;
v0x55775820d8c0_0 .net "reset", 0 0, v0x55775820ed50_0;  alias, 1 drivers
    .scope S_0x55775820c700;
T_0 ;
    %wait E_0x5577581d5270;
    %load/vec4 v0x55775820cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55775820cb60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55775820ca50_0;
    %assign/vec4 v0x55775820cb60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55775820a9b0;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x55775820ad60 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x557758209070;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x5577582093a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x557758209070;
T_3 ;
    %wait E_0x5577581d4e60;
    %load/vec4 v0x55775820a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5577582098d0_0;
    %load/vec4 v0x557758209810_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577582093a0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5577581be1f0;
T_4 ;
    %wait E_0x5577581d4bf0;
    %load/vec4 v0x557758208d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x557758208de0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5577581e3240_0;
    %store/vec4 v0x557758208de0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5577581e3240_0;
    %inv;
    %store/vec4 v0x557758208de0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5577581e3240_0;
    %load/vec4 v0x5577581e32e0_0;
    %add;
    %store/vec4 v0x557758208de0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5577581e3240_0;
    %load/vec4 v0x5577581e32e0_0;
    %sub;
    %store/vec4 v0x557758208de0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x5577581e3240_0;
    %load/vec4 v0x5577581e32e0_0;
    %and;
    %store/vec4 v0x557758208de0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5577581e3240_0;
    %load/vec4 v0x5577581e32e0_0;
    %or;
    %store/vec4 v0x557758208de0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5577581e3240_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x557758208de0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x5577581e32e0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x557758208de0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x557758208de0_0;
    %or/r;
    %inv;
    %store/vec4 v0x557758208ec0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55775820d3a0;
T_5 ;
    %wait E_0x5577581d5270;
    %load/vec4 v0x55775820d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55775820d820_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55775820d5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55775820d720_0;
    %assign/vec4 v0x55775820d820_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55775819ec10;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820ecb0_0, 0, 1;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ecb0_0, 0, 1;
    %delay 1500, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55775819ec10;
T_7 ;
    %vpi_call 2 36 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820ed50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ed50_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55775819ec10;
T_8 ;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %load/vec4 v0x55775820f1b0_0;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %load/vec4 v0x55775820f1b0_0;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %load/vec4 v0x55775820f1b0_0;
    %inv;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820ef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55775820edf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55775820ec10_0, 0, 3;
    %delay 3000, 0;
    %vpi_call 2 214 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
