/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [3:0] _08_;
  wire [6:0] _09_;
  wire [2:0] _10_;
  wire [5:0] _11_;
  wire [2:0] _12_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [4:0] celloutsig_0_42z;
  wire [41:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire [6:0] celloutsig_0_74z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = in_data[60] ? celloutsig_0_29z : celloutsig_0_7z[9];
  assign celloutsig_0_35z = celloutsig_0_23z ? celloutsig_0_21z : celloutsig_0_13z;
  assign celloutsig_0_60z = celloutsig_0_7z[0] ? celloutsig_0_47z : celloutsig_0_48z;
  assign celloutsig_0_65z = celloutsig_0_45z ? _00_ : celloutsig_0_30z;
  assign celloutsig_0_8z = celloutsig_0_3z ? _01_ : celloutsig_0_1z;
  assign celloutsig_0_15z = _03_ ? _02_ : celloutsig_0_7z[0];
  assign celloutsig_0_21z = celloutsig_0_20z ? celloutsig_0_4z[1] : celloutsig_0_17z;
  assign celloutsig_0_3z = ~(in_data[78] & _04_);
  assign celloutsig_0_38z = ~(celloutsig_0_22z & celloutsig_0_14z[6]);
  assign celloutsig_0_48z = ~(celloutsig_0_13z & celloutsig_0_35z);
  assign celloutsig_0_68z = ~(celloutsig_0_52z & celloutsig_0_0z);
  assign celloutsig_0_73z = ~(celloutsig_0_17z & celloutsig_0_55z[1]);
  assign celloutsig_1_0z = ~(in_data[152] & in_data[184]);
  assign celloutsig_0_1z = ~(in_data[61] & in_data[76]);
  assign celloutsig_0_24z = ~(celloutsig_0_16z[14] & celloutsig_0_21z);
  assign celloutsig_0_29z = !(celloutsig_0_0z ? celloutsig_0_12z : celloutsig_0_21z);
  assign celloutsig_0_31z = !(celloutsig_0_24z ? celloutsig_0_11z[2] : celloutsig_0_4z[2]);
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_4z[0] : celloutsig_0_4z[1]);
  assign celloutsig_0_47z = !(celloutsig_0_28z ? celloutsig_0_44z : celloutsig_0_30z);
  assign celloutsig_0_49z = !(celloutsig_0_14z[16] ? celloutsig_0_38z : celloutsig_0_22z);
  assign celloutsig_0_78z = !(celloutsig_0_52z ? celloutsig_0_59z : celloutsig_0_68z);
  assign celloutsig_1_7z = !(celloutsig_1_6z[3] ? celloutsig_1_4z[4] : celloutsig_1_0z);
  assign celloutsig_1_12z = !(celloutsig_1_1z ? celloutsig_1_7z : celloutsig_1_1z);
  assign celloutsig_1_17z = !(celloutsig_1_7z ? celloutsig_1_12z : celloutsig_1_1z);
  assign celloutsig_0_13z = !(in_data[37] ? celloutsig_0_0z : celloutsig_0_7z[1]);
  assign celloutsig_0_17z = !(celloutsig_0_5z ? celloutsig_0_7z[8] : celloutsig_0_6z[3]);
  assign celloutsig_0_22z = !(celloutsig_0_8z ? celloutsig_0_19z : celloutsig_0_1z);
  assign celloutsig_0_27z = !(celloutsig_0_19z ? _05_ : celloutsig_0_24z);
  assign celloutsig_0_32z = ~((celloutsig_0_31z | celloutsig_0_30z) & (celloutsig_0_31z | celloutsig_0_20z));
  assign celloutsig_0_34z = ~((celloutsig_0_30z | celloutsig_0_32z) & (celloutsig_0_30z | celloutsig_0_0z));
  assign celloutsig_0_41z = ~((celloutsig_0_21z | celloutsig_0_26z[10]) & (celloutsig_0_32z | celloutsig_0_34z));
  assign celloutsig_0_44z = ~((celloutsig_0_25z | celloutsig_0_21z) & (celloutsig_0_33z[1] | celloutsig_0_40z));
  assign celloutsig_0_59z = ~((celloutsig_0_0z | celloutsig_0_28z) & (_00_ | celloutsig_0_36z));
  assign celloutsig_0_19z = ~((celloutsig_0_17z | _07_) & (celloutsig_0_12z | celloutsig_0_16z[11]));
  reg [6:0] _47_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _47_ <= 7'h00;
    else _47_ <= { celloutsig_0_6z[7:4], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_19z };
  assign { _09_[6:5], _06_, _09_[3:0] } = _47_;
  reg [2:0] _48_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _48_ <= 3'h0;
    else _48_ <= { celloutsig_0_42z[3:2], celloutsig_0_19z };
  assign { _10_[2:1], _00_ } = _48_;
  reg [5:0] _49_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _49_ <= 6'h00;
    else _49_ <= celloutsig_0_7z[6:1];
  assign { _11_[5], _02_, _11_[3], _07_, _11_[1:0] } = _49_;
  reg [3:0] _50_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _50_ <= 4'h0;
    else _50_ <= { in_data[40:38], celloutsig_0_1z };
  assign { _01_, _04_, _03_, _08_[0] } = _50_;
  reg [2:0] _51_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _51_ <= 3'h0;
    else _51_ <= { _01_, _04_, _03_ };
  assign { _05_, _12_[1:0] } = _51_;
  assign celloutsig_1_1z = in_data[152:147] <= { in_data[118], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[174:167], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } <= { in_data[143:135], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[146:139] <= { in_data[143:137], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_4z[6:3], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_9z } <= { in_data[183:182], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_15z[4:1], celloutsig_1_1z, celloutsig_1_17z } <= { celloutsig_1_15z[6:2], celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[53], celloutsig_0_3z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_46z = { _09_[3], celloutsig_0_41z, celloutsig_0_5z, celloutsig_0_27z } % { 1'h1, celloutsig_0_43z[15], celloutsig_0_38z, celloutsig_0_31z };
  assign celloutsig_0_6z = { in_data[78], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } % { 1'h1, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, in_data[0] };
  assign celloutsig_0_7z = in_data[39:30] % { 1'h1, celloutsig_0_6z[1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_15z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_12z } % { 1'h1, celloutsig_1_4z[6:1], celloutsig_1_11z };
  assign celloutsig_0_33z = celloutsig_0_28z ? { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_8z, 1'h1 } : celloutsig_0_14z[16:4];
  assign { celloutsig_0_9z[8:4], celloutsig_0_9z[2] } = celloutsig_0_4z[1] ? { _03_, _08_[0], celloutsig_0_4z[2], 1'h1, celloutsig_0_4z[0], 1'h1 } : { celloutsig_0_7z[7:5], celloutsig_0_3z, celloutsig_0_1z, 1'h0 };
  assign celloutsig_1_6z = in_data[177] ? { in_data[171:168], celloutsig_1_1z, celloutsig_1_1z } : celloutsig_1_4z[8:3];
  assign celloutsig_0_39z = celloutsig_0_33z[10:0] !== { _11_[1], celloutsig_0_36z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_40z = in_data[82:79] !== { celloutsig_0_9z[2], celloutsig_0_4z[0], celloutsig_0_1z, celloutsig_0_28z };
  assign celloutsig_0_69z = { celloutsig_0_46z[2:1], celloutsig_0_27z, celloutsig_0_8z } !== { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_79z = { celloutsig_0_74z[6:1], celloutsig_0_31z } !== celloutsig_0_6z[6:0];
  assign celloutsig_1_8z = celloutsig_1_6z[4:1] !== { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z } !== { in_data[100:96], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_7z[8], celloutsig_0_4z[1], celloutsig_0_15z } !== { celloutsig_0_9z[4], celloutsig_0_9z[2], celloutsig_0_1z };
  assign celloutsig_0_42z = { celloutsig_0_14z[5:3], celloutsig_0_28z, celloutsig_0_25z } | { _06_, _09_[3], celloutsig_0_30z, celloutsig_0_36z, celloutsig_0_25z };
  assign celloutsig_0_55z = celloutsig_0_4z | { celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_49z };
  assign celloutsig_0_74z = { celloutsig_0_69z, celloutsig_0_71z, celloutsig_0_73z, celloutsig_0_65z, celloutsig_0_48z, celloutsig_0_32z, celloutsig_0_60z } | { celloutsig_0_43z[6:5], celloutsig_0_59z, _10_[2:1], _00_, celloutsig_0_60z };
  assign celloutsig_1_4z = in_data[126:118] | in_data[190:182];
  assign celloutsig_0_11z = { _04_, _03_, _08_[0], celloutsig_0_4z, celloutsig_0_1z } | { _11_[5], _02_, _11_[3], _07_, _11_[1:0], celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_12z } | { celloutsig_0_7z[3:0], _01_, _04_, _03_, _08_[0], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_9z[6:4], celloutsig_0_4z[2], celloutsig_0_9z[2], celloutsig_0_8z, celloutsig_0_9z[8:4], celloutsig_0_4z[2], celloutsig_0_9z[2], celloutsig_0_4z[0], celloutsig_0_1z, celloutsig_0_13z } | { celloutsig_0_7z[1:0], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_26z = { _03_, _08_[0], celloutsig_0_9z[8:4], celloutsig_0_4z[2], celloutsig_0_9z[2], celloutsig_0_4z[0], celloutsig_0_1z, celloutsig_0_8z } | { celloutsig_0_9z[8:4], celloutsig_0_4z[2], celloutsig_0_9z[2], celloutsig_0_4z[0], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_0_0z = | in_data[35:28];
  assign celloutsig_0_20z = | { celloutsig_0_9z[7:4], celloutsig_0_4z[2], celloutsig_0_9z[2] };
  assign celloutsig_0_28z = celloutsig_0_22z & celloutsig_0_17z;
  assign celloutsig_0_36z = in_data[87] & celloutsig_0_15z;
  assign celloutsig_0_71z = celloutsig_0_6z[3] & celloutsig_0_27z;
  assign celloutsig_1_9z = celloutsig_1_0z & celloutsig_1_4z[0];
  assign celloutsig_0_12z = celloutsig_0_7z[8] & celloutsig_0_1z;
  assign celloutsig_0_43z = { celloutsig_0_14z[16:10], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_39z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_15z } >> { celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_33z, _09_[6:5], _06_, _09_[3:0], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_40z, celloutsig_0_38z, celloutsig_0_39z, celloutsig_0_42z, celloutsig_0_39z, celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_34z };
  assign celloutsig_0_45z = ~((celloutsig_0_4z[1] & celloutsig_0_40z) | _09_[1]);
  assign celloutsig_0_52z = ~((celloutsig_0_49z & celloutsig_0_44z) | celloutsig_0_11z[2]);
  assign celloutsig_1_19z = ~((celloutsig_1_6z[1] & celloutsig_1_9z) | celloutsig_1_6z[3]);
  assign celloutsig_0_25z = ~((celloutsig_0_15z & celloutsig_0_21z) | celloutsig_0_23z);
  assign _08_[3:1] = { _01_, _04_, _03_ };
  assign _09_[4] = _06_;
  assign _10_[0] = _00_;
  assign { _11_[4], _11_[2] } = { _02_, _07_ };
  assign _12_[2] = _05_;
  assign { celloutsig_0_9z[3], celloutsig_0_9z[1:0] } = { celloutsig_0_4z[2], celloutsig_0_4z[0], celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
