INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/IEE_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEE_signed
WARNING: [VRFC 10-3380] identifier 'COLBITS' is used before its declaration [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/IEE_signed.v:24]
WARNING: [VRFC 10-3380] identifier 'COLBITS' is used before its declaration [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/IEE_signed.v:25]
WARNING: [VRFC 10-3380] identifier 'COLBITS' is used before its declaration [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/IEE_signed.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/RAM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/box_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_coeff
WARNING: [VRFC 10-3380] identifier 'SIGIA_BITS' is used before its declaration [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/box_coeff.v:25]
WARNING: [VRFC 10-3380] identifier 'SIGIB_BITS' is used before its declaration [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/box_coeff.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sim_1/new/box_coeff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_coeff_tb
