    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Counter_1_CounterUDB
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Counter_1_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Counter_1_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Counter_1_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__4__MASK EQU 0x10
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__4__POS EQU 4
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x77
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Counter_1_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__CSR7 EQU CYREG_SAR1_CSR7
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_SAR1_TR0
ADC_SAR_1_ADC_SAR__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_SAR1_TR1
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; ADC_SAR_1_Bypass
ADC_SAR_1_Bypass__0__MASK EQU 0x04
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 2
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x04
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 2
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

; VDAC8_1_viDAC8
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC2_TR
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Control_Reg_1
Control_Reg_1_Async_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Async_ctrl_reg__0__POS EQU 0
Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Async_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Async_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Async_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Control_Reg_1_Async_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Control_Reg_1_Async_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Control_Reg_1_Async_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Control_Reg_1_Async_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Control_Reg_1_Async_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Async_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Control_Reg_1_Async_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Control_Reg_1_Async_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; Period_1MHz
Period_1MHz__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Period_1MHz__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Period_1MHz__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Period_1MHz__CFG2_SRC_SEL_MASK EQU 0x07
Period_1MHz__INDEX EQU 0x00
Period_1MHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Period_1MHz__PM_ACT_MSK EQU 0x01
Period_1MHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Period_1MHz__PM_STBY_MSK EQU 0x01

; Pin_1
Pin_1__0__MASK EQU 0x02
Pin_1__0__PC EQU CYREG_PRT4_PC1
Pin_1__0__PORT EQU 4
Pin_1__0__SHIFT EQU 1
Pin_1__AG EQU CYREG_PRT4_AG
Pin_1__AMUX EQU CYREG_PRT4_AMUX
Pin_1__BIE EQU CYREG_PRT4_BIE
Pin_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_1__BYP EQU CYREG_PRT4_BYP
Pin_1__CTL EQU CYREG_PRT4_CTL
Pin_1__DM0 EQU CYREG_PRT4_DM0
Pin_1__DM1 EQU CYREG_PRT4_DM1
Pin_1__DM2 EQU CYREG_PRT4_DM2
Pin_1__DR EQU CYREG_PRT4_DR
Pin_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_1__MASK EQU 0x02
Pin_1__PORT EQU 4
Pin_1__PRT EQU CYREG_PRT4_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_1__PS EQU CYREG_PRT4_PS
Pin_1__SHIFT EQU 1
Pin_1__SLW EQU CYREG_PRT4_SLW

; Pin_2
Pin_2__0__MASK EQU 0x08
Pin_2__0__PC EQU CYREG_PRT4_PC3
Pin_2__0__PORT EQU 4
Pin_2__0__SHIFT EQU 3
Pin_2__AG EQU CYREG_PRT4_AG
Pin_2__AMUX EQU CYREG_PRT4_AMUX
Pin_2__BIE EQU CYREG_PRT4_BIE
Pin_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_2__BYP EQU CYREG_PRT4_BYP
Pin_2__CTL EQU CYREG_PRT4_CTL
Pin_2__DM0 EQU CYREG_PRT4_DM0
Pin_2__DM1 EQU CYREG_PRT4_DM1
Pin_2__DM2 EQU CYREG_PRT4_DM2
Pin_2__DR EQU CYREG_PRT4_DR
Pin_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_2__MASK EQU 0x08
Pin_2__PORT EQU 4
Pin_2__PRT EQU CYREG_PRT4_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_2__PS EQU CYREG_PRT4_PS
Pin_2__SHIFT EQU 3
Pin_2__SLW EQU CYREG_PRT4_SLW

; Pin_3
Pin_3__0__MASK EQU 0x20
Pin_3__0__PC EQU CYREG_PRT4_PC5
Pin_3__0__PORT EQU 4
Pin_3__0__SHIFT EQU 5
Pin_3__AG EQU CYREG_PRT4_AG
Pin_3__AMUX EQU CYREG_PRT4_AMUX
Pin_3__BIE EQU CYREG_PRT4_BIE
Pin_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_3__BYP EQU CYREG_PRT4_BYP
Pin_3__CTL EQU CYREG_PRT4_CTL
Pin_3__DM0 EQU CYREG_PRT4_DM0
Pin_3__DM1 EQU CYREG_PRT4_DM1
Pin_3__DM2 EQU CYREG_PRT4_DM2
Pin_3__DR EQU CYREG_PRT4_DR
Pin_3__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_3__MASK EQU 0x20
Pin_3__PORT EQU 4
Pin_3__PRT EQU CYREG_PRT4_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_3__PS EQU CYREG_PRT4_PS
Pin_3__SHIFT EQU 5
Pin_3__SLW EQU CYREG_PRT4_SLW

; Pin_4
Pin_4__0__MASK EQU 0x80
Pin_4__0__PC EQU CYREG_PRT4_PC7
Pin_4__0__PORT EQU 4
Pin_4__0__SHIFT EQU 7
Pin_4__AG EQU CYREG_PRT4_AG
Pin_4__AMUX EQU CYREG_PRT4_AMUX
Pin_4__BIE EQU CYREG_PRT4_BIE
Pin_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_4__BYP EQU CYREG_PRT4_BYP
Pin_4__CTL EQU CYREG_PRT4_CTL
Pin_4__DM0 EQU CYREG_PRT4_DM0
Pin_4__DM1 EQU CYREG_PRT4_DM1
Pin_4__DM2 EQU CYREG_PRT4_DM2
Pin_4__DR EQU CYREG_PRT4_DR
Pin_4__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_4__MASK EQU 0x80
Pin_4__PORT EQU 4
Pin_4__PRT EQU CYREG_PRT4_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_4__PS EQU CYREG_PRT4_PS
Pin_4__SHIFT EQU 7
Pin_4__SLW EQU CYREG_PRT4_SLW

; Pin_5
Pin_5__0__MASK EQU 0x01
Pin_5__0__PC EQU CYREG_PRT4_PC0
Pin_5__0__PORT EQU 4
Pin_5__0__SHIFT EQU 0
Pin_5__AG EQU CYREG_PRT4_AG
Pin_5__AMUX EQU CYREG_PRT4_AMUX
Pin_5__BIE EQU CYREG_PRT4_BIE
Pin_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_5__BYP EQU CYREG_PRT4_BYP
Pin_5__CTL EQU CYREG_PRT4_CTL
Pin_5__DM0 EQU CYREG_PRT4_DM0
Pin_5__DM1 EQU CYREG_PRT4_DM1
Pin_5__DM2 EQU CYREG_PRT4_DM2
Pin_5__DR EQU CYREG_PRT4_DR
Pin_5__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_5__MASK EQU 0x01
Pin_5__PORT EQU 4
Pin_5__PRT EQU CYREG_PRT4_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_5__PS EQU CYREG_PRT4_PS
Pin_5__SHIFT EQU 0
Pin_5__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
