# TMR LIF Neuron on FPGA  

This project implements a **Triple Modular Redundancy (TMR)**-based **Leaky Integrate-and-Fire (LIF) neuron** on an FPGA. The design is written in **Verilog** and uses **Q8.8 fixed-point arithmetic** for efficient computations. The implementation is targeted for the **Spartan-3E Starter Kit** using **Xilinx ISE Design Suite**.

---

## ğŸš€ **Project Overview**
- **Hardware:** Spartan-3E Starter Kit  
- **Neuron Model:** Leaky Integrate-and-Fire (LIF)  
- **Fault Tolerance:** Triple Modular Redundancy (TMR)  
- **Computation Format:** Q8.8 Fixed-Point Arithmetic  
- **Language:** Verilog HDL  
- **Simulation & Synthesis:** Xilinx ISE Design Suite  

---

## ğŸ“‚ **File Structure**
```
ğŸ“‚ TMR_LIF_Neuron
 â”œâ”€â”€ src/
 â”‚   â”œâ”€â”€ tmr_lif_neuron.v      # TMR-based LIF neuron module
 â”‚   â”œâ”€â”€ lif_neuron_q8_8.v     # Individual LIF neuron implementation
 â”‚   â”œâ”€â”€ fixed_point_q8_8.v    # Fixed-point arithmetic functions
 â”œâ”€â”€ testbench/
 â”‚   â”œâ”€â”€ tmr_lif_neuron_tb.v   # Testbench for simulation
 â”‚   â”œâ”€â”€ waveforms.do          # ISim waveform script (if needed)
 â”œâ”€â”€ docs/
 â”‚   â”œâ”€â”€ README.md             # Project documentation
 â”‚   â”œâ”€â”€ Q8.8_format_explained.pdf  # Explanation of Q8.8 arithmetic
 â””â”€â”€ README.md
```

---

## ğŸ›  **Setup & Usage**
### **1ï¸âƒ£ Prerequisites**
- **Xilinx ISE Design Suite (for simulation & synthesis)**
- **Spartan-3E Starter Kit (for FPGA implementation)**

### **2ï¸âƒ£ Cloning the Repository**
```bash
git clone https://github.com/yourusername/TMR_LIF_Neuron.git
cd TMR_LIF_Neuron
```

---

## ğŸ”¬ **Simulation on Xilinx ISE (ISim)**
1. Open **Xilinx ISE Design Suite**
2. Create a **New Project** and select **Spartan-3E Starter Kit**
3. Add Verilog source files from `src/`
4. Add testbench files from `testbench/`
5. Set `tmr_lif_neuron_tb.v` as the **Top Module**
6. Select **Behavioral Simulation**
7. Click **Simulate Behavioral Model**
8. View results in **ISim Waveform Viewer**

---

## ğŸ— **Synthesis & FPGA Implementation**
1. Open **Xilinx ISE Design Suite**
2. Select **Synthesize - XST**
3. Click **Implement Design**
4. Click **Generate Programming File**
5. Connect the **Spartan-3E Starter Kit** via JTAG
6. Open **iMPACT** and load the generated `.bit` file
7. Program the FPGA and observe outputs

---

## ğŸ§ª **Testbench**
The testbench (`tmr_lif_neuron_tb.v`) validates:
âœ” Correct spike generation  
âœ” Stable membrane potential computation  
âœ” Robust fault tolerance under bit-flips or deviations  

To run the testbench:
```bash
vsim work.tmr_lif_neuron_tb
run -all
```
Or directly simulate in **ISim** using the provided steps.

---

## ğŸ“Š **Results**
The testbench ensures:
âœ” Correct majority voting for neuron membrane potential  
âœ” Stable behavior under injected faults  
âœ” Correct spike output based on thresholding  

---
