

================================================================
== Vivado HLS Report for 'image_filter'
================================================================
* Date:           Tue Dec  6 11:23:30 2016

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|     12.31|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+-----+----------+-----+----------+---------+
        |                                           |                                |     Latency    |    Interval    | Pipeline|
        |                  Instance                 |             Module             | min |    max   | min |    max   |   Type  |
        +-------------------------------------------+--------------------------------+-----+----------+-----+----------+---------+
        |call_ret1_init_fu_493                      |init                            |    0|         0|    0|         0|   none  |
        |call_ret2_init_1_fu_501                    |init_1                          |    0|         0|    0|         0|   none  |
        |call_ret3_init_1_1_fu_507                  |init_1_1                        |    0|         0|    0|         0|   none  |
        |call_ret4_init_2_fu_513                    |init_2                          |    0|         0|    0|         0|   none  |
        |call_ret5_init_3_fu_519                    |init_3                          |    0|         0|    0|         0|   none  |
        |call_ret6_init_4_fu_525                    |init_4                          |    0|         0|    0|         0|   none  |
        |stg_70_init_5_fu_537                       |init_5                          |    0|         0|    0|         0|   none  |
        |call_ret7_init_1_2_fu_531                  |init_1_2                        |    0|         0|    0|         0|   none  |
        |grp_AXIvideo2Mat_32_1080_1920_16_s_fu_437  |AXIvideo2Mat_32_1080_1920_16_s  |    ?|         ?|    ?|         ?|   none  |
        |grp_rgb2bw_fu_483                          |rgb2bw                          |    ?|         ?|    ?|         ?|   none  |
        |grp_median_filter_fu_379                   |median_filter                   |   56|  16998401|   56|  16998401|   none  |
        |grp_median_filter_1_fu_387                 |median_filter_1                 |   56|  16998401|   56|  16998401|   none  |
        |grp_bounding_box_fu_395                    |bounding_box                    |    ?|         ?|    ?|         ?|   none  |
        |grp_compute_fu_361                         |compute                         |    ?|         ?|    ?|         ?|   none  |
        |grp_draw_fu_419                            |draw                            |    ?|         ?|    ?|         ?|   none  |
        |grp_Mat2AXIvideo_32_1080_1920_16_s_fu_460  |Mat2AXIvideo_32_1080_1920_16_s  |    1|   2076841|    1|   2076841|   none  |
        +-------------------------------------------+--------------------------------+-----+----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     16|
|FIFO             |        0|      -|     185|   1016|
|Instance         |       16|      -|    7377|  10950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      41|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      0|    7603|  11982|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      0|       7|     22|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |             Instance            |             Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |AXIvideo2Mat_32_1080_1920_16_U0  |AXIvideo2Mat_32_1080_1920_16_s  |        0|      0|   180|   220|
    |Mat2AXIvideo_32_1080_1920_16_U0  |Mat2AXIvideo_32_1080_1920_16_s  |        0|      0|    57|   111|
    |bounding_box_U0                  |bounding_box                    |        0|      0|   613|  1161|
    |compute_U0                       |compute                         |        0|      0|  3180|  4501|
    |draw_U0                          |draw                            |        0|      0|   115|   635|
    |init_U0                          |init                            |        0|      0|    50|    50|
    |init_1_U0                        |init_1                          |        0|      0|    26|    26|
    |init_1_1_U0                      |init_1_1                        |        0|      0|    26|    26|
    |init_1_2_U0                      |init_1_2                        |        0|      0|    26|    26|
    |init_2_U0                        |init_2                          |        0|      0|    26|    26|
    |init_3_U0                        |init_3                          |        0|      0|    26|    26|
    |init_4_U0                        |init_4                          |        0|      0|    26|    26|
    |init_5_U0                        |init_5                          |        0|      0|     2|     2|
    |median_filter_U0                 |median_filter                   |        8|      0|  1485|  2001|
    |median_filter_1_U0               |median_filter_1                 |        8|      0|  1485|  2001|
    |rgb2bw_U0                        |rgb2bw                          |        0|      0|    54|   112|
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |Total                            |                                |       16|      0|  7377| 10950|
    +---------------------------------+--------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+---+----+------+-----+---------+
    |             Name             | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------------+---------+---+----+------+-----+---------+
    |bb_bottom2_V                  |        0|  5|  44|     1|   32|       32|
    |bb_bottom_V                   |        0|  5|  44|     1|   32|       32|
    |bb_left2_V                    |        0|  5|  44|     1|   32|       32|
    |bb_left_V                     |        0|  5|  44|     1|   32|       32|
    |bb_right2_V                   |        0|  5|  44|     1|   32|       32|
    |bb_right_V                    |        0|  5|  44|     1|   32|       32|
    |bb_top2_V                     |        0|  5|  44|     1|   32|       32|
    |bb_top_V                      |        0|  5|  44|     1|   32|       32|
    |bw_cols_V                     |        0|  5|  24|     2|   12|       24|
    |bw_data_stream_0_V            |        0|  5|  20|     1|    8|        8|
    |bw_rows_V                     |        0|  5|  24|     2|   12|       24|
    |error_V                       |        0|  5|  44|     1|   32|       32|
    |medianImage2_cols_V           |        0|  5|  24|     2|   12|       24|
    |medianImage2_data_stream_0_V  |        0|  5|  20|     1|    8|        8|
    |medianImage2_rows_V           |        0|  5|  24|     2|   12|       24|
    |medianImage3_cols_V           |        0|  5|  24|     2|   12|       24|
    |medianImage3_data_stream_0_V  |        0|  5|  20|     1|    8|        8|
    |medianImage3_rows_V           |        0|  5|  24|     2|   12|       24|
    |medianImage4_cols_V           |        0|  5|  24|     2|   12|       24|
    |medianImage4_data_stream_0_V  |        0|  5|  20|     1|    8|        8|
    |medianImage4_rows_V           |        0|  5|  24|     2|   12|       24|
    |medianImage_cols_V            |        0|  5|  24|     2|   12|       24|
    |medianImage_data_stream_0_V   |        0|  5|  20|     1|    8|        8|
    |medianImage_rows_V            |        0|  5|  24|     2|   12|       24|
    |result_cols_V                 |        0|  5|  24|     2|   12|       24|
    |result_data_stream_0_V        |        0|  5|  20|     1|    8|        8|
    |result_data_stream_1_V        |        0|  5|  20|     1|    8|        8|
    |result_data_stream_2_V        |        0|  5|  20|     1|    8|        8|
    |result_rows_V                 |        0|  5|  24|     2|   12|       24|
    |src_cols_V                    |        0|  5|  24|     2|   12|       24|
    |src_cols_V_channel            |        0|  5|  24|     2|   12|       24|
    |src_data_stream_0_V           |        0|  5|  20|     1|    8|        8|
    |src_data_stream_1_V           |        0|  5|  20|     1|    8|        8|
    |src_data_stream_2_V           |        0|  5|  20|     1|    8|        8|
    |src_rows_V                    |        0|  5|  24|     2|   12|       24|
    |src_rows_V_channel            |        0|  5|  24|     2|   12|       24|
    |valid_V_V                     |        0|  5|  16|     1|    1|        1|
    +------------------------------+---------+---+----+------+-----+---------+
    |Total                         |        0|185|1016|    53|  569|      761|
    +------------------------------+---------+---+----+------+-----+---------+

    * Shift register: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_32_1080_1920_16_U0_ap_start  |    and   |      0|  0|   2|           1|           1|
    |Mat2AXIvideo_32_1080_1920_16_U0_ap_start  |    and   |      0|  0|   2|           1|           1|
    |bounding_box_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |compute_U0_ap_start                       |    and   |      0|  0|   2|           1|           1|
    |draw_U0_ap_start                          |    and   |      0|  0|   2|           1|           1|
    |median_filter_1_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |median_filter_U0_ap_start                 |    and   |      0|  0|   2|           1|           1|
    |rgb2bw_U0_ap_start                        |    and   |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  16|           8|           8|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------------------+---+-----+-----------+
    |                          Name                         | FF| Bits| Const Bits|
    +-------------------------------------------------------+---+-----+-----------+
    |ap_reg_procdone_AXIvideo2Mat_32_1080_1920_16_U0        |  1|    1|          0|
    |ap_reg_procdone_Mat2AXIvideo_32_1080_1920_16_U0        |  1|    1|          0|
    |ap_reg_procdone_bounding_box_U0                        |  1|    1|          0|
    |ap_reg_procdone_compute_U0                             |  1|    1|          0|
    |ap_reg_procdone_draw_U0                                |  1|    1|          0|
    |ap_reg_procdone_init_1_1_U0                            |  1|    1|          0|
    |ap_reg_procdone_init_1_2_U0                            |  1|    1|          0|
    |ap_reg_procdone_init_1_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_2_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_3_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_4_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_5_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_U0                                |  1|    1|          0|
    |ap_reg_procdone_median_filter_1_U0                     |  1|    1|          0|
    |ap_reg_procdone_median_filter_U0                       |  1|    1|          0|
    |ap_reg_procdone_rgb2bw_U0                              |  1|    1|          0|
    |ap_reg_ready_AXIvideo2Mat_32_1080_1920_16_U0_ap_ready  |  1|    1|          0|
    |ap_reg_ready_bw_cols_V_full_n                          |  1|    1|          0|
    |ap_reg_ready_bw_rows_V_full_n                          |  1|    1|          0|
    |ap_reg_ready_init_1_1_U0_ap_ready                      |  1|    1|          0|
    |ap_reg_ready_init_1_2_U0_ap_ready                      |  1|    1|          0|
    |ap_reg_ready_init_1_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_2_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_3_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_4_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_5_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_U0_ap_ready                          |  1|    1|          0|
    |ap_reg_ready_medianImage2_cols_V_full_n                |  1|    1|          0|
    |ap_reg_ready_medianImage2_rows_V_full_n                |  1|    1|          0|
    |ap_reg_ready_medianImage3_cols_V_full_n                |  1|    1|          0|
    |ap_reg_ready_medianImage3_rows_V_full_n                |  1|    1|          0|
    |ap_reg_ready_medianImage4_cols_V_full_n                |  1|    1|          0|
    |ap_reg_ready_medianImage4_rows_V_full_n                |  1|    1|          0|
    |ap_reg_ready_medianImage_cols_V_full_n                 |  1|    1|          0|
    |ap_reg_ready_medianImage_rows_V_full_n                 |  1|    1|          0|
    |ap_reg_ready_result_cols_V_full_n                      |  1|    1|          0|
    |ap_reg_ready_result_rows_V_full_n                      |  1|    1|          0|
    |ap_reg_ready_src_cols_V_channel_full_n                 |  1|    1|          0|
    |ap_reg_ready_src_cols_V_full_n                         |  1|    1|          0|
    |ap_reg_ready_src_rows_V_channel_full_n                 |  1|    1|          0|
    |ap_reg_ready_src_rows_V_full_n                         |  1|    1|          0|
    +-------------------------------------------------------+---+-----+-----------+
    |Total                                                  | 41|   41|          0|
    +-------------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|input_V_data_V_dout     |  in |   32|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_empty_n  |  in |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_read     | out |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_keep_V_dout     |  in |    4|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_empty_n  |  in |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_read     | out |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_strb_V_dout     |  in |    4|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_empty_n  |  in |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_read     | out |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_user_V_dout     |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_empty_n  |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_read     | out |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_last_V_dout     |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_empty_n  |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_read     | out |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_id_V_dout       |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_empty_n    |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_read       | out |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_dest_V_dout     |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_empty_n  |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_read     | out |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|output_V_data_V_din     | out |   32|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_full_n  |  in |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_write   | out |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_keep_V_din     | out |    4|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_full_n  |  in |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_write   | out |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_strb_V_din     | out |    4|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_full_n  |  in |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_write   | out |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_user_V_din     | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_full_n  |  in |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_write   | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_last_V_din     | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_full_n  |  in |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_write   | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_id_V_din       | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_full_n    |  in |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_write     | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_dest_V_din     | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_full_n  |  in |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_write   | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|rows                    |  in |   32|  ap_stable |       rows      |    scalar    |
|cols                    |  in |   32|  ap_stable |       cols      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   image_filter  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   image_filter  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   image_filter  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   image_filter  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   image_filter  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   image_filter  | return value |
+------------------------+-----+-----+------------+-----------------+--------------+

