<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-lpc32xx › timer.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>timer.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-lpc32xx/timer.c</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Kevin Wells &lt;kevin.wells@nxp.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 - 2010 NXP Semiconductors</span>
<span class="cm"> * Copyright (C) 2009 Fontys University of Applied Sciences, Eindhoven</span>
<span class="cm"> *                    Ed Schouten &lt;e.schouten@fontys.nl&gt;</span>
<span class="cm"> *                    Laurens Timmermans &lt;l.timmermans@fontys.nl&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/time.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clockchips.h&gt;</span>

<span class="cp">#include &lt;asm/mach/time.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/platform.h&gt;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lpc32xx_clkevt_next_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">delta</span><span class="p">,</span>
    <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">LPC32XX_TIMER_CNTR_TCR_RESET</span><span class="p">,</span>
		<span class="n">LPC32XX_TIMER_TCR</span><span class="p">(</span><span class="n">LPC32XX_TIMER0_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">delta</span><span class="p">,</span> <span class="n">LPC32XX_TIMER_PR</span><span class="p">(</span><span class="n">LPC32XX_TIMER0_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">LPC32XX_TIMER_CNTR_TCR_EN</span><span class="p">,</span>
		<span class="n">LPC32XX_TIMER_TCR</span><span class="p">(</span><span class="n">LPC32XX_TIMER0_BASE</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lpc32xx_clkevt_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span>
    <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span>:
		<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_ONESHOT</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_SHUTDOWN</span>:
		<span class="cm">/*</span>
<span class="cm">		 * Disable the timer. When using oneshot, we must also</span>
<span class="cm">		 * disable the timer to wait for the first call to</span>
<span class="cm">		 * set_next_event().</span>
<span class="cm">		 */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_TIMER_TCR</span><span class="p">(</span><span class="n">LPC32XX_TIMER0_BASE</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_UNUSED</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_RESUME</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">lpc32xx_clkevt</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lpc32xx_clkevt&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">features</span>	<span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shift</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span>		<span class="o">=</span> <span class="mi">300</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_next_event</span>	<span class="o">=</span> <span class="n">lpc32xx_clkevt_next_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span>	<span class="o">=</span> <span class="n">lpc32xx_clkevt_mode</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">lpc32xx_timer_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_clkevt</span><span class="p">;</span>

	<span class="cm">/* Clear match */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">LPC32XX_TIMER_CNTR_MTCH_BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
		<span class="n">LPC32XX_TIMER_IR</span><span class="p">(</span><span class="n">LPC32XX_TIMER0_BASE</span><span class="p">));</span>

	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">event_handler</span><span class="p">(</span><span class="n">evt</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">lpc32xx_timer_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;LPC32XX Timer Tick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_TIMER</span> <span class="o">|</span> <span class="n">IRQF_IRQPOLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">lpc32xx_timer_interrupt</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The clock management driver isn&#39;t initialized at this point, so the</span>
<span class="cm"> * clocks need to be enabled here manually and then tagged as used in</span>
<span class="cm"> * the clock driver initialization</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">lpc32xx_timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">clkrate</span><span class="p">,</span> <span class="n">pllreg</span><span class="p">;</span>

	<span class="cm">/* Enable timer clock */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">LPC32XX_CLKPWR_TMRPWMCLK_TIMER0_EN</span> <span class="o">|</span>
		<span class="n">LPC32XX_CLKPWR_TMRPWMCLK_TIMER1_EN</span><span class="p">,</span>
		<span class="n">LPC32XX_CLKPWR_TIMERS_PWMS_CLK_CTRL_1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * The clock driver isn&#39;t initialized at this point. So determine if</span>
<span class="cm">	 * the SYSCLK is driven from the PLL397 or main oscillator and then use</span>
<span class="cm">	 * it to compute the PLL frequency and the PCLK divider to get the base</span>
<span class="cm">	 * timer rates. This rate is needed to compute the tick rate.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk_is_sysclk_mainosc</span><span class="p">()</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">clkrate</span> <span class="o">=</span> <span class="n">LPC32XX_MAIN_OSC_FREQ</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">clkrate</span> <span class="o">=</span> <span class="mi">397</span> <span class="o">*</span> <span class="n">LPC32XX_CLOCK_OSC_FREQ</span><span class="p">;</span>

	<span class="cm">/* Get ARM HCLKPLL register and convert it into a frequency */</span>
	<span class="n">pllreg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_CLKPWR_HCLKPLL_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1FFFF</span><span class="p">;</span>
	<span class="n">clkrate</span> <span class="o">=</span> <span class="n">clk_get_pllrate_from_reg</span><span class="p">(</span><span class="n">clkrate</span><span class="p">,</span> <span class="n">pllreg</span><span class="p">);</span>

	<span class="cm">/* Get PCLK divider and divide ARM PLL clock by it to get timer rate */</span>
	<span class="n">clkrate</span> <span class="o">=</span> <span class="n">clkrate</span> <span class="o">/</span> <span class="n">clk_get_pclk_div</span><span class="p">();</span>

	<span class="cm">/* Initial timer setup */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_TIMER_TCR</span><span class="p">(</span><span class="n">LPC32XX_TIMER0_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">LPC32XX_TIMER_CNTR_MTCH_BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
		<span class="n">LPC32XX_TIMER_IR</span><span class="p">(</span><span class="n">LPC32XX_TIMER0_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">LPC32XX_TIMER_MR0</span><span class="p">(</span><span class="n">LPC32XX_TIMER0_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">LPC32XX_TIMER_CNTR_MCR_MTCH</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">LPC32XX_TIMER_CNTR_MCR_STOP</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">LPC32XX_TIMER_CNTR_MCR_RESET</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
		<span class="n">LPC32XX_TIMER_MCR</span><span class="p">(</span><span class="n">LPC32XX_TIMER0_BASE</span><span class="p">));</span>

	<span class="cm">/* Setup tick interrupt */</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">IRQ_LPC32XX_TIMER0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lpc32xx_timer_irq</span><span class="p">);</span>

	<span class="cm">/* Setup the clockevent structure. */</span>
	<span class="n">lpc32xx_clkevt</span><span class="p">.</span><span class="n">mult</span> <span class="o">=</span> <span class="n">div_sc</span><span class="p">(</span><span class="n">clkrate</span><span class="p">,</span> <span class="n">NSEC_PER_SEC</span><span class="p">,</span>
		<span class="n">lpc32xx_clkevt</span><span class="p">.</span><span class="n">shift</span><span class="p">);</span>
	<span class="n">lpc32xx_clkevt</span><span class="p">.</span><span class="n">max_delta_ns</span> <span class="o">=</span> <span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="o">&amp;</span><span class="n">lpc32xx_clkevt</span><span class="p">);</span>
	<span class="n">lpc32xx_clkevt</span><span class="p">.</span><span class="n">min_delta_ns</span> <span class="o">=</span> <span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span>
		<span class="o">&amp;</span><span class="n">lpc32xx_clkevt</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">lpc32xx_clkevt</span><span class="p">.</span><span class="n">cpumask</span> <span class="o">=</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">clockevents_register_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lpc32xx_clkevt</span><span class="p">);</span>

	<span class="cm">/* Use timer1 as clock source. */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">LPC32XX_TIMER_CNTR_TCR_RESET</span><span class="p">,</span>
		<span class="n">LPC32XX_TIMER_TCR</span><span class="p">(</span><span class="n">LPC32XX_TIMER1_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_TIMER_PR</span><span class="p">(</span><span class="n">LPC32XX_TIMER1_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_TIMER_MCR</span><span class="p">(</span><span class="n">LPC32XX_TIMER1_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">LPC32XX_TIMER_CNTR_TCR_EN</span><span class="p">,</span>
		<span class="n">LPC32XX_TIMER_TCR</span><span class="p">(</span><span class="n">LPC32XX_TIMER1_BASE</span><span class="p">));</span>

	<span class="n">clocksource_mmio_init</span><span class="p">(</span><span class="n">LPC32XX_TIMER_TC</span><span class="p">(</span><span class="n">LPC32XX_TIMER1_BASE</span><span class="p">),</span>
		<span class="s">&quot;lpc32xx_clksrc&quot;</span><span class="p">,</span> <span class="n">clkrate</span><span class="p">,</span> <span class="mi">300</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="n">clocksource_mmio_readl_up</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">lpc32xx_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_timer_init</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
