

================================================================
== Vivado HLS Report for 'aes_mixColumns'
================================================================
* Date:           Tue Oct 30 16:30:09 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        encrypt
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     11.22|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   89|   89|   73|   73| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2173|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    674|
|Register         |        -|      -|     950|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     950|   2847|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |sum10_fu_877_p2             |     +    |      0|  0|  39|           4|          32|
    |sum11_fu_888_p2             |     +    |      0|  0|  39|           4|          32|
    |sum12_fu_1072_p2            |     +    |      0|  0|  39|           4|          32|
    |sum13_fu_1083_p2            |     +    |      0|  0|  39|           4|          32|
    |sum14_fu_1094_p2            |     +    |      0|  0|  39|           4|          32|
    |sum1_fu_433_p2              |     +    |      0|  0|  39|           1|          32|
    |sum2_fu_445_p2              |     +    |      0|  0|  39|           2|          32|
    |sum3_fu_456_p2              |     +    |      0|  0|  39|           2|          32|
    |sum4_fu_638_p2              |     +    |      0|  0|  39|           3|          32|
    |sum5_fu_649_p2              |     +    |      0|  0|  39|           3|          32|
    |sum6_fu_660_p2              |     +    |      0|  0|  39|           3|          32|
    |sum7_fu_671_p2              |     +    |      0|  0|  39|           3|          32|
    |sum8_fu_855_p2              |     +    |      0|  0|  39|           4|          32|
    |sum9_fu_866_p2              |     +    |      0|  0|  39|           4|          32|
    |sum_fu_1105_p2              |     +    |      0|  0|  39|           4|          32|
    |ap_block_pp0_stage0_01001   |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001   |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage12_01001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage13_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage17_01001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage17_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage18_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_11001   |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage2_01001   |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage31_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage33_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage34_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage4_11001   |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage5_11001   |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage6_11001   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1268           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1288           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1314           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1340           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1362           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1377           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1390           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1404           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1427           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1449           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1475           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1505           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1523           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1534           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1548           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1562           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1585           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1607           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1633           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1663           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1681           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1692           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1706           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1720           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1747           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1773           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1799           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1826           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1844           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1854           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1864           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1871           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage10_01001  |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage10_11001  |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage11_11001  |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage12_11001  |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage2_11001   |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage7_11001   |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage8_11001   |    or    |      0|  0|   8|           1|           1|
    |tmp_4_i10_fu_1017_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i11_fu_1059_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i12_fu_1148_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i13_fu_1192_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i14_fu_1234_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i15_fu_1276_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i1_fu_541_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i2_fu_583_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i3_fu_625_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i4_fu_714_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i5_fu_758_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i6_fu_800_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i7_fu_842_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i8_fu_931_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i9_fu_975_p3          |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i_fu_498_p3           |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0               |    xor   |      0|  0|   8|           1|           2|
    |e_1_fu_690_p2               |    xor   |      0|  0|  15|           8|           8|
    |e_2_fu_907_p2               |    xor   |      0|  0|  15|           8|           8|
    |e_3_fu_1124_p2              |    xor   |      0|  0|  15|           8|           8|
    |e_fu_475_p2                 |    xor   |      0|  0|  15|           8|           8|
    |tmp10_fu_1200_p2            |    xor   |      0|  0|  15|           8|           8|
    |tmp11_fu_1242_p2            |    xor   |      0|  0|  15|           8|           8|
    |tmp1_fu_549_p2              |    xor   |      0|  0|  15|           8|           8|
    |tmp2_fu_591_p2              |    xor   |      0|  0|  15|           8|           8|
    |tmp3_fu_722_p2              |    xor   |      0|  0|  15|           8|           8|
    |tmp4_fu_766_p2              |    xor   |      0|  0|  15|           8|           8|
    |tmp5_fu_808_p2              |    xor   |      0|  0|  15|           8|           8|
    |tmp6_fu_939_p2              |    xor   |      0|  0|  15|           8|           8|
    |tmp7_fu_983_p2              |    xor   |      0|  0|  15|           8|           8|
    |tmp8_fu_1025_p2             |    xor   |      0|  0|  15|           8|           8|
    |tmp9_fu_1156_p2             |    xor   |      0|  0|  15|           8|           8|
    |tmp_13_1_fu_771_p2          |    xor   |      0|  0|  15|           8|           8|
    |tmp_13_2_fu_988_p2          |    xor   |      0|  0|  15|           8|           8|
    |tmp_13_3_fu_1205_p2         |    xor   |      0|  0|  15|           8|           8|
    |tmp_17_1_fu_813_p2          |    xor   |      0|  0|  15|           8|           8|
    |tmp_17_2_fu_1030_p2         |    xor   |      0|  0|  15|           8|           8|
    |tmp_17_3_fu_1247_p2         |    xor   |      0|  0|  15|           8|           8|
    |tmp_1_fu_554_p2             |    xor   |      0|  0|  15|           8|           8|
    |tmp_21_1_fu_850_p2          |    xor   |      0|  0|  15|           8|           8|
    |tmp_21_2_fu_1067_p2         |    xor   |      0|  0|  15|           8|           8|
    |tmp_21_3_fu_1284_p2         |    xor   |      0|  0|  15|           8|           8|
    |tmp_2_i10_fu_1011_p2        |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i11_fu_1053_p2        |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i12_fu_1142_p2        |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i13_fu_1186_p2        |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i14_fu_1228_p2        |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i15_fu_1270_p2        |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i1_fu_535_p2          |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i2_fu_577_p2          |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i3_fu_619_p2          |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i4_fu_708_p2          |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i5_fu_752_p2          |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i6_fu_794_p2          |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i7_fu_836_p2          |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i8_fu_925_p2          |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i9_fu_969_p2          |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i_fu_492_p2           |    xor   |      0|  0|  15|           8|           5|
    |tmp_4_fu_596_p2             |    xor   |      0|  0|  15|           8|           8|
    |tmp_6_1_fu_686_p2           |    xor   |      0|  0|  15|           8|           8|
    |tmp_6_2_fu_903_p2           |    xor   |      0|  0|  15|           8|           8|
    |tmp_6_3_fu_1120_p2          |    xor   |      0|  0|  15|           8|           8|
    |tmp_6_fu_471_p2             |    xor   |      0|  0|  15|           8|           8|
    |tmp_7_fu_633_p2             |    xor   |      0|  0|  15|           8|           8|
    |tmp_9_1_fu_728_p2           |    xor   |      0|  0|  15|           8|           8|
    |tmp_9_2_fu_945_p2           |    xor   |      0|  0|  15|           8|           8|
    |tmp_9_3_fu_1162_p2          |    xor   |      0|  0|  15|           8|           8|
    |tmp_9_fu_512_p2             |    xor   |      0|  0|  15|           8|           8|
    |tmp_fu_506_p2               |    xor   |      0|  0|  15|           8|           8|
    |x_assign_10_fu_1035_p2      |    xor   |      0|  0|  15|           8|           8|
    |x_assign_11_fu_1116_p2      |    xor   |      0|  0|  15|           8|           8|
    |x_assign_12_fu_1168_p2      |    xor   |      0|  0|  15|           8|           8|
    |x_assign_13_fu_1210_p2      |    xor   |      0|  0|  15|           8|           8|
    |x_assign_14_fu_1252_p2      |    xor   |      0|  0|  15|           8|           8|
    |x_assign_1_fu_517_p2        |    xor   |      0|  0|  15|           8|           8|
    |x_assign_2_fu_559_p2        |    xor   |      0|  0|  15|           8|           8|
    |x_assign_3_fu_601_p2        |    xor   |      0|  0|  15|           8|           8|
    |x_assign_4_fu_682_p2        |    xor   |      0|  0|  15|           8|           8|
    |x_assign_5_fu_734_p2        |    xor   |      0|  0|  15|           8|           8|
    |x_assign_6_fu_776_p2        |    xor   |      0|  0|  15|           8|           8|
    |x_assign_7_fu_818_p2        |    xor   |      0|  0|  15|           8|           8|
    |x_assign_8_fu_899_p2        |    xor   |      0|  0|  15|           8|           8|
    |x_assign_9_fu_951_p2        |    xor   |      0|  0|  15|           8|           8|
    |x_assign_fu_467_p2          |    xor   |      0|  0|  15|           8|           8|
    |x_assign_s_fu_993_p2        |    xor   |      0|  0|  15|           8|           8|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|2173|         664|        1160|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  329|         74|    1|         74|
    |ap_enable_reg_pp0_iter0             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_WREADY   |    9|          2|    1|          2|
    |buf_r_blk_n_AR                      |    9|          2|    1|          2|
    |buf_r_blk_n_AW                      |    9|          2|    1|          2|
    |buf_r_blk_n_B                       |    9|          2|    1|          2|
    |buf_r_blk_n_R                       |    9|          2|    1|          2|
    |buf_r_blk_n_W                       |    9|          2|    1|          2|
    |m_axi_buf_r_ARADDR                  |   85|         17|   32|        544|
    |m_axi_buf_r_AWADDR                  |   85|         17|   32|        544|
    |m_axi_buf_r_WDATA                   |   85|         17|    8|        136|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  674|        145|   83|       1318|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  73|   0|   73|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_WREADY   |   1|   0|    1|          0|
    |buf_addr_27_read_reg_1342           |   8|   0|    8|          0|
    |buf_addr_27_reg_1314                |  32|   0|   32|          0|
    |buf_addr_28_read_reg_1349           |   8|   0|    8|          0|
    |buf_addr_28_reg_1321                |  32|   0|   32|          0|
    |buf_addr_29_read_reg_1357           |   8|   0|    8|          0|
    |buf_addr_29_reg_1328                |  32|   0|   32|          0|
    |buf_addr_30_read_reg_1430           |   8|   0|    8|          0|
    |buf_addr_30_reg_1402                |  32|   0|   32|          0|
    |buf_addr_31_read_reg_1437           |   8|   0|    8|          0|
    |buf_addr_31_reg_1409                |  32|   0|   32|          0|
    |buf_addr_32_read_reg_1444           |   8|   0|    8|          0|
    |buf_addr_32_reg_1416                |  32|   0|   32|          0|
    |buf_addr_33_read_reg_1459           |   8|   0|    8|          0|
    |buf_addr_33_reg_1423                |  32|   0|   32|          0|
    |buf_addr_34_read_reg_1519           |   8|   0|    8|          0|
    |buf_addr_34_reg_1491                |  32|   0|   32|          0|
    |buf_addr_35_read_reg_1526           |   8|   0|    8|          0|
    |buf_addr_35_reg_1498                |  32|   0|   32|          0|
    |buf_addr_36_read_reg_1533           |   8|   0|    8|          0|
    |buf_addr_36_reg_1505                |  32|   0|   32|          0|
    |buf_addr_37_read_reg_1548           |   8|   0|    8|          0|
    |buf_addr_37_reg_1512                |  32|   0|   32|          0|
    |buf_addr_38_read_reg_1608           |   8|   0|    8|          0|
    |buf_addr_38_reg_1580                |  32|   0|   32|          0|
    |buf_addr_39_read_reg_1615           |   8|   0|    8|          0|
    |buf_addr_39_reg_1587                |  32|   0|   32|          0|
    |buf_addr_40_read_reg_1622           |   8|   0|    8|          0|
    |buf_addr_40_reg_1594                |  32|   0|   32|          0|
    |buf_addr_41_read_reg_1637           |   8|   0|    8|          0|
    |buf_addr_41_reg_1601                |  32|   0|   32|          0|
    |buf_addr_read_reg_1335              |   8|   0|    8|          0|
    |buf_addr_reg_1307                   |  32|   0|   32|          0|
    |buf_offset_read_reg_1289            |  32|   0|   32|          0|
    |e_1_reg_1470                        |   8|   0|    8|          0|
    |e_2_reg_1559                        |   8|   0|    8|          0|
    |e_3_reg_1648                        |   8|   0|    8|          0|
    |e_reg_1376                          |   8|   0|    8|          0|
    |tmp_13_1_reg_1476                   |   8|   0|    8|          0|
    |tmp_13_2_reg_1565                   |   8|   0|    8|          0|
    |tmp_13_3_reg_1654                   |   8|   0|    8|          0|
    |tmp_17_1_reg_1481                   |   8|   0|    8|          0|
    |tmp_17_2_reg_1570                   |   8|   0|    8|          0|
    |tmp_17_3_reg_1659                   |   8|   0|    8|          0|
    |tmp_1_reg_1387                      |   8|   0|    8|          0|
    |tmp_21_1_reg_1486                   |   8|   0|    8|          0|
    |tmp_21_2_reg_1575                   |   8|   0|    8|          0|
    |tmp_21_3_reg_1664                   |   8|   0|    8|          0|
    |tmp_4_reg_1392                      |   8|   0|    8|          0|
    |tmp_6_1_reg_1465                    |   8|   0|    8|          0|
    |tmp_6_2_reg_1554                    |   8|   0|    8|          0|
    |tmp_6_3_reg_1643                    |   8|   0|    8|          0|
    |tmp_6_reg_1371                      |   8|   0|    8|          0|
    |tmp_7_reg_1397                      |   8|   0|    8|          0|
    |tmp_9_reg_1382                      |   8|   0|    8|          0|
    |x_assign_11_reg_1630                |   8|   0|    8|          0|
    |x_assign_4_reg_1452                 |   8|   0|    8|          0|
    |x_assign_8_reg_1541                 |   8|   0|    8|          0|
    |x_assign_reg_1364                   |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 950|   0|  950|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_start              |  in |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_done               | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_idle               | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_ready              | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|buf_r_blk_n_AR        | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|buf_r_blk_n_R         | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|buf_r_blk_n_AW        | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|buf_r_blk_n_W         | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|buf_r_blk_n_B         | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|m_axi_buf_r_AWVALID   | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWREADY   |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWADDR    | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWID      | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWLEN     | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWSIZE    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWBURST   | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWLOCK    | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWCACHE   | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWPROT    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWQOS     | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWREGION  | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWUSER    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WVALID    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WREADY    |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WDATA     | out |    8|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WSTRB     | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WLAST     | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WID       | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WUSER     | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARVALID   | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARREADY   |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARADDR    | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARID      | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARLEN     | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARSIZE    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARBURST   | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARLOCK    | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARCACHE   | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARPROT    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARQOS     | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARREGION  | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARUSER    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RVALID    |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RREADY    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RDATA     |  in |    8|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RLAST     |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RID       |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RUSER     |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RRESP     |  in |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BVALID    |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BREADY    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BRESP     |  in |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BID       |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BUSER     |  in |    1|    m_axi   |      buf_r     |    pointer   |
|buf_offset            |  in |   32|   ap_none  |   buf_offset   |    scalar    |
+----------------------+-----+-----+------------+----------------+--------------+

