date mon 25 nov 1996 235831 gmt  server ncsa151  lastmodified fri 08 nov 1996 184034 gmt  contenttype texthtml  contentlength 6969    memoria     the memoria project   principal investigators  steve carr philip h sweany   current graduate students   raelyn crowell chen ding qunyan wu     current undergraduate students  don darling denise wieber  description     the goals of the memoria project are to use sourcelevel analysis to improve the memory performance of advanced microprocessors  current research efforts include algorithms for combining software prefetching and unrollandjam automatic optimization of linear  algebra codes optimizing loop order for cache performance and using highlevel analysis in lowlevel code generation  this project is intimately entwined with the  rocket project      publications     s carr   combining optimization for cache and instructionlevel parallelism  to appear in pact 96 boston ma michigan technological university department of computer science technical report  tr9506     k mckinley  s carr and cw tseng  improving data locality with loop transformations  to appear in acm transaction on programming languages and systems michigan technological university department of computer science technical report tr9509      s carr c ding and p sweany  improving software pipelining with unrollandjam  in proceedings of the 29th annual hawaii international conference on system sciences      s carr and  rb lehoucq    a compiler blockable algorithm for qr decomposition   proceedings of the seventh  siam conference on parallel processing for scientific computing     s carr  k mckinley and  cw tseng  compiler optimizations for improving data locality proceedings of the sixth  international conference on architectural support for programming languages and  operating systems     s carr and k kennedy   improving the ratio of memory operations to floatingpoint operations in loops acm transactions on programming languages and systems november 1994     s carr and k kennedy   scalar replacement in the presence of conditional control flow  software  practice amp experience 241 january 1994     s carr and k kennedy   compiler blockability of numerical algorithms proceedings of supercomputing 92     d callahan s carr and k kennedy  improving register allocation for subscripted for subscripted proceedings of the  sigplan 1990 conference on programming language design and implementation      invited publications     s carr and k kennedy   compiling scientific code for complex memory hierarchies proceedings of 24th hawaii international conference on system sciences     s carr and k kennedy   blocking linear algebra codes for memory hierarchies proceedings of 4th siam conference on parallel processing for scientific computing      technical reports     s carr and q wu   scalar replacment and the law of diminishing returns michigan technological  university department of computer science technical report tr9604 submitted to the journal of programming languages     s carr and  rb lehoucq   compiler blockability of dense matrix factorizations michigan technological  university department of computer science technical report tr9508 submitted to acm transactions on mathematical software     s carr and q wu   an analysis of unrollandjam on the hp 71550 michigan technological university department of computer science technical report tr9505      s carr and q wu   an analysis of loop permutation on the hp parisc michigan technological university department of computer science technical report tr9503      s carr and q wu   the performance of scalar replacement on the hp 71550 michigan technological  university department of computer science technical report tr9502       research grants     hiding the latency between level1 and level2 cache on the alpha 21164 digital equipment corporation 19951997 83500      improving the cache performance of scientific applications nsf ccr9409341 19941997 82584 with 109899 in matching funds      improving the memory performance of the hp parisc hewlettpackard company 19941995 56000      cacheconscious loop unrollilng hewlettpackard company 1993 41000       phd dissertations     s carr  memory hierarchy management  rice university department of computer science september 1992     masters theses    y guan  unrollandjam guided by a linearalgebrabased memoryreuse model  michigan technological university department of computer science december 1995     c ding improving software pipelining with unrollandjam and memoryreuse analysis michigan technological university department of computer science june 1996 
