INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lukgla/Desktop/Vivado/Lab3_LED/Lab3_LED.srcs/sources_1/new/mem_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem_encoder'
WARNING: [VRFC 10-3093] actual for formal port 's' is neither a static name nor a globally static expression [C:/Users/lukgla/Desktop/Vivado/Lab3_LED/Lab3_LED.srcs/sources_1/new/mem_encoder.vhd:56]
WARNING: [VRFC 10-3093] actual for formal port 's' is neither a static name nor a globally static expression [C:/Users/lukgla/Desktop/Vivado/Lab3_LED/Lab3_LED.srcs/sources_1/new/mem_encoder.vhd:81]
WARNING: [VRFC 10-3093] actual for formal port 's' is neither a static name nor a globally static expression [C:/Users/lukgla/Desktop/Vivado/Lab3_LED/Lab3_LED.srcs/sources_1/new/mem_encoder.vhd:84]
