//! **************************************************************************
// Written by: Map P.20131013 on Tue Feb 11 07:35:55 2020
//! **************************************************************************

SCHEMATIC START;
COMP "VGA_R<0>" LOCATE = SITE "A3" LEVEL 1;
COMP "VGA_R<1>" LOCATE = SITE "B4" LEVEL 1;
COMP "VGA_R<2>" LOCATE = SITE "C5" LEVEL 1;
COMP "inicio" LOCATE = SITE "T16" LEVEL 1;
COMP "VGA_R<3>" LOCATE = SITE "A4" LEVEL 1;
COMP "clk" LOCATE = SITE "E3" LEVEL 1;
COMP "CAM_xclk" LOCATE = SITE "B13" LEVEL 1;
COMP "VGA_G<0>" LOCATE = SITE "C6" LEVEL 1;
COMP "CAM_pwdn" LOCATE = SITE "F14" LEVEL 1;
COMP "VGA_G<1>" LOCATE = SITE "A5" LEVEL 1;
COMP "VGA_G<2>" LOCATE = SITE "B6" LEVEL 1;
COMP "VGA_G<3>" LOCATE = SITE "A6" LEVEL 1;
COMP "CAM_px_data<0>" LOCATE = SITE "K2" LEVEL 1;
COMP "CAM_px_data<1>" LOCATE = SITE "E7" LEVEL 1;
COMP "CAM_href" LOCATE = SITE "H1" LEVEL 1;
COMP "CAM_px_data<2>" LOCATE = SITE "J3" LEVEL 1;
COMP "CAM_px_data<3>" LOCATE = SITE "J4" LEVEL 1;
COMP "CAM_px_data<4>" LOCATE = SITE "K1" LEVEL 1;
COMP "CAM_px_data<5>" LOCATE = SITE "E6" LEVEL 1;
COMP "CAM_px_data<6>" LOCATE = SITE "J2" LEVEL 1;
COMP "CAM_px_data<7>" LOCATE = SITE "G6" LEVEL 1;
COMP "CAM_pclk" LOCATE = SITE "F3" LEVEL 1;
PIN CAM_pclk_pin<0> = BEL "CAM_pclk" PINNAME PAD;
PIN "CAM_pclk_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "VGA_Vsync_n" LOCATE = SITE "B12" LEVEL 1;
COMP "VGA_B<0>" LOCATE = SITE "B7" LEVEL 1;
COMP "CAM_cnt_linea<0>" LOCATE = SITE "T8" LEVEL 1;
COMP "VGA_B<1>" LOCATE = SITE "C7" LEVEL 1;
COMP "VGA_Hsync_n" LOCATE = SITE "B11" LEVEL 1;
COMP "CAM_cnt_linea<1>" LOCATE = SITE "V9" LEVEL 1;
COMP "VGA_B<2>" LOCATE = SITE "D7" LEVEL 1;
COMP "CAM_vsync" LOCATE = SITE "G1" LEVEL 1;
PIN CAM_vsync_pin<0> = BEL "CAM_vsync" PINNAME PAD;
PIN "CAM_vsync_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "CAM_reset" LOCATE = SITE "D17" LEVEL 1;
COMP "CAM_cnt_linea<2>" LOCATE = SITE "R8" LEVEL 1;
COMP "VGA_B<3>" LOCATE = SITE "D8" LEVEL 1;
COMP "CAM_cnt_linea<3>" LOCATE = SITE "T6" LEVEL 1;
COMP "CAM_cnt_linea<4>" LOCATE = SITE "T5" LEVEL 1;
COMP "CAM_cnt_linea<5>" LOCATE = SITE "T4" LEVEL 1;
COMP "CAM_cnt_linea<6>" LOCATE = SITE "U7" LEVEL 1;
COMP "rst" LOCATE = SITE "E16" LEVEL 1;
COMP "CAM_cnt_linea<7>" LOCATE = SITE "U6" LEVEL 1;
PIN DP_RAM/Mram_ram1_pins<65> = BEL "DP_RAM/Mram_ram1" PINNAME CLKBWRCLKU;
PIN DP_RAM/Mram_ram1_pins<64> = BEL "DP_RAM/Mram_ram1" PINNAME CLKBWRCLKL;
PIN DP_RAM/Mram_ram2_pins<65> = BEL "DP_RAM/Mram_ram2" PINNAME CLKBWRCLKU;
PIN DP_RAM/Mram_ram2_pins<64> = BEL "DP_RAM/Mram_ram2" PINNAME CLKBWRCLKL;
PIN DP_RAM/Mram_ram3_pins<65> = BEL "DP_RAM/Mram_ram3" PINNAME CLKBWRCLKU;
PIN DP_RAM/Mram_ram3_pins<64> = BEL "DP_RAM/Mram_ram3" PINNAME CLKBWRCLKL;
PIN DP_RAM/Mram_ram4_pins<65> = BEL "DP_RAM/Mram_ram4" PINNAME CLKBWRCLKU;
PIN DP_RAM/Mram_ram4_pins<64> = BEL "DP_RAM/Mram_ram4" PINNAME CLKBWRCLKL;
PIN DP_RAM/Mram_ram5_pins<65> = BEL "DP_RAM/Mram_ram5" PINNAME CLKBWRCLKU;
PIN DP_RAM/Mram_ram5_pins<64> = BEL "DP_RAM/Mram_ram5" PINNAME CLKBWRCLKL;
PIN DP_RAM/Mram_ram6_pins<65> = BEL "DP_RAM/Mram_ram6" PINNAME CLKBWRCLKU;
PIN DP_RAM/Mram_ram6_pins<64> = BEL "DP_RAM/Mram_ram6" PINNAME CLKBWRCLKL;
PIN DP_RAM/Mram_ram7_pins<65> = BEL "DP_RAM/Mram_ram7" PINNAME CLKBWRCLKU;
PIN DP_RAM/Mram_ram7_pins<64> = BEL "DP_RAM/Mram_ram7" PINNAME CLKBWRCLKL;
PIN DP_RAM/Mram_ram8_pins<65> = BEL "DP_RAM/Mram_ram8" PINNAME CLKBWRCLKU;
PIN DP_RAM/Mram_ram8_pins<64> = BEL "DP_RAM/Mram_ram8" PINNAME CLKBWRCLKL;
TIMEGRP clk25_24_clkout0 = BEL "clk25_24/clkout1_buf" BEL
        "VGA640x480/countY_0" BEL "VGA640x480/countY_7" BEL
        "VGA640x480/countY_6" BEL "VGA640x480/countY_8" BEL
        "VGA640x480/countY_5" BEL "VGA640x480/countY_4" BEL
        "VGA640x480/countY_3" BEL "VGA640x480/countY_2" BEL
        "VGA640x480/countY_1" BEL "VGA640x480/countX_9" BEL
        "VGA640x480/countX_7" BEL "VGA640x480/countX_0" BEL
        "VGA640x480/countX_8" BEL "VGA640x480/countX_6" BEL
        "VGA640x480/countX_4" BEL "VGA640x480/countX_3" BEL
        "VGA640x480/countX_5" BEL "VGA640x480/countX_2" BEL
        "VGA640x480/countX_1" PIN "DP_RAM/Mram_ram1_pins<65>" PIN
        "DP_RAM/Mram_ram1_pins<64>" PIN "DP_RAM/Mram_ram2_pins<65>" PIN
        "DP_RAM/Mram_ram2_pins<64>" PIN "DP_RAM/Mram_ram3_pins<65>" PIN
        "DP_RAM/Mram_ram3_pins<64>" PIN "DP_RAM/Mram_ram4_pins<65>" PIN
        "DP_RAM/Mram_ram4_pins<64>" PIN "DP_RAM/Mram_ram5_pins<65>" PIN
        "DP_RAM/Mram_ram5_pins<64>" PIN "DP_RAM/Mram_ram6_pins<65>" PIN
        "DP_RAM/Mram_ram6_pins<64>" PIN "DP_RAM/Mram_ram7_pins<65>" PIN
        "DP_RAM/Mram_ram7_pins<64>" PIN "DP_RAM/Mram_ram8_pins<65>" PIN
        "DP_RAM/Mram_ram8_pins<64>";
PIN clk25_24/mmcm_adv_inst_pins<2> = BEL "clk25_24/mmcm_adv_inst" PINNAME
        CLKIN1;
TIMEGRP sys_clk_pin = BEL "clk25_24/clkin1_buf" PIN
        "clk25_24/mmcm_adv_inst_pins<2>";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
TS_clk25_24_clkout0 = PERIOD TIMEGRP "clk25_24_clkout0" TS_sys_clk_pin * 0.25
        HIGH 50%;
SCHEMATIC END;

