<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MICHAEL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="T_flipflop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="T_flipflop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="T_flipflop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="T_flipflop.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_flipflop.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="T_flipflop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="T_flipflop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="T_flipflop.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_flipflop_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="T_flipflop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eight_bit_n_bit_register_filer_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_n_bit_register_filer_test_bench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="eight_n_bit_register_file.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="eight_n_bit_register_file.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="eight_n_bit_register_file.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="eight_n_bit_register_file.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="eight_n_bit_register_file.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="eight_n_bit_register_file.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eight_n_bit_register_file.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="eight_n_bit_register_file.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="eight_n_bit_register_file.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="eight_n_bit_register_file.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="eight_n_bit_register_file.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="eight_n_bit_register_file.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="eight_n_bit_register_file.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_n_bit_register_file.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="eight_n_bit_register_file.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="eight_n_bit_register_file.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="eight_n_bit_register_file.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="eight_n_bit_register_file.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="eight_n_bit_register_file.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="eight_n_bit_register_file.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="eight_n_bit_register_file.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="eight_n_bit_register_file.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="eight_n_bit_register_file.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="eight_n_bit_register_file_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eight_n_bit_register_file_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eight_n_bit_register_file_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eight_n_bit_register_file_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="eight_n_bit_register_file_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_n_bit_register_file_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_n_bit_register_file_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="eight_n_bit_register_file_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="eight_n_bit_register_file_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_n_bit_register_file_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="eight_n_bit_register_file_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="eight_n_bit_register_file_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="eight_n_bit_register_file_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_n_bit_register_file_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_n_bit_register_file_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="n_bit_rfc_register.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="n_bit_rfc_register.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="n_bit_rfc_register.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="n_bit_rfc_register.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_rfc_register.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="n_bit_rfc_register.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="n_bit_rfc_register.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="n_bit_rfc_register.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="n_bit_rfc_register_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="n_bit_rfc_register_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_rfc_register_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="n_bit_rfc_register_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nbit_tristate_buffer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nbit_tristate_buffer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nbit_tristate_buffer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nbit_tristate_buffer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_tristate_buffer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nbit_tristate_buffer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nbit_tristate_buffer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nbit_tristate_buffer.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_tristate_buffer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nbit_tristate_buffer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sixteen_x_7_decoder_rom.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sixteen_x_7_decoder_rom.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sixteen_x_7_decoder_rom.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sixteen_x_7_decoder_rom.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sixteen_x_7_decoder_rom.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sixteen_x_7_decoder_rom.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sixteen_x_7_decoder_rom.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sixteen_x_7_decoder_rom.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sixteen_x_7_decoder_rom_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sixteen_x_7_decoder_rom_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tdm_display_circuit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tdm_display_circuit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tdm_display_circuit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tdm_display_circuit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tdm_display_circuit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tdm_display_circuit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tdm_display_circuit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tdm_display_circuit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tdm_display_circuit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tdm_display_circuit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tdm_display_circuit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tdm_display_circuit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tdm_display_circuit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tdm_display_circuit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tdm_display_circuit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tdm_display_circuit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tdm_display_circuit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tdm_display_circuit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tdm_display_circuit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tdm_display_circuit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tdm_display_circuit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tdm_display_circuit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tdm_display_circuit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tdm_display_circuit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tdm_display_circuit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tdm_display_circuit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tdm_display_circuit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tdm_display_circuit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tdm_display_circuit_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tdm_display_circuit_test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tdm_display_circuit_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tdm_display_circuit_test_bench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tdm_display_circuit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tdm_display_circuit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1449065612" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1449065612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449069612" xil_pn:in_ck="-3732249912932871111" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1449069612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="T_flipflop.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="eight_bit_n_bit_register_filer_test_bench.vhd"/>
      <outfile xil_pn:name="eight_n_bit_register_file.vhd"/>
      <outfile xil_pn:name="n_bit_rfc_register.vhd"/>
      <outfile xil_pn:name="nbit_tristate_buffer.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="register_file_cell.vhd"/>
      <outfile xil_pn:name="sixteen_x_7_decoder_rom.vhd"/>
      <outfile xil_pn:name="tdm_display_circuit.vhd"/>
      <outfile xil_pn:name="tdm_display_circuit_test_bench.vhd"/>
      <outfile xil_pn:name="three_to_eight_decoder.vhd"/>
      <outfile xil_pn:name="tri_buff.vhd"/>
      <outfile xil_pn:name="two_input_multiplexer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1449069854" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7482939005479354400" xil_pn:start_ts="1449069854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449069854" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6084372473818974686" xil_pn:start_ts="1449069854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449069192" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1448264839297094612" xil_pn:start_ts="1449069192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1449069854" xil_pn:in_ck="-3732249912932871111" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1449069854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="T_flipflop.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="eight_bit_n_bit_register_filer_test_bench.vhd"/>
      <outfile xil_pn:name="eight_n_bit_register_file.vhd"/>
      <outfile xil_pn:name="n_bit_rfc_register.vhd"/>
      <outfile xil_pn:name="nbit_tristate_buffer.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="register_file_cell.vhd"/>
      <outfile xil_pn:name="sixteen_x_7_decoder_rom.vhd"/>
      <outfile xil_pn:name="tdm_display_circuit.vhd"/>
      <outfile xil_pn:name="tdm_display_circuit_test_bench.vhd"/>
      <outfile xil_pn:name="three_to_eight_decoder.vhd"/>
      <outfile xil_pn:name="tri_buff.vhd"/>
      <outfile xil_pn:name="two_input_multiplexer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1449069861" xil_pn:in_ck="-3732249912932871111" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1243781293310393054" xil_pn:start_ts="1449069854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tdm_display_circuit_test_bench_beh.prj"/>
      <outfile xil_pn:name="tdm_display_circuit_test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1449069861" xil_pn:in_ck="-5920516163431377099" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7729072222961579409" xil_pn:start_ts="1449069861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tdm_display_circuit_test_bench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1449070054" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1449070054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449070054" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-363595728842420732" xil_pn:start_ts="1449070054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449070054" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4215606112082093921" xil_pn:start_ts="1449070054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449070054" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1449070054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449070054" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4163368234425913090" xil_pn:start_ts="1449070054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449070054" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297157603645" xil_pn:start_ts="1449070054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449070054" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3882815952898483305" xil_pn:start_ts="1449070054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449070071" xil_pn:in_ck="1134052067193884450" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1755441830985620092" xil_pn:start_ts="1449070054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="eight_n_bit_register_file.lso"/>
      <outfile xil_pn:name="eight_n_bit_register_file.ngc"/>
      <outfile xil_pn:name="eight_n_bit_register_file.ngr"/>
      <outfile xil_pn:name="eight_n_bit_register_file.prj"/>
      <outfile xil_pn:name="eight_n_bit_register_file.stx"/>
      <outfile xil_pn:name="eight_n_bit_register_file.syr"/>
      <outfile xil_pn:name="eight_n_bit_register_file.xst"/>
      <outfile xil_pn:name="eight_n_bit_register_file_vhdl.prj"/>
      <outfile xil_pn:name="eight_n_bit_register_file_xst.xrpt"/>
      <outfile xil_pn:name="n_bit_rfc_register.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1449070071" xil_pn:in_ck="4452324796791479693" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2178298085003132681" xil_pn:start_ts="1449070071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449070082" xil_pn:in_ck="-185750434592532647" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5509123030226227316" xil_pn:start_ts="1449070071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="eight_n_bit_register_file.bld"/>
      <outfile xil_pn:name="eight_n_bit_register_file.ngd"/>
      <outfile xil_pn:name="eight_n_bit_register_file_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1449070089" xil_pn:in_ck="2864559636162874758" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5412401256540186144" xil_pn:start_ts="1449070082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="eight_n_bit_register_file.pcf"/>
      <outfile xil_pn:name="eight_n_bit_register_file_map.map"/>
      <outfile xil_pn:name="eight_n_bit_register_file_map.mrp"/>
      <outfile xil_pn:name="eight_n_bit_register_file_map.ncd"/>
      <outfile xil_pn:name="eight_n_bit_register_file_map.ngm"/>
      <outfile xil_pn:name="eight_n_bit_register_file_map.xrpt"/>
      <outfile xil_pn:name="eight_n_bit_register_file_summary.xml"/>
      <outfile xil_pn:name="eight_n_bit_register_file_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1449070113" xil_pn:in_ck="-6669897589150502760" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1449070089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="eight_n_bit_register_file.ncd"/>
      <outfile xil_pn:name="eight_n_bit_register_file.pad"/>
      <outfile xil_pn:name="eight_n_bit_register_file.par"/>
      <outfile xil_pn:name="eight_n_bit_register_file.ptwx"/>
      <outfile xil_pn:name="eight_n_bit_register_file.unroutes"/>
      <outfile xil_pn:name="eight_n_bit_register_file.xpi"/>
      <outfile xil_pn:name="eight_n_bit_register_file_pad.csv"/>
      <outfile xil_pn:name="eight_n_bit_register_file_pad.txt"/>
      <outfile xil_pn:name="eight_n_bit_register_file_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1449070131" xil_pn:in_ck="2912997092148967153" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1449070113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="eight_n_bit_register_file.bgn"/>
      <outfile xil_pn:name="eight_n_bit_register_file.bit"/>
      <outfile xil_pn:name="eight_n_bit_register_file.drc"/>
      <outfile xil_pn:name="eight_n_bit_register_file.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1449070113" xil_pn:in_ck="1007161246061412606" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1449070108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="eight_n_bit_register_file.twr"/>
      <outfile xil_pn:name="eight_n_bit_register_file.twx"/>
    </transform>
  </transforms>

</generated_project>
