// Seed: 3358090345
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic [-1 : -1] id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    output supply1 id_8,
    output wand id_9,
    output tri1 id_10,
    output supply0 id_11,
    output wire id_12,
    input tri0 id_13,
    output tri1 id_14
);
  logic id_16;
  module_0 modCall_1 (
      id_16,
      id_16
  );
endmodule
