digraph "CFG for 'shr' function" {
	label="CFG for 'shr' function";

	Node0x194a4a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = alloca i64, align 8\l  %4 = alloca i32, align 4\l  %5 = alloca i64, align 8\l  store i64 %0, i64* %3, align 8, !tbaa !1126\l  call void @llvm.dbg.declare(metadata i64* %3, metadata !1123, metadata\l... !DIExpression()), !dbg !1130\l  store i32 %1, i32* %4, align 4, !tbaa !1131\l  call void @llvm.dbg.declare(metadata i32* %4, metadata !1124, metadata\l... !DIExpression()), !dbg !1133\l  %6 = bitcast i64* %5 to i8*, !dbg !1134\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %6) #23, !dbg !1134\l  call void @llvm.dbg.declare(metadata i64* %5, metadata !1125, metadata\l... !DIExpression()), !dbg !1135\l  store i64 1, i64* %5, align 8, !dbg !1135, !tbaa !1126\l  %7 = load i64, i64* %5, align 8, !dbg !1136, !tbaa !1126\l  %8 = sub nsw i64 0, %7, !dbg !1137\l  %9 = ashr i64 %8, 1, !dbg !1138\l  %10 = icmp eq i64 %9, -1, !dbg !1139\l  br i1 %10, label %11, label %16, !dbg !1137\l|{<s0>T|<s1>F}}"];
	Node0x194a4a0:s0 -> Node0x194b530;
	Node0x194a4a0:s1 -> Node0x194b580;
	Node0x194b530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%11:\l11:                                               \l  %12 = load i64, i64* %3, align 8, !dbg !1140, !tbaa !1126\l  %13 = load i32, i32* %4, align 4, !dbg !1141, !tbaa !1131\l  %14 = zext i32 %13 to i64, !dbg !1142\l  %15 = ashr i64 %12, %14, !dbg !1142\l  br label %33, !dbg !1137\l}"];
	Node0x194b530 -> Node0x194b5d0;
	Node0x194b580 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e8765c70",label="{%16:\l16:                                               \l  %17 = load i64, i64* %3, align 8, !dbg !1143, !tbaa !1126\l  %18 = load i64, i64* %3, align 8, !dbg !1144, !tbaa !1126\l  %19 = icmp slt i64 %18, 0, !dbg !1145\l  %20 = zext i1 %19 to i32, !dbg !1145\l  %21 = sext i32 %20 to i64, !dbg !1146\l  %22 = add nsw i64 %17, %21, !dbg !1147\l  %23 = load i64, i64* %5, align 8, !dbg !1148, !tbaa !1126\l  %24 = load i32, i32* %4, align 4, !dbg !1149, !tbaa !1131\l  %25 = zext i32 %24 to i64, !dbg !1150\l  %26 = shl i64 %23, %25, !dbg !1150\l  %27 = sdiv i64 %22, %26, !dbg !1151\l  %28 = load i64, i64* %3, align 8, !dbg !1152, !tbaa !1126\l  %29 = icmp slt i64 %28, 0, !dbg !1153\l  %30 = zext i1 %29 to i32, !dbg !1153\l  %31 = sext i32 %30 to i64, !dbg !1154\l  %32 = sub nsw i64 %27, %31, !dbg !1155\l  br label %33, !dbg !1137\l}"];
	Node0x194b580 -> Node0x194b5d0;
	Node0x194b5d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  %34 = phi i64 [ %15, %11 ], [ %32, %16 ], !dbg !1137\l  %35 = bitcast i64* %5 to i8*, !dbg !1156\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %35) #23, !dbg !1156\l  ret i64 %34, !dbg !1157\l}"];
}
