// Seed: 1373481373
module module_0;
  wire id_1;
  id_2(
      .id_0(id_1), .id_1(1)
  );
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output wand id_3
);
  wire id_5;
  supply1 id_6 = id_1;
  module_0();
  wire id_7;
  wire id_8 = id_7;
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    output tri0 id_4,
    output uwire id_5,
    output tri id_6,
    output supply1 id_7,
    output tri1 id_8,
    input wire id_9,
    output wor id_10,
    input tri0 id_11,
    output wand id_12,
    input supply0 id_13,
    input uwire id_14,
    input wire id_15
);
  assign id_10 = id_11;
  module_0();
endmodule
