
---------- Begin Simulation Statistics ----------
final_tick                               2215941089500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96975                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    97288                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24320.25                       # Real time elapsed on the host
host_tick_rate                               91115060                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358461580                       # Number of instructions simulated
sim_ops                                    2366071707                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.215941                       # Number of seconds simulated
sim_ticks                                2215941089500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.033590                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              287748883                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           330618194                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24926742                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        449610965                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          42273547                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       42570327                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          296780                       # Number of indirect misses.
system.cpu0.branchPred.lookups              578414356                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3902167                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901237                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16295649                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535034893                       # Number of branches committed
system.cpu0.commit.bw_lim_events             66981402                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717930                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      151008053                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142506606                       # Number of instructions committed
system.cpu0.commit.committedOps            2144413126                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3442731231                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.622881                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.426442                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2441757827     70.93%     70.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    592666785     17.22%     88.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    134559935      3.91%     92.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    134151521      3.90%     95.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     42977291      1.25%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15717765      0.46%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3608232      0.10%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     10310473      0.30%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     66981402      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3442731231                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43218520                       # Number of function calls committed.
system.cpu0.commit.int_insts               2071965345                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668883573                       # Number of loads committed
system.cpu0.commit.membars                    3807625                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807631      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188174496     55.41%     55.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670784802     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259526573     12.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2144413126                       # Class of committed instruction
system.cpu0.commit.refs                     930311403                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142506606                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144413126                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.057227                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.057227                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            431632211                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8637096                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           283291232                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2321991523                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1405917008                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1610900281                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16309574                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             26184954                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8206791                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  578414356                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                391627445                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2068114883                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11975747                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2372109977                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           52                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49881350                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131230                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1379910105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         330022430                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.538184                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3472965865                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.683570                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917145                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1803807666     51.94%     51.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1235490919     35.57%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               226533770      6.52%     94.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               164756909      4.74%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32529165      0.94%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5629067      0.16%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  410337      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     477      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807555      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3472965865                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      934656940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16496366                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               556901177                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.519162                       # Inst execution rate
system.cpu0.iew.exec_refs                  1020529947                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 280971068                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              344747642                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            735446732                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910550                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6464760                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           282714464                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2295392417                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            739558879                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8027865                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2288269798                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1828677                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6242367                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16309574                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10172569                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       175652                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        39175303                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        70602                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13933                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12793753                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     66563159                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     21286634                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13933                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1894284                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14602082                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1016750341                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2270192916                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840320                       # average fanout of values written-back
system.cpu0.iew.wb_producers                854395933                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.515061                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2270522368                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2788901290                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1452825050                       # number of integer regfile writes
system.cpu0.ipc                              0.486091                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.486091                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810671      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1246573412     54.29%     54.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18652167      0.81%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802634      0.17%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           743869498     32.39%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          279589223     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2296297663                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                92                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2701963                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001177                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 570496     21.11%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1851671     68.53%     89.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               279782     10.35%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2295188893                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8068423009                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2270192863                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2446384344                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2289673985                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2296297663                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718432                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      150979288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           159975                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           502                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25332792                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3472965865                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.661192                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.863019                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1871760927     53.90%     53.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1077205181     31.02%     84.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          381403913     10.98%     95.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          120214405      3.46%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18879147      0.54%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1610886      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1367989      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             324847      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             198570      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3472965865                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.520983                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26099626                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3348253                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           735446732                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          282714464                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3056                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4407622805                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    24259381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              370648523                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365723613                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13652843                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1421865942                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28547718                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36341                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2824472438                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2313955978                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1485749410                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1602226830                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              19285398                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16309574                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             61661868                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               120025793                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2824472394                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        253128                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9208                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28873825                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9202                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5671131826                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4621106766                       # The number of ROB writes
system.cpu0.timesIdled                       48458926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3023                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.903879                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13853343                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15239551                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1684879                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22447128                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            664813                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         673973                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9160                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25618211                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        59577                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1901026                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1426684                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20323803                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1834162                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703786                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11894558                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84583702                       # Number of instructions committed
system.cpu1.commit.committedOps              86484940                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    455924928                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.189691                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.836666                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    419032960     91.91%     91.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18072620      3.96%     95.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6476412      1.42%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6101183      1.34%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1839745      0.40%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       543837      0.12%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1763577      0.39%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       260432      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1834162      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    455924928                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              975784                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81489440                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23225887                       # Number of loads committed
system.cpu1.commit.membars                    3802115                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802115      4.40%      4.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51386132     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25126913     29.05%     92.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6169636      7.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         86484940                       # Class of committed instruction
system.cpu1.commit.refs                      31296561                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84583702                       # Number of Instructions Simulated
system.cpu1.committedOps                     86484940                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.439822                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.439822                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            392111242                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               266495                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13207409                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103918049                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17430272                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42888908                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1428673                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               732766                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4491291                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25618211                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14963228                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    439251670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               334239                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     106371081                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3373740                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055677                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17411816                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14518156                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.231181                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         458350386                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.236224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.671959                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               391021265     85.31%     85.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41199042      8.99%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15761047      3.44%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7379938      1.61%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2002452      0.44%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  517611      0.11%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  468740      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     280      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           458350386                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1769896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1518534                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21921878                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205439                       # Inst execution rate
system.cpu1.iew.exec_refs                    34051977                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8713563                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              343656298                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26060048                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901936                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1501250                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9270347                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98365496                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25338414                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1370009                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             94526452                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1531688                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2740286                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1428673                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6563724                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        50954                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          826424                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27237                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2906                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5107                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2834161                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1199673                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2906                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       534304                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        984230                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 51346411                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93407662                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825796                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42401652                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203007                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93456826                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119112320                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61440887                       # number of integer regfile writes
system.cpu1.ipc                              0.183830                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.183830                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802335      3.97%      3.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57574403     60.04%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27592554     28.77%     92.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6927009      7.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              95896461                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2119803                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022105                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 335923     15.85%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1585707     74.80%     90.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               198169      9.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              94213913                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         652402368                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93407650                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        110248075                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  92661286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 95896461                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704210                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11880555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           139285                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           424                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5772253                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    458350386                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.209221                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655602                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          398703856     86.99%     86.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37725754      8.23%     95.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13724882      2.99%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4340732      0.95%     99.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2697230      0.59%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             403891      0.09%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             497550      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             146856      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             109635      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      458350386                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.208416                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13153273                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1704156                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26060048                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9270347                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu1.numCycles                       460120282                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3971741841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              364393762                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56647963                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12535856                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19591085                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3483326                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                48141                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129543831                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101917592                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66692331                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43836991                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12263258                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1428673                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29073847                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10044368                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       129543819                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26028                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               864                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26600882                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           860                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   552469224                       # The number of ROB reads
system.cpu1.rob.rob_writes                  199195136                       # The number of ROB writes
system.cpu1.timesIdled                          83588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            77.943614                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               12360985                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15858881                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2212551                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         23159032                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            535102                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         811459                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          276357                       # Number of indirect misses.
system.cpu2.branchPred.lookups               25864059                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35683                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1900998                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1418775                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16236983                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1721258                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703728                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       25504932                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70436420                       # Number of instructions committed
system.cpu2.commit.committedOps              72337624                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    431396766                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.167682                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.802409                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    400964071     92.95%     92.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15095656      3.50%     96.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5229413      1.21%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4865576      1.13%     98.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1242449      0.29%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       465380      0.11%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1571087      0.36%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       241876      0.06%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1721258      0.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    431396766                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818018                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67867506                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19707715                       # Number of loads committed
system.cpu2.commit.membars                    3802077                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802077      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42273042     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21608713     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4653648      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72337624                       # Class of committed instruction
system.cpu2.commit.refs                      26262373                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70436420                       # Number of Instructions Simulated
system.cpu2.committedOps                     72337624                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.200661                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.200661                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            369079662                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               803665                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11163718                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             103492590                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                17777699                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 43347492                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1420135                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1188652                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3898904                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   25864059                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 16759642                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    414020189                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               249994                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     118792353                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                4427826                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.059219                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          19289751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12896087                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.271990                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         435523892                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.281887                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.768747                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               362877528     83.32%     83.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                42955765      9.86%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                17914788      4.11%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6973708      1.60%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2493849      0.57%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  763554      0.18%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1544294      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     396      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           435523892                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1228472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1489509                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                19150304                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.186155                       # Inst execution rate
system.cpu2.iew.exec_refs                    28234739                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6900211                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              325447703                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             27088574                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2827024                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1638530                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9056038                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           97831177                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21334528                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           917380                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             81303505                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1847672                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2589845                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1420135                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6599632                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38552                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          668972                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        24288                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1701                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         5298                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      7380859                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2501380                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1701                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       565139                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        924370                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 45099055                       # num instructions consuming a value
system.cpu2.iew.wb_count                     80577105                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.831670                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37507534                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.184492                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      80614186                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               102380835                       # number of integer regfile reads
system.cpu2.int_regfile_writes               53106017                       # number of integer regfile writes
system.cpu2.ipc                              0.161273                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.161273                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802300      4.62%      4.62% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             49912732     60.71%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23451766     28.52%     93.85% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5053933      6.15%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              82220885                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2080348                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.025302                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 335260     16.12%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1559461     74.96%     91.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               185623      8.92%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              80498917                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         602194956                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     80577093                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        123325974                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  89233241                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 82220885                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            8597936                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       25493552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           148974                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2894208                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     17584529                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    435523892                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.188786                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.628009                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          383459986     88.05%     88.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           34881528      8.01%     96.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10018366      2.30%     98.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3497907      0.80%     99.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2550805      0.59%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             409171      0.09%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             479092      0.11%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             131019      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              96018      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      435523892                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.188255                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         17641869                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2259579                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            27088574                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9056038                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu2.numCycles                       436752364                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3995109756                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              343884113                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48034224                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              10505966                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                20050876                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3017557                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                41614                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            126692833                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             101493847                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           67443157                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 43439245                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              12191374                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1420135                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             26702134                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                19408933                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       126692821                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27389                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               875                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 21647438                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           875                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   527516972                       # The number of ROB reads
system.cpu2.rob.rob_writes                  199818564                       # The number of ROB writes
system.cpu2.timesIdled                          52599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.033671                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7911048                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8412995                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           766076                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14850843                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            415784                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         421855                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6071                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16175634                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14049                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900964                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           576099                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13555267                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1435713                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703621                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        6397132                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60934852                       # Number of instructions committed
system.cpu3.commit.committedOps              62836017                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    377484559                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.166460                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.806754                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    351471440     93.11%     93.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12853398      3.41%     96.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4399373      1.17%     97.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4119323      1.09%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       855758      0.23%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       400914      0.11%     99.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1727882      0.46%     99.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       220758      0.06%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1435713      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    377484559                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669324                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58681588                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17413473                       # Number of loads committed
system.cpu3.commit.membars                    3802033                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802033      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36008284     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19314437     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711119      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62836017                       # Class of committed instruction
system.cpu3.commit.refs                      23025568                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60934852                       # Number of Instructions Simulated
system.cpu3.committedOps                     62836017                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.220593                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.220593                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            340619338                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               196449                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7580837                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71668347                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10359572                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 23274443                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                576825                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               568659                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3854549                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16175634                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10953423                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    366363416                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               152933                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      72376923                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                1533604                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.042674                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11554479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8326832                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190942                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         378684727                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.196150                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.626771                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               333984490     88.20%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25814739      6.82%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11366471      3.00%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5171447      1.37%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1773581      0.47%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  321591      0.08%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  252199      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     199      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           378684727                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         366179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              622501                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14473935                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.177856                       # Inst execution rate
system.cpu3.iew.exec_refs                    24476129                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5787062                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              293192859                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18829771                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1901810                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           614464                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5948039                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69225511                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18689067                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           523973                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67416632                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1718641                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2699395                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                576825                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6505046                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        30509                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          516422                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19870                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          653                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1682                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1416298                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       335944                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           653                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       219353                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        403148                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38908630                       # num instructions consuming a value
system.cpu3.iew.wb_count                     66969950                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.849091                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33036975                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.176678                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      66993990                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83484171                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45191741                       # number of integer regfile writes
system.cpu3.ipc                              0.160756                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.160756                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802235      5.60%      5.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39527713     58.18%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20706155     30.48%     94.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3904353      5.75%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              67940605                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2034388                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029944                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 324676     15.96%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1535141     75.46%     91.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               174567      8.58%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66172742                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         516767394                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     66969938                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75615545                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  63521512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 67940605                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5703999                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        6389493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           167097                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           378                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2613086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    378684727                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.179412                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.621504                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          336174956     88.77%     88.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28468141      7.52%     96.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7908691      2.09%     98.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2770677      0.73%     99.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2398039      0.63%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             315044      0.08%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             449002      0.12%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             119753      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              80424      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      378684727                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.179239                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11713248                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1097817                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18829771                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5948039                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu3.numCycles                       379050906                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  4052811968                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              313933833                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42093126                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12935972                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                12044446                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2979653                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                27073                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88006329                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70736659                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47737717                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24781706                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11385644                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                576825                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             27313799                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 5644591                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88006317                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         34118                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               841                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23884276                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           841                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   445280851                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139668443                       # The number of ROB writes
system.cpu3.timesIdled                          14859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         28838541                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                96280                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            29136429                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                379893                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     36007034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      71888852                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1355633                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       222450                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     95910249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15545705                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    192678804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15768155                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           30846597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6064103                       # Transaction distribution
system.membus.trans_dist::CleanEvict         29817592                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1092                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            700                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5155604                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5155553                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      30846597                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3153                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    107890991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              107890991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2692240192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2692240192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1553                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          36007146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                36007146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            36007146                       # Request fanout histogram
system.membus.respLayer1.occupancy       186198642669                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        106303797160                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    14685501341.911764                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   89780136003.036346                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          131     96.32%     96.32% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.06% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     97.79% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5.5e+11-6e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::8.5e+11-9e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 852150384000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   218712907000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1997228182500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     16690487                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16690487                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     16690487                       # number of overall hits
system.cpu2.icache.overall_hits::total       16690487                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        69155                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         69155                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        69155                       # number of overall misses
system.cpu2.icache.overall_misses::total        69155                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1599503499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1599503499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1599503499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1599503499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     16759642                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16759642                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     16759642                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16759642                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004126                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004126                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004126                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004126                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 23129.253113                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23129.253113                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 23129.253113                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23129.253113                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          949                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    79.083333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        61744                       # number of writebacks
system.cpu2.icache.writebacks::total            61744                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7379                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7379                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7379                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7379                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        61776                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        61776                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        61776                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        61776                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1440235499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1440235499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1440235499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1440235499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003686                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003686                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003686                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003686                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23313.835454                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23313.835454                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23313.835454                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23313.835454                       # average overall mshr miss latency
system.cpu2.icache.replacements                 61744                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     16690487                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16690487                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        69155                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        69155                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1599503499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1599503499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     16759642                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16759642                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004126                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004126                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 23129.253113                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23129.253113                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7379                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7379                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        61776                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        61776                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1440235499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1440235499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23313.835454                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23313.835454                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.995106                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           16628849                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            61744                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           269.319270                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        336807000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.995106                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999847                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999847                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         33581060                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        33581060                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20696734                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20696734                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20696734                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20696734                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4462759                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4462759                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4462759                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4462759                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 535451615031                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 535451615031                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 535451615031                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 535451615031                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25159493                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25159493                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25159493                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25159493                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.177379                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.177379                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.177379                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.177379                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 119982.193757                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119982.193757                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 119982.193757                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119982.193757                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3806218                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       658586                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            39302                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5467                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    96.845402                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   120.465703                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1966372                       # number of writebacks
system.cpu2.dcache.writebacks::total          1966372                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3229889                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3229889                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3229889                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3229889                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1232870                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1232870                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1232870                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1232870                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 132918458999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 132918458999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 132918458999                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 132918458999                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.049002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.049002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.049002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.049002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 107812.225944                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107812.225944                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 107812.225944                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107812.225944                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1966372                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17842068                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17842068                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2664198                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2664198                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 276406719500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 276406719500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20506266                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20506266                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.129921                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.129921                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103748.565047                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103748.565047                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2046087                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2046087                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       618111                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       618111                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  56506663000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  56506663000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030143                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030143                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 91418.309980                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91418.309980                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2854666                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2854666                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1798561                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1798561                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 259044895531                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 259044895531                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4653227                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4653227                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.386519                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.386519                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 144028.974014                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 144028.974014                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1183802                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1183802                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614759                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614759                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  76411795999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  76411795999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.132115                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.132115                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124295.530442                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124295.530442                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          353                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          353                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          207                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5357000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5357000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.369643                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.369643                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25879.227053                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25879.227053                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           60                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       688500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       688500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.107143                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.107143                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        11475                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11475                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1331000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1331000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.462141                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.462141                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7519.774011                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7519.774011                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          176                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1179000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1179000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.459530                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.459530                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6698.863636                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6698.863636                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       626500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       626500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       602500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       602500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154873                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154873                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746125                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746125                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  79872138000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  79872138000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1900998                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1900998                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392491                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392491                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107049.271905                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107049.271905                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746125                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746125                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  79126013000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  79126013000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392491                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392491                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106049.271905                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106049.271905                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.169406                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23830886                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1978807                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.043057                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        336818500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.169406                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.942794                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.942794                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56101704                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56101704                       # Number of data accesses
system.cpu3.numPwrStateTransitions                225                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    17929854424.778763                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   98285073663.563889                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          108     95.58%     95.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     96.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     97.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.88%     98.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5.5e+11-6e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::8.5e+11-9e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 852150653000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   189867539500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2026073550000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10935138                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10935138                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10935138                       # number of overall hits
system.cpu3.icache.overall_hits::total       10935138                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18285                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18285                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18285                       # number of overall misses
system.cpu3.icache.overall_misses::total        18285                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    477933499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    477933499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    477933499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    477933499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10953423                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10953423                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10953423                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10953423                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001669                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001669                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001669                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001669                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 26138.009243                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 26138.009243                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 26138.009243                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 26138.009243                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          680                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.571429                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17251                       # number of writebacks
system.cpu3.icache.writebacks::total            17251                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1002                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1002                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1002                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1002                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17283                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17283                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17283                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17283                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    438723999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    438723999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    438723999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    438723999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001578                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001578                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001578                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001578                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 25384.713244                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25384.713244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 25384.713244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25384.713244                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17251                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10935138                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10935138                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18285                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18285                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    477933499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    477933499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10953423                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10953423                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001669                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001669                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 26138.009243                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 26138.009243                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1002                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1002                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17283                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17283                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    438723999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    438723999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001578                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001578                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 25384.713244                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25384.713244                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.995036                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10776333                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17251                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           624.678743                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        342157000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.995036                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999845                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999845                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21924129                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21924129                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17665573                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17665573                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17665573                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17665573                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4093246                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4093246                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4093246                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4093246                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 494868625270                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 494868625270                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 494868625270                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 494868625270                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21758819                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21758819                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21758819                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21758819                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.188119                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.188119                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.188119                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.188119                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 120898.823396                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120898.823396                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 120898.823396                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120898.823396                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3250763                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       504999                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            30859                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4005                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   105.342461                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   126.092135                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1697281                       # number of writebacks
system.cpu3.dcache.writebacks::total          1697281                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2991372                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2991372                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2991372                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2991372                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1101874                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1101874                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1101874                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1101874                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 119053752327                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 119053752327                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 119053752327                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 119053752327                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050640                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050640                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050640                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050640                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108046.611797                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108046.611797                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108046.611797                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108046.611797                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1697281                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15570491                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15570491                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2477620                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2477620                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 260877597500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 260877597500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18048111                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18048111                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.137279                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.137279                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105293.627554                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105293.627554                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1910536                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1910536                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       567084                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       567084                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  53196140500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  53196140500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031421                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031421                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 93806.456363                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93806.456363                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2095082                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2095082                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1615626                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1615626                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 233991027770                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 233991027770                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3710708                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3710708                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.435396                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.435396                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 144829.946887                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 144829.946887                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1080836                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1080836                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534790                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534790                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  65857611827                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  65857611827                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144121                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144121                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123146.677812                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123146.677812                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          316                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          220                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7126500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7126500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.410448                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.410448                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 32393.181818                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32393.181818                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          160                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          160                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           60                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1093000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1093000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.111940                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.111940                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18216.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18216.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          204                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          174                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1812000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1812000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.460317                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.460317                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 10413.793103                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10413.793103                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1652000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1652000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.460317                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.460317                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9494.252874                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9494.252874                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       322500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       322500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       308500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       308500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299499                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299499                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601465                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601465                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  65808000000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  65808000000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900964                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900964                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316400                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316400                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109412.850291                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109412.850291                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601465                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601465                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  65206535000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  65206535000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316400                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316400                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108412.850291                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108412.850291                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.197812                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20666960                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1703119                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.134772                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        342168500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.197812                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.849932                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.849932                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49024540                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49024540                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1102699636.363636                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1696628682.038384                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       259500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5306400500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2203811393500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12129696000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    335088979                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       335088979                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    335088979                       # number of overall hits
system.cpu0.icache.overall_hits::total      335088979                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     56538466                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      56538466                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     56538466                       # number of overall misses
system.cpu0.icache.overall_misses::total     56538466                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1387942638495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1387942638495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1387942638495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1387942638495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    391627445                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    391627445                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    391627445                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    391627445                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.144368                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.144368                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.144368                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.144368                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24548.643370                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24548.643370                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24548.643370                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24548.643370                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3703                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.268657                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47811179                       # number of writebacks
system.cpu0.icache.writebacks::total         47811179                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      8727254                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      8727254                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      8727254                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      8727254                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47811212                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47811212                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47811212                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47811212                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1015418375496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1015418375496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1015418375496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1015418375496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122083                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122083                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122083                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122083                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21238.080630                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21238.080630                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21238.080630                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21238.080630                       # average overall mshr miss latency
system.cpu0.icache.replacements              47811179                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    335088979                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      335088979                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     56538466                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     56538466                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1387942638495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1387942638495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    391627445                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    391627445                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.144368                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.144368                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24548.643370                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24548.643370                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      8727254                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      8727254                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47811212                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47811212                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1015418375496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1015418375496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122083                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122083                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21238.080630                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21238.080630                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999982                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          382898786                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47811179                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.008562                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999982                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        831066101                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       831066101                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    890839062                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       890839062                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    890839062                       # number of overall hits
system.cpu0.dcache.overall_hits::total      890839062                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55481663                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55481663                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55481663                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55481663                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1640942496877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1640942496877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1640942496877                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1640942496877                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    946320725                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    946320725                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    946320725                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    946320725                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058629                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058629                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058629                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058629                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29576.303379                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29576.303379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29576.303379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29576.303379                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13275102                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1171531                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           196386                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11188                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.596988                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.713175                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42562348                       # number of writebacks
system.cpu0.dcache.writebacks::total         42562348                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13594976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13594976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13594976                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13594976                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     41886687                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     41886687                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     41886687                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     41886687                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 815674708072                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 815674708072                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 815674708072                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 815674708072                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044263                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044263                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044263                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044263                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19473.364128                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19473.364128                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19473.364128                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19473.364128                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42562348                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    644099131                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      644099131                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42701041                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42701041                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1090155013500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1090155013500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    686800172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    686800172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062174                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062174                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25529.939973                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25529.939973                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7960729                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7960729                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34740312                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34740312                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 615349813500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 615349813500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050583                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050583                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17712.846491                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17712.846491                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246739931                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246739931                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12780622                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12780622                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 550787483377                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 550787483377                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259520553                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259520553                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049247                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049247                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43095.514708                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43095.514708                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5634247                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5634247                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7146375                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7146375                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 200324894572                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 200324894572                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027537                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027537                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28031.679638                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28031.679638                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3265                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3265                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2873                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2873                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     19018000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     19018000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.468068                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.468068                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6619.561434                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6619.561434                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2841                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2841                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1434000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1434000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005213                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005213                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5751                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5751                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          287                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          287                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3159500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3159500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6038                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6038                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047532                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047532                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11008.710801                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11008.710801                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          285                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          285                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2878500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2878500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047201                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047201                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data        10100                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        10100                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210183                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210183                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691054                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691054                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  72663388999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  72663388999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901237                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901237                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363476                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363476                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 105148.641060                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 105148.641060                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691053                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691053                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  71972334999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  71972334999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363475                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363475                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 104148.791770                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 104148.791770                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.940822                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          934636400                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42577436                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.951449                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.940822                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998151                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998151                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1939045744                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1939045744                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            41295143                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            39116616                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               87295                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              367089                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               55574                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              324203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15099                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              277674                       # number of demand (read+write) hits
system.l2.demand_hits::total                 81538693                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           41295143                       # number of overall hits
system.l2.overall_hits::.cpu0.data           39116616                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              87295                       # number of overall hits
system.l2.overall_hits::.cpu1.data             367089                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              55574                       # number of overall hits
system.l2.overall_hits::.cpu2.data             324203                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15099                       # number of overall hits
system.l2.overall_hits::.cpu3.data             277674                       # number of overall hits
system.l2.overall_hits::total                81538693                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           6516065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3441932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8504                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1721669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6202                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1641984                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2184                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1419620                       # number of demand (read+write) misses
system.l2.demand_misses::total               14758160                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          6516065                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3441932                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8504                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1721669                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6202                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1641984                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2184                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1419620                       # number of overall misses
system.l2.overall_misses::total              14758160                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 507355757971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 337568612466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    898354470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 211994643408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    702168431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 204296461132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    235624483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 177473165788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1440524788149                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 507355757971                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 337568612466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    898354470                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 211994643408                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    702168431                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 204296461132                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    235624483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 177473165788                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1440524788149                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47811208                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42558548                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           95799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2088758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           61776                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1966187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1697294                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96296853                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47811208                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42558548                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          95799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2088758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          61776                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1966187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1697294                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96296853                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.136287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.080875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.088769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.824255                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.100395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.835111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.126367                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.836402                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.153257                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.136287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.080875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.088769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.824255                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.100395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.835111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.126367                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.836402                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.153257                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77862.292345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98075.328759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 105639.048683                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123133.217481                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 113216.451306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 124420.494434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 107886.668040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 125014.557267                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97608.698384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77862.292345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98075.328759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 105639.048683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123133.217481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 113216.451306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 124420.494434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 107886.668040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 125014.557267                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97608.698384                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1587262                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     41052                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.664669                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  20913822                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             6064102                       # number of writebacks
system.l2.writebacks::total                   6064102                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         317629                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            570                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         121562                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            498                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         106109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            248                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          99154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              646086                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        317629                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           570                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        121562                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           498                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        106109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           248                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         99154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             646086                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      6515749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3124303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1600107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1535875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1320466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          14112074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      6515749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3124303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1600107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1535875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1320466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     22684307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         36796381                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 442174430478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 276929400914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    775641472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 181584668105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    607736438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 175381657236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    197602485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 151345542672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1228996679800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 442174430478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 276929400914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    775641472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 181584668105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    607736438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 175381657236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    197602485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 151345542672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1814387240399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3043383920199                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.136281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.082819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.766057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.092334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.781144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.112018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.777983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146548                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.136281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.082819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.766057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.092334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.781144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.112018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.777983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.382114                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67862.410059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88637.177929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 97761.718175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113482.828401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 106545.658836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114190.059240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 102067.399277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 114615.251488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87088.310322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67862.410059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88637.177929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 97761.718175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113482.828401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 106545.658836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114190.059240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 102067.399277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 114615.251488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79984.248159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82708.783785                       # average overall mshr miss latency
system.l2.replacements                       50816879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12375520                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12375520                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     12375521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12375521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     83403314                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83403314                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83403314                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83403314                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     22684307                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       22684307                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1814387240399                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1814387240399                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79984.248159                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79984.248159                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   50                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                138                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       330500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       330500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              188                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.869048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.575758                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.685714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.611111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.734043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4527.397260                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2394.927536                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           138                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1444500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       382500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       484500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       439000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2750500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.869048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.575758                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.685714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.611111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.734043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19787.671233                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20131.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20187.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19954.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19931.159420                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           69                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              137                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       349000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       110500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       459500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.755556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.840491                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        34900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         3250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3354.014599                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           69                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          135                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1375500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       179500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       474000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       760000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2789000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.920000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.828221                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19934.782609                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 23030.303030                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20659.259259                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5852741                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           147430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           136937                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           116618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6253726                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1996144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1260539                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1211683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1014195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5482561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 197101019170                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 156159982010                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 151317204618                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 127389956529                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  631968162327                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7848885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1407969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1348620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1130813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11736287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.254322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.895289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.898461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.896872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.467146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98740.882006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123883.499051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 124881.841718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125606.965652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115268.788131                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       166907                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        67608                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        60988                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        57683                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           353186                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1829237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1192931                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1150695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       956512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5129375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 162059054967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 135855330731                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 131690109787                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 110075650820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 539680146305                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.233057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.847271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.853239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.845862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.437053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88593.798927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113883.645182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 114443.974978                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 115080.261220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105213.626671                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      41295143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         87295                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         55574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           41453111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      6516065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6532955                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 507355757971                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    898354470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    702168431                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    235624483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 509191905355                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47811208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        95799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        61776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47986066                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.136287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.088769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.100395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.126367                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.136143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77862.292345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 105639.048683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 113216.451306                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 107886.668040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77942.050015                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          316                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          570                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          498                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          248                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1632                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      6515749                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5704                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6531323                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 442174430478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    775641472                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    607736438                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    197602485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 443755410873                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.136281                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.082819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.092334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.112018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.136109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67862.410059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 97761.718175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 106545.658836                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 102067.399277                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67942.652794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33263875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       219659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       187266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       161056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          33831856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1445788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       461130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       430301                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       405425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2742644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140467593296                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  55834661398                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  52979256514                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  50083209259                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 299364720467                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34709663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       680789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       617567                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       566481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36574500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.677346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.696768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.715690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97156.424936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121082.257494                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123121.388317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123532.612096                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109151.869680                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       150722                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        53954                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        45121                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        41471                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       291268                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1295066                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       407176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       385180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       363954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2451376                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 114870345947                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  45729337374                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43691547449                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  41269891852                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 245561122622                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.598094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.623706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.642482                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88698.449305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112308.528435                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113431.505917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113393.153673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100172.769343                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          104                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               184                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3272                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          529                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          284                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          267                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            4352                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     68060431                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     18362442                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     13265953                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     16818896                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    116507722                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          568                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          288                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4536                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.969194                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.931338                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.934211                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.927083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.959436                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20800.865220                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 34711.610586                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 46711.102113                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 62992.119850                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26771.075827                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          752                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          195                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          115                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          162                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1224                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2520                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          334                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          169                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          105                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         3128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     50176407                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      6779955                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3524467                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2175984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     62656813                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.746445                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.588028                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.555921                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.364583                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.689594                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19911.272619                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20299.266467                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20854.834320                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20723.657143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20030.950448                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999965                       # Cycle average of tags in use
system.l2.tags.total_refs                   213319820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  50818262                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.197700                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.170370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.551562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.084572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.081267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.078366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.073046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.913432                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.487037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.110696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.326772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1587462942                       # Number of tag accesses
system.l2.tags.data_accesses               1587462942                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     417008064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     200518336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        507840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     102818752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        365120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      98742080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        123904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      84890304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1399163200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2304137600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    417008064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       507840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       365120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       123904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     418004928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    388102592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       388102592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        6515751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3133099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1606543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1542845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1326411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     21861925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            36002150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6064103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6064103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        188185537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         90489019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           229176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         46399587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           164770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         44559885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            55915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         38308917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    631408121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1039800927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    188185537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       229176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       164770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        55915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        188635397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175141205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175141205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175141205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       188185537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        90489019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          229176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        46399587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          164770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        44559885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           55915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        38308917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    631408121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1214942132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5546608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   6515751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2599165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1587419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1514011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1287274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  21837174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009373939750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       343201                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       343201                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            63138712                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5235093                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    36002150                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6064103                       # Number of write requests accepted
system.mem_ctrls.readBursts                  36002150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6064103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 645780                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                517495                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1059514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1053637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1169326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4495147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1268583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8621477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1446093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1268353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1300298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1204628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1578863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1177342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1164350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1124418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1085151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          6339190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            302350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            290102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            375690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            425696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            429134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            379977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            386444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            356669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           364393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           361863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           331743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           312299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           320798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1114516503501                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               176781850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1777448441001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31522.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50272.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 28658889                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2776089                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              36002150                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6064103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8277615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8278545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4703882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2412167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2279744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2051565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1737883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1462620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1134432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  788627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 646134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 573333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 371323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 252302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 161602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  97795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  69787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  41417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 194548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 278468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 335875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 366271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 378761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 382116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 383736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 387812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 377874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 373416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 365372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 358282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 352961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 355105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  59690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  18574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  19810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  20139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  20473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  20733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  21532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  21643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  20851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  21064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  23511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  14785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9467970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.488548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.018489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.166972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2425699     25.62%     25.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4347159     45.91%     71.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       729122      7.70%     79.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       502112      5.30%     84.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       178890      1.89%     86.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       186915      1.97%     88.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       199899      2.11%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       152546      1.61%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       745628      7.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9467970                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       343201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     103.019406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.846102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    598.591106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       343200    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        343201                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       343201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.161337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.150051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.637210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           319445     93.08%     93.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1899      0.55%     93.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15517      4.52%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4048      1.18%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1555      0.45%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              464      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              188      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               58      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        343201                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2262807680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                41329920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               354981568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2304137600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            388102592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1021.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1039.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2215941081500                       # Total gap between requests
system.mem_ctrls.avgGap                      52677.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    417008064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    166346560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       507840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    101594816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       365120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     96896704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       123904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     82385536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1397579136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    354981568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 188185537.050577819347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 75068132.807417765260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 229175.767535673949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 45847254.911872968078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 164769.723225081252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 43727111.907051451504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 55914.843849913639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 37178576.808912053704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 630693271.866422533989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160194496.903388917446                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      6515751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3133099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1606543                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1542845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1326411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     21861925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6064103                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 174824280184                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 152238945611                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    439484907                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 114516610812                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    364981896                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 111072839224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    115401139                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  96204960066                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1127670937162                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 53767033309466                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26831.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48590.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     55385.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71281.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     63975.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     71992.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     59608.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72530.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51581.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8866444.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          31253822040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          16611781395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        106916073600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14356884420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     174924085440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     801189063930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     176235851040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1321487561865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        596.355006                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 448464922605                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73994960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1693481206895                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          36347548020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19319164755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        145528408200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14596299720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     174924085440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     887240184390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     103771749600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1381727440125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        623.539789                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 261132774533                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73994960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1880813354967                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14388045721.014492                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   89133732606.956085                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          133     96.38%     96.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.10% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     97.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 852150719000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   230390780000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1985550309500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14864123                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14864123                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14864123                       # number of overall hits
system.cpu1.icache.overall_hits::total       14864123                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        99105                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         99105                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        99105                       # number of overall misses
system.cpu1.icache.overall_misses::total        99105                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2208534999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2208534999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2208534999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2208534999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14963228                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14963228                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14963228                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14963228                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006623                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006623                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006623                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006623                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22284.798941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22284.798941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22284.798941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22284.798941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1668                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   128.307692                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        95767                       # number of writebacks
system.cpu1.icache.writebacks::total            95767                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3306                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3306                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3306                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3306                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        95799                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        95799                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        95799                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        95799                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2040532499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2040532499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2040532499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2040532499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006402                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006402                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006402                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006402                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21300.144041                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21300.144041                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21300.144041                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21300.144041                       # average overall mshr miss latency
system.cpu1.icache.replacements                 95767                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14864123                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14864123                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        99105                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        99105                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2208534999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2208534999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14963228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14963228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006623                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006623                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22284.798941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22284.798941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3306                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3306                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        95799                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        95799                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2040532499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2040532499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006402                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006402                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21300.144041                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21300.144041                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995160                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14666740                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            95767                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.150250                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        330722000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995160                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999849                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999849                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30022255                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30022255                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25636090                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25636090                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25636090                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25636090                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4840019                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4840019                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4840019                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4840019                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 554362354663                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 554362354663                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 554362354663                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 554362354663                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30476109                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30476109                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30476109                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30476109                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.158814                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.158814                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158814                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158814                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 114537.226954                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114537.226954                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 114537.226954                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114537.226954                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4596565                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       643233                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            53853                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5620                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    85.353926                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   114.454270                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2089128                       # number of writebacks
system.cpu1.dcache.writebacks::total          2089128                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3509395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3509395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3509395                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3509395                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1330624                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1330624                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1330624                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1330624                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 139103031673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 139103031673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 139103031673                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 139103031673                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043661                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043661                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043661                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043661                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104539.698422                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104539.698422                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104539.698422                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104539.698422                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2089128                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21423437                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21423437                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2883451                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2883451                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 288820582000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 288820582000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24306888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24306888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.118627                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118627                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100164.900323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100164.900323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2202093                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2202093                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       681358                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       681358                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  59850779500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59850779500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.028031                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028031                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87840.429701                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87840.429701                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4212653                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4212653                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1956568                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1956568                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 265541772663                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 265541772663                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6169221                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6169221                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.317150                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.317150                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 135718.141492                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 135718.141492                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1307302                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1307302                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       649266                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       649266                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  79252252173                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  79252252173                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105243                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105243                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122064.380659                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122064.380659                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          244                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          244                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6628000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6628000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.428070                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.428070                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27163.934426                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27163.934426                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           96                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1123000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1123000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.168421                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.168421                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11697.916667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11697.916667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          147                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1197500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1197500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.414085                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.414085                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8146.258503                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8146.258503                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1063500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1063500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.408451                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.408451                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7334.482759                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7334.482759                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       311500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       311500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       300500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       300500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1125001                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1125001                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       776025                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       776025                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  82152415000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  82152415000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1901026                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1901026                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408214                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408214                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 105863.103637                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 105863.103637                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       776025                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       776025                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  81376390000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  81376390000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408214                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408214                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 104863.103637                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 104863.103637                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.137297                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28867100                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2106459                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.704088                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        330733500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.137297                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910541                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910541                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         66862608                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        66862608                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2215941089500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84563115                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18439623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83925533                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        44752777                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         32771959                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              30                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1126                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           727                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1853                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           53                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           53                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11784300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11784300                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47986070                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36577049                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4536                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4536                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143433598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    127702494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       287365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6285408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       185296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5912174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5098532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             288956684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6119832704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5447737600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12260224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267385024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7905280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251683968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2210176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217252928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12326267904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        83640989                       # Total snoops (count)
system.tol2bus.snoopTraffic                 391344064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        179953358                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100427                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.338366                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              163233767     90.71%     90.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1               16040564      8.91%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 151793      0.08%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 381531      0.21%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 145108      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    595      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          179953358                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       192652157714                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2970728794                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          92969312                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2556823112                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26079131                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       63874868426                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71753517442                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3162264160                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         144084653                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            45019                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2358789495000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 473251                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750260                       # Number of bytes of host memory used
host_op_rate                                   474746                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5738.42                       # Real time elapsed on the host
host_tick_rate                               24893339                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715712443                       # Number of instructions simulated
sim_ops                                    2724292880                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.142848                       # Number of seconds simulated
sim_ticks                                142848405500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.388031                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20530497                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22222031                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3716001                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37536181                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48491                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          69656                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21165                       # Number of indirect misses.
system.cpu0.branchPred.lookups               40699115                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11770                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6716                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2816313                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19720514                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5752042                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         836386                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58832418                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            93027076                       # Number of instructions committed
system.cpu0.commit.committedOps              93438659                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    253168106                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.369078                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.386695                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    222235297     87.78%     87.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16437916      6.49%     94.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3346844      1.32%     95.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2373013      0.94%     96.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       780269      0.31%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       523999      0.21%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       600473      0.24%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1118253      0.44%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5752042      2.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    253168106                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84167                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91537182                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21469593                       # Number of loads committed
system.cpu0.commit.membars                     618976                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       619741      0.66%      0.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68116840     72.90%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8022      0.01%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21475681     22.98%     96.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3212534      3.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         93438659                       # Class of committed instruction
system.cpu0.commit.refs                      24689179                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   93027076                       # Number of Instructions Simulated
system.cpu0.committedOps                     93438659                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.952144                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.952144                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            157379990                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               904098                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17646127                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             166300278                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18135433                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 82352645                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2819505                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2781013                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3230684                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   40699115                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12040356                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    243435228                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               190217                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          518                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     192027408                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           79                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7438400                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148197                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16763179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20578988                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.699224                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         263918257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.732772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.986799                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               143073610     54.21%     54.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                68082654     25.80%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38321365     14.52%     94.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11902559      4.51%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1002035      0.38%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  882763      0.33%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  323507      0.12%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   42382      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  287382      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           263918257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3097                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2258                       # number of floating regfile writes
system.cpu0.idleCycles                       10711054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3071198                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27172628                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.487068                       # Inst execution rate
system.cpu0.iew.exec_refs                    38412615                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3305459                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               81075226                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35376824                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            363347                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1828694                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3478041                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          152170021                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             35107156                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3135704                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            133763039                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                648404                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11027487                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2819505                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12162390                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       826187                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           59830                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          360                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13907231                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       258455                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           409                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       955831                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2115367                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                100083997                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126822624                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.798854                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79952534                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.461796                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     127148237                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               171556857                       # number of integer regfile reads
system.cpu0.int_regfile_writes               96336632                       # number of integer regfile writes
system.cpu0.ipc                              0.338737                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.338737                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           622605      0.45%      0.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96747023     70.67%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8460      0.01%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2289      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1546      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            36211979     26.45%     97.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3302666      2.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            721      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             136898743                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3754                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7475                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3629                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3741                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1602802                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011708                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 910087     56.78%     56.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     56.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     70      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     56.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                655137     40.87%     97.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                37467      2.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               17      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             137875186                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         539884914                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126818995                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        210898043                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 151021267                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                136898743                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1148754                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58731364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           573844                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        312368                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29132833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    263918257                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.518716                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.109578                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          193804128     73.43%     73.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           36871436     13.97%     87.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16365768      6.20%     93.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7632942      2.89%     96.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5479264      2.08%     98.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1383135      0.52%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1282911      0.49%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             922636      0.35%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             176037      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      263918257                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.498486                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           705354                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           68638                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35376824                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3478041                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6804                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       274629311                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11067515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              111583642                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             70137768                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2633311                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22228022                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22777996                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               755446                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            206103196                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             160025661                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          122524705                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 80304906                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2082270                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2819505                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28702704                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52386941                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3169                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       206100027                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18279478                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            351441                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11545102                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        351480                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   399653029                       # The number of ROB reads
system.cpu0.rob.rob_writes                  315326029                       # The number of ROB writes
system.cpu0.timesIdled                         126614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2850                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.112079                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19971647                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20779539                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3560920                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         36134780                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             21215                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          28373                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7158                       # Number of indirect misses.
system.cpu1.branchPred.lookups               39056275                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2099                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6438                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2692846                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18899245                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5674093                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         513288                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58146835                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            89073488                       # Number of instructions committed
system.cpu1.commit.committedOps              89325577                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    238169084                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.375051                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.411173                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    209391482     87.92%     87.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15133593      6.35%     94.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2939543      1.23%     95.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2154408      0.90%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       705736      0.30%     96.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       493123      0.21%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       571371      0.24%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1105735      0.46%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5674093      2.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    238169084                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28712                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87681562                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20659578                       # Number of loads committed
system.cpu1.commit.membars                     379710                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       379710      0.43%      0.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65770619     73.63%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            227      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20666016     23.14%     97.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2508623      2.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         89325577                       # Class of committed instruction
system.cpu1.commit.refs                      23174639                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   89073488                       # Number of Instructions Simulated
system.cpu1.committedOps                     89325577                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.822362                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.822362                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            147628573                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               871994                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17248434                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             161274052                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15171021                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 80122693                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2694626                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2755156                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3102462                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   39056275                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10601716                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    232306842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               134200                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     184096413                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                7125402                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.155357                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12849753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19992862                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.732292                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         248719375                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.745938                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.982303                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               132618791     53.32%     53.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65199990     26.21%     79.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37138568     14.93%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11383916      4.58%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  918204      0.37%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  803032      0.32%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  505209      0.20%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32217      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  119448      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           248719375                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2678279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2943452                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26261131                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.513837                       # Inst execution rate
system.cpu1.iew.exec_refs                    36676925                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2593185                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               81881026                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34404494                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            215592                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1772361                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2697109                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147376734                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34083740                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3034568                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            129177487                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                652713                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9736772                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2694626                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10886920                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       780009                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           49641                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          157                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13744916                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       182048                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           136                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       935668                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2007784                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 98075352                       # num instructions consuming a value
system.cpu1.iew.wb_count                    122370071                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.796633                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78130051                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.486759                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122689331                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               165347796                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93631050                       # number of integer regfile writes
system.cpu1.ipc                              0.354313                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.354313                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           381384      0.29%      0.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             94057145     71.14%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 287      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            35184145     26.61%     98.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2588712      1.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             132212055                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1544407                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011681                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 911366     59.01%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                630670     40.84%     99.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2371      0.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133375078                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         515267508                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    122370071                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        205428024                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146685257                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                132212055                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             691477                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       58051157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           579616                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        178189                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     28947209                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    248719375                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.531571                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.126207                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          181777982     73.09%     73.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           34458755     13.85%     86.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16031902      6.45%     93.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7412144      2.98%     96.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5374739      2.16%     98.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1292130      0.52%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1280565      0.51%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             919196      0.37%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             171962      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      248719375                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.525908                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           509452                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           30976                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34404494                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2697109                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1672                       # number of misc regfile reads
system.cpu1.numCycles                       251397654                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    34226713                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              111109383                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67679951                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2656035                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19204361                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              22257303                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               763318                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            199521435                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             155137435                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119568787                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77998218                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1099372                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2694626                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27123192                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                51888836                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       199521435                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10589595                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            205407                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11026208                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        205401                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   379957380                       # The number of ROB reads
system.cpu1.rob.rob_writes                  305526876                       # The number of ROB writes
system.cpu1.timesIdled                          26444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.959258                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19367634                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            19975023                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3397862                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         34917633                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             20763                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          26894                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6131                       # Number of indirect misses.
system.cpu2.branchPred.lookups               37839441                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1976                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6451                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2608838                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18587127                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5652758                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         341066                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57728779                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87720472                       # Number of instructions committed
system.cpu2.commit.committedOps              87886553                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231786957                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.379170                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.425255                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    203876676     87.96%     87.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14626152      6.31%     94.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2679263      1.16%     95.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2082802      0.90%     96.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       704916      0.30%     96.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       486387      0.21%     96.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       566215      0.24%     97.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1111788      0.48%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5652758      2.44%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231786957                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28543                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86377622                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20335043                       # Number of loads committed
system.cpu2.commit.membars                     250657                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       250657      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64903797     73.85%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            237      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20341494     23.15%     97.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2389986      2.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         87886553                       # Class of committed instruction
system.cpu2.commit.refs                      22731480                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87720472                       # Number of Instructions Simulated
system.cpu2.committedOps                     87886553                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.792308                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.792308                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            142309395                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               792951                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17017511                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             159168567                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14773551                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 79507853                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2610519                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2565028                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3025044                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   37839441                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10443266                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    226190611                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               136394                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     180906847                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6799086                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.154483                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12636070                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19388397                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.738568                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         242226362                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.748885                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.959288                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               127343136     52.57%     52.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64893050     26.79%     79.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36844500     15.21%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11251962      4.65%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  857443      0.35%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  805444      0.33%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  106134      0.04%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   29511      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   95182      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           242226362                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2716227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2857977                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25919788                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.520928                       # Inst execution rate
system.cpu2.iew.exec_refs                    36216889                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2476091                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               81313679                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             33976575                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            129932                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1741440                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2537830                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          145521293                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33740798                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3021597                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127597359                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                651340                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9621753                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2610519                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10765533                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       784480                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           49980                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13641532                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       141393                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           116                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       933599                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1924378                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 96912754                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120778866                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.797544                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77292197                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.493091                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     121096313                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               163246178                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92583105                       # number of integer regfile writes
system.cpu2.ipc                              0.358127                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.358127                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           252245      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             93062050     71.25%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 271      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34832375     26.67%     98.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2471633      1.89%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130618956                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1540212                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011792                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 904586     58.73%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     58.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                634546     41.20%     99.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1080      0.07%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             131906923                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         505582733                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120778866                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        203156146                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 145091810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130618956                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             429483                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       57634740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           578247                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         88417                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     28708752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    242226362                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.539243                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.134141                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          176285561     72.78%     72.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           33765454     13.94%     86.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15901692      6.56%     93.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7296138      3.01%     96.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5332367      2.20%     98.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1293019      0.53%     99.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1268498      0.52%     99.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             912911      0.38%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             170722      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      242226362                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.533264                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           389864                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           34293                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            33976575                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2537830                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1588                       # number of misc regfile reads
system.cpu2.numCycles                       244942589                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    40680203                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              110328392                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66757511                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2674537                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18666738                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              22042241                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               766579                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            197012427                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             153218794                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          118319325                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 77451624                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                932219                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2610519                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             26692198                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                51561814                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       197012427                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6476891                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            119273                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10730252                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        119299                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   371740691                       # The number of ROB reads
system.cpu2.rob.rob_writes                  301702654                       # The number of ROB writes
system.cpu2.timesIdled                          26519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.368770                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19370408                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20311060                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3508638                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34963956                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20455                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27120                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6665                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37872770                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2219                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6344                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2661112                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18468664                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5623843                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         290261                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58629472                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87429827                       # Number of instructions committed
system.cpu3.commit.committedOps              87570384                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    232043263                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.377388                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.417373                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    204000122     87.91%     87.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14660598      6.32%     94.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2819764      1.22%     95.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2166489      0.93%     96.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       696426      0.30%     96.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       485104      0.21%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       567596      0.24%     97.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1023321      0.44%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5623843      2.42%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    232043263                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28751                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86098532                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20198879                       # Number of loads committed
system.cpu3.commit.membars                     212337                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       212337      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64692837     73.88%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            235      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20205223     23.07%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2459370      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87570384                       # Class of committed instruction
system.cpu3.commit.refs                      22664593                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87429827                       # Number of Instructions Simulated
system.cpu3.committedOps                     87570384                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.805455                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.805455                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            141982688                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               851380                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17057024                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             159917813                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15067080                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 79868385                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2662921                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2737179                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3039788                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37872770                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10504718                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    226331929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               130772                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     181865670                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                7020894                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.154406                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12778402                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19390863                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.741460                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         242620862                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.751313                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.957751                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               127044781     52.36%     52.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                65475764     26.99%     79.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36808280     15.17%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11349493      4.68%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  930160      0.38%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  822788      0.34%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   92430      0.04%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   23157      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   74009      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           242620862                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2659569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2912576                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25909857                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.521433                       # Inst execution rate
system.cpu3.iew.exec_refs                    36276875                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2542459                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82060389                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             34054860                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            108893                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1767184                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2593916                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          146106127                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33734416                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3069302                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127897351                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                656699                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9437229                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2662921                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10593234                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       781735                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           49273                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          148                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13855981                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       128202                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           122                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       931629                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1980947                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97045958                       # num instructions consuming a value
system.cpu3.iew.wb_count                    121013611                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.796947                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77340455                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.493368                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121334029                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163706465                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92787988                       # number of integer regfile writes
system.cpu3.ipc                              0.356448                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.356448                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           214054      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93377121     71.30%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 242      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34836849     26.60%     98.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2538005      1.94%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130966653                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1541800                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011772                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 906735     58.81%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     58.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                632553     41.03%     99.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2512      0.16%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             132294399                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         506680678                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    121013611                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        204641989                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 145746107                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130966653                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             360020                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58535743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           584710                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         69759                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29149034                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    242620862                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.539800                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.134860                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          176601460     72.79%     72.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33625143     13.86%     86.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16088936      6.63%     93.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7346646      3.03%     96.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5300556      2.18%     98.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1288873      0.53%     99.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1279461      0.53%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             917951      0.38%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             171836      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      242620862                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.533947                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           324521                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           33912                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            34054860                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2593916                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1717                       # number of misc regfile reads
system.cpu3.numCycles                       245280431                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    40342621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              110905222                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66516377                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2654355                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19020074                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              21990315                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               745369                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            198072064                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             153957810                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          118986605                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 77752096                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1055571                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2662921                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             26751970                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52470228                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       198072064                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5528579                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             97649                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10682405                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         97679                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   372607849                       # The number of ROB reads
system.cpu3.rob.rob_writes                  303009856                       # The number of ROB writes
system.cpu3.timesIdled                          25825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         13817913                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               576090                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15668587                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             697517                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                353501                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17566543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      34143581                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2932565                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1203258                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10872817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8170361                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23425321                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9373619                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17340514                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       892615                       # Transaction distribution
system.membus.trans_dist::WritebackClean           10                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15685204                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            37714                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11378                       # Transaction distribution
system.membus.trans_dist::ReadExReq            175610                       # Transaction distribution
system.membus.trans_dist::ReadExResp           174996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17340517                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           533                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     51659091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51659091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1178120640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1178120640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            44453                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17565752                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17565752    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17565752                       # Request fanout histogram
system.membus.respLayer1.occupancy        89568515398                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             62.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42839255719                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              30.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1826                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          914                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    22294931.619256                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   113056284.677864                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows            2      0.22%      0.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          912     99.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1709242500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            914                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   122470838000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  20377567500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10416132                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10416132                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10416132                       # number of overall hits
system.cpu2.icache.overall_hits::total       10416132                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27134                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27134                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27134                       # number of overall misses
system.cpu2.icache.overall_misses::total        27134                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2066708999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2066708999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2066708999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2066708999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10443266                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10443266                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10443266                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10443266                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002598                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002598                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002598                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002598                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 76166.764907                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 76166.764907                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 76166.764907                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 76166.764907                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3648                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    67.555556                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           60                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25295                       # number of writebacks
system.cpu2.icache.writebacks::total            25295                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1839                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1839                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1839                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1839                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25295                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25295                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25295                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25295                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1914382999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1914382999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1914382999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1914382999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002422                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002422                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002422                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002422                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 75682.269184                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 75682.269184                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 75682.269184                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 75682.269184                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25295                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10416132                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10416132                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27134                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27134                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2066708999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2066708999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10443266                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10443266                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002598                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002598                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 76166.764907                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 76166.764907                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1839                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1839                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25295                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25295                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1914382999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1914382999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 75682.269184                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 75682.269184                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10564841                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25327                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           417.137482                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20911827                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20911827                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     22268762                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22268762                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     22268762                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22268762                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      9704572                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9704572                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      9704572                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9704572                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 803488943662                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 803488943662                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 803488943662                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 803488943662                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     31973334                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31973334                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     31973334                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31973334                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.303521                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.303521                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.303521                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.303521                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82794.887159                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82794.887159                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82794.887159                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82794.887159                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     47798397                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        59153                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           827448                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            757                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.766043                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    78.141347                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2663015                       # number of writebacks
system.cpu2.dcache.writebacks::total          2663015                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7014972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7014972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7014972                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7014972                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2689600                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2689600                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2689600                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2689600                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 251705273830                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 251705273830                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 251705273830                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 251705273830                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084120                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084120                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084120                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084120                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93584.649699                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93584.649699                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93584.649699                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93584.649699                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2663004                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     20573170                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20573170                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9092548                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9092548                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 742575633000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 742575633000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29665718                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29665718                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.306500                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.306500                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81668.596415                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81668.596415                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      6485771                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6485771                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2606777                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2606777                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 245167449500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 245167449500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.087872                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.087872                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 94050.027870                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94050.027870                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1695592                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1695592                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       612024                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       612024                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  60913310662                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  60913310662                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2307616                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2307616                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.265219                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.265219                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99527.650324                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99527.650324                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       529201                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       529201                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82823                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82823                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6537824330                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6537824330                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035891                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035891                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 78937.304010                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78937.304010                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82133                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82133                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1452                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1452                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     50870500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     50870500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.017372                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017372                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35034.779614                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35034.779614                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          536                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          536                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          916                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          916                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     18029500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18029500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.010959                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.010959                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 19682.860262                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19682.860262                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79113                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79113                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3106                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3106                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     24474000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     24474000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82219                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82219                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.037777                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037777                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7879.587894                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7879.587894                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         3021                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3021                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     21595000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     21595000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.036743                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.036743                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7148.295266                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7148.295266                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3745500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3745500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3603500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3603500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1283                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1283                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5168                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5168                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    123573000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    123573000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6451                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6451                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.801116                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.801116                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 23911.184211                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 23911.184211                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5168                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5168                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    118405000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    118405000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.801116                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.801116                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 22911.184211                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 22911.184211                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.981822                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           25132969                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2685283                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.359523                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.981822                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968182                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968182                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         66976432                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        66976432                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1684                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          843                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    23972255.041518                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   121298282.838379                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          843    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1743140500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            843                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   122639794500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  20208611000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10477109                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10477109                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10477109                       # number of overall hits
system.cpu3.icache.overall_hits::total       10477109                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27609                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27609                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27609                       # number of overall misses
system.cpu3.icache.overall_misses::total        27609                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2098347499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2098347499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2098347499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2098347499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10504718                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10504718                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10504718                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10504718                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002628                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002628                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002628                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002628                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 76002.299938                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 76002.299938                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 76002.299938                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 76002.299938                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4621                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    64.180556                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25542                       # number of writebacks
system.cpu3.icache.writebacks::total            25542                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2067                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2067                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2067                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2067                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25542                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25542                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25542                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25542                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1917995999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1917995999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1917995999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1917995999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002431                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002431                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 75091.848681                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 75091.848681                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 75091.848681                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 75091.848681                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25542                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10477109                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10477109                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27609                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27609                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2098347499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2098347499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10504718                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10504718                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002628                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002628                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 76002.299938                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 76002.299938                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2067                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2067                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25542                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25542                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1917995999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1917995999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002431                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002431                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 75091.848681                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 75091.848681                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10678739                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25574                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           417.562329                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21034978                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21034978                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     22337314                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        22337314                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     22337314                       # number of overall hits
system.cpu3.dcache.overall_hits::total       22337314                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      9738853                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9738853                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      9738853                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9738853                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 812851913558                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 812851913558                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 812851913558                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 812851913558                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32076167                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32076167                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32076167                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32076167                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.303616                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.303616                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.303616                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.303616                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83464.850898                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83464.850898                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83464.850898                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83464.850898                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     47823572                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        53095                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           825343                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            764                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.943875                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.496073                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2670817                       # number of writebacks
system.cpu3.dcache.writebacks::total          2670817                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7042609                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7042609                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7042609                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7042609                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2696244                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2696244                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2696244                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2696244                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 251954990701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 251954990701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 251954990701                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 251954990701                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.084058                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084058                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.084058                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084058                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 93446.657907                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93446.657907                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 93446.657907                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93446.657907                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2670808                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     20590444                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20590444                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9096216                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9096216                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 749482922500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 749482922500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29686660                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29686660                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.306408                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.306408                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82395.022557                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82395.022557                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      6489049                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6489049                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2607167                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2607167                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 245051196500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 245051196500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.087823                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.087823                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 93991.369368                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93991.369368                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1746870                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1746870                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       642637                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       642637                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63368991058                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63368991058                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2389507                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2389507                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.268941                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.268941                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98607.753768                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98607.753768                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       553560                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       553560                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        89077                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89077                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6903794201                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6903794201                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037278                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037278                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 77503.667625                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 77503.667625                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69569                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69569                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1381                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1381                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     42024500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     42024500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        70950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.019464                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.019464                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30430.485156                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30430.485156                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          591                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          591                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          790                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          790                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17300500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17300500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.011135                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.011135                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 21899.367089                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21899.367089                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66710                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66710                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2996                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2996                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25471500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25471500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69706                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69706                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.042981                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.042981                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8501.835781                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8501.835781                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2924                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2924                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22649500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22649500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.041948                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.041948                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7746.067031                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7746.067031                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2642000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2642000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2540000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2540000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1272                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1272                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5072                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5072                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    110964000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    110964000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6344                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6344                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.799496                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.799496                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21877.760252                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21877.760252                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5071                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5071                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    105892000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    105892000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.799338                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.799338                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20881.877342                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20881.877342                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.941047                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           25184263                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2691955                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.355380                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.941047                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.966908                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.966908                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67138262                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67138262                       # Number of data accesses
system.cpu0.numPwrStateTransitions                454                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          227                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    24378286.343612                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   139913387.746660                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          227    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1528425500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            227                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   137314534500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5533871000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11906750                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11906750                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11906750                       # number of overall hits
system.cpu0.icache.overall_hits::total       11906750                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       133606                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        133606                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       133606                       # number of overall misses
system.cpu0.icache.overall_misses::total       133606                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8594599994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8594599994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8594599994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8594599994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12040356                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12040356                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12040356                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12040356                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011097                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011097                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011097                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011097                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64327.949299                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64327.949299                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64327.949299                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64327.949299                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12995                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              241                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.921162                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       122817                       # number of writebacks
system.cpu0.icache.writebacks::total           122817                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10788                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10788                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10788                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10788                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       122818                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       122818                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       122818                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       122818                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7965002995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7965002995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7965002995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7965002995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010201                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010201                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010201                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010201                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64852.081902                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64852.081902                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64852.081902                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64852.081902                       # average overall mshr miss latency
system.cpu0.icache.replacements                122817                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11906750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11906750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       133606                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       133606                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8594599994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8594599994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12040356                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12040356                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011097                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011097                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64327.949299                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64327.949299                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10788                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10788                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       122818                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       122818                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7965002995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7965002995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010201                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010201                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64852.081902                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64852.081902                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12030971                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           122849                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            97.932999                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24203529                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24203529                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23488999                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23488999                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23488999                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23488999                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10332767                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10332767                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10332767                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10332767                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 844482423622                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 844482423622                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 844482423622                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 844482423622                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33821766                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33821766                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33821766                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33821766                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.305506                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.305506                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.305506                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.305506                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81728.584766                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81728.584766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81728.584766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81728.584766                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     50134327                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        53169                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           880486                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            702                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.939380                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.739316                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2864107                       # number of writebacks
system.cpu0.dcache.writebacks::total          2864107                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7444963                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7444963                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7444963                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7444963                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2887804                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2887804                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2887804                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2887804                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 265781736985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 265781736985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 265781736985                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 265781736985                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085383                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085383                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92035.933528                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92035.933528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92035.933528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92035.933528                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2864098                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     21500824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21500824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9315150                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9315150                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 756670175500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 756670175500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30815974                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30815974                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.302283                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.302283                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81230.058077                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81230.058077                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6582424                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6582424                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2732726                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2732726                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 253694911500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 253694911500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088679                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088679                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92835.839195                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92835.839195                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1988175                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1988175                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1017617                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1017617                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  87812248122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  87812248122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3005792                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3005792                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.338552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.338552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86292.041232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86292.041232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       862539                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       862539                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       155078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       155078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12086825485                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12086825485                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051593                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051593                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 77940.297689                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77940.297689                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       205552                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       205552                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2586                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2586                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     73294000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     73294000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       208138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       208138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012424                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012424                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28342.614076                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28342.614076                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2203                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2203                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          383                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          383                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4598500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4598500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001840                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001840                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12006.527415                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12006.527415                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       203212                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       203212                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3800                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3800                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     45974500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     45974500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       207012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       207012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018356                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018356                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12098.552632                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12098.552632                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3707                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3707                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     42300500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     42300500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017907                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017907                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11410.979228                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11410.979228                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       579500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       579500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       546500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       546500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4495                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4495                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    116468500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    116468500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6716                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6716                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.669297                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.669297                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25910.678532                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25910.678532                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4491                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4491                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    111973500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    111973500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.668702                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.668702                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24932.865731                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24932.865731                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.779143                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26798446                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2882039                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.298433                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.779143                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.993098                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993098                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71369271                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71369271                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               45872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              776508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              749472                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7943                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              736097                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8033                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              748313                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3080389                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              45872                       # number of overall hits
system.l2.overall_hits::.cpu0.data             776508                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8151                       # number of overall hits
system.l2.overall_hits::.cpu1.data             749472                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7943                       # number of overall hits
system.l2.overall_hits::.cpu2.data             736097                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8033                       # number of overall hits
system.l2.overall_hits::.cpu3.data             748313                       # number of overall hits
system.l2.overall_hits::total                 3080389                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             76945                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2083080                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1947095                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17352                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1928371                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             17509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1923160                       # number of demand (read+write) misses
system.l2.demand_misses::total                8011032                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            76945                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2083080                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17520                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1947095                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17352                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1928371                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            17509                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1923160                       # number of overall misses
system.l2.overall_misses::total               8011032                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7272185882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 247063120403                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1772084926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 235855793899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1774318411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 233798126507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1777496414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 233849209067                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     963162335509                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7272185882                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 247063120403                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1772084926                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 235855793899                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1774318411                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 233798126507                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1777496414                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 233849209067                       # number of overall miss cycles
system.l2.overall_miss_latency::total    963162335509                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          122817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2859588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2696567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2664468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2671473                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11091421                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         122817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2859588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2696567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2664468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2671473                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11091421                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.626501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.728455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.682482                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.722064                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.685985                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.723736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.685498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.719887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.722273                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.626501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.728455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.682482                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.722064                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.685985                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.723736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.685498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.719887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.722273                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94511.480694                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118604.720127                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101146.399886                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121132.145016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102254.403585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121241.258299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101519.013879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121596.335753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120229.495464                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94511.480694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118604.720127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101146.399886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121132.145016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102254.403585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121241.258299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101519.013879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121596.335753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120229.495464                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           21163634                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1732878                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.212997                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9914091                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              892613                       # number of writebacks
system.l2.writebacks::total                    892613                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            902                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         309493                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4014                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         260948                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4119                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         261557                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3837                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         258181                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1103051                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           902                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        309493                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4014                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        260948                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4119                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        261557                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3837                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        258181                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1103051                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        76043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1773587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1686147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        13233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1666814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1664979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6907981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        76043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1773587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1686147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        13233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1666814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1664979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11856937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18764918                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6451764899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 207868342074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1271970953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 200313060874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1263291958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 198848892829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1289671456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 198639051891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 815946046934                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6451764899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 207868342074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1271970953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 200313060874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1263291958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 198848892829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1289671456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 198639051891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1119832408642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1935778455576                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.619157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.620225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.526119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.625294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.523147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.625571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.535275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.623244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.622822                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.619157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.620225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.526119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.625294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.523147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.625571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.535275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.623244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.691841                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84843.639770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 117202.224686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94178.213609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118799.286702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95465.273030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 119298.789684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94329.392627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119304.238607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118116.428944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84843.639770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 117202.224686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94178.213609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118799.286702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95465.273030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 119298.789684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94329.392627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119304.238607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94445.336822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103159.441228                       # average overall mshr miss latency
system.l2.replacements                       24638998                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1235373                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1235373                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1235375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1235375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7866851                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7866851                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           10                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             10                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7866861                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7866861                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           10                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           10                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11856937                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11856937                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1119832408642                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1119832408642                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94445.336822                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94445.336822                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1165                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1264                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1320                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1236                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4985                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           937                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           595                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           769                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           675                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2976                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3019499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       702000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1057499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       931998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5710996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1859                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2089                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1911                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7961                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.445766                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.320065                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.368119                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.353218                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.373822                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3222.517609                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1179.831933                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1375.161248                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1380.737778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1919.017473                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          932                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          590                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          760                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          675                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2957                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     18937994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     12137991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     15602997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     13609988                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     60288970                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.443387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.317375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.363810                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.353218                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.371436                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20319.736052                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20572.866102                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20530.259211                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20162.945185                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20388.559351                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           106                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           138                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           125                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                471                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1045                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          432                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          380                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          425                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2282                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2132000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1193500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1260000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1518500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6104000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          538                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          518                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          550                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2753                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.911072                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.802974                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.733591                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.828914                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2040.191388                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2762.731481                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3315.789474                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3572.941176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2674.846626                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            29                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1041                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          422                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          373                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          417                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2253                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     20978497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8589000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      7836498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8972500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     46376495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.907585                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.784387                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.720077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.758182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.818380                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20152.254563                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20353.080569                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21009.378016                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21516.786571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20584.329783                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            29334                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            22936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            26460                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                102933                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         113691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          54292                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          50256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          53125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              271364                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11336090621                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6459585622                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6057470647                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6359532140                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30212679030                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       143025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        78495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        73192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        79585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            374297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.794903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.691662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.686632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.667525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.724996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99709.657062                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118978.590253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120532.287627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119708.840282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111336.356444                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        52149                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15965                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        13858                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        15971                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            97943                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        61542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38327                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        36398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        37154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         173421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   6865536659                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4781418666                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4546601689                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4677475682                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20871032696                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.430288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.488273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.497295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.466847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.463325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111558.556092                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 124753.272262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124913.503187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 125894.269312                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120348.935227                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         45872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7943                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8033                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              69999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        76945                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        17509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           129326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7272185882                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1772084926                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1774318411                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1777496414                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12596085633                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       122817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25295                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         199325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.626501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.682482                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.685985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.685498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.648820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94511.480694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101146.399886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102254.403585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101519.013879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97397.937252                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          902                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4014                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4119                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3837                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12872                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        76043                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        13233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6451764899                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1271970953                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1263291958                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1289671456                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10276699266                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.619157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.526119                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.523147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.535275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.584242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84843.639770                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94178.213609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95465.273030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94329.392627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88246.855119                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       747174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       725269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       713161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       721853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2907457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1969389                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1892803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1878115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1870035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7610342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 235727029782                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 229396208277                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 227740655860                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 227489676927                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 920353570846                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2716563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2618072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2591276                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2591888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10517799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.724956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.722976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.724784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.721495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.723568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 119695.514590                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121193.916259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121260.229464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121649.956780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120934.587545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       257344                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       244983                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       247699                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       242210                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       992236                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1712045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1647820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1630416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1627825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6618106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 201002805415                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 195531642208                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 194302291140                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 193961576209                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 784798314972                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.630225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.629402                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.629194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.628046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.629229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 117405.094735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118660.801670                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 119173.444777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 119153.825632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 118583.521475                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          272                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               286                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1135                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          182                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           82                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1437                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     49091000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3193999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       278498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      2799500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     55362997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1407                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          189                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           87                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1723                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.806681                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.962963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.942529                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.834010                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 43251.982379                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17549.445055                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7328.894737                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 34140.243902                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 38526.789840                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          856                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          939                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          279                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          135                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          498                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5798967                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2723997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       636000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1055997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10214961                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.198294                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.597701                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.289031                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20784.827957                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20177.755556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20307.634615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20511.969880                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999828                       # Cycle average of tags in use
system.l2.tags.total_refs                    29704328                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24640252                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.205520                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.160488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.120877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.580928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.061960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.505174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.074359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.484256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.088217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.557760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.365808                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.361883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.024702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.023192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.024340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.536966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 186296388                       # Number of tag accesses
system.l2.tags.data_accesses                186296388                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4866944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     113752128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        864448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     108072512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        846976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     106829120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        875008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     106701504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    678184000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1120992640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4866944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       864448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       846976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       875008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7453376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     57127360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        57127360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          76046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1777377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1688633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          13234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1669205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1667211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10596625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17515510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       892615                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             892615                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         34070692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        796313600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6051506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        756553856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          5929195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        747849580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6125431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        746956213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4747578369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7847428440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     34070692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6051506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      5929195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6125431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52176823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      399915979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            399915979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      399915979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        34070692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       796313600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6051506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       756553856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         5929195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       747849580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6125431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       746956213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4747578369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8247344420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    829269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     76047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1750005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1666341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     13234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1645512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1644321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10574147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000459118500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19870592                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             783768                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17515513                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     892625                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17515513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   892625                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 118727                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63356                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            588195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            624486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            618238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            658861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            953321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1274100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1238263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1896245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2917094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2295634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1386673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           579622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           581554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           609611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           578860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           596029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47689                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 982723794550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                86983930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1308913532050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     56488.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75238.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14515487                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  753675                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17515513                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               892625                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  247842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  307876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  388612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  384129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  429909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  474585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  506239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  548265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  604889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  782913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1916383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4572898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3645359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 987232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 701338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 456183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 258968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 120904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  40880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  21382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  15430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  16227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  16038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  15712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  14964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2956878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    394.492169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.750038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.848908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       437549     14.80%     14.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1078452     36.47%     51.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       362790     12.27%     63.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       229427      7.76%     71.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       120242      4.07%     75.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        76842      2.60%     77.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61092      2.07%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47133      1.59%     81.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       543351     18.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2956878                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     339.253866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    156.896128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    522.204088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         39584     77.19%     77.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         8264     16.12%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         2407      4.69%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          686      1.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          196      0.38%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           56      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           28      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           10      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            2      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311           17      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.171532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.159593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.653803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47575     92.78%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              272      0.53%     93.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2208      4.31%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              886      1.73%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              264      0.51%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               55      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1113394304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7598528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                53072640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1120992832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57128000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7794.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       371.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7847.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    399.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        63.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    60.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  142848377000                       # Total gap between requests
system.mem_ctrls.avgGap                       7760.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4867008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    112000320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       864448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    106645824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       846976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    105312768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       875008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    105236544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    676745408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     53072640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 34071139.842019446194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 784050193.685921192169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6051506.119191508740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 746566429.122654795647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 5929194.638437879272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 737234466.365814685822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6125430.640526120551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 736700865.729999303818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4737507609.071632385254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 371531203.405697107315                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        76047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1777377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1688633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        13234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1669205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1667211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10596627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       892625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3287190678                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 133408344435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    700826372                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 129469666572                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    703966045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 128819716809                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    711868173                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 128685128176                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 783126824790                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4436981968176                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43225.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     75059.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51886.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     76671.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     53193.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77174.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52067.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     77185.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     73903.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4970712.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10996728120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5844892020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         68151849780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2076328080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11276185440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      63833254050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1099468320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       163278705810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1143.020850                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2222549021                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4769960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 135855896479                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10115423640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5376459990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         56061202260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2252409120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11276185440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      63501426270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1378902240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       149962008960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1049.798270                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2893313232                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4769960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 135185132268                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1810                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          906                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18929394.039735                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   87185362.660136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          906    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1487374500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            906                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   125698374500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17150031000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10574301                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10574301                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10574301                       # number of overall hits
system.cpu1.icache.overall_hits::total       10574301                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27415                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27415                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27415                       # number of overall misses
system.cpu1.icache.overall_misses::total        27415                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2059849998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2059849998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2059849998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2059849998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10601716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10601716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10601716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10601716                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002586                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002586                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002586                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002586                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75135.874448                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75135.874448                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75135.874448                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75135.874448                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2030                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.388889                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           35                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25671                       # number of writebacks
system.cpu1.icache.writebacks::total            25671                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1744                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1744                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1744                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1744                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25671                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25671                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25671                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25671                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1915056498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1915056498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1915056498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1915056498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002421                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002421                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002421                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002421                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74599.996027                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74599.996027                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74599.996027                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74599.996027                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25671                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10574301                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10574301                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2059849998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2059849998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10601716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10601716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002586                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75135.874448                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75135.874448                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1744                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1744                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25671                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25671                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1915056498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1915056498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74599.996027                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74599.996027                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10893154                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25703                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           423.808660                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21229103                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21229103                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     22599940                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22599940                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     22599940                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22599940                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9780096                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9780096                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9780096                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9780096                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 815120463573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 815120463573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 815120463573                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 815120463573                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32380036                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32380036                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32380036                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32380036                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.302041                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.302041                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.302041                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.302041                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83344.832563                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83344.832563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83344.832563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83344.832563                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     47762850                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        57380                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           823407                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            727                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.006369                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.927098                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2695881                       # number of writebacks
system.cpu1.dcache.writebacks::total          2695881                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7058892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7058892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7058892                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7058892                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2721204                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2721204                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2721204                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2721204                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 253976356340                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 253976356340                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 253976356340                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 253976356340                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084040                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084040                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084040                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084040                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93332.347130                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93332.347130                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93332.347130                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93332.347130                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2695873                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20850315                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20850315                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9146566                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9146566                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 752197381000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 752197381000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29996881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29996881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.304917                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.304917                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82238.228096                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82238.228096                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6513214                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6513214                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2633352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2633352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 247005665500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 247005665500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.087788                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.087788                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93798.954906                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93798.954906                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1749625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1749625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       633530                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       633530                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  62923082573                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  62923082573                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2383155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2383155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.265837                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.265837                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99321.393735                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99321.393735                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545678                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545678                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        87852                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        87852                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6970690840                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6970690840                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.036864                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036864                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79345.841187                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79345.841187                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       125255                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       125255                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1303                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1303                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     41985500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     41985500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       126558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       126558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010296                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010296                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32222.179586                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32222.179586                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          528                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          528                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          775                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          775                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15333500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15333500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006124                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006124                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19785.161290                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19785.161290                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       122661                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       122661                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2684                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2684                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     23858500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     23858500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       125345                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       125345                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.021413                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021413                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8889.157973                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8889.157973                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2619                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2619                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     21371500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     21371500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020894                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020894                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8160.175640                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8160.175640                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3468000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3468000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3336000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3336000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1252                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1252                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5186                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5186                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    112387999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    112387999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6438                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6438                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.805530                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.805530                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21671.422869                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21671.422869                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5185                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5185                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    107201999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    107201999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.805374                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.805374                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20675.409643                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20675.409643                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.291880                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           25582553                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2717098                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.415396                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.291880                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.977871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67993823                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67993823                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 142848405500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10777976                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           19                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2127988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9857687                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23746389                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17998113                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           42691                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11862                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          54553                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          409                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           395493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          395493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        199325                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10578670                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1723                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       368451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8624935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8125023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8029088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        76626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8050084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33427105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15720576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    366315328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3285888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    345115584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3237760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    340957696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3269376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    341905472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1419807680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        42763442                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62406464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         54543311                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.270007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.592996                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42885811     78.63%     78.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9582619     17.57%     96.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1230517      2.26%     98.45% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 694040      1.27%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 150324      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           54543311                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23330619602                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4061298834                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          39957000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4070479889                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40171269                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4354666174                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         184518833                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4108237599                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40475516                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            18012                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
