Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 27 00:25:20 2024
| Host         : Harshavardhan running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps7_0_50M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps7_0_50M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 27 00:25:20 2024
| Host         : Harshavardhan running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 20) to (Rev. 28)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 27 00:25:20 2024
| Host         : Harshavardhan running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 27 00:25:20 2024
| Host         : Harshavardhan running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_quad_spi_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi_quad_spi_0_3 (xilinx.com:ip:axi_quad_spi:3.2) from (Rev. 18) to (Rev. 26)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S_AXI4_ID_WIDTH' from '4' to '0' has been ignored for IP 'design_1_axi_quad_spi_0_3'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 -user_name design_1_axi_quad_spi_0_3
set_property -dict "\
  CONFIG.AXI_LITE.ADDR_WIDTH {7} \
  CONFIG.AXI_LITE.ARUSER_WIDTH {0} \
  CONFIG.AXI_LITE.AWUSER_WIDTH {0} \
  CONFIG.AXI_LITE.BUSER_WIDTH {0} \
  CONFIG.AXI_LITE.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.AXI_LITE.DATA_WIDTH {32} \
  CONFIG.AXI_LITE.FREQ_HZ {50000000} \
  CONFIG.AXI_LITE.HAS_BRESP {1} \
  CONFIG.AXI_LITE.HAS_BURST {0} \
  CONFIG.AXI_LITE.HAS_CACHE {0} \
  CONFIG.AXI_LITE.HAS_LOCK {0} \
  CONFIG.AXI_LITE.HAS_PROT {0} \
  CONFIG.AXI_LITE.HAS_QOS {0} \
  CONFIG.AXI_LITE.HAS_REGION {0} \
  CONFIG.AXI_LITE.HAS_RRESP {1} \
  CONFIG.AXI_LITE.HAS_WSTRB {1} \
  CONFIG.AXI_LITE.ID_WIDTH {0} \
  CONFIG.AXI_LITE.INSERT_VIP {0} \
  CONFIG.AXI_LITE.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_LITE.NUM_READ_OUTSTANDING {2} \
  CONFIG.AXI_LITE.NUM_READ_THREADS {1} \
  CONFIG.AXI_LITE.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.AXI_LITE.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_LITE.PHASE {0.000} \
  CONFIG.AXI_LITE.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_LITE.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_LITE.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_LITE.RUSER_WIDTH {0} \
  CONFIG.AXI_LITE.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_LITE.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_LITE.WUSER_WIDTH {0} \
  CONFIG.Async_Clk {0} \
  CONFIG.C_DUAL_QUAD_MODE {0} \
  CONFIG.C_FAMILY {zynq} \
  CONFIG.C_FIFO_DEPTH {16} \
  CONFIG.C_INSTANCE {axi_quad_spi_inst} \
  CONFIG.C_NUM_SS_BITS {1} \
  CONFIG.C_NUM_TRANSFER_BITS {8} \
  CONFIG.C_SCK_RATIO {16} \
  CONFIG.C_SCK_RATIO1 {1} \
  CONFIG.C_SELECT_XPM {0} \
  CONFIG.C_SHARED_STARTUP {0} \
  CONFIG.C_SPI_MEMORY {1} \
  CONFIG.C_SPI_MEM_ADDR_BITS {24} \
  CONFIG.C_SPI_MODE {0} \
  CONFIG.C_SUB_FAMILY {zynq} \
  CONFIG.C_S_AXI4_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S_AXI4_HIGHADDR {0x00000000} \
  CONFIG.C_S_AXI4_ID_WIDTH {0} \
  CONFIG.C_TYPE_OF_AXI4_INTERFACE {0} \
  CONFIG.C_USE_STARTUP {0} \
  CONFIG.C_USE_STARTUP_INT {0} \
  CONFIG.C_XIP_MODE {0} \
  CONFIG.Component_Name {design_1_axi_quad_spi_0_3} \
  CONFIG.FIFO_INCLUDED {1} \
  CONFIG.Master_mode {1} \
  CONFIG.Multiples16 {1} \
  CONFIG.QSPI_BOARD_INTERFACE {Custom} \
  CONFIG.SPI_0.BOARD.ASSOCIATED_PARAM {QSPI_BOARD_INTERFACE} \
  CONFIG.UC_FAMILY {0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {EDGE_RISING} \
  CONFIG.lite_clk.ASSOCIATED_BUSIF {AXI_LITE} \
  CONFIG.lite_clk.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.lite_clk.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.lite_clk.FREQ_HZ {50000000} \
  CONFIG.lite_clk.INSERT_VIP {0} \
  CONFIG.lite_clk.PHASE {0.000} \
  CONFIG.lite_reset.INSERT_VIP {0} \
  CONFIG.lite_reset.POLARITY {ACTIVE_LOW} \
  CONFIG.spi_clk.ASSOCIATED_BUSIF {SPI_0} \
  CONFIG.spi_clk.ASSOCIATED_RESET {} \
  CONFIG.spi_clk.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.spi_clk.FREQ_HZ {50000000} \
  CONFIG.spi_clk.INSERT_VIP {0} \
  CONFIG.spi_clk.PHASE {0.000} " [get_ips design_1_axi_quad_spi_0_3]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 27 00:25:20 2024
| Host         : Harshavardhan running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_iic_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_iic_0_0 from xilinx.com:ip:axi_iic:2.0 (Rev. 22) to xilinx.com:ip:axi_iic:2.1 (Rev. 3)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 27 00:25:20 2024
| Host         : Harshavardhan running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 21) to (Rev. 29)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 10 11:50:12 2020
| Host         : DESKTOP-3S607QA running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps7_0_50M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps7_0_50M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 10 11:50:12 2020
| Host         : DESKTOP-3S607QA running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the conversion of design_1_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 20)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 10 11:50:12 2020
| Host         : DESKTOP-3S607QA running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 10 11:50:12 2020
| Host         : DESKTOP-3S607QA running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_quad_spi_0_3'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_quad_spi_0_3 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 18)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 10 11:50:12 2020
| Host         : DESKTOP-3S607QA running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_iic_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_iic_0_0 (xilinx.com:ip:axi_iic:2.0 (Rev. 22)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 10 11:50:12 2020
| Host         : DESKTOP-3S607QA running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 21)) to Vivado generation flows.

