<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2000" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2000{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_2000{left:388px;bottom:48px;letter-spacing:-0.24px;word-spacing:0.11px;}
#t3_2000{left:820px;bottom:48px;letter-spacing:-0.2px;}
#t4_2000{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2000{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2000{left:96px;bottom:974px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t7_2000{left:96px;bottom:956px;letter-spacing:0.13px;}
#t8_2000{left:96px;bottom:937px;letter-spacing:0.12px;}
#t9_2000{left:96px;bottom:913px;letter-spacing:0.12px;word-spacing:-0.05px;}
#ta_2000{left:96px;bottom:889px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tb_2000{left:321px;bottom:886px;}
#tc_2000{left:332px;bottom:889px;letter-spacing:0.12px;word-spacing:-0.53px;}
#td_2000{left:96px;bottom:870px;letter-spacing:0.14px;word-spacing:-0.34px;}
#te_2000{left:265px;bottom:867px;}
#tf_2000{left:272px;bottom:870px;letter-spacing:0.1px;word-spacing:-0.42px;}
#tg_2000{left:96px;bottom:852px;letter-spacing:0.1px;word-spacing:-0.09px;}
#th_2000{left:96px;bottom:827px;letter-spacing:0.13px;word-spacing:-0.02px;}
#ti_2000{left:786px;bottom:827px;letter-spacing:0.15px;}
#tj_2000{left:817px;bottom:827px;}
#tk_2000{left:96px;bottom:809px;letter-spacing:0.11px;word-spacing:0.02px;}
#tl_2000{left:96px;bottom:791px;letter-spacing:0.12px;}
#tm_2000{left:96px;bottom:766px;letter-spacing:0.13px;word-spacing:0.01px;}
#tn_2000{left:96px;bottom:741px;letter-spacing:-0.15px;}
#to_2000{left:96px;bottom:713px;letter-spacing:0.12px;word-spacing:-0.67px;}
#tp_2000{left:96px;bottom:695px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tq_2000{left:96px;bottom:676px;letter-spacing:0.12px;word-spacing:0.01px;}
#tr_2000{left:96px;bottom:650px;letter-spacing:-0.36px;}
#ts_2000{left:96px;bottom:623px;letter-spacing:0.13px;}
#tt_2000{left:96px;bottom:599px;letter-spacing:-0.2px;}
#tu_2000{left:96px;bottom:574px;letter-spacing:0.12px;word-spacing:-0.67px;}
#tv_2000{left:96px;bottom:556px;letter-spacing:0.12px;word-spacing:-0.05px;}
#tw_2000{left:96px;bottom:537px;letter-spacing:0.12px;}
#tx_2000{left:96px;bottom:516px;letter-spacing:-0.2px;}
#ty_2000{left:96px;bottom:491px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tz_2000{left:96px;bottom:473px;letter-spacing:0.11px;word-spacing:-0.08px;}
#t10_2000{left:96px;bottom:436px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t11_2000{left:96px;bottom:300px;letter-spacing:0.13px;word-spacing:-0.3px;}
#t12_2000{left:96px;bottom:282px;letter-spacing:-0.05px;word-spacing:0.1px;}
#t13_2000{left:96px;bottom:245px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t14_2000{left:96px;bottom:1022px;letter-spacing:0.3px;}
#t15_2000{left:96px;bottom:993px;letter-spacing:-0.01px;}
#t16_2000{left:790px;bottom:1022px;letter-spacing:0.33px;}
#t17_2000{left:628px;bottom:993px;letter-spacing:0.23px;word-spacing:-0.02px;}
#t18_2000{left:140px;bottom:403px;letter-spacing:0.16px;}
#t19_2000{left:232px;bottom:403px;letter-spacing:0.16px;}
#t1a_2000{left:524px;bottom:403px;letter-spacing:0.12px;word-spacing:0.07px;}
#t1b_2000{left:127px;bottom:380px;letter-spacing:0.19px;}
#t1c_2000{left:242px;bottom:380px;letter-spacing:0.17px;}
#t1d_2000{left:300px;bottom:380px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1e_2000{left:108px;bottom:357px;letter-spacing:0.04px;word-spacing:0.08px;}
#t1f_2000{left:243px;bottom:357px;letter-spacing:-0.38px;}
#t1g_2000{left:300px;bottom:357px;letter-spacing:0.1px;word-spacing:0.06px;}
#t1h_2000{left:108px;bottom:334px;letter-spacing:0.04px;word-spacing:0.08px;}
#t1i_2000{left:238px;bottom:334px;letter-spacing:-0.2px;}
#t1j_2000{left:300px;bottom:334px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1k_2000{left:99px;bottom:214px;letter-spacing:0.17px;}
#t1l_2000{left:413px;bottom:214px;letter-spacing:0.16px;}
#t1m_2000{left:628px;bottom:214px;letter-spacing:0.14px;}
#t1n_2000{left:99px;bottom:191px;letter-spacing:0.17px;}
#t1o_2000{left:166px;bottom:191px;letter-spacing:0.19px;}
#t1p_2000{left:208px;bottom:191px;}
#t1q_2000{left:216px;bottom:191px;letter-spacing:0.18px;}
#t1r_2000{left:391px;bottom:191px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1s_2000{left:505px;bottom:191px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1t_2000{left:505px;bottom:175px;letter-spacing:0.09px;}
#t1u_2000{left:521px;bottom:175px;letter-spacing:0.2px;}
#t1v_2000{left:567px;bottom:175px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1w_2000{left:718px;bottom:175px;letter-spacing:0.2px;}
#t1x_2000{left:763px;bottom:175px;letter-spacing:0.04px;}
#t1y_2000{left:505px;bottom:160px;letter-spacing:0.18px;}
#t1z_2000{left:564px;bottom:160px;letter-spacing:0.09px;word-spacing:0.02px;}
#t20_2000{left:686px;bottom:160px;letter-spacing:0.2px;}
#t21_2000{left:728px;bottom:160px;}
#t22_2000{left:99px;bottom:137px;letter-spacing:0.17px;}
#t23_2000{left:635px;bottom:137px;letter-spacing:0.15px;}
#t24_2000{left:504px;bottom:114px;letter-spacing:0.17px;word-spacing:5.34px;}
#t25_2000{left:677px;bottom:114px;letter-spacing:-0.07px;}
#t26_2000{left:777px;bottom:114px;letter-spacing:0.16px;}
#t27_2000{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2000{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2000{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2000{font-size:15px;font-family:sub_TimesNewRoman-Bold_lfb;color:#000;}
.s4_2000{font-size:18px;font-family:Arial_62w;color:#000;}
.s5_2000{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s6_2000{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s7_2000{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s8_2000{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s9_2000{font-size:15px;font-family:Arial_62w;color:#000;}
.sa_2000{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.sb_2000{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2000" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Bold_lfb;
	src: url("fonts/sub_TimesNewRoman-Bold_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2000Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2000" style="-webkit-user-select: none;"><object width="935" height="1210" data="2000/2000.svg" type="image/svg+xml" id="pdf2000" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2000" class="t s1_2000">Instruction Reference </span><span id="t2_2000" class="t s1_2000">AESENC, VAESENC </span><span id="t3_2000" class="t s1_2000">39 </span>
<span id="t4_2000" class="t s1_2000">26568—Rev. 3.25—November 2021 </span><span id="t5_2000" class="t s1_2000">AMD64 Technology </span>
<span id="t6_2000" class="t s2_2000">Performs a single round of AES encryption. Transforms a state value specified by the first source </span>
<span id="t7_2000" class="t s2_2000">operand using a round key value specified by the second source operand, and writes the result to the </span>
<span id="t8_2000" class="t s2_2000">destination. </span>
<span id="t9_2000" class="t s2_2000">See Appendix A on page 975 for more information about the operation of the AES instructions. </span>
<span id="ta_2000" class="t s2_2000">Encryption consists of 1, …, N </span>
<span id="tb_2000" class="t s3_2000">r </span>
<span id="tc_2000" class="t s2_2000">– 1 iterations of sequences of operations called rounds, terminated by </span>
<span id="td_2000" class="t s2_2000">a unique final round, N </span>
<span id="te_2000" class="t s3_2000">r </span>
<span id="tf_2000" class="t s2_2000">. The AESENC and VAESENC instructions perform all the rounds before the </span>
<span id="tg_2000" class="t s2_2000">final round; the AESENCLAST and VAESENCLAST instructions perform the final round. </span>
<span id="th_2000" class="t s2_2000">The 128-bit state and round key vectors are interpreted as 16-byte column-major entries in a 4</span><span id="ti_2000" class="t s4_2000">-by-</span><span id="tj_2000" class="t s2_2000">4 </span>
<span id="tk_2000" class="t s2_2000">matrix of bytes.The transformed state is written to the destination in column-major order. For both </span>
<span id="tl_2000" class="t s2_2000">instructions, the destination register is the same as the first source register </span>
<span id="tm_2000" class="t s2_2000">There are legacy and extended forms of the instruction: </span>
<span id="tn_2000" class="t s5_2000">AESENC </span>
<span id="to_2000" class="t s2_2000">The first source operand is an XMM register. The second source operand is either an XMM register or </span>
<span id="tp_2000" class="t s2_2000">a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the </span>
<span id="tq_2000" class="t s2_2000">YMM register that corresponds to the destination are not affected. </span>
<span id="tr_2000" class="t s5_2000">VAESENC </span>
<span id="ts_2000" class="t s2_2000">The extended form of the instruction has both 128-bit and 256-bit encodings: </span>
<span id="tt_2000" class="t s5_2000">XMM </span>
<span id="tu_2000" class="t s2_2000">The first source operand is an XMM register. The second source operand is either an XMM register or </span>
<span id="tv_2000" class="t s2_2000">a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM reg- </span>
<span id="tw_2000" class="t s2_2000">ister that corresponds to the destination are cleared. </span>
<span id="tx_2000" class="t s5_2000">YMM </span>
<span id="ty_2000" class="t s2_2000">The first source operand is a YMM register and the second source operand is either a YMM register </span>
<span id="tz_2000" class="t s2_2000">or a 256-bit memory location. The destination is a third YMM register. </span>
<span id="t10_2000" class="t s6_2000">Instruction Support </span>
<span id="t11_2000" class="t s2_2000">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="t12_2000" class="t s2_2000">dix E of Volume 3. </span>
<span id="t13_2000" class="t s6_2000">Instruction Encoding </span>
<span id="t14_2000" class="t s7_2000">AESENC </span>
<span id="t15_2000" class="t s7_2000">VAESENC </span>
<span id="t16_2000" class="t s7_2000">AES </span>
<span id="t17_2000" class="t s7_2000">Encryption Round </span>
<span id="t18_2000" class="t s8_2000">Form </span><span id="t19_2000" class="t s8_2000">Subset </span><span id="t1a_2000" class="t s8_2000">Feature Flag </span>
<span id="t1b_2000" class="t s9_2000">AESENC </span><span id="t1c_2000" class="t s9_2000">AES </span><span id="t1d_2000" class="t s9_2000">CPUID Fn0000_0001_ECX[AES] (bit 25) </span>
<span id="t1e_2000" class="t s9_2000">VAESENC 128 </span><span id="t1f_2000" class="t s9_2000">AVX </span><span id="t1g_2000" class="t s9_2000">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t1h_2000" class="t s9_2000">VAESENC 256 </span><span id="t1i_2000" class="t s9_2000">VAES </span><span id="t1j_2000" class="t s9_2000">CPUID Fn0000_0007_ECX[VAES]_x0 (bit 9) </span>
<span id="t1k_2000" class="t s8_2000">Mnemonic </span><span id="t1l_2000" class="t s8_2000">Opcode </span><span id="t1m_2000" class="t s8_2000">Description </span>
<span id="t1n_2000" class="t s9_2000">AESENC </span><span id="t1o_2000" class="t sa_2000">xmm1</span><span id="t1p_2000" class="t s9_2000">, </span><span id="t1q_2000" class="t sa_2000">xmm2/mem128 </span><span id="t1r_2000" class="t s9_2000">66 0F 38 DC /r </span><span id="t1s_2000" class="t s9_2000">Performs one encryption round on a state value </span>
<span id="t1t_2000" class="t s9_2000">in </span><span id="t1u_2000" class="t sa_2000">xmm1 </span><span id="t1v_2000" class="t s9_2000">using the key value in </span><span id="t1w_2000" class="t sa_2000">xmm2 </span><span id="t1x_2000" class="t s9_2000">or </span>
<span id="t1y_2000" class="t sa_2000">mem128</span><span id="t1z_2000" class="t s9_2000">. Writes results to </span><span id="t20_2000" class="t sa_2000">xmm1</span><span id="t21_2000" class="t s9_2000">. </span>
<span id="t22_2000" class="t s8_2000">Mnemonic </span><span id="t23_2000" class="t s8_2000">Encoding </span>
<span id="t24_2000" class="t s8_2000">VEX RXB.map_select </span><span id="t25_2000" class="t s8_2000">W.vvvv.L.pp </span><span id="t26_2000" class="t s8_2000">Opcode </span>
<span id="t27_2000" class="t sb_2000">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
