Loading plugins phase: Elapsed time ==> 7s.650ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\ADC_EoS.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 36s.829ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 1s.437ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ADC_EoS.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\ADC_EoS.cyprj -dcpsoc3 ADC_EoS.v -verilog
======================================================================

======================================================================
Compiling:  ADC_EoS.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\ADC_EoS.cyprj -dcpsoc3 ADC_EoS.v -verilog
======================================================================

======================================================================
Compiling:  ADC_EoS.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\ADC_EoS.cyprj -dcpsoc3 -verilog ADC_EoS.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 31 18:56:03 2015


======================================================================
Compiling:  ADC_EoS.v
Program  :   vpp
Options  :    -yv2 -q10 ADC_EoS.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 31 18:56:03 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ADC_EoS.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
ADC_EoS.v (line 519, col 78):  Note: Substituting module 'cmp_vv_vv' for '='.

vlogfe:  No errors.


======================================================================
Compiling:  ADC_EoS.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\ADC_EoS.cyprj -dcpsoc3 -verilog ADC_EoS.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 31 18:56:04 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\codegentemp\ADC_EoS.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\codegentemp\ADC_EoS.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ADC_EoS.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\ADC_EoS.cyprj -dcpsoc3 -verilog ADC_EoS.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 31 18:56:06 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\codegentemp\ADC_EoS.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\codegentemp\ADC_EoS.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_221\
	\ADC:Net_381\
	\BasicCounter:MODULE_1:b_31\
	\BasicCounter:MODULE_1:b_30\
	\BasicCounter:MODULE_1:b_29\
	\BasicCounter:MODULE_1:b_28\
	\BasicCounter:MODULE_1:b_27\
	\BasicCounter:MODULE_1:b_26\
	\BasicCounter:MODULE_1:b_25\
	\BasicCounter:MODULE_1:b_24\
	\BasicCounter:MODULE_1:b_23\
	\BasicCounter:MODULE_1:b_22\
	\BasicCounter:MODULE_1:b_21\
	\BasicCounter:MODULE_1:b_20\
	\BasicCounter:MODULE_1:b_19\
	\BasicCounter:MODULE_1:b_18\
	\BasicCounter:MODULE_1:b_17\
	\BasicCounter:MODULE_1:b_16\
	\BasicCounter:MODULE_1:b_15\
	\BasicCounter:MODULE_1:b_14\
	\BasicCounter:MODULE_1:b_13\
	\BasicCounter:MODULE_1:b_12\
	\BasicCounter:MODULE_1:b_11\
	\BasicCounter:MODULE_1:b_10\
	\BasicCounter:MODULE_1:b_9\
	\BasicCounter:MODULE_1:b_8\
	\BasicCounter:MODULE_1:b_7\
	\BasicCounter:MODULE_1:b_6\
	\BasicCounter:MODULE_1:b_5\
	\BasicCounter:MODULE_1:b_4\
	\BasicCounter:MODULE_1:b_3\
	\BasicCounter:MODULE_1:b_2\
	\BasicCounter:MODULE_1:b_1\
	\BasicCounter:MODULE_1:b_0\
	\BasicCounter:MODULE_1:g2:a0:a_31\
	\BasicCounter:MODULE_1:g2:a0:a_30\
	\BasicCounter:MODULE_1:g2:a0:a_29\
	\BasicCounter:MODULE_1:g2:a0:a_28\
	\BasicCounter:MODULE_1:g2:a0:a_27\
	\BasicCounter:MODULE_1:g2:a0:a_26\
	\BasicCounter:MODULE_1:g2:a0:a_25\
	\BasicCounter:MODULE_1:g2:a0:a_24\
	\BasicCounter:MODULE_1:g2:a0:b_31\
	\BasicCounter:MODULE_1:g2:a0:b_30\
	\BasicCounter:MODULE_1:g2:a0:b_29\
	\BasicCounter:MODULE_1:g2:a0:b_28\
	\BasicCounter:MODULE_1:g2:a0:b_27\
	\BasicCounter:MODULE_1:g2:a0:b_26\
	\BasicCounter:MODULE_1:g2:a0:b_25\
	\BasicCounter:MODULE_1:g2:a0:b_24\
	\BasicCounter:MODULE_1:g2:a0:b_23\
	\BasicCounter:MODULE_1:g2:a0:b_22\
	\BasicCounter:MODULE_1:g2:a0:b_21\
	\BasicCounter:MODULE_1:g2:a0:b_20\
	\BasicCounter:MODULE_1:g2:a0:b_19\
	\BasicCounter:MODULE_1:g2:a0:b_18\
	\BasicCounter:MODULE_1:g2:a0:b_17\
	\BasicCounter:MODULE_1:g2:a0:b_16\
	\BasicCounter:MODULE_1:g2:a0:b_15\
	\BasicCounter:MODULE_1:g2:a0:b_14\
	\BasicCounter:MODULE_1:g2:a0:b_13\
	\BasicCounter:MODULE_1:g2:a0:b_12\
	\BasicCounter:MODULE_1:g2:a0:b_11\
	\BasicCounter:MODULE_1:g2:a0:b_10\
	\BasicCounter:MODULE_1:g2:a0:b_9\
	\BasicCounter:MODULE_1:g2:a0:b_8\
	\BasicCounter:MODULE_1:g2:a0:b_7\
	\BasicCounter:MODULE_1:g2:a0:b_6\
	\BasicCounter:MODULE_1:g2:a0:b_5\
	\BasicCounter:MODULE_1:g2:a0:b_4\
	\BasicCounter:MODULE_1:g2:a0:b_3\
	\BasicCounter:MODULE_1:g2:a0:b_2\
	\BasicCounter:MODULE_1:g2:a0:b_1\
	\BasicCounter:MODULE_1:g2:a0:b_0\
	\BasicCounter:MODULE_1:g2:a0:s_31\
	\BasicCounter:MODULE_1:g2:a0:s_30\
	\BasicCounter:MODULE_1:g2:a0:s_29\
	\BasicCounter:MODULE_1:g2:a0:s_28\
	\BasicCounter:MODULE_1:g2:a0:s_27\
	\BasicCounter:MODULE_1:g2:a0:s_26\
	\BasicCounter:MODULE_1:g2:a0:s_25\
	\BasicCounter:MODULE_1:g2:a0:s_24\
	\BasicCounter:MODULE_1:g2:a0:s_23\
	\BasicCounter:MODULE_1:g2:a0:s_22\
	\BasicCounter:MODULE_1:g2:a0:s_21\
	\BasicCounter:MODULE_1:g2:a0:s_20\
	\BasicCounter:MODULE_1:g2:a0:s_19\
	\BasicCounter:MODULE_1:g2:a0:s_18\
	\BasicCounter:MODULE_1:g2:a0:s_17\
	\BasicCounter:MODULE_1:g2:a0:s_16\
	\BasicCounter:MODULE_1:g2:a0:s_15\
	\BasicCounter:MODULE_1:g2:a0:s_14\
	\BasicCounter:MODULE_1:g2:a0:s_13\
	\BasicCounter:MODULE_1:g2:a0:s_12\
	\BasicCounter:MODULE_1:g2:a0:s_11\
	\BasicCounter:MODULE_1:g2:a0:s_10\
	\BasicCounter:MODULE_1:g2:a0:s_9\
	\BasicCounter:MODULE_1:g2:a0:s_8\
	\BasicCounter:MODULE_1:g2:a0:s_7\
	\BasicCounter:MODULE_1:g2:a0:s_6\
	\BasicCounter:MODULE_1:g2:a0:s_5\
	\BasicCounter:MODULE_1:g2:a0:s_4\
	\BasicCounter:MODULE_1:g2:a0:s_3\
	\BasicCounter:MODULE_1:g2:a0:s_2\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\MODULE_2:g1:a0:gx:u0:albi_1\
	\MODULE_2:g1:a0:gx:u0:agbi_1\
	\MODULE_2:g1:a0:gx:u0:lt_0\
	\MODULE_2:g1:a0:gx:u0:gt_0\
	\MODULE_2:g1:a0:gx:u0:lt_1\
	\MODULE_2:g1:a0:gx:u0:gt_1\
	\MODULE_2:g1:a0:gx:u0:lti_0\
	\MODULE_2:g1:a0:gx:u0:gti_0\
	\MODULE_2:g1:a0:gx:u0:albi_0\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:g1:a0:xgte\
	\MODULE_2:lt\
	\MODULE_2:gt\
	\MODULE_2:gte\
	\MODULE_2:lte\
	\MODULE_2:neq\

    Synthesized names
	\BasicCounter:add_vi_vv_MODGEN_2_31\
	\BasicCounter:add_vi_vv_MODGEN_2_30\
	\BasicCounter:add_vi_vv_MODGEN_2_29\
	\BasicCounter:add_vi_vv_MODGEN_2_28\
	\BasicCounter:add_vi_vv_MODGEN_2_27\
	\BasicCounter:add_vi_vv_MODGEN_2_26\
	\BasicCounter:add_vi_vv_MODGEN_2_25\
	\BasicCounter:add_vi_vv_MODGEN_2_24\
	\BasicCounter:add_vi_vv_MODGEN_2_23\
	\BasicCounter:add_vi_vv_MODGEN_2_22\
	\BasicCounter:add_vi_vv_MODGEN_2_21\
	\BasicCounter:add_vi_vv_MODGEN_2_20\
	\BasicCounter:add_vi_vv_MODGEN_2_19\
	\BasicCounter:add_vi_vv_MODGEN_2_18\
	\BasicCounter:add_vi_vv_MODGEN_2_17\
	\BasicCounter:add_vi_vv_MODGEN_2_16\
	\BasicCounter:add_vi_vv_MODGEN_2_15\
	\BasicCounter:add_vi_vv_MODGEN_2_14\
	\BasicCounter:add_vi_vv_MODGEN_2_13\
	\BasicCounter:add_vi_vv_MODGEN_2_12\
	\BasicCounter:add_vi_vv_MODGEN_2_11\
	\BasicCounter:add_vi_vv_MODGEN_2_10\
	\BasicCounter:add_vi_vv_MODGEN_2_9\
	\BasicCounter:add_vi_vv_MODGEN_2_8\
	\BasicCounter:add_vi_vv_MODGEN_2_7\
	\BasicCounter:add_vi_vv_MODGEN_2_6\
	\BasicCounter:add_vi_vv_MODGEN_2_5\
	\BasicCounter:add_vi_vv_MODGEN_2_4\
	\BasicCounter:add_vi_vv_MODGEN_2_3\
	\BasicCounter:add_vi_vv_MODGEN_2_2\

Deleted 131 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC:vp_ctl_2\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_1\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_3\ to \ADC:vp_ctl_0\
Aliasing \ADC:vp_ctl_1\ to \ADC:vp_ctl_0\
Aliasing \ADC:vp_ctl_3\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_0\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_2\ to \ADC:vp_ctl_0\
Aliasing zero to \ADC:vp_ctl_0\
Aliasing one to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__ADC_Input1_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing AMuxHw_Decoder_enable to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__ADC_Input2_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__ADC_Input3_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__ADC_Input4_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing Net_205 to \ADC:tmpOE__Bypass_net_0\
Aliasing Net_207 to \ADC:vp_ctl_0\
Aliasing tmpOE__Pin_0_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__Pin_1_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_23\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_22\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_21\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_20\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_19\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_18\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_17\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_16\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_15\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_14\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_13\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_12\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_11\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_10\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_9\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_8\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_7\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_6\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_5\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_4\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_3\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_2\ to \ADC:vp_ctl_0\
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__Pin_EoS_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__Pin_EoC_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__Pin_Clk_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__Pin_SoC_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing MODIN2_1 to \BasicCounter:MODIN1_1\
Aliasing MODIN2_0 to \BasicCounter:MODIN1_0\
Aliasing \MODULE_2:g1:a0:gx:u0:aeqb_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing AMuxHw_Decoder_old_id_1D to \BasicCounter:MODIN1_1\
Aliasing AMuxHw_Decoder_old_id_0D to \BasicCounter:MODIN1_0\
Removing Lhs of wire \ADC:vp_ctl_2\[6] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_1\[7] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_3\[8] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vp_ctl_1\[9] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vp_ctl_3\[10] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_0\[11] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_2\[12] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:Net_188\[13] = Net_109[14]
Removing Rhs of wire zero[21] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire one[43] = \ADC:tmpOE__Bypass_net_0\[39]
Removing Lhs of wire tmpOE__ADC_Input1_net_0[59] = one[43]
Removing Lhs of wire AMuxHw_Decoder_enable[65] = one[43]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[67] = \MODULE_2:g1:a0:xeq\[374]
Removing Lhs of wire tmpOE__ADC_Input2_net_0[82] = one[43]
Removing Lhs of wire tmpOE__ADC_Input3_net_0[88] = one[43]
Removing Lhs of wire tmpOE__ADC_Input4_net_0[94] = one[43]
Removing Lhs of wire Net_205[99] = one[43]
Removing Lhs of wire Net_207[100] = zero[21]
Removing Lhs of wire tmpOE__Pin_0_net_0[102] = one[43]
Removing Lhs of wire tmpOE__Pin_1_net_0[108] = one[43]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_2_1\[113] = \BasicCounter:MODULE_1:g2:a0:s_1\[273]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_2_0\[114] = \BasicCounter:MODULE_1:g2:a0:s_0\[274]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_23\[155] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_22\[156] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_21\[157] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_20\[158] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_19\[159] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_18\[160] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_17\[161] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_16\[162] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_15\[163] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_14\[164] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_13\[165] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_12\[166] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_11\[167] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_10\[168] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_9\[169] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_8\[170] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_7\[171] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_6\[172] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_5\[173] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_4\[174] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_3\[175] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_2\[176] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_1\[177] = \BasicCounter:MODIN1_1\[178]
Removing Lhs of wire \BasicCounter:MODIN1_1\[178] = Net_237_1[70]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_0\[179] = \BasicCounter:MODIN1_0\[180]
Removing Lhs of wire \BasicCounter:MODIN1_0\[180] = Net_237_0[72]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[312] = one[43]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[313] = one[43]
Removing Lhs of wire tmpOE__Pin_EoS_net_0[317] = one[43]
Removing Lhs of wire tmpOE__Pin_EoC_net_0[323] = one[43]
Removing Lhs of wire tmpOE__Pin_Clk_net_0[330] = one[43]
Removing Lhs of wire tmpOE__Pin_SoC_net_0[336] = one[43]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[341] = Net_237_1[70]
Removing Lhs of wire MODIN2_1[342] = Net_237_1[70]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[343] = Net_237_0[72]
Removing Lhs of wire MODIN2_0[344] = Net_237_0[72]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[345] = MODIN3_1[346]
Removing Lhs of wire MODIN3_1[346] = AMuxHw_Decoder_old_id_1[69]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[347] = MODIN3_0[348]
Removing Lhs of wire MODIN3_0[348] = AMuxHw_Decoder_old_id_0[71]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[349] = Net_237_1[70]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[350] = Net_237_0[72]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[351] = AMuxHw_Decoder_old_id_1[69]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[352] = AMuxHw_Decoder_old_id_0[71]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[353] = Net_237_1[70]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[354] = Net_237_0[72]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[355] = AMuxHw_Decoder_old_id_1[69]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[356] = AMuxHw_Decoder_old_id_0[71]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:aeqb_0\[359] = one[43]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eq_0\[360] = \MODULE_2:g1:a0:gx:u0:xnor_array_0\[358]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eqi_0\[362] = \MODULE_2:g1:a0:gx:u0:eq_1\[361]
Removing Rhs of wire \MODULE_2:g1:a0:xeq\[374] = \MODULE_2:g1:a0:gx:u0:aeqb_1\[363]
Removing Lhs of wire AMuxHw_Decoder_old_id_1D[385] = Net_237_1[70]
Removing Lhs of wire AMuxHw_Decoder_old_id_0D[387] = Net_237_0[72]

------------------------------------------------------
Aliased 0 equations, 76 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_237_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:s_0\ <= (not Net_237_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_237_1 and Net_237_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not AMuxHw_Decoder_old_id_1 and not Net_237_1)
	OR (AMuxHw_Decoder_old_id_1 and Net_237_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_Decoder_old_id_0 and not Net_237_0)
	OR (AMuxHw_Decoder_old_id_0 and Net_237_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not AMuxHw_Decoder_old_id_1 and not Net_237_1 and not AMuxHw_Decoder_old_id_0 and not Net_237_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_237_1 and AMuxHw_Decoder_old_id_0 and Net_237_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_237_0 and AMuxHw_Decoder_old_id_1 and Net_237_1)
	OR (AMuxHw_Decoder_old_id_1 and Net_237_1 and AMuxHw_Decoder_old_id_0 and Net_237_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:xeq\' (cost = 4):
\MODULE_2:g1:a0:xeq\ <= ((not AMuxHw_Decoder_old_id_1 and not Net_237_1 and not AMuxHw_Decoder_old_id_0 and not Net_237_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_237_1 and AMuxHw_Decoder_old_id_0 and Net_237_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_237_0 and AMuxHw_Decoder_old_id_1 and Net_237_1)
	OR (AMuxHw_Decoder_old_id_1 and Net_237_1 and AMuxHw_Decoder_old_id_0 and Net_237_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter:MODULE_1:g2:a0:s_1\ <= ((not Net_237_0 and Net_237_1)
	OR (not Net_237_1 and Net_237_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'AMuxHw_Decoder_is_active' (cost = 64):
AMuxHw_Decoder_is_active <= ((not AMuxHw_Decoder_old_id_1 and not Net_237_1 and not AMuxHw_Decoder_old_id_0 and not Net_237_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_237_1 and AMuxHw_Decoder_old_id_0 and Net_237_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_237_0 and AMuxHw_Decoder_old_id_1 and Net_237_1)
	OR (AMuxHw_Decoder_old_id_1 and Net_237_1 and AMuxHw_Decoder_old_id_0 and Net_237_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 30 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[283] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[293] = zero[21]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[303] = zero[21]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\ADC_EoS.cyprj" -dcpsoc3 ADC_EoS.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.461ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Thursday, 31 December 2015 18:56:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\ADC_EoS\ADC_EoS.cydsn\ADC_EoS.cyprj -d CY8C5888LTI-LP097 ADC_EoS.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.858ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
Assigning clock Clock_AMux to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Forced-assignment of clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_ADC'. Fanout=2, Signal=Net_109
    Digital Clock 1: Automatic-assigning  clock 'Clock'. Fanout=2, Signal=Net_304
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \ADC:ADC_SAR\:sarcell.next
        Effective Clock: \ADC:ADC_SAR\:sarcell.next
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_210\ ,
            pad => \ADC:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ADC_Input1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_Input1(0)__PA ,
            analog_term => Net_37 ,
            pad => ADC_Input1(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = ADC_Input2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_Input2(0)__PA ,
            analog_term => Net_38 ,
            pad => ADC_Input2(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = ADC_Input3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_Input3(0)__PA ,
            analog_term => Net_39 ,
            pad => ADC_Input3(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = ADC_Input4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_Input4(0)__PA ,
            analog_term => Net_40 ,
            pad => ADC_Input4(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_0(0)__PA ,
            input => Net_237_0 ,
            pad => Pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_237_1 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_EoS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_EoS(0)__PA ,
            input => EoS_Clock ,
            pad => Pin_EoS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_EoC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_EoC(0)__PA ,
            input => Net_286 ,
            pad => Pin_EoC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Clk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Clk(0)__PA ,
            input => Net_109_local ,
            pad => Pin_Clk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SoC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SoC(0)__PA ,
            input => Net_304_local ,
            pad => Pin_SoC(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=4)

    MacroCell: Name=Net_237_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (EoS_Clock)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237_0
        );
        Output = Net_237_1 (fanout=6)

    MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=4)

    MacroCell: Name=Net_237_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (EoS_Clock)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_237_0 (fanout=7)

    MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_Decoder_old_id_1 * !Net_237_1 * 
              !AMuxHw_Decoder_old_id_0 * !Net_237_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_Decoder_old_id_1 * !Net_237_1 * AMuxHw_Decoder_old_id_0 * 
              Net_237_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_old_id_1 * Net_237_1 * !AMuxHw_Decoder_old_id_0 * 
              !Net_237_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_old_id_1 * Net_237_1 * AMuxHw_Decoder_old_id_0 * 
              Net_237_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_286 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   13 :   35 :   48 : 27.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    8 :  184 :  192 :  4.17 %
  Unique P-terms              :    6 :  378 :  384 :  1.56 %
  Total P-terms               :    7 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 2s.562ms
Tech mapping phase: Elapsed time ==> 4s.470ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : ADC_Input1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : ADC_Input2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : ADC_Input3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : ADC_Input4(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Pin_0(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pin_Clk(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_EoC(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_EoS(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Pin_SoC(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC:vRef_1024\
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : ADC_Input1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : ADC_Input2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : ADC_Input3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : ADC_Input4(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Pin_0(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pin_Clk(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_EoC(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_EoS(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Pin_SoC(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC:vRef_1024\

Analog Placement phase: Elapsed time ==> 2s.644ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_41 {
    sar_0_vplus
  }
  Net: Net_37 {
    p0_0
  }
  Net: Net_38 {
    p0_1
  }
  Net: Net_39 {
    p0_2
  }
  Net: Net_40 {
    p0_3
  }
  Net: \ADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC:Net_233\ {
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
  Net: AmuxNet::AMuxHw {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p0_1
    agl7_x_sar_0_vplus
    agl7
    agl7_x_p0_3
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_0
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_2
    p0_1
    p0_3
    p0_0
    p0_2
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:Net_126\
  sar_0_vminus                                     -> \ADC:Net_126\
  p0_4                                             -> \ADC:Net_210\
  p0_4_exvref                                      -> \ADC:Net_210\
  common_vref_1024                                 -> \ADC:Net_233\
  sar_0_vref_1024                                  -> \ADC:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC:Net_233\
  sar_0_vref                                       -> \ADC:Net_233\
  sar_0_vplus                                      -> Net_41
  p0_0                                             -> Net_37
  p0_1                                             -> Net_38
  p0_2                                             -> Net_39
  p0_3                                             -> Net_40
  agl5_x_sar_0_vplus                               -> AmuxNet::AMuxHw
  agl5                                             -> AmuxNet::AMuxHw
  agl5_x_p0_1                                      -> AmuxNet::AMuxHw
  agl7_x_sar_0_vplus                               -> AmuxNet::AMuxHw
  agl7                                             -> AmuxNet::AMuxHw
  agl7_x_p0_3                                      -> AmuxNet::AMuxHw
  agl4_x_sar_0_vplus                               -> AmuxNet::AMuxHw
  agl4                                             -> AmuxNet::AMuxHw
  agl4_x_p0_0                                      -> AmuxNet::AMuxHw
  agl6_x_sar_0_vplus                               -> AmuxNet::AMuxHw
  agl6                                             -> AmuxNet::AMuxHw
  agl6_x_p0_2                                      -> AmuxNet::AMuxHw
}
Mux Info {
  Mux: AMuxHw {
     Mouth: Net_41
     Guts:  AmuxNet::AMuxHw
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_37
      Outer: agl4_x_p0_0
      Inner: agl4_x_sar_0_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_38
      Outer: agl5_x_p0_1
      Inner: agl5_x_sar_0_vplus
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_39
      Outer: agl6_x_p0_2
      Inner: agl6_x_sar_0_vplus
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_40
      Outer: agl7_x_p0_3
      Inner: agl7_x_sar_0_vplus
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 6s.129ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   45 :   48 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.33
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.229ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.869ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.199ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 136, final cost is 136 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       2.50 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_237_1, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (EoS_Clock)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237_0
        );
        Output = Net_237_1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_237_0, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (EoS_Clock)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_237_0 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_old_id_1 * Net_237_1 * !AMuxHw_Decoder_old_id_0 * 
              !Net_237_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_Decoder_old_id_1 * !Net_237_1 * 
              !AMuxHw_Decoder_old_id_0 * !Net_237_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_Decoder_old_id_1 * !Net_237_1 * AMuxHw_Decoder_old_id_0 * 
              Net_237_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_old_id_1 * Net_237_1 * AMuxHw_Decoder_old_id_0 * 
              Net_237_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_286 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = ADC_Input1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_Input1(0)__PA ,
        analog_term => Net_37 ,
        pad => ADC_Input1(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ADC_Input2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_Input2(0)__PA ,
        analog_term => Net_38 ,
        pad => ADC_Input2(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ADC_Input3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_Input3(0)__PA ,
        analog_term => Net_39 ,
        pad => ADC_Input3(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ADC_Input4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_Input4(0)__PA ,
        analog_term => Net_40 ,
        pad => ADC_Input4(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_210\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_0(0)__PA ,
        input => Net_237_0 ,
        pad => Pin_0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_237_1 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_EoS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_EoS(0)__PA ,
        input => EoS_Clock ,
        pad => Pin_EoS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_EoC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_EoC(0)__PA ,
        input => Net_286 ,
        pad => Pin_EoC(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_Clk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Clk(0)__PA ,
        input => Net_109_local ,
        pad => Pin_Clk(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_SoC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SoC(0)__PA ,
        input => Net_304_local ,
        pad => Pin_SoC(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_109 ,
            dclk_0 => Net_109_local ,
            dclk_glb_1 => Net_304 ,
            dclk_1 => Net_304_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC:vRef_1024\
        PORT MAP (
            vout => \ADC:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_41 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_210\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_233\ ,
            clk_udb => Net_109_local ,
            sof_udb => Net_304_local ,
            irq => \ADC:Net_252\ ,
            next => EoS_Clock ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_286 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw
        PORT MAP (
            muxin_3 => Net_40 ,
            muxin_2 => Net_39 ,
            muxin_1 => Net_38 ,
            muxin_0 => Net_37 ,
            vout => Net_41 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |   ADC_Input1(0) | In(AMuxHw_Decoder_one_hot_0), Analog(Net_37)
     |   1 |     * |      NONE |      HI_Z_ANALOG |   ADC_Input2(0) | In(AMuxHw_Decoder_one_hot_1), Analog(Net_38)
     |   2 |     * |      NONE |      HI_Z_ANALOG |   ADC_Input3(0) | In(AMuxHw_Decoder_one_hot_2), Analog(Net_39)
     |   3 |     * |      NONE |      HI_Z_ANALOG |   ADC_Input4(0) | In(AMuxHw_Decoder_one_hot_3), Analog(Net_40)
     |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC:Bypass(0)\ | Analog(\ADC:Net_210\)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------
   1 |   3 |     * |      NONE |         CMOS_OUT |        Pin_0(0) | In(Net_237_0)
     |   4 |     * |      NONE |         CMOS_OUT |        Pin_1(0) | In(Net_237_1)
     |   5 |     * |      NONE |         CMOS_OUT |      Pin_EoS(0) | In(EoS_Clock)
     |   6 |     * |      NONE |         CMOS_OUT |      Pin_EoC(0) | In(Net_286)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |      Pin_Clk(0) | In(Net_109_local)
     |   3 |     * |      NONE |         CMOS_OUT |      Pin_SoC(0) | In(Net_304_local)
------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.200ms
Digital Placement phase: Elapsed time ==> 10s.511ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 12s.368ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 2s.940ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 1s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ADC_EoS_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.590ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.650ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 45s.753ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 46s.992ms
API generation phase: Elapsed time ==> 13s.480ms
Dependency generation phase: Elapsed time ==> 0s.460ms
Cleanup phase: Elapsed time ==> 0s.020ms
