<dec f='llvm/llvm/include/llvm/IR/InstrTypes.h' l='751' type='15'/>
<use f='llvm/llvm/include/llvm/IR/InstrTypes.h' l='815' u='r' c='_ZN4llvm7CmpInst13isFPPredicateENS0_9PredicateE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3870' u='r' c='_ZL18lowerFCMPIntrinsicRKN4llvm16SITargetLoweringEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='245' u='r' c='_ZN4llvm16ARMLegalizerInfo20setFCmpLibcallsAEABIEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='271' u='r' c='_ZN4llvm16ARMLegalizerInfo20setFCmpLibcallsAEABIEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='301' u='r' c='_ZN4llvm16ARMLegalizerInfo18setFCmpLibcallsGNUEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='319' u='r' c='_ZN4llvm16ARMLegalizerInfo18setFCmpLibcallsGNUEv'/>
<use f='llvm/llvm/tools/llvm-stress/llvm-stress.cpp' l='654' u='r' c='_ZN4llvm12_GLOBAL__N_111CmpModifier3ActEv'/>
