Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Reading design: AnimationModeDisplay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AnimationModeDisplay.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AnimationModeDisplay"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : AnimationModeDisplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\FrequencyDivider2.vhd" into library work
Parsing entity <FrequencyDivider2>.
Parsing architecture <arch4> of entity <frequencydivider2>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" into library work
Parsing entity <Animation4_ShowOneByOne>.
Parsing architecture <arch10> of entity <animation4_showonebyone>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\Animation3_ShiftRightToLeft.vhd" into library work
Parsing entity <Animation3_SlideRightToLeft>.
Parsing architecture <arch12> of entity <animation3_sliderighttoleft>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\Animation2_SlideLeftToRight.vhd" into library work
Parsing entity <Animation2_SlideLeftToRight>.
Parsing architecture <arch11> of entity <animation2_slidelefttoright>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\Animation1-Flickering.vhd" into library work
Parsing entity <Animation1_Flickering>.
Parsing architecture <arch9> of entity <animation1_flickering>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" into library work
Parsing entity <AnimationModeDisplay>.
Parsing architecture <arch13> of entity <animationmodedisplay>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <AnimationModeDisplay> (architecture <arch13>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" Line 48: animword1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" Line 49: animword2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" Line 50: animword3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" Line 51: animword4 should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" Line 52. Case statement is complete. others clause is never selected

Elaborating entity <Animation1_Flickering> (architecture <arch9>) from library <work>.

Elaborating entity <FrequencyDivider2> (architecture <arch4>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\.Xilinx\AdvertismentPrjDSD\FrequencyDivider2.vhd" Line 19: Using initial value "111111111111111111111111111" for number since it is never assigned

Elaborating entity <Animation2_SlideLeftToRight> (architecture <arch11>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation2_SlideLeftToRight.vhd" Line 26: enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation2_SlideLeftToRight.vhd" Line 38: tempword should be on the sensitivity list of the process

Elaborating entity <Animation3_SlideRightToLeft> (architecture <arch12>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation3_ShiftRightToLeft.vhd" Line 26: enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation3_ShiftRightToLeft.vhd" Line 38: tempword should be on the sensitivity list of the process

Elaborating entity <Animation4_ShowOneByOne> (architecture <arch10>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 26: counter should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 33: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 34: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 35: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 36: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 37: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 38: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 39: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 40: word should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <AnimationModeDisplay>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd".
    Found 56-bit 4-to-1 multiplexer for signal <aWordO> created at line 47.
    Summary:
	inferred   1 Multiplexer(s).
Unit <AnimationModeDisplay> synthesized.

Synthesizing Unit <Animation1_Flickering>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\Animation1-Flickering.vhd".
    Found 56-bit register for signal <aWord>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <Animation1_Flickering> synthesized.

Synthesizing Unit <FrequencyDivider2>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\FrequencyDivider2.vhd".
        counterSize = 26
    Found 1-bit register for signal <newClock>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_8_o_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <FrequencyDivider2> synthesized.

Synthesizing Unit <Animation2_SlideLeftToRight>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\Animation2_SlideLeftToRight.vhd".
    Found 7-bit register for signal <dummyLetter>.
    Found 1-bit register for signal <tempWord<55>>.
    Found 1-bit register for signal <tempWord<54>>.
    Found 1-bit register for signal <tempWord<53>>.
    Found 1-bit register for signal <tempWord<52>>.
    Found 1-bit register for signal <tempWord<51>>.
    Found 1-bit register for signal <tempWord<50>>.
    Found 1-bit register for signal <tempWord<49>>.
    Found 1-bit register for signal <tempWord<48>>.
    Found 1-bit register for signal <tempWord<47>>.
    Found 1-bit register for signal <tempWord<46>>.
    Found 1-bit register for signal <tempWord<45>>.
    Found 1-bit register for signal <tempWord<44>>.
    Found 1-bit register for signal <tempWord<43>>.
    Found 1-bit register for signal <tempWord<42>>.
    Found 1-bit register for signal <tempWord<41>>.
    Found 1-bit register for signal <tempWord<40>>.
    Found 1-bit register for signal <tempWord<39>>.
    Found 1-bit register for signal <tempWord<38>>.
    Found 1-bit register for signal <tempWord<37>>.
    Found 1-bit register for signal <tempWord<36>>.
    Found 1-bit register for signal <tempWord<35>>.
    Found 1-bit register for signal <tempWord<34>>.
    Found 1-bit register for signal <tempWord<33>>.
    Found 1-bit register for signal <tempWord<32>>.
    Found 1-bit register for signal <tempWord<31>>.
    Found 1-bit register for signal <tempWord<30>>.
    Found 1-bit register for signal <tempWord<29>>.
    Found 1-bit register for signal <tempWord<28>>.
    Found 1-bit register for signal <tempWord<27>>.
    Found 1-bit register for signal <tempWord<26>>.
    Found 1-bit register for signal <tempWord<25>>.
    Found 1-bit register for signal <tempWord<24>>.
    Found 1-bit register for signal <tempWord<23>>.
    Found 1-bit register for signal <tempWord<22>>.
    Found 1-bit register for signal <tempWord<21>>.
    Found 1-bit register for signal <tempWord<20>>.
    Found 1-bit register for signal <tempWord<19>>.
    Found 1-bit register for signal <tempWord<18>>.
    Found 1-bit register for signal <tempWord<17>>.
    Found 1-bit register for signal <tempWord<16>>.
    Found 1-bit register for signal <tempWord<15>>.
    Found 1-bit register for signal <tempWord<14>>.
    Found 1-bit register for signal <tempWord<13>>.
    Found 1-bit register for signal <tempWord<12>>.
    Found 1-bit register for signal <tempWord<11>>.
    Found 1-bit register for signal <tempWord<10>>.
    Found 1-bit register for signal <tempWord<9>>.
    Found 1-bit register for signal <tempWord<8>>.
    Found 1-bit register for signal <tempWord<7>>.
    Found 1-bit register for signal <tempWord<6>>.
    Found 1-bit register for signal <tempWord<5>>.
    Found 1-bit register for signal <tempWord<4>>.
    Found 1-bit register for signal <tempWord<3>>.
    Found 1-bit register for signal <tempWord<2>>.
    Found 1-bit register for signal <tempWord<1>>.
    Found 1-bit register for signal <tempWord<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  63 D-type flip-flop(s).
	inferred   1 Latch(s).
Unit <Animation2_SlideLeftToRight> synthesized.

Synthesizing Unit <Animation3_SlideRightToLeft>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\Animation3_ShiftRightToLeft.vhd".
    Found 7-bit register for signal <dummyLetter>.
    Found 1-bit register for signal <tempWord<55>>.
    Found 1-bit register for signal <tempWord<54>>.
    Found 1-bit register for signal <tempWord<53>>.
    Found 1-bit register for signal <tempWord<52>>.
    Found 1-bit register for signal <tempWord<51>>.
    Found 1-bit register for signal <tempWord<50>>.
    Found 1-bit register for signal <tempWord<49>>.
    Found 1-bit register for signal <tempWord<48>>.
    Found 1-bit register for signal <tempWord<47>>.
    Found 1-bit register for signal <tempWord<46>>.
    Found 1-bit register for signal <tempWord<45>>.
    Found 1-bit register for signal <tempWord<44>>.
    Found 1-bit register for signal <tempWord<43>>.
    Found 1-bit register for signal <tempWord<42>>.
    Found 1-bit register for signal <tempWord<41>>.
    Found 1-bit register for signal <tempWord<40>>.
    Found 1-bit register for signal <tempWord<39>>.
    Found 1-bit register for signal <tempWord<38>>.
    Found 1-bit register for signal <tempWord<37>>.
    Found 1-bit register for signal <tempWord<36>>.
    Found 1-bit register for signal <tempWord<35>>.
    Found 1-bit register for signal <tempWord<34>>.
    Found 1-bit register for signal <tempWord<33>>.
    Found 1-bit register for signal <tempWord<32>>.
    Found 1-bit register for signal <tempWord<31>>.
    Found 1-bit register for signal <tempWord<30>>.
    Found 1-bit register for signal <tempWord<29>>.
    Found 1-bit register for signal <tempWord<28>>.
    Found 1-bit register for signal <tempWord<27>>.
    Found 1-bit register for signal <tempWord<26>>.
    Found 1-bit register for signal <tempWord<25>>.
    Found 1-bit register for signal <tempWord<24>>.
    Found 1-bit register for signal <tempWord<23>>.
    Found 1-bit register for signal <tempWord<22>>.
    Found 1-bit register for signal <tempWord<21>>.
    Found 1-bit register for signal <tempWord<20>>.
    Found 1-bit register for signal <tempWord<19>>.
    Found 1-bit register for signal <tempWord<18>>.
    Found 1-bit register for signal <tempWord<17>>.
    Found 1-bit register for signal <tempWord<16>>.
    Found 1-bit register for signal <tempWord<15>>.
    Found 1-bit register for signal <tempWord<14>>.
    Found 1-bit register for signal <tempWord<13>>.
    Found 1-bit register for signal <tempWord<12>>.
    Found 1-bit register for signal <tempWord<11>>.
    Found 1-bit register for signal <tempWord<10>>.
    Found 1-bit register for signal <tempWord<9>>.
    Found 1-bit register for signal <tempWord<8>>.
    Found 1-bit register for signal <tempWord<7>>.
    Found 1-bit register for signal <tempWord<6>>.
    Found 1-bit register for signal <tempWord<5>>.
    Found 1-bit register for signal <tempWord<4>>.
    Found 1-bit register for signal <tempWord<3>>.
    Found 1-bit register for signal <tempWord<2>>.
    Found 1-bit register for signal <tempWord<1>>.
    Found 1-bit register for signal <tempWord<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  63 D-type flip-flop(s).
	inferred   1 Latch(s).
Unit <Animation3_SlideRightToLeft> synthesized.

Synthesizing Unit <Animation4_ShowOneByOne>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd".
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter[3]_GND_15_o_add_0_OUT> created at line 24.
    Found 16x8-bit Read Only RAM for signal <_n0146>
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred  56 Latch(s).
	inferred  56 Multiplexer(s).
Unit <Animation4_ShowOneByOne> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 5
 27-bit adder                                          : 4
 4-bit adder                                           : 1
# Registers                                            : 124
 1-bit register                                        : 116
 27-bit register                                       : 4
 4-bit register                                        : 1
 56-bit register                                       : 1
 7-bit register                                        : 2
# Latches                                              : 58
 1-bit latch                                           : 58
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 56
 56-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Animation4_ShowOneByOne>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0146> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Animation4_ShowOneByOne> synthesized (advanced).

Synthesizing (advanced) Unit <FrequencyDivider2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <FrequencyDivider2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 5
 27-bit up counter                                     : 4
 4-bit up counter                                      : 1
# Registers                                            : 186
 Flip-Flops                                            : 186
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 56
 56-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    ANIM3/tempWord_5 in unit <AnimationModeDisplay>
    ANIM3/tempWord_4 in unit <AnimationModeDisplay>
    ANIM3/tempWord_3 in unit <AnimationModeDisplay>
    ANIM3/tempWord_2 in unit <AnimationModeDisplay>
    ANIM3/tempWord_1 in unit <AnimationModeDisplay>
    ANIM3/tempWord_0 in unit <AnimationModeDisplay>
    ANIM3/tempWord_12 in unit <AnimationModeDisplay>
    ANIM3/tempWord_11 in unit <AnimationModeDisplay>
    ANIM3/tempWord_10 in unit <AnimationModeDisplay>
    ANIM3/tempWord_9 in unit <AnimationModeDisplay>
    ANIM3/tempWord_8 in unit <AnimationModeDisplay>
    ANIM3/tempWord_7 in unit <AnimationModeDisplay>
    ANIM3/tempWord_19 in unit <AnimationModeDisplay>
    ANIM3/tempWord_18 in unit <AnimationModeDisplay>
    ANIM3/tempWord_17 in unit <AnimationModeDisplay>
    ANIM3/tempWord_16 in unit <AnimationModeDisplay>
    ANIM3/tempWord_15 in unit <AnimationModeDisplay>
    ANIM3/tempWord_14 in unit <AnimationModeDisplay>
    ANIM3/tempWord_26 in unit <AnimationModeDisplay>
    ANIM3/tempWord_25 in unit <AnimationModeDisplay>
    ANIM3/tempWord_24 in unit <AnimationModeDisplay>
    ANIM3/tempWord_23 in unit <AnimationModeDisplay>
    ANIM3/tempWord_22 in unit <AnimationModeDisplay>
    ANIM3/tempWord_21 in unit <AnimationModeDisplay>
    ANIM3/tempWord_33 in unit <AnimationModeDisplay>
    ANIM3/tempWord_32 in unit <AnimationModeDisplay>
    ANIM3/tempWord_31 in unit <AnimationModeDisplay>
    ANIM3/tempWord_30 in unit <AnimationModeDisplay>
    ANIM3/tempWord_29 in unit <AnimationModeDisplay>
    ANIM3/tempWord_28 in unit <AnimationModeDisplay>
    ANIM3/tempWord_40 in unit <AnimationModeDisplay>
    ANIM3/tempWord_39 in unit <AnimationModeDisplay>
    ANIM3/tempWord_38 in unit <AnimationModeDisplay>
    ANIM3/tempWord_37 in unit <AnimationModeDisplay>
    ANIM3/tempWord_36 in unit <AnimationModeDisplay>
    ANIM3/tempWord_35 in unit <AnimationModeDisplay>
    ANIM3/tempWord_47 in unit <AnimationModeDisplay>
    ANIM3/tempWord_46 in unit <AnimationModeDisplay>
    ANIM3/tempWord_45 in unit <AnimationModeDisplay>
    ANIM3/tempWord_42 in unit <AnimationModeDisplay>
    ANIM3/tempWord_44 in unit <AnimationModeDisplay>
    ANIM3/tempWord_43 in unit <AnimationModeDisplay>
    ANIM3/tempWord_54 in unit <AnimationModeDisplay>
    ANIM3/tempWord_53 in unit <AnimationModeDisplay>
    ANIM3/tempWord_52 in unit <AnimationModeDisplay>
    ANIM3/tempWord_51 in unit <AnimationModeDisplay>
    ANIM3/tempWord_50 in unit <AnimationModeDisplay>
    ANIM3/tempWord_49 in unit <AnimationModeDisplay>
    ANIM3/tempWord_6 in unit <AnimationModeDisplay>
    ANIM3/tempWord_13 in unit <AnimationModeDisplay>
    ANIM3/tempWord_20 in unit <AnimationModeDisplay>
    ANIM3/tempWord_27 in unit <AnimationModeDisplay>
    ANIM3/tempWord_34 in unit <AnimationModeDisplay>
    ANIM3/tempWord_41 in unit <AnimationModeDisplay>
    ANIM3/tempWord_48 in unit <AnimationModeDisplay>
    ANIM3/tempWord_55 in unit <AnimationModeDisplay>
    ANIM2/tempWord_54 in unit <AnimationModeDisplay>
    ANIM2/tempWord_53 in unit <AnimationModeDisplay>
    ANIM2/tempWord_52 in unit <AnimationModeDisplay>
    ANIM2/tempWord_51 in unit <AnimationModeDisplay>
    ANIM2/tempWord_50 in unit <AnimationModeDisplay>
    ANIM2/tempWord_49 in unit <AnimationModeDisplay>
    ANIM2/tempWord_48 in unit <AnimationModeDisplay>
    ANIM2/tempWord_47 in unit <AnimationModeDisplay>
    ANIM2/tempWord_46 in unit <AnimationModeDisplay>
    ANIM2/tempWord_45 in unit <AnimationModeDisplay>
    ANIM2/tempWord_42 in unit <AnimationModeDisplay>
    ANIM2/tempWord_44 in unit <AnimationModeDisplay>
    ANIM2/tempWord_43 in unit <AnimationModeDisplay>
    ANIM2/tempWord_41 in unit <AnimationModeDisplay>
    ANIM2/tempWord_40 in unit <AnimationModeDisplay>
    ANIM2/tempWord_39 in unit <AnimationModeDisplay>
    ANIM2/tempWord_38 in unit <AnimationModeDisplay>
    ANIM2/tempWord_37 in unit <AnimationModeDisplay>
    ANIM2/tempWord_36 in unit <AnimationModeDisplay>
    ANIM2/tempWord_35 in unit <AnimationModeDisplay>
    ANIM2/tempWord_34 in unit <AnimationModeDisplay>
    ANIM2/tempWord_33 in unit <AnimationModeDisplay>
    ANIM2/tempWord_32 in unit <AnimationModeDisplay>
    ANIM2/tempWord_31 in unit <AnimationModeDisplay>
    ANIM2/tempWord_30 in unit <AnimationModeDisplay>
    ANIM2/tempWord_27 in unit <AnimationModeDisplay>
    ANIM2/tempWord_29 in unit <AnimationModeDisplay>
    ANIM2/tempWord_28 in unit <AnimationModeDisplay>
    ANIM2/tempWord_26 in unit <AnimationModeDisplay>
    ANIM2/tempWord_25 in unit <AnimationModeDisplay>
    ANIM2/tempWord_24 in unit <AnimationModeDisplay>
    ANIM2/tempWord_23 in unit <AnimationModeDisplay>
    ANIM2/tempWord_22 in unit <AnimationModeDisplay>
    ANIM2/tempWord_21 in unit <AnimationModeDisplay>
    ANIM2/tempWord_20 in unit <AnimationModeDisplay>
    ANIM2/tempWord_19 in unit <AnimationModeDisplay>
    ANIM2/tempWord_18 in unit <AnimationModeDisplay>
    ANIM2/tempWord_17 in unit <AnimationModeDisplay>
    ANIM2/tempWord_16 in unit <AnimationModeDisplay>
    ANIM2/tempWord_15 in unit <AnimationModeDisplay>
    ANIM2/tempWord_14 in unit <AnimationModeDisplay>
    ANIM2/tempWord_13 in unit <AnimationModeDisplay>
    ANIM2/tempWord_12 in unit <AnimationModeDisplay>
    ANIM2/tempWord_11 in unit <AnimationModeDisplay>
    ANIM2/tempWord_10 in unit <AnimationModeDisplay>
    ANIM2/tempWord_9 in unit <AnimationModeDisplay>
    ANIM2/tempWord_8 in unit <AnimationModeDisplay>
    ANIM2/tempWord_7 in unit <AnimationModeDisplay>
    ANIM2/tempWord_6 in unit <AnimationModeDisplay>
    ANIM2/tempWord_5 in unit <AnimationModeDisplay>
    ANIM2/tempWord_4 in unit <AnimationModeDisplay>
    ANIM2/tempWord_3 in unit <AnimationModeDisplay>
    ANIM2/tempWord_2 in unit <AnimationModeDisplay>
    ANIM2/tempWord_1 in unit <AnimationModeDisplay>
    ANIM2/tempWord_0 in unit <AnimationModeDisplay>
    ANIM2/tempWord_55 in unit <AnimationModeDisplay>


Optimizing unit <AnimationModeDisplay> ...

Optimizing unit <Animation1_Flickering> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AnimationModeDisplay, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 410
 Flip-Flops                                            : 410

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : AnimationModeDisplay.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 869
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 104
#      LUT2                        : 342
#      LUT3                        : 117
#      LUT4                        : 9
#      LUT5                        : 4
#      LUT6                        : 72
#      MUXCY                       : 104
#      VCC                         : 1
#      XORCY                       : 108
# FlipFlops/Latches                : 580
#      FD                          : 120
#      FDC                         : 116
#      FDE                         : 14
#      FDP                         : 112
#      FDR                         : 48
#      LD                          : 56
#      LDC                         : 112
#      LDP                         : 2
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 114
#      IBUF                        : 58
#      OBUF                        : 56

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             580  out of  126800     0%  
 Number of Slice LUTs:                  655  out of  63400     1%  
    Number used as Logic:               655  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    839
   Number with an unused Flip Flop:     259  out of    839    30%  
   Number with an unused LUT:           184  out of    839    21%  
   Number of fully used LUT-FF pairs:   396  out of    839    47%  
   Number of unique control sets:       355

IO Utilization: 
 Number of IOs:                         115
 Number of bonded IOBs:                 115  out of    210    54%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)         | Load  |
-------------------------------------------------------------------+-------------------------------+-------+
clockB                                                             | BUFGP                         | 112   |
ANIM2/C_FD2/newClock                                               | BUFG                          | 119   |
N0                                                                 | NONE(ANIM2/enable)            | 2     |
ANIM3/C_FD2/newClock                                               | BUFG                          | 119   |
ANIM4/Mram__n0146(ANIM4/Mram__n014612:O)                           | NONE(*)(ANIM4/aWord_0)        | 7     |
ANIM4/Mram__n01461(ANIM4/Mram__n0146111:O)                         | NONE(*)(ANIM4/aWord_7)        | 7     |
ANIM4/Mram__n01462(ANIM4/Mram__n014621:O)                          | NONE(*)(ANIM4/aWord_14)       | 7     |
ANIM4/Mram__n01463(ANIM4/Mram__n014631:O)                          | NONE(*)(ANIM4/aWord_21)       | 7     |
ANIM4/Mram__n01464(ANIM4/Mram__n014641:O)                          | NONE(*)(ANIM4/aWord_28)       | 7     |
ANIM4/Mram__n01465(ANIM4/Mram__n014651:O)                          | NONE(*)(ANIM4/aWord_35)       | 7     |
ANIM4/Mram__n01466(ANIM4/Mram__n014661:O)                          | NONE(*)(ANIM4/aWord_42)       | 7     |
ANIM4/Mram__n01467(ANIM4/Mram__n014671:O)                          | NONE(*)(ANIM4/aWord_49)       | 7     |
ANIM4/C_FD2/newClock                                               | NONE(ANIM4/counter_0)         | 4     |
ANIM1/C_FD2/newClock                                               | BUFG                          | 56    |
ANIM2/enable_word[55]_AND_1_o(ANIM2/enable_word[55]_AND_1_o1:O)    | NONE(*)(ANIM2/tempWord_55_LDC)| 1     |
ANIM2/enable_word[0]_AND_111_o(ANIM2/enable_word[0]_AND_111_o1:O)  | NONE(*)(ANIM2/tempWord_0_LDC) | 1     |
ANIM2/enable_word[1]_AND_109_o(ANIM2/enable_word[1]_AND_109_o1:O)  | NONE(*)(ANIM2/tempWord_1_LDC) | 1     |
ANIM2/enable_word[2]_AND_107_o(ANIM2/enable_word[2]_AND_107_o1:O)  | NONE(*)(ANIM2/tempWord_2_LDC) | 1     |
ANIM2/enable_word[3]_AND_105_o(ANIM2/enable_word[3]_AND_105_o1:O)  | NONE(*)(ANIM2/tempWord_3_LDC) | 1     |
ANIM2/enable_word[4]_AND_103_o(ANIM2/enable_word[4]_AND_103_o1:O)  | NONE(*)(ANIM2/tempWord_4_LDC) | 1     |
ANIM2/enable_word[5]_AND_101_o(ANIM2/enable_word[5]_AND_101_o1:O)  | NONE(*)(ANIM2/tempWord_5_LDC) | 1     |
ANIM2/enable_word[6]_AND_99_o(ANIM2/enable_word[6]_AND_99_o1:O)    | NONE(*)(ANIM2/tempWord_6_LDC) | 1     |
ANIM2/enable_word[7]_AND_97_o(ANIM2/enable_word[7]_AND_97_o1:O)    | NONE(*)(ANIM2/tempWord_7_LDC) | 1     |
ANIM2/enable_word[8]_AND_95_o(ANIM2/enable_word[8]_AND_95_o1:O)    | NONE(*)(ANIM2/tempWord_8_LDC) | 1     |
ANIM2/enable_word[9]_AND_93_o(ANIM2/enable_word[9]_AND_93_o1:O)    | NONE(*)(ANIM2/tempWord_9_LDC) | 1     |
ANIM2/enable_word[10]_AND_91_o(ANIM2/enable_word[10]_AND_91_o1:O)  | NONE(*)(ANIM2/tempWord_10_LDC)| 1     |
ANIM2/enable_word[11]_AND_89_o(ANIM2/enable_word[11]_AND_89_o1:O)  | NONE(*)(ANIM2/tempWord_11_LDC)| 1     |
ANIM2/enable_word[12]_AND_87_o(ANIM2/enable_word[12]_AND_87_o1:O)  | NONE(*)(ANIM2/tempWord_12_LDC)| 1     |
ANIM2/enable_word[13]_AND_85_o(ANIM2/enable_word[13]_AND_85_o1:O)  | NONE(*)(ANIM2/tempWord_13_LDC)| 1     |
ANIM2/enable_word[14]_AND_83_o(ANIM2/enable_word[14]_AND_83_o1:O)  | NONE(*)(ANIM2/tempWord_14_LDC)| 1     |
ANIM2/enable_word[15]_AND_81_o(ANIM2/enable_word[15]_AND_81_o1:O)  | NONE(*)(ANIM2/tempWord_15_LDC)| 1     |
ANIM2/enable_word[16]_AND_79_o(ANIM2/enable_word[16]_AND_79_o1:O)  | NONE(*)(ANIM2/tempWord_16_LDC)| 1     |
ANIM2/enable_word[17]_AND_77_o(ANIM2/enable_word[17]_AND_77_o1:O)  | NONE(*)(ANIM2/tempWord_17_LDC)| 1     |
ANIM2/enable_word[18]_AND_75_o(ANIM2/enable_word[18]_AND_75_o1:O)  | NONE(*)(ANIM2/tempWord_18_LDC)| 1     |
ANIM2/enable_word[19]_AND_73_o(ANIM2/enable_word[19]_AND_73_o1:O)  | NONE(*)(ANIM2/tempWord_19_LDC)| 1     |
ANIM2/enable_word[20]_AND_71_o(ANIM2/enable_word[20]_AND_71_o1:O)  | NONE(*)(ANIM2/tempWord_20_LDC)| 1     |
ANIM2/enable_word[21]_AND_69_o(ANIM2/enable_word[21]_AND_69_o1:O)  | NONE(*)(ANIM2/tempWord_21_LDC)| 1     |
ANIM2/enable_word[22]_AND_67_o(ANIM2/enable_word[22]_AND_67_o1:O)  | NONE(*)(ANIM2/tempWord_22_LDC)| 1     |
ANIM2/enable_word[23]_AND_65_o(ANIM2/enable_word[23]_AND_65_o1:O)  | NONE(*)(ANIM2/tempWord_23_LDC)| 1     |
ANIM2/enable_word[24]_AND_63_o(ANIM2/enable_word[24]_AND_63_o1:O)  | NONE(*)(ANIM2/tempWord_24_LDC)| 1     |
ANIM2/enable_word[25]_AND_61_o(ANIM2/enable_word[25]_AND_61_o1:O)  | NONE(*)(ANIM2/tempWord_25_LDC)| 1     |
ANIM2/enable_word[26]_AND_59_o(ANIM2/enable_word[26]_AND_59_o1:O)  | NONE(*)(ANIM2/tempWord_26_LDC)| 1     |
ANIM2/enable_word[28]_AND_55_o(ANIM2/enable_word[28]_AND_55_o1:O)  | NONE(*)(ANIM2/tempWord_28_LDC)| 1     |
ANIM2/enable_word[29]_AND_53_o(ANIM2/enable_word[29]_AND_53_o1:O)  | NONE(*)(ANIM2/tempWord_29_LDC)| 1     |
ANIM2/enable_word[27]_AND_57_o(ANIM2/enable_word[27]_AND_57_o1:O)  | NONE(*)(ANIM2/tempWord_27_LDC)| 1     |
ANIM2/enable_word[30]_AND_51_o(ANIM2/enable_word[30]_AND_51_o1:O)  | NONE(*)(ANIM2/tempWord_30_LDC)| 1     |
ANIM2/enable_word[31]_AND_49_o(ANIM2/enable_word[31]_AND_49_o1:O)  | NONE(*)(ANIM2/tempWord_31_LDC)| 1     |
ANIM2/enable_word[32]_AND_47_o(ANIM2/enable_word[32]_AND_47_o1:O)  | NONE(*)(ANIM2/tempWord_32_LDC)| 1     |
ANIM2/enable_word[33]_AND_45_o(ANIM2/enable_word[33]_AND_45_o1:O)  | NONE(*)(ANIM2/tempWord_33_LDC)| 1     |
ANIM2/enable_word[34]_AND_43_o(ANIM2/enable_word[34]_AND_43_o1:O)  | NONE(*)(ANIM2/tempWord_34_LDC)| 1     |
ANIM2/enable_word[35]_AND_41_o(ANIM2/enable_word[35]_AND_41_o1:O)  | NONE(*)(ANIM2/tempWord_35_LDC)| 1     |
ANIM2/enable_word[36]_AND_39_o(ANIM2/enable_word[36]_AND_39_o1:O)  | NONE(*)(ANIM2/tempWord_36_LDC)| 1     |
ANIM2/enable_word[37]_AND_37_o(ANIM2/enable_word[37]_AND_37_o1:O)  | NONE(*)(ANIM2/tempWord_37_LDC)| 1     |
ANIM2/enable_word[38]_AND_35_o(ANIM2/enable_word[38]_AND_35_o1:O)  | NONE(*)(ANIM2/tempWord_38_LDC)| 1     |
ANIM2/enable_word[39]_AND_33_o(ANIM2/enable_word[39]_AND_33_o1:O)  | NONE(*)(ANIM2/tempWord_39_LDC)| 1     |
ANIM2/enable_word[40]_AND_31_o(ANIM2/enable_word[40]_AND_31_o1:O)  | NONE(*)(ANIM2/tempWord_40_LDC)| 1     |
ANIM2/enable_word[41]_AND_29_o(ANIM2/enable_word[41]_AND_29_o1:O)  | NONE(*)(ANIM2/tempWord_41_LDC)| 1     |
ANIM2/enable_word[43]_AND_25_o(ANIM2/enable_word[43]_AND_25_o1:O)  | NONE(*)(ANIM2/tempWord_43_LDC)| 1     |
ANIM2/enable_word[44]_AND_23_o(ANIM2/enable_word[44]_AND_23_o1:O)  | NONE(*)(ANIM2/tempWord_44_LDC)| 1     |
ANIM2/enable_word[42]_AND_27_o(ANIM2/enable_word[42]_AND_27_o1:O)  | NONE(*)(ANIM2/tempWord_42_LDC)| 1     |
ANIM2/enable_word[45]_AND_21_o(ANIM2/enable_word[45]_AND_21_o1:O)  | NONE(*)(ANIM2/tempWord_45_LDC)| 1     |
ANIM2/enable_word[46]_AND_19_o(ANIM2/enable_word[46]_AND_19_o1:O)  | NONE(*)(ANIM2/tempWord_46_LDC)| 1     |
ANIM2/enable_word[47]_AND_17_o(ANIM2/enable_word[47]_AND_17_o1:O)  | NONE(*)(ANIM2/tempWord_47_LDC)| 1     |
ANIM2/enable_word[48]_AND_15_o(ANIM2/enable_word[48]_AND_15_o1:O)  | NONE(*)(ANIM2/tempWord_48_LDC)| 1     |
ANIM2/enable_word[49]_AND_13_o(ANIM2/enable_word[49]_AND_13_o1:O)  | NONE(*)(ANIM2/tempWord_49_LDC)| 1     |
ANIM2/enable_word[50]_AND_11_o(ANIM2/enable_word[50]_AND_11_o1:O)  | NONE(*)(ANIM2/tempWord_50_LDC)| 1     |
ANIM2/enable_word[51]_AND_9_o(ANIM2/enable_word[51]_AND_9_o1:O)    | NONE(*)(ANIM2/tempWord_51_LDC)| 1     |
ANIM2/enable_word[52]_AND_7_o(ANIM2/enable_word[52]_AND_7_o1:O)    | NONE(*)(ANIM2/tempWord_52_LDC)| 1     |
ANIM2/enable_word[53]_AND_5_o(ANIM2/enable_word[53]_AND_5_o1:O)    | NONE(*)(ANIM2/tempWord_53_LDC)| 1     |
ANIM2/enable_word[54]_AND_3_o(ANIM2/enable_word[54]_AND_3_o1:O)    | NONE(*)(ANIM2/tempWord_54_LDC)| 1     |
ANIM3/enable_word[55]_AND_113_o(ANIM3/enable_word[55]_AND_113_o1:O)| NONE(*)(ANIM3/tempWord_55_LDC)| 1     |
ANIM3/enable_word[48]_AND_127_o(ANIM3/enable_word[48]_AND_127_o1:O)| NONE(*)(ANIM3/tempWord_48_LDC)| 1     |
ANIM3/enable_word[41]_AND_141_o(ANIM3/enable_word[41]_AND_141_o1:O)| NONE(*)(ANIM3/tempWord_41_LDC)| 1     |
ANIM3/enable_word[34]_AND_155_o(ANIM3/enable_word[34]_AND_155_o1:O)| NONE(*)(ANIM3/tempWord_34_LDC)| 1     |
ANIM3/enable_word[27]_AND_169_o(ANIM3/enable_word[27]_AND_169_o1:O)| NONE(*)(ANIM3/tempWord_27_LDC)| 1     |
ANIM3/enable_word[20]_AND_183_o(ANIM3/enable_word[20]_AND_183_o1:O)| NONE(*)(ANIM3/tempWord_20_LDC)| 1     |
ANIM3/enable_word[13]_AND_197_o(ANIM3/enable_word[13]_AND_197_o1:O)| NONE(*)(ANIM3/tempWord_13_LDC)| 1     |
ANIM3/enable_word[6]_AND_211_o(ANIM3/enable_word[6]_AND_211_o1:O)  | NONE(*)(ANIM3/tempWord_6_LDC) | 1     |
ANIM3/enable_word[49]_AND_125_o(ANIM3/enable_word[49]_AND_125_o1:O)| NONE(*)(ANIM3/tempWord_49_LDC)| 1     |
ANIM3/enable_word[50]_AND_123_o(ANIM3/enable_word[50]_AND_123_o1:O)| NONE(*)(ANIM3/tempWord_50_LDC)| 1     |
ANIM3/enable_word[51]_AND_121_o(ANIM3/enable_word[51]_AND_121_o1:O)| NONE(*)(ANIM3/tempWord_51_LDC)| 1     |
ANIM3/enable_word[52]_AND_119_o(ANIM3/enable_word[52]_AND_119_o1:O)| NONE(*)(ANIM3/tempWord_52_LDC)| 1     |
ANIM3/enable_word[53]_AND_117_o(ANIM3/enable_word[53]_AND_117_o1:O)| NONE(*)(ANIM3/tempWord_53_LDC)| 1     |
ANIM3/enable_word[54]_AND_115_o(ANIM3/enable_word[54]_AND_115_o1:O)| NONE(*)(ANIM3/tempWord_54_LDC)| 1     |
ANIM3/enable_word[43]_AND_137_o(ANIM3/enable_word[43]_AND_137_o1:O)| NONE(*)(ANIM3/tempWord_43_LDC)| 1     |
ANIM3/enable_word[44]_AND_135_o(ANIM3/enable_word[44]_AND_135_o1:O)| NONE(*)(ANIM3/tempWord_44_LDC)| 1     |
ANIM3/enable_word[42]_AND_139_o(ANIM3/enable_word[42]_AND_139_o1:O)| NONE(*)(ANIM3/tempWord_42_LDC)| 1     |
ANIM3/enable_word[45]_AND_133_o(ANIM3/enable_word[45]_AND_133_o1:O)| NONE(*)(ANIM3/tempWord_45_LDC)| 1     |
ANIM3/enable_word[46]_AND_131_o(ANIM3/enable_word[46]_AND_131_o1:O)| NONE(*)(ANIM3/tempWord_46_LDC)| 1     |
ANIM3/enable_word[47]_AND_129_o(ANIM3/enable_word[47]_AND_129_o1:O)| NONE(*)(ANIM3/tempWord_47_LDC)| 1     |
ANIM3/enable_word[35]_AND_153_o(ANIM3/enable_word[35]_AND_153_o1:O)| NONE(*)(ANIM3/tempWord_35_LDC)| 1     |
ANIM3/enable_word[36]_AND_151_o(ANIM3/enable_word[36]_AND_151_o1:O)| NONE(*)(ANIM3/tempWord_36_LDC)| 1     |
ANIM3/enable_word[37]_AND_149_o(ANIM3/enable_word[37]_AND_149_o1:O)| NONE(*)(ANIM3/tempWord_37_LDC)| 1     |
ANIM3/enable_word[38]_AND_147_o(ANIM3/enable_word[38]_AND_147_o1:O)| NONE(*)(ANIM3/tempWord_38_LDC)| 1     |
ANIM3/enable_word[39]_AND_145_o(ANIM3/enable_word[39]_AND_145_o1:O)| NONE(*)(ANIM3/tempWord_39_LDC)| 1     |
ANIM3/enable_word[40]_AND_143_o(ANIM3/enable_word[40]_AND_143_o1:O)| NONE(*)(ANIM3/tempWord_40_LDC)| 1     |
ANIM3/enable_word[28]_AND_167_o(ANIM3/enable_word[28]_AND_167_o1:O)| NONE(*)(ANIM3/tempWord_28_LDC)| 1     |
ANIM3/enable_word[29]_AND_165_o(ANIM3/enable_word[29]_AND_165_o1:O)| NONE(*)(ANIM3/tempWord_29_LDC)| 1     |
ANIM3/enable_word[30]_AND_163_o(ANIM3/enable_word[30]_AND_163_o1:O)| NONE(*)(ANIM3/tempWord_30_LDC)| 1     |
ANIM3/enable_word[31]_AND_161_o(ANIM3/enable_word[31]_AND_161_o1:O)| NONE(*)(ANIM3/tempWord_31_LDC)| 1     |
ANIM3/enable_word[32]_AND_159_o(ANIM3/enable_word[32]_AND_159_o1:O)| NONE(*)(ANIM3/tempWord_32_LDC)| 1     |
ANIM3/enable_word[33]_AND_157_o(ANIM3/enable_word[33]_AND_157_o1:O)| NONE(*)(ANIM3/tempWord_33_LDC)| 1     |
ANIM3/enable_word[21]_AND_181_o(ANIM3/enable_word[21]_AND_181_o1:O)| NONE(*)(ANIM3/tempWord_21_LDC)| 1     |
ANIM3/enable_word[22]_AND_179_o(ANIM3/enable_word[22]_AND_179_o1:O)| NONE(*)(ANIM3/tempWord_22_LDC)| 1     |
ANIM3/enable_word[23]_AND_177_o(ANIM3/enable_word[23]_AND_177_o1:O)| NONE(*)(ANIM3/tempWord_23_LDC)| 1     |
ANIM3/enable_word[24]_AND_175_o(ANIM3/enable_word[24]_AND_175_o1:O)| NONE(*)(ANIM3/tempWord_24_LDC)| 1     |
ANIM3/enable_word[25]_AND_173_o(ANIM3/enable_word[25]_AND_173_o1:O)| NONE(*)(ANIM3/tempWord_25_LDC)| 1     |
ANIM3/enable_word[26]_AND_171_o(ANIM3/enable_word[26]_AND_171_o1:O)| NONE(*)(ANIM3/tempWord_26_LDC)| 1     |
ANIM3/enable_word[14]_AND_195_o(ANIM3/enable_word[14]_AND_195_o1:O)| NONE(*)(ANIM3/tempWord_14_LDC)| 1     |
ANIM3/enable_word[15]_AND_193_o(ANIM3/enable_word[15]_AND_193_o1:O)| NONE(*)(ANIM3/tempWord_15_LDC)| 1     |
ANIM3/enable_word[16]_AND_191_o(ANIM3/enable_word[16]_AND_191_o1:O)| NONE(*)(ANIM3/tempWord_16_LDC)| 1     |
ANIM3/enable_word[17]_AND_189_o(ANIM3/enable_word[17]_AND_189_o1:O)| NONE(*)(ANIM3/tempWord_17_LDC)| 1     |
ANIM3/enable_word[18]_AND_187_o(ANIM3/enable_word[18]_AND_187_o1:O)| NONE(*)(ANIM3/tempWord_18_LDC)| 1     |
ANIM3/enable_word[19]_AND_185_o(ANIM3/enable_word[19]_AND_185_o1:O)| NONE(*)(ANIM3/tempWord_19_LDC)| 1     |
ANIM3/enable_word[7]_AND_209_o(ANIM3/enable_word[7]_AND_209_o1:O)  | NONE(*)(ANIM3/tempWord_7_LDC) | 1     |
ANIM3/enable_word[8]_AND_207_o(ANIM3/enable_word[8]_AND_207_o1:O)  | NONE(*)(ANIM3/tempWord_8_LDC) | 1     |
ANIM3/enable_word[9]_AND_205_o(ANIM3/enable_word[9]_AND_205_o1:O)  | NONE(*)(ANIM3/tempWord_9_LDC) | 1     |
ANIM3/enable_word[10]_AND_203_o(ANIM3/enable_word[10]_AND_203_o1:O)| NONE(*)(ANIM3/tempWord_10_LDC)| 1     |
ANIM3/enable_word[11]_AND_201_o(ANIM3/enable_word[11]_AND_201_o1:O)| NONE(*)(ANIM3/tempWord_11_LDC)| 1     |
ANIM3/enable_word[12]_AND_199_o(ANIM3/enable_word[12]_AND_199_o1:O)| NONE(*)(ANIM3/tempWord_12_LDC)| 1     |
ANIM3/enable_word[0]_AND_223_o(ANIM3/enable_word[0]_AND_223_o1:O)  | NONE(*)(ANIM3/tempWord_0_LDC) | 1     |
ANIM3/enable_word[1]_AND_221_o(ANIM3/enable_word[1]_AND_221_o1:O)  | NONE(*)(ANIM3/tempWord_1_LDC) | 1     |
ANIM3/enable_word[2]_AND_219_o(ANIM3/enable_word[2]_AND_219_o1:O)  | NONE(*)(ANIM3/tempWord_2_LDC) | 1     |
ANIM3/enable_word[3]_AND_217_o(ANIM3/enable_word[3]_AND_217_o1:O)  | NONE(*)(ANIM3/tempWord_3_LDC) | 1     |
ANIM3/enable_word[4]_AND_215_o(ANIM3/enable_word[4]_AND_215_o1:O)  | NONE(*)(ANIM3/tempWord_4_LDC) | 1     |
ANIM3/enable_word[5]_AND_213_o(ANIM3/enable_word[5]_AND_213_o1:O)  | NONE(*)(ANIM3/tempWord_5_LDC) | 1     |
-------------------------------------------------------------------+-------------------------------+-------+
(*) These 120 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.533ns (Maximum Frequency: 394.772MHz)
   Minimum input arrival time before clock: 1.049ns
   Maximum output required time after clock: 2.023ns
   Maximum combinational path delay: 1.181ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockB'
  Clock period: 2.533ns (frequency: 394.772MHz)
  Total number of paths / destination ports: 4432 / 160
-------------------------------------------------------------------------
Delay:               2.533ns (Levels of Logic = 2)
  Source:            ANIM2/C_FD2/counter_23 (FF)
  Destination:       ANIM2/C_FD2/counter_15 (FF)
  Source Clock:      clockB rising
  Destination Clock: clockB rising

  Data Path: ANIM2/C_FD2/counter_23 to ANIM2/C_FD2/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.688  ANIM2/C_FD2/counter_23 (ANIM2/C_FD2/counter_23)
     LUT5:I0->O            1   0.097   0.556  ANIM2/C_FD2/_n0012<26>6 (ANIM2/C_FD2/_n0012<26>5)
     LUT6:I2->O           27   0.097   0.385  ANIM2/C_FD2/_n0012<26>7 (ANIM2/C_FD2/_n0012)
     FDR:R                     0.349          ANIM2/C_FD2/counter_15
    ----------------------------------------
    Total                      2.533ns (0.904ns logic, 1.629ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ANIM2/C_FD2/newClock'
  Clock period: 0.845ns (frequency: 1183.012MHz)
  Total number of paths / destination ports: 224 / 119
-------------------------------------------------------------------------
Delay:               0.845ns (Levels of Logic = 1)
  Source:            ANIM2/tempWord_6_P_6 (FF)
  Destination:       ANIM2/dummyLetter_6 (FF)
  Source Clock:      ANIM2/C_FD2/newClock rising
  Destination Clock: ANIM2/C_FD2/newClock rising

  Data Path: ANIM2/tempWord_6_P_6 to ANIM2/dummyLetter_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.361   0.379  ANIM2/tempWord_6_P_6 (ANIM2/tempWord_6_P_6)
     LUT3:I1->O            2   0.097   0.000  ANIM2/tempWord_61 (ANIM2/tempWord_6)
     FDE:D                     0.008          ANIM2/dummyLetter_6
    ----------------------------------------
    Total                      0.845ns (0.466ns logic, 0.379ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'N0'
  Clock period: 1.613ns (frequency: 620.017MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.613ns (Levels of Logic = 1)
  Source:            ANIM2/enable (LATCH)
  Destination:       ANIM2/enable (LATCH)
  Source Clock:      N0 falling
  Destination Clock: N0 falling

  Data Path: ANIM2/enable to ANIM2/enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q            120   0.472   0.400  ANIM2/enable (ANIM2/enable)
     INV:I->O              1   0.113   0.279  ANIM2/enable_inv1_INV_0 (ANIM2/enable_inv)
     LDP:PRE                   0.349          ANIM2/enable
    ----------------------------------------
    Total                      1.613ns (0.934ns logic, 0.679ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ANIM3/C_FD2/newClock'
  Clock period: 0.845ns (frequency: 1183.012MHz)
  Total number of paths / destination ports: 224 / 119
-------------------------------------------------------------------------
Delay:               0.845ns (Levels of Logic = 1)
  Source:            ANIM3/tempWord_55_P_55 (FF)
  Destination:       ANIM3/dummyLetter_6 (FF)
  Source Clock:      ANIM3/C_FD2/newClock rising
  Destination Clock: ANIM3/C_FD2/newClock rising

  Data Path: ANIM3/tempWord_55_P_55 to ANIM3/dummyLetter_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.361   0.379  ANIM3/tempWord_55_P_55 (ANIM3/tempWord_55_P_55)
     LUT3:I1->O            2   0.097   0.000  ANIM3/tempWord_551 (ANIM3/tempWord_55)
     FDE:D                     0.008          ANIM3/dummyLetter_6
    ----------------------------------------
    Total                      0.845ns (0.466ns logic, 0.379ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ANIM4/C_FD2/newClock'
  Clock period: 1.592ns (frequency: 628.305MHz)
  Total number of paths / destination ports: 18 / 8
-------------------------------------------------------------------------
Delay:               1.592ns (Levels of Logic = 1)
  Source:            ANIM4/counter_3 (FF)
  Destination:       ANIM4/counter_0 (FF)
  Source Clock:      ANIM4/C_FD2/newClock rising
  Destination Clock: ANIM4/C_FD2/newClock rising

  Data Path: ANIM4/counter_3 to ANIM4/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             66   0.361   0.491  ANIM4/counter_3 (ANIM4/counter_3)
     LUT2:I0->O            4   0.097   0.293  ANIM4/counter[3]_counter[0]_AND_225_o1 (ANIM4/counter[3]_counter[0]_AND_225_o)
     FDC:CLR                   0.349          ANIM4/counter_0
    ----------------------------------------
    Total                      1.592ns (0.807ns logic, 0.785ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM4/Mram__n0146'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.416ns (Levels of Logic = 2)
  Source:            wordM<0> (PAD)
  Destination:       ANIM4/aWord_0 (LATCH)
  Destination Clock: ANIM4/Mram__n0146 falling

  Data Path: wordM<0> to ANIM4/aWord_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_0_IBUF (wordM_0_IBUF)
     LUT2:I1->O            1   0.097   0.000  ANIM4/Mmux_counter[3]_GND_15_o_Mux_113_o11 (ANIM4/counter[3]_GND_15_o_Mux_113_o)
     LD:D                     -0.028          ANIM4/aWord_0
    ----------------------------------------
    Total                      0.416ns (0.098ns logic, 0.318ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM4/Mram__n01461'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.416ns (Levels of Logic = 2)
  Source:            wordM<7> (PAD)
  Destination:       ANIM4/aWord_7 (LATCH)
  Destination Clock: ANIM4/Mram__n01461 falling

  Data Path: wordM<7> to ANIM4/aWord_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_7_IBUF (wordM_7_IBUF)
     LUT2:I1->O            1   0.097   0.000  ANIM4/Mmux_counter[3]_GND_15_o_Mux_99_o11 (ANIM4/counter[3]_GND_15_o_Mux_99_o)
     LD:D                     -0.028          ANIM4/aWord_7
    ----------------------------------------
    Total                      0.416ns (0.098ns logic, 0.318ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM4/Mram__n01462'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.416ns (Levels of Logic = 2)
  Source:            wordM<14> (PAD)
  Destination:       ANIM4/aWord_14 (LATCH)
  Destination Clock: ANIM4/Mram__n01462 falling

  Data Path: wordM<14> to ANIM4/aWord_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_14_IBUF (wordM_14_IBUF)
     LUT2:I1->O            1   0.097   0.000  ANIM4/Mmux_counter[3]_GND_15_o_Mux_85_o11 (ANIM4/counter[3]_GND_15_o_Mux_85_o)
     LD:D                     -0.028          ANIM4/aWord_14
    ----------------------------------------
    Total                      0.416ns (0.098ns logic, 0.318ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM4/Mram__n01463'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.416ns (Levels of Logic = 2)
  Source:            wordM<21> (PAD)
  Destination:       ANIM4/aWord_21 (LATCH)
  Destination Clock: ANIM4/Mram__n01463 falling

  Data Path: wordM<21> to ANIM4/aWord_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_21_IBUF (wordM_21_IBUF)
     LUT2:I1->O            1   0.097   0.000  ANIM4/Mmux_counter[3]_GND_15_o_Mux_71_o11 (ANIM4/counter[3]_GND_15_o_Mux_71_o)
     LD:D                     -0.028          ANIM4/aWord_21
    ----------------------------------------
    Total                      0.416ns (0.098ns logic, 0.318ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM4/Mram__n01464'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.416ns (Levels of Logic = 2)
  Source:            wordM<28> (PAD)
  Destination:       ANIM4/aWord_28 (LATCH)
  Destination Clock: ANIM4/Mram__n01464 falling

  Data Path: wordM<28> to ANIM4/aWord_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_28_IBUF (wordM_28_IBUF)
     LUT2:I1->O            1   0.097   0.000  ANIM4/Mmux_counter[3]_GND_15_o_Mux_57_o11 (ANIM4/counter[3]_GND_15_o_Mux_57_o)
     LD:D                     -0.028          ANIM4/aWord_28
    ----------------------------------------
    Total                      0.416ns (0.098ns logic, 0.318ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM4/Mram__n01465'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.416ns (Levels of Logic = 2)
  Source:            wordM<35> (PAD)
  Destination:       ANIM4/aWord_35 (LATCH)
  Destination Clock: ANIM4/Mram__n01465 falling

  Data Path: wordM<35> to ANIM4/aWord_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_35_IBUF (wordM_35_IBUF)
     LUT2:I1->O            1   0.097   0.000  ANIM4/Mmux_counter[3]_GND_15_o_Mux_43_o11 (ANIM4/counter[3]_GND_15_o_Mux_43_o)
     LD:D                     -0.028          ANIM4/aWord_35
    ----------------------------------------
    Total                      0.416ns (0.098ns logic, 0.318ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM4/Mram__n01466'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.416ns (Levels of Logic = 2)
  Source:            wordM<42> (PAD)
  Destination:       ANIM4/aWord_42 (LATCH)
  Destination Clock: ANIM4/Mram__n01466 falling

  Data Path: wordM<42> to ANIM4/aWord_42
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_42_IBUF (wordM_42_IBUF)
     LUT2:I1->O            1   0.097   0.000  ANIM4/Mmux_counter[3]_GND_15_o_Mux_29_o11 (ANIM4/counter[3]_GND_15_o_Mux_29_o)
     LD:D                     -0.028          ANIM4/aWord_42
    ----------------------------------------
    Total                      0.416ns (0.098ns logic, 0.318ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM4/Mram__n01467'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.416ns (Levels of Logic = 2)
  Source:            wordM<49> (PAD)
  Destination:       ANIM4/aWord_49 (LATCH)
  Destination Clock: ANIM4/Mram__n01467 falling

  Data Path: wordM<49> to ANIM4/aWord_49
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_49_IBUF (wordM_49_IBUF)
     LUT2:I1->O            1   0.097   0.000  ANIM4/Mmux_counter[3]_GND_15_o_Mux_15_o11 (ANIM4/counter[3]_GND_15_o_Mux_15_o)
     LD:D                     -0.028          ANIM4/aWord_49
    ----------------------------------------
    Total                      0.416ns (0.098ns logic, 0.318ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM1/C_FD2/newClock'
  Total number of paths / destination ports: 56 / 56
-------------------------------------------------------------------------
Offset:              0.311ns (Levels of Logic = 1)
  Source:            wordM<55> (PAD)
  Destination:       ANIM1/aWord_55 (FF)
  Destination Clock: ANIM1/C_FD2/newClock rising

  Data Path: wordM<55> to ANIM1/aWord_55
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.302  wordM_55_IBUF (wordM_55_IBUF)
     FD:D                      0.008          ANIM1/aWord_55
    ----------------------------------------
    Total                      0.311ns (0.009ns logic, 0.302ns route)
                                       (2.9% logic, 97.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[55]_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<55> (PAD)
  Destination:       ANIM2/tempWord_55_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[55]_AND_1_o falling

  Data Path: wordM<55> to ANIM2/tempWord_55_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_55_IBUF (wordM_55_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[55]_AND_2_o1 (ANIM2/enable_word[55]_AND_2_o)
     LDC:CLR                   0.349          ANIM2/tempWord_55_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/C_FD2/newClock'
  Total number of paths / destination ports: 112 / 112
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<55> (PAD)
  Destination:       ANIM2/tempWord_55_C_55 (FF)
  Destination Clock: ANIM2/C_FD2/newClock rising

  Data Path: wordM<55> to ANIM2/tempWord_55_C_55
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_55_IBUF (wordM_55_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[55]_AND_2_o1 (ANIM2/enable_word[55]_AND_2_o)
     FDC:CLR                   0.349          ANIM2/tempWord_55_C_55
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[0]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<0> (PAD)
  Destination:       ANIM2/tempWord_0_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[0]_AND_111_o falling

  Data Path: wordM<0> to ANIM2/tempWord_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_0_IBUF (wordM_0_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[0]_AND_112_o1 (ANIM2/enable_word[0]_AND_112_o)
     LDC:CLR                   0.349          ANIM2/tempWord_0_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[1]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<1> (PAD)
  Destination:       ANIM2/tempWord_1_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[1]_AND_109_o falling

  Data Path: wordM<1> to ANIM2/tempWord_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_1_IBUF (wordM_1_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[1]_AND_110_o1 (ANIM2/enable_word[1]_AND_110_o)
     LDC:CLR                   0.349          ANIM2/tempWord_1_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[2]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<2> (PAD)
  Destination:       ANIM2/tempWord_2_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[2]_AND_107_o falling

  Data Path: wordM<2> to ANIM2/tempWord_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_2_IBUF (wordM_2_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[2]_AND_108_o1 (ANIM2/enable_word[2]_AND_108_o)
     LDC:CLR                   0.349          ANIM2/tempWord_2_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[3]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<3> (PAD)
  Destination:       ANIM2/tempWord_3_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[3]_AND_105_o falling

  Data Path: wordM<3> to ANIM2/tempWord_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_3_IBUF (wordM_3_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[3]_AND_106_o1 (ANIM2/enable_word[3]_AND_106_o)
     LDC:CLR                   0.349          ANIM2/tempWord_3_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[4]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<4> (PAD)
  Destination:       ANIM2/tempWord_4_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[4]_AND_103_o falling

  Data Path: wordM<4> to ANIM2/tempWord_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_4_IBUF (wordM_4_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[4]_AND_104_o1 (ANIM2/enable_word[4]_AND_104_o)
     LDC:CLR                   0.349          ANIM2/tempWord_4_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[5]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<5> (PAD)
  Destination:       ANIM2/tempWord_5_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[5]_AND_101_o falling

  Data Path: wordM<5> to ANIM2/tempWord_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_5_IBUF (wordM_5_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[5]_AND_102_o1 (ANIM2/enable_word[5]_AND_102_o)
     LDC:CLR                   0.349          ANIM2/tempWord_5_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[6]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<6> (PAD)
  Destination:       ANIM2/tempWord_6_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[6]_AND_99_o falling

  Data Path: wordM<6> to ANIM2/tempWord_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_6_IBUF (wordM_6_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[6]_AND_100_o1 (ANIM2/enable_word[6]_AND_100_o)
     LDC:CLR                   0.349          ANIM2/tempWord_6_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[7]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<7> (PAD)
  Destination:       ANIM2/tempWord_7_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[7]_AND_97_o falling

  Data Path: wordM<7> to ANIM2/tempWord_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_7_IBUF (wordM_7_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[7]_AND_98_o1 (ANIM2/enable_word[7]_AND_98_o)
     LDC:CLR                   0.349          ANIM2/tempWord_7_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[8]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<8> (PAD)
  Destination:       ANIM2/tempWord_8_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[8]_AND_95_o falling

  Data Path: wordM<8> to ANIM2/tempWord_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_8_IBUF (wordM_8_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[8]_AND_96_o1 (ANIM2/enable_word[8]_AND_96_o)
     LDC:CLR                   0.349          ANIM2/tempWord_8_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[9]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<9> (PAD)
  Destination:       ANIM2/tempWord_9_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[9]_AND_93_o falling

  Data Path: wordM<9> to ANIM2/tempWord_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_9_IBUF (wordM_9_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[9]_AND_94_o1 (ANIM2/enable_word[9]_AND_94_o)
     LDC:CLR                   0.349          ANIM2/tempWord_9_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[10]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<10> (PAD)
  Destination:       ANIM2/tempWord_10_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[10]_AND_91_o falling

  Data Path: wordM<10> to ANIM2/tempWord_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_10_IBUF (wordM_10_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[10]_AND_92_o1 (ANIM2/enable_word[10]_AND_92_o)
     LDC:CLR                   0.349          ANIM2/tempWord_10_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[11]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<11> (PAD)
  Destination:       ANIM2/tempWord_11_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[11]_AND_89_o falling

  Data Path: wordM<11> to ANIM2/tempWord_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_11_IBUF (wordM_11_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[11]_AND_90_o1 (ANIM2/enable_word[11]_AND_90_o)
     LDC:CLR                   0.349          ANIM2/tempWord_11_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[12]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<12> (PAD)
  Destination:       ANIM2/tempWord_12_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[12]_AND_87_o falling

  Data Path: wordM<12> to ANIM2/tempWord_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_12_IBUF (wordM_12_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[12]_AND_88_o1 (ANIM2/enable_word[12]_AND_88_o)
     LDC:CLR                   0.349          ANIM2/tempWord_12_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[13]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<13> (PAD)
  Destination:       ANIM2/tempWord_13_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[13]_AND_85_o falling

  Data Path: wordM<13> to ANIM2/tempWord_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_13_IBUF (wordM_13_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[13]_AND_86_o1 (ANIM2/enable_word[13]_AND_86_o)
     LDC:CLR                   0.349          ANIM2/tempWord_13_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[14]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<14> (PAD)
  Destination:       ANIM2/tempWord_14_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[14]_AND_83_o falling

  Data Path: wordM<14> to ANIM2/tempWord_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_14_IBUF (wordM_14_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[14]_AND_84_o1 (ANIM2/enable_word[14]_AND_84_o)
     LDC:CLR                   0.349          ANIM2/tempWord_14_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[15]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<15> (PAD)
  Destination:       ANIM2/tempWord_15_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[15]_AND_81_o falling

  Data Path: wordM<15> to ANIM2/tempWord_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_15_IBUF (wordM_15_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[15]_AND_82_o1 (ANIM2/enable_word[15]_AND_82_o)
     LDC:CLR                   0.349          ANIM2/tempWord_15_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[16]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<16> (PAD)
  Destination:       ANIM2/tempWord_16_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[16]_AND_79_o falling

  Data Path: wordM<16> to ANIM2/tempWord_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_16_IBUF (wordM_16_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[16]_AND_80_o1 (ANIM2/enable_word[16]_AND_80_o)
     LDC:CLR                   0.349          ANIM2/tempWord_16_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[17]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<17> (PAD)
  Destination:       ANIM2/tempWord_17_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[17]_AND_77_o falling

  Data Path: wordM<17> to ANIM2/tempWord_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_17_IBUF (wordM_17_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[17]_AND_78_o1 (ANIM2/enable_word[17]_AND_78_o)
     LDC:CLR                   0.349          ANIM2/tempWord_17_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[18]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<18> (PAD)
  Destination:       ANIM2/tempWord_18_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[18]_AND_75_o falling

  Data Path: wordM<18> to ANIM2/tempWord_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_18_IBUF (wordM_18_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[18]_AND_76_o1 (ANIM2/enable_word[18]_AND_76_o)
     LDC:CLR                   0.349          ANIM2/tempWord_18_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[19]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<19> (PAD)
  Destination:       ANIM2/tempWord_19_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[19]_AND_73_o falling

  Data Path: wordM<19> to ANIM2/tempWord_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_19_IBUF (wordM_19_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[19]_AND_74_o1 (ANIM2/enable_word[19]_AND_74_o)
     LDC:CLR                   0.349          ANIM2/tempWord_19_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[20]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<20> (PAD)
  Destination:       ANIM2/tempWord_20_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[20]_AND_71_o falling

  Data Path: wordM<20> to ANIM2/tempWord_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_20_IBUF (wordM_20_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[20]_AND_72_o1 (ANIM2/enable_word[20]_AND_72_o)
     LDC:CLR                   0.349          ANIM2/tempWord_20_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[21]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<21> (PAD)
  Destination:       ANIM2/tempWord_21_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[21]_AND_69_o falling

  Data Path: wordM<21> to ANIM2/tempWord_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_21_IBUF (wordM_21_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[21]_AND_70_o1 (ANIM2/enable_word[21]_AND_70_o)
     LDC:CLR                   0.349          ANIM2/tempWord_21_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[22]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<22> (PAD)
  Destination:       ANIM2/tempWord_22_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[22]_AND_67_o falling

  Data Path: wordM<22> to ANIM2/tempWord_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_22_IBUF (wordM_22_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[22]_AND_68_o1 (ANIM2/enable_word[22]_AND_68_o)
     LDC:CLR                   0.349          ANIM2/tempWord_22_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[23]_AND_65_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<23> (PAD)
  Destination:       ANIM2/tempWord_23_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[23]_AND_65_o falling

  Data Path: wordM<23> to ANIM2/tempWord_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_23_IBUF (wordM_23_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[23]_AND_66_o1 (ANIM2/enable_word[23]_AND_66_o)
     LDC:CLR                   0.349          ANIM2/tempWord_23_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[24]_AND_63_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<24> (PAD)
  Destination:       ANIM2/tempWord_24_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[24]_AND_63_o falling

  Data Path: wordM<24> to ANIM2/tempWord_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_24_IBUF (wordM_24_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[24]_AND_64_o1 (ANIM2/enable_word[24]_AND_64_o)
     LDC:CLR                   0.349          ANIM2/tempWord_24_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[25]_AND_61_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<25> (PAD)
  Destination:       ANIM2/tempWord_25_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[25]_AND_61_o falling

  Data Path: wordM<25> to ANIM2/tempWord_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_25_IBUF (wordM_25_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[25]_AND_62_o1 (ANIM2/enable_word[25]_AND_62_o)
     LDC:CLR                   0.349          ANIM2/tempWord_25_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[26]_AND_59_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<26> (PAD)
  Destination:       ANIM2/tempWord_26_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[26]_AND_59_o falling

  Data Path: wordM<26> to ANIM2/tempWord_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_26_IBUF (wordM_26_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[26]_AND_60_o1 (ANIM2/enable_word[26]_AND_60_o)
     LDC:CLR                   0.349          ANIM2/tempWord_26_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[28]_AND_55_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<28> (PAD)
  Destination:       ANIM2/tempWord_28_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[28]_AND_55_o falling

  Data Path: wordM<28> to ANIM2/tempWord_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_28_IBUF (wordM_28_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[28]_AND_56_o1 (ANIM2/enable_word[28]_AND_56_o)
     LDC:CLR                   0.349          ANIM2/tempWord_28_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[29]_AND_53_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<29> (PAD)
  Destination:       ANIM2/tempWord_29_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[29]_AND_53_o falling

  Data Path: wordM<29> to ANIM2/tempWord_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_29_IBUF (wordM_29_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[29]_AND_54_o1 (ANIM2/enable_word[29]_AND_54_o)
     LDC:CLR                   0.349          ANIM2/tempWord_29_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[27]_AND_57_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<27> (PAD)
  Destination:       ANIM2/tempWord_27_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[27]_AND_57_o falling

  Data Path: wordM<27> to ANIM2/tempWord_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_27_IBUF (wordM_27_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[27]_AND_58_o1 (ANIM2/enable_word[27]_AND_58_o)
     LDC:CLR                   0.349          ANIM2/tempWord_27_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[30]_AND_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<30> (PAD)
  Destination:       ANIM2/tempWord_30_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[30]_AND_51_o falling

  Data Path: wordM<30> to ANIM2/tempWord_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_30_IBUF (wordM_30_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[30]_AND_52_o1 (ANIM2/enable_word[30]_AND_52_o)
     LDC:CLR                   0.349          ANIM2/tempWord_30_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[31]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<31> (PAD)
  Destination:       ANIM2/tempWord_31_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[31]_AND_49_o falling

  Data Path: wordM<31> to ANIM2/tempWord_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_31_IBUF (wordM_31_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[31]_AND_50_o1 (ANIM2/enable_word[31]_AND_50_o)
     LDC:CLR                   0.349          ANIM2/tempWord_31_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[32]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<32> (PAD)
  Destination:       ANIM2/tempWord_32_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[32]_AND_47_o falling

  Data Path: wordM<32> to ANIM2/tempWord_32_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_32_IBUF (wordM_32_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[32]_AND_48_o1 (ANIM2/enable_word[32]_AND_48_o)
     LDC:CLR                   0.349          ANIM2/tempWord_32_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[33]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<33> (PAD)
  Destination:       ANIM2/tempWord_33_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[33]_AND_45_o falling

  Data Path: wordM<33> to ANIM2/tempWord_33_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_33_IBUF (wordM_33_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[33]_AND_46_o1 (ANIM2/enable_word[33]_AND_46_o)
     LDC:CLR                   0.349          ANIM2/tempWord_33_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[34]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<34> (PAD)
  Destination:       ANIM2/tempWord_34_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[34]_AND_43_o falling

  Data Path: wordM<34> to ANIM2/tempWord_34_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_34_IBUF (wordM_34_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[34]_AND_44_o1 (ANIM2/enable_word[34]_AND_44_o)
     LDC:CLR                   0.349          ANIM2/tempWord_34_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[35]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<35> (PAD)
  Destination:       ANIM2/tempWord_35_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[35]_AND_41_o falling

  Data Path: wordM<35> to ANIM2/tempWord_35_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_35_IBUF (wordM_35_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[35]_AND_42_o1 (ANIM2/enable_word[35]_AND_42_o)
     LDC:CLR                   0.349          ANIM2/tempWord_35_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[36]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<36> (PAD)
  Destination:       ANIM2/tempWord_36_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[36]_AND_39_o falling

  Data Path: wordM<36> to ANIM2/tempWord_36_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_36_IBUF (wordM_36_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[36]_AND_40_o1 (ANIM2/enable_word[36]_AND_40_o)
     LDC:CLR                   0.349          ANIM2/tempWord_36_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[37]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<37> (PAD)
  Destination:       ANIM2/tempWord_37_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[37]_AND_37_o falling

  Data Path: wordM<37> to ANIM2/tempWord_37_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_37_IBUF (wordM_37_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[37]_AND_38_o1 (ANIM2/enable_word[37]_AND_38_o)
     LDC:CLR                   0.349          ANIM2/tempWord_37_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[38]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<38> (PAD)
  Destination:       ANIM2/tempWord_38_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[38]_AND_35_o falling

  Data Path: wordM<38> to ANIM2/tempWord_38_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_38_IBUF (wordM_38_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[38]_AND_36_o1 (ANIM2/enable_word[38]_AND_36_o)
     LDC:CLR                   0.349          ANIM2/tempWord_38_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[39]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<39> (PAD)
  Destination:       ANIM2/tempWord_39_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[39]_AND_33_o falling

  Data Path: wordM<39> to ANIM2/tempWord_39_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_39_IBUF (wordM_39_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[39]_AND_34_o1 (ANIM2/enable_word[39]_AND_34_o)
     LDC:CLR                   0.349          ANIM2/tempWord_39_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[40]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<40> (PAD)
  Destination:       ANIM2/tempWord_40_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[40]_AND_31_o falling

  Data Path: wordM<40> to ANIM2/tempWord_40_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_40_IBUF (wordM_40_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[40]_AND_32_o1 (ANIM2/enable_word[40]_AND_32_o)
     LDC:CLR                   0.349          ANIM2/tempWord_40_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[41]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<41> (PAD)
  Destination:       ANIM2/tempWord_41_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[41]_AND_29_o falling

  Data Path: wordM<41> to ANIM2/tempWord_41_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_41_IBUF (wordM_41_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[41]_AND_30_o1 (ANIM2/enable_word[41]_AND_30_o)
     LDC:CLR                   0.349          ANIM2/tempWord_41_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[43]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<43> (PAD)
  Destination:       ANIM2/tempWord_43_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[43]_AND_25_o falling

  Data Path: wordM<43> to ANIM2/tempWord_43_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_43_IBUF (wordM_43_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[43]_AND_26_o1 (ANIM2/enable_word[43]_AND_26_o)
     LDC:CLR                   0.349          ANIM2/tempWord_43_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[44]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<44> (PAD)
  Destination:       ANIM2/tempWord_44_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[44]_AND_23_o falling

  Data Path: wordM<44> to ANIM2/tempWord_44_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_44_IBUF (wordM_44_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[44]_AND_24_o1 (ANIM2/enable_word[44]_AND_24_o)
     LDC:CLR                   0.349          ANIM2/tempWord_44_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[42]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<42> (PAD)
  Destination:       ANIM2/tempWord_42_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[42]_AND_27_o falling

  Data Path: wordM<42> to ANIM2/tempWord_42_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_42_IBUF (wordM_42_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[42]_AND_28_o1 (ANIM2/enable_word[42]_AND_28_o)
     LDC:CLR                   0.349          ANIM2/tempWord_42_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[45]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<45> (PAD)
  Destination:       ANIM2/tempWord_45_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[45]_AND_21_o falling

  Data Path: wordM<45> to ANIM2/tempWord_45_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_45_IBUF (wordM_45_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[45]_AND_22_o1 (ANIM2/enable_word[45]_AND_22_o)
     LDC:CLR                   0.349          ANIM2/tempWord_45_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[46]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<46> (PAD)
  Destination:       ANIM2/tempWord_46_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[46]_AND_19_o falling

  Data Path: wordM<46> to ANIM2/tempWord_46_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_46_IBUF (wordM_46_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[46]_AND_20_o1 (ANIM2/enable_word[46]_AND_20_o)
     LDC:CLR                   0.349          ANIM2/tempWord_46_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[47]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<47> (PAD)
  Destination:       ANIM2/tempWord_47_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[47]_AND_17_o falling

  Data Path: wordM<47> to ANIM2/tempWord_47_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_47_IBUF (wordM_47_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[47]_AND_18_o1 (ANIM2/enable_word[47]_AND_18_o)
     LDC:CLR                   0.349          ANIM2/tempWord_47_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[48]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<48> (PAD)
  Destination:       ANIM2/tempWord_48_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[48]_AND_15_o falling

  Data Path: wordM<48> to ANIM2/tempWord_48_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_48_IBUF (wordM_48_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[48]_AND_16_o1 (ANIM2/enable_word[48]_AND_16_o)
     LDC:CLR                   0.349          ANIM2/tempWord_48_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[49]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<49> (PAD)
  Destination:       ANIM2/tempWord_49_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[49]_AND_13_o falling

  Data Path: wordM<49> to ANIM2/tempWord_49_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_49_IBUF (wordM_49_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[49]_AND_14_o1 (ANIM2/enable_word[49]_AND_14_o)
     LDC:CLR                   0.349          ANIM2/tempWord_49_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[50]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<50> (PAD)
  Destination:       ANIM2/tempWord_50_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[50]_AND_11_o falling

  Data Path: wordM<50> to ANIM2/tempWord_50_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_50_IBUF (wordM_50_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[50]_AND_12_o1 (ANIM2/enable_word[50]_AND_12_o)
     LDC:CLR                   0.349          ANIM2/tempWord_50_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[51]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<51> (PAD)
  Destination:       ANIM2/tempWord_51_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[51]_AND_9_o falling

  Data Path: wordM<51> to ANIM2/tempWord_51_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_51_IBUF (wordM_51_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[51]_AND_10_o1 (ANIM2/enable_word[51]_AND_10_o)
     LDC:CLR                   0.349          ANIM2/tempWord_51_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[52]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<52> (PAD)
  Destination:       ANIM2/tempWord_52_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[52]_AND_7_o falling

  Data Path: wordM<52> to ANIM2/tempWord_52_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_52_IBUF (wordM_52_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[52]_AND_8_o1 (ANIM2/enable_word[52]_AND_8_o)
     LDC:CLR                   0.349          ANIM2/tempWord_52_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[53]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<53> (PAD)
  Destination:       ANIM2/tempWord_53_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[53]_AND_5_o falling

  Data Path: wordM<53> to ANIM2/tempWord_53_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_53_IBUF (wordM_53_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[53]_AND_6_o1 (ANIM2/enable_word[53]_AND_6_o)
     LDC:CLR                   0.349          ANIM2/tempWord_53_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM2/enable_word[54]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<54> (PAD)
  Destination:       ANIM2/tempWord_54_LDC (LATCH)
  Destination Clock: ANIM2/enable_word[54]_AND_3_o falling

  Data Path: wordM<54> to ANIM2/tempWord_54_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_54_IBUF (wordM_54_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM2/enable_word[54]_AND_4_o1 (ANIM2/enable_word[54]_AND_4_o)
     LDC:CLR                   0.349          ANIM2/tempWord_54_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[55]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<55> (PAD)
  Destination:       ANIM3/tempWord_55_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[55]_AND_113_o falling

  Data Path: wordM<55> to ANIM3/tempWord_55_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_55_IBUF (wordM_55_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[55]_AND_114_o1 (ANIM3/enable_word[55]_AND_114_o)
     LDC:CLR                   0.349          ANIM3/tempWord_55_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/C_FD2/newClock'
  Total number of paths / destination ports: 112 / 112
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<55> (PAD)
  Destination:       ANIM3/tempWord_55_C_55 (FF)
  Destination Clock: ANIM3/C_FD2/newClock rising

  Data Path: wordM<55> to ANIM3/tempWord_55_C_55
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_55_IBUF (wordM_55_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[55]_AND_114_o1 (ANIM3/enable_word[55]_AND_114_o)
     FDC:CLR                   0.349          ANIM3/tempWord_55_C_55
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[48]_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<48> (PAD)
  Destination:       ANIM3/tempWord_48_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[48]_AND_127_o falling

  Data Path: wordM<48> to ANIM3/tempWord_48_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_48_IBUF (wordM_48_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[48]_AND_128_o1 (ANIM3/enable_word[48]_AND_128_o)
     LDC:CLR                   0.349          ANIM3/tempWord_48_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[41]_AND_141_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<41> (PAD)
  Destination:       ANIM3/tempWord_41_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[41]_AND_141_o falling

  Data Path: wordM<41> to ANIM3/tempWord_41_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_41_IBUF (wordM_41_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[41]_AND_142_o1 (ANIM3/enable_word[41]_AND_142_o)
     LDC:CLR                   0.349          ANIM3/tempWord_41_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[34]_AND_155_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<34> (PAD)
  Destination:       ANIM3/tempWord_34_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[34]_AND_155_o falling

  Data Path: wordM<34> to ANIM3/tempWord_34_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_34_IBUF (wordM_34_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[34]_AND_156_o1 (ANIM3/enable_word[34]_AND_156_o)
     LDC:CLR                   0.349          ANIM3/tempWord_34_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[27]_AND_169_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<27> (PAD)
  Destination:       ANIM3/tempWord_27_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[27]_AND_169_o falling

  Data Path: wordM<27> to ANIM3/tempWord_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_27_IBUF (wordM_27_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[27]_AND_170_o1 (ANIM3/enable_word[27]_AND_170_o)
     LDC:CLR                   0.349          ANIM3/tempWord_27_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[20]_AND_183_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<20> (PAD)
  Destination:       ANIM3/tempWord_20_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[20]_AND_183_o falling

  Data Path: wordM<20> to ANIM3/tempWord_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_20_IBUF (wordM_20_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[20]_AND_184_o1 (ANIM3/enable_word[20]_AND_184_o)
     LDC:CLR                   0.349          ANIM3/tempWord_20_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[13]_AND_197_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<13> (PAD)
  Destination:       ANIM3/tempWord_13_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[13]_AND_197_o falling

  Data Path: wordM<13> to ANIM3/tempWord_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_13_IBUF (wordM_13_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[13]_AND_198_o1 (ANIM3/enable_word[13]_AND_198_o)
     LDC:CLR                   0.349          ANIM3/tempWord_13_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[6]_AND_211_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<6> (PAD)
  Destination:       ANIM3/tempWord_6_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[6]_AND_211_o falling

  Data Path: wordM<6> to ANIM3/tempWord_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_6_IBUF (wordM_6_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[6]_AND_212_o1 (ANIM3/enable_word[6]_AND_212_o)
     LDC:CLR                   0.349          ANIM3/tempWord_6_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[49]_AND_125_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<49> (PAD)
  Destination:       ANIM3/tempWord_49_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[49]_AND_125_o falling

  Data Path: wordM<49> to ANIM3/tempWord_49_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_49_IBUF (wordM_49_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[49]_AND_126_o1 (ANIM3/enable_word[49]_AND_126_o)
     LDC:CLR                   0.349          ANIM3/tempWord_49_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[50]_AND_123_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<50> (PAD)
  Destination:       ANIM3/tempWord_50_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[50]_AND_123_o falling

  Data Path: wordM<50> to ANIM3/tempWord_50_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_50_IBUF (wordM_50_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[50]_AND_124_o1 (ANIM3/enable_word[50]_AND_124_o)
     LDC:CLR                   0.349          ANIM3/tempWord_50_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[51]_AND_121_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<51> (PAD)
  Destination:       ANIM3/tempWord_51_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[51]_AND_121_o falling

  Data Path: wordM<51> to ANIM3/tempWord_51_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_51_IBUF (wordM_51_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[51]_AND_122_o1 (ANIM3/enable_word[51]_AND_122_o)
     LDC:CLR                   0.349          ANIM3/tempWord_51_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[52]_AND_119_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<52> (PAD)
  Destination:       ANIM3/tempWord_52_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[52]_AND_119_o falling

  Data Path: wordM<52> to ANIM3/tempWord_52_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_52_IBUF (wordM_52_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[52]_AND_120_o1 (ANIM3/enable_word[52]_AND_120_o)
     LDC:CLR                   0.349          ANIM3/tempWord_52_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[53]_AND_117_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<53> (PAD)
  Destination:       ANIM3/tempWord_53_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[53]_AND_117_o falling

  Data Path: wordM<53> to ANIM3/tempWord_53_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_53_IBUF (wordM_53_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[53]_AND_118_o1 (ANIM3/enable_word[53]_AND_118_o)
     LDC:CLR                   0.349          ANIM3/tempWord_53_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[54]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<54> (PAD)
  Destination:       ANIM3/tempWord_54_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[54]_AND_115_o falling

  Data Path: wordM<54> to ANIM3/tempWord_54_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_54_IBUF (wordM_54_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[54]_AND_116_o1 (ANIM3/enable_word[54]_AND_116_o)
     LDC:CLR                   0.349          ANIM3/tempWord_54_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[43]_AND_137_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<43> (PAD)
  Destination:       ANIM3/tempWord_43_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[43]_AND_137_o falling

  Data Path: wordM<43> to ANIM3/tempWord_43_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_43_IBUF (wordM_43_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[43]_AND_138_o1 (ANIM3/enable_word[43]_AND_138_o)
     LDC:CLR                   0.349          ANIM3/tempWord_43_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[44]_AND_135_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<44> (PAD)
  Destination:       ANIM3/tempWord_44_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[44]_AND_135_o falling

  Data Path: wordM<44> to ANIM3/tempWord_44_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_44_IBUF (wordM_44_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[44]_AND_136_o1 (ANIM3/enable_word[44]_AND_136_o)
     LDC:CLR                   0.349          ANIM3/tempWord_44_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[42]_AND_139_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<42> (PAD)
  Destination:       ANIM3/tempWord_42_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[42]_AND_139_o falling

  Data Path: wordM<42> to ANIM3/tempWord_42_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_42_IBUF (wordM_42_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[42]_AND_140_o1 (ANIM3/enable_word[42]_AND_140_o)
     LDC:CLR                   0.349          ANIM3/tempWord_42_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[45]_AND_133_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<45> (PAD)
  Destination:       ANIM3/tempWord_45_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[45]_AND_133_o falling

  Data Path: wordM<45> to ANIM3/tempWord_45_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_45_IBUF (wordM_45_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[45]_AND_134_o1 (ANIM3/enable_word[45]_AND_134_o)
     LDC:CLR                   0.349          ANIM3/tempWord_45_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[46]_AND_131_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<46> (PAD)
  Destination:       ANIM3/tempWord_46_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[46]_AND_131_o falling

  Data Path: wordM<46> to ANIM3/tempWord_46_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_46_IBUF (wordM_46_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[46]_AND_132_o1 (ANIM3/enable_word[46]_AND_132_o)
     LDC:CLR                   0.349          ANIM3/tempWord_46_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[47]_AND_129_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<47> (PAD)
  Destination:       ANIM3/tempWord_47_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[47]_AND_129_o falling

  Data Path: wordM<47> to ANIM3/tempWord_47_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_47_IBUF (wordM_47_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[47]_AND_130_o1 (ANIM3/enable_word[47]_AND_130_o)
     LDC:CLR                   0.349          ANIM3/tempWord_47_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[35]_AND_153_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<35> (PAD)
  Destination:       ANIM3/tempWord_35_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[35]_AND_153_o falling

  Data Path: wordM<35> to ANIM3/tempWord_35_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_35_IBUF (wordM_35_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[35]_AND_154_o1 (ANIM3/enable_word[35]_AND_154_o)
     LDC:CLR                   0.349          ANIM3/tempWord_35_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[36]_AND_151_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<36> (PAD)
  Destination:       ANIM3/tempWord_36_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[36]_AND_151_o falling

  Data Path: wordM<36> to ANIM3/tempWord_36_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_36_IBUF (wordM_36_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[36]_AND_152_o1 (ANIM3/enable_word[36]_AND_152_o)
     LDC:CLR                   0.349          ANIM3/tempWord_36_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[37]_AND_149_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<37> (PAD)
  Destination:       ANIM3/tempWord_37_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[37]_AND_149_o falling

  Data Path: wordM<37> to ANIM3/tempWord_37_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_37_IBUF (wordM_37_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[37]_AND_150_o1 (ANIM3/enable_word[37]_AND_150_o)
     LDC:CLR                   0.349          ANIM3/tempWord_37_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[38]_AND_147_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<38> (PAD)
  Destination:       ANIM3/tempWord_38_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[38]_AND_147_o falling

  Data Path: wordM<38> to ANIM3/tempWord_38_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_38_IBUF (wordM_38_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[38]_AND_148_o1 (ANIM3/enable_word[38]_AND_148_o)
     LDC:CLR                   0.349          ANIM3/tempWord_38_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[39]_AND_145_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<39> (PAD)
  Destination:       ANIM3/tempWord_39_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[39]_AND_145_o falling

  Data Path: wordM<39> to ANIM3/tempWord_39_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_39_IBUF (wordM_39_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[39]_AND_146_o1 (ANIM3/enable_word[39]_AND_146_o)
     LDC:CLR                   0.349          ANIM3/tempWord_39_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[40]_AND_143_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<40> (PAD)
  Destination:       ANIM3/tempWord_40_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[40]_AND_143_o falling

  Data Path: wordM<40> to ANIM3/tempWord_40_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_40_IBUF (wordM_40_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[40]_AND_144_o1 (ANIM3/enable_word[40]_AND_144_o)
     LDC:CLR                   0.349          ANIM3/tempWord_40_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[28]_AND_167_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<28> (PAD)
  Destination:       ANIM3/tempWord_28_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[28]_AND_167_o falling

  Data Path: wordM<28> to ANIM3/tempWord_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_28_IBUF (wordM_28_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[28]_AND_168_o1 (ANIM3/enable_word[28]_AND_168_o)
     LDC:CLR                   0.349          ANIM3/tempWord_28_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[29]_AND_165_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<29> (PAD)
  Destination:       ANIM3/tempWord_29_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[29]_AND_165_o falling

  Data Path: wordM<29> to ANIM3/tempWord_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_29_IBUF (wordM_29_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[29]_AND_166_o1 (ANIM3/enable_word[29]_AND_166_o)
     LDC:CLR                   0.349          ANIM3/tempWord_29_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[30]_AND_163_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<30> (PAD)
  Destination:       ANIM3/tempWord_30_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[30]_AND_163_o falling

  Data Path: wordM<30> to ANIM3/tempWord_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_30_IBUF (wordM_30_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[30]_AND_164_o1 (ANIM3/enable_word[30]_AND_164_o)
     LDC:CLR                   0.349          ANIM3/tempWord_30_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[31]_AND_161_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<31> (PAD)
  Destination:       ANIM3/tempWord_31_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[31]_AND_161_o falling

  Data Path: wordM<31> to ANIM3/tempWord_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_31_IBUF (wordM_31_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[31]_AND_162_o1 (ANIM3/enable_word[31]_AND_162_o)
     LDC:CLR                   0.349          ANIM3/tempWord_31_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[32]_AND_159_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<32> (PAD)
  Destination:       ANIM3/tempWord_32_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[32]_AND_159_o falling

  Data Path: wordM<32> to ANIM3/tempWord_32_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_32_IBUF (wordM_32_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[32]_AND_160_o1 (ANIM3/enable_word[32]_AND_160_o)
     LDC:CLR                   0.349          ANIM3/tempWord_32_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[33]_AND_157_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<33> (PAD)
  Destination:       ANIM3/tempWord_33_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[33]_AND_157_o falling

  Data Path: wordM<33> to ANIM3/tempWord_33_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_33_IBUF (wordM_33_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[33]_AND_158_o1 (ANIM3/enable_word[33]_AND_158_o)
     LDC:CLR                   0.349          ANIM3/tempWord_33_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[21]_AND_181_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<21> (PAD)
  Destination:       ANIM3/tempWord_21_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[21]_AND_181_o falling

  Data Path: wordM<21> to ANIM3/tempWord_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_21_IBUF (wordM_21_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[21]_AND_182_o1 (ANIM3/enable_word[21]_AND_182_o)
     LDC:CLR                   0.349          ANIM3/tempWord_21_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[22]_AND_179_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<22> (PAD)
  Destination:       ANIM3/tempWord_22_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[22]_AND_179_o falling

  Data Path: wordM<22> to ANIM3/tempWord_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_22_IBUF (wordM_22_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[22]_AND_180_o1 (ANIM3/enable_word[22]_AND_180_o)
     LDC:CLR                   0.349          ANIM3/tempWord_22_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[23]_AND_177_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<23> (PAD)
  Destination:       ANIM3/tempWord_23_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[23]_AND_177_o falling

  Data Path: wordM<23> to ANIM3/tempWord_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_23_IBUF (wordM_23_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[23]_AND_178_o1 (ANIM3/enable_word[23]_AND_178_o)
     LDC:CLR                   0.349          ANIM3/tempWord_23_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[24]_AND_175_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<24> (PAD)
  Destination:       ANIM3/tempWord_24_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[24]_AND_175_o falling

  Data Path: wordM<24> to ANIM3/tempWord_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_24_IBUF (wordM_24_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[24]_AND_176_o1 (ANIM3/enable_word[24]_AND_176_o)
     LDC:CLR                   0.349          ANIM3/tempWord_24_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[25]_AND_173_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<25> (PAD)
  Destination:       ANIM3/tempWord_25_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[25]_AND_173_o falling

  Data Path: wordM<25> to ANIM3/tempWord_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_25_IBUF (wordM_25_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[25]_AND_174_o1 (ANIM3/enable_word[25]_AND_174_o)
     LDC:CLR                   0.349          ANIM3/tempWord_25_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[26]_AND_171_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<26> (PAD)
  Destination:       ANIM3/tempWord_26_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[26]_AND_171_o falling

  Data Path: wordM<26> to ANIM3/tempWord_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_26_IBUF (wordM_26_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[26]_AND_172_o1 (ANIM3/enable_word[26]_AND_172_o)
     LDC:CLR                   0.349          ANIM3/tempWord_26_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[14]_AND_195_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<14> (PAD)
  Destination:       ANIM3/tempWord_14_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[14]_AND_195_o falling

  Data Path: wordM<14> to ANIM3/tempWord_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_14_IBUF (wordM_14_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[14]_AND_196_o1 (ANIM3/enable_word[14]_AND_196_o)
     LDC:CLR                   0.349          ANIM3/tempWord_14_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[15]_AND_193_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<15> (PAD)
  Destination:       ANIM3/tempWord_15_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[15]_AND_193_o falling

  Data Path: wordM<15> to ANIM3/tempWord_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_15_IBUF (wordM_15_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[15]_AND_194_o1 (ANIM3/enable_word[15]_AND_194_o)
     LDC:CLR                   0.349          ANIM3/tempWord_15_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[16]_AND_191_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<16> (PAD)
  Destination:       ANIM3/tempWord_16_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[16]_AND_191_o falling

  Data Path: wordM<16> to ANIM3/tempWord_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_16_IBUF (wordM_16_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[16]_AND_192_o1 (ANIM3/enable_word[16]_AND_192_o)
     LDC:CLR                   0.349          ANIM3/tempWord_16_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[17]_AND_189_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<17> (PAD)
  Destination:       ANIM3/tempWord_17_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[17]_AND_189_o falling

  Data Path: wordM<17> to ANIM3/tempWord_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_17_IBUF (wordM_17_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[17]_AND_190_o1 (ANIM3/enable_word[17]_AND_190_o)
     LDC:CLR                   0.349          ANIM3/tempWord_17_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[18]_AND_187_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<18> (PAD)
  Destination:       ANIM3/tempWord_18_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[18]_AND_187_o falling

  Data Path: wordM<18> to ANIM3/tempWord_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_18_IBUF (wordM_18_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[18]_AND_188_o1 (ANIM3/enable_word[18]_AND_188_o)
     LDC:CLR                   0.349          ANIM3/tempWord_18_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[19]_AND_185_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<19> (PAD)
  Destination:       ANIM3/tempWord_19_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[19]_AND_185_o falling

  Data Path: wordM<19> to ANIM3/tempWord_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_19_IBUF (wordM_19_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[19]_AND_186_o1 (ANIM3/enable_word[19]_AND_186_o)
     LDC:CLR                   0.349          ANIM3/tempWord_19_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[7]_AND_209_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<7> (PAD)
  Destination:       ANIM3/tempWord_7_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[7]_AND_209_o falling

  Data Path: wordM<7> to ANIM3/tempWord_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_7_IBUF (wordM_7_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[7]_AND_210_o1 (ANIM3/enable_word[7]_AND_210_o)
     LDC:CLR                   0.349          ANIM3/tempWord_7_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[8]_AND_207_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<8> (PAD)
  Destination:       ANIM3/tempWord_8_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[8]_AND_207_o falling

  Data Path: wordM<8> to ANIM3/tempWord_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_8_IBUF (wordM_8_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[8]_AND_208_o1 (ANIM3/enable_word[8]_AND_208_o)
     LDC:CLR                   0.349          ANIM3/tempWord_8_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[9]_AND_205_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<9> (PAD)
  Destination:       ANIM3/tempWord_9_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[9]_AND_205_o falling

  Data Path: wordM<9> to ANIM3/tempWord_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_9_IBUF (wordM_9_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[9]_AND_206_o1 (ANIM3/enable_word[9]_AND_206_o)
     LDC:CLR                   0.349          ANIM3/tempWord_9_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[10]_AND_203_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<10> (PAD)
  Destination:       ANIM3/tempWord_10_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[10]_AND_203_o falling

  Data Path: wordM<10> to ANIM3/tempWord_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_10_IBUF (wordM_10_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[10]_AND_204_o1 (ANIM3/enable_word[10]_AND_204_o)
     LDC:CLR                   0.349          ANIM3/tempWord_10_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[11]_AND_201_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<11> (PAD)
  Destination:       ANIM3/tempWord_11_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[11]_AND_201_o falling

  Data Path: wordM<11> to ANIM3/tempWord_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_11_IBUF (wordM_11_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[11]_AND_202_o1 (ANIM3/enable_word[11]_AND_202_o)
     LDC:CLR                   0.349          ANIM3/tempWord_11_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[12]_AND_199_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<12> (PAD)
  Destination:       ANIM3/tempWord_12_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[12]_AND_199_o falling

  Data Path: wordM<12> to ANIM3/tempWord_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_12_IBUF (wordM_12_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[12]_AND_200_o1 (ANIM3/enable_word[12]_AND_200_o)
     LDC:CLR                   0.349          ANIM3/tempWord_12_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[0]_AND_223_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<0> (PAD)
  Destination:       ANIM3/tempWord_0_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[0]_AND_223_o falling

  Data Path: wordM<0> to ANIM3/tempWord_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_0_IBUF (wordM_0_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[0]_AND_224_o1 (ANIM3/enable_word[0]_AND_224_o)
     LDC:CLR                   0.349          ANIM3/tempWord_0_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[1]_AND_221_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<1> (PAD)
  Destination:       ANIM3/tempWord_1_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[1]_AND_221_o falling

  Data Path: wordM<1> to ANIM3/tempWord_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_1_IBUF (wordM_1_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[1]_AND_222_o1 (ANIM3/enable_word[1]_AND_222_o)
     LDC:CLR                   0.349          ANIM3/tempWord_1_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[2]_AND_219_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<2> (PAD)
  Destination:       ANIM3/tempWord_2_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[2]_AND_219_o falling

  Data Path: wordM<2> to ANIM3/tempWord_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_2_IBUF (wordM_2_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[2]_AND_220_o1 (ANIM3/enable_word[2]_AND_220_o)
     LDC:CLR                   0.349          ANIM3/tempWord_2_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[3]_AND_217_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<3> (PAD)
  Destination:       ANIM3/tempWord_3_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[3]_AND_217_o falling

  Data Path: wordM<3> to ANIM3/tempWord_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_3_IBUF (wordM_3_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[3]_AND_218_o1 (ANIM3/enable_word[3]_AND_218_o)
     LDC:CLR                   0.349          ANIM3/tempWord_3_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[4]_AND_215_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<4> (PAD)
  Destination:       ANIM3/tempWord_4_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[4]_AND_215_o falling

  Data Path: wordM<4> to ANIM3/tempWord_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_4_IBUF (wordM_4_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[4]_AND_216_o1 (ANIM3/enable_word[4]_AND_216_o)
     LDC:CLR                   0.349          ANIM3/tempWord_4_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ANIM3/enable_word[5]_AND_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.049ns (Levels of Logic = 2)
  Source:            wordM<5> (PAD)
  Destination:       ANIM3/tempWord_5_LDC (LATCH)
  Destination Clock: ANIM3/enable_word[5]_AND_213_o falling

  Data Path: wordM<5> to ANIM3/tempWord_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  wordM_5_IBUF (wordM_5_IBUF)
     LUT2:I1->O            2   0.097   0.283  ANIM3/enable_word[5]_AND_214_o1 (ANIM3/enable_word[5]_AND_214_o)
     LDC:CLR                   0.349          ANIM3/tempWord_5_LDC
    ----------------------------------------
    Total                      1.049ns (0.447ns logic, 0.602ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[55]_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_55_LDC (LATCH)
  Destination:       aWordO<55> (PAD)
  Source Clock:      ANIM2/enable_word[55]_AND_1_o falling

  Data Path: ANIM2/tempWord_55_LDC to aWordO<55>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_55_LDC (ANIM2/tempWord_55_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_551 (ANIM2/tempWord_55)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO511 (aWordO_55_OBUF)
     OBUF:I->O                 0.000          aWordO_55_OBUF (aWordO<55>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/C_FD2/newClock'
  Total number of paths / destination ports: 112 / 56
-------------------------------------------------------------------------
Offset:              1.780ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_55_P_55 (FF)
  Destination:       aWordO<55> (PAD)
  Source Clock:      ANIM2/C_FD2/newClock rising

  Data Path: ANIM2/tempWord_55_P_55 to aWordO<55>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.361   0.379  ANIM2/tempWord_55_P_55 (ANIM2/tempWord_55_P_55)
     LUT3:I1->O            3   0.097   0.566  ANIM2/tempWord_551 (ANIM2/tempWord_55)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO511 (aWordO_55_OBUF)
     OBUF:I->O                 0.000          aWordO_55_OBUF (aWordO<55>)
    ----------------------------------------
    Total                      1.780ns (0.555ns logic, 1.225ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM4/Mram__n01467'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            ANIM4/aWord_55 (LATCH)
  Destination:       aWordO<55> (PAD)
  Source Clock:      ANIM4/Mram__n01467 falling

  Data Path: ANIM4/aWord_55 to aWordO<55>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  ANIM4/aWord_55 (ANIM4/aWord_55)
     LUT6:I3->O            1   0.097   0.279  Mmux_aWordO511 (aWordO_55_OBUF)
     OBUF:I->O                 0.000          aWordO_55_OBUF (aWordO<55>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[55]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.840ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_55_LDC (LATCH)
  Destination:       aWordO<55> (PAD)
  Source Clock:      ANIM3/enable_word[55]_AND_113_o falling

  Data Path: ANIM3/tempWord_55_LDC to aWordO<55>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_55_LDC (ANIM3/tempWord_55_LDC)
     LUT3:I0->O            2   0.097   0.383  ANIM3/tempWord_551 (ANIM3/tempWord_55)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO511 (aWordO_55_OBUF)
     OBUF:I->O                 0.000          aWordO_55_OBUF (aWordO<55>)
    ----------------------------------------
    Total                      1.840ns (0.666ns logic, 1.174ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/C_FD2/newClock'
  Total number of paths / destination ports: 112 / 56
-------------------------------------------------------------------------
Offset:              1.603ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_48_P_48 (FF)
  Destination:       aWordO<48> (PAD)
  Source Clock:      ANIM3/C_FD2/newClock rising

  Data Path: ANIM3/tempWord_48_P_48 to aWordO<48>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.361   0.379  ANIM3/tempWord_48_P_48 (ANIM3/tempWord_48_P_48)
     LUT3:I1->O            3   0.097   0.389  ANIM3/tempWord_481 (ANIM3/tempWord_48)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO431 (aWordO_48_OBUF)
     OBUF:I->O                 0.000          aWordO_48_OBUF (aWordO<48>)
    ----------------------------------------
    Total                      1.603ns (0.555ns logic, 1.048ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM1/C_FD2/newClock'
  Total number of paths / destination ports: 56 / 56
-------------------------------------------------------------------------
Offset:              1.033ns (Levels of Logic = 2)
  Source:            ANIM1/aWord_55 (FF)
  Destination:       aWordO<55> (PAD)
  Source Clock:      ANIM1/C_FD2/newClock rising

  Data Path: ANIM1/aWord_55 to aWordO<55>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  ANIM1/aWord_55 (ANIM1/aWord_55)
     LUT6:I5->O            1   0.097   0.279  Mmux_aWordO511 (aWordO_55_OBUF)
     OBUF:I->O                 0.000          aWordO_55_OBUF (aWordO<55>)
    ----------------------------------------
    Total                      1.033ns (0.458ns logic, 0.575ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[54]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_54_LDC (LATCH)
  Destination:       aWordO<54> (PAD)
  Source Clock:      ANIM2/enable_word[54]_AND_3_o falling

  Data Path: ANIM2/tempWord_54_LDC to aWordO<54>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_54_LDC (ANIM2/tempWord_54_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_541 (ANIM2/tempWord_54)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO501 (aWordO_54_OBUF)
     OBUF:I->O                 0.000          aWordO_54_OBUF (aWordO<54>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[54]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.840ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_54_LDC (LATCH)
  Destination:       aWordO<54> (PAD)
  Source Clock:      ANIM3/enable_word[54]_AND_115_o falling

  Data Path: ANIM3/tempWord_54_LDC to aWordO<54>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_54_LDC (ANIM3/tempWord_54_LDC)
     LUT3:I0->O            2   0.097   0.383  ANIM3/tempWord_541 (ANIM3/tempWord_54)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO501 (aWordO_54_OBUF)
     OBUF:I->O                 0.000          aWordO_54_OBUF (aWordO<54>)
    ----------------------------------------
    Total                      1.840ns (0.666ns logic, 1.174ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[53]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_53_LDC (LATCH)
  Destination:       aWordO<53> (PAD)
  Source Clock:      ANIM2/enable_word[53]_AND_5_o falling

  Data Path: ANIM2/tempWord_53_LDC to aWordO<53>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_53_LDC (ANIM2/tempWord_53_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_531 (ANIM2/tempWord_53)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO491 (aWordO_53_OBUF)
     OBUF:I->O                 0.000          aWordO_53_OBUF (aWordO<53>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[53]_AND_117_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.840ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_53_LDC (LATCH)
  Destination:       aWordO<53> (PAD)
  Source Clock:      ANIM3/enable_word[53]_AND_117_o falling

  Data Path: ANIM3/tempWord_53_LDC to aWordO<53>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_53_LDC (ANIM3/tempWord_53_LDC)
     LUT3:I0->O            2   0.097   0.383  ANIM3/tempWord_531 (ANIM3/tempWord_53)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO491 (aWordO_53_OBUF)
     OBUF:I->O                 0.000          aWordO_53_OBUF (aWordO<53>)
    ----------------------------------------
    Total                      1.840ns (0.666ns logic, 1.174ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[52]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_52_LDC (LATCH)
  Destination:       aWordO<52> (PAD)
  Source Clock:      ANIM2/enable_word[52]_AND_7_o falling

  Data Path: ANIM2/tempWord_52_LDC to aWordO<52>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_52_LDC (ANIM2/tempWord_52_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_521 (ANIM2/tempWord_52)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO481 (aWordO_52_OBUF)
     OBUF:I->O                 0.000          aWordO_52_OBUF (aWordO<52>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[52]_AND_119_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.840ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_52_LDC (LATCH)
  Destination:       aWordO<52> (PAD)
  Source Clock:      ANIM3/enable_word[52]_AND_119_o falling

  Data Path: ANIM3/tempWord_52_LDC to aWordO<52>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_52_LDC (ANIM3/tempWord_52_LDC)
     LUT3:I0->O            2   0.097   0.383  ANIM3/tempWord_521 (ANIM3/tempWord_52)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO481 (aWordO_52_OBUF)
     OBUF:I->O                 0.000          aWordO_52_OBUF (aWordO<52>)
    ----------------------------------------
    Total                      1.840ns (0.666ns logic, 1.174ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[51]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_51_LDC (LATCH)
  Destination:       aWordO<51> (PAD)
  Source Clock:      ANIM2/enable_word[51]_AND_9_o falling

  Data Path: ANIM2/tempWord_51_LDC to aWordO<51>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_51_LDC (ANIM2/tempWord_51_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_511 (ANIM2/tempWord_51)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO471 (aWordO_51_OBUF)
     OBUF:I->O                 0.000          aWordO_51_OBUF (aWordO<51>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[51]_AND_121_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.840ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_51_LDC (LATCH)
  Destination:       aWordO<51> (PAD)
  Source Clock:      ANIM3/enable_word[51]_AND_121_o falling

  Data Path: ANIM3/tempWord_51_LDC to aWordO<51>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_51_LDC (ANIM3/tempWord_51_LDC)
     LUT3:I0->O            2   0.097   0.383  ANIM3/tempWord_511 (ANIM3/tempWord_51)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO471 (aWordO_51_OBUF)
     OBUF:I->O                 0.000          aWordO_51_OBUF (aWordO<51>)
    ----------------------------------------
    Total                      1.840ns (0.666ns logic, 1.174ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[50]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_50_LDC (LATCH)
  Destination:       aWordO<50> (PAD)
  Source Clock:      ANIM2/enable_word[50]_AND_11_o falling

  Data Path: ANIM2/tempWord_50_LDC to aWordO<50>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_50_LDC (ANIM2/tempWord_50_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_501 (ANIM2/tempWord_50)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO461 (aWordO_50_OBUF)
     OBUF:I->O                 0.000          aWordO_50_OBUF (aWordO<50>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[50]_AND_123_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.840ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_50_LDC (LATCH)
  Destination:       aWordO<50> (PAD)
  Source Clock:      ANIM3/enable_word[50]_AND_123_o falling

  Data Path: ANIM3/tempWord_50_LDC to aWordO<50>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_50_LDC (ANIM3/tempWord_50_LDC)
     LUT3:I0->O            2   0.097   0.383  ANIM3/tempWord_501 (ANIM3/tempWord_50)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO461 (aWordO_50_OBUF)
     OBUF:I->O                 0.000          aWordO_50_OBUF (aWordO<50>)
    ----------------------------------------
    Total                      1.840ns (0.666ns logic, 1.174ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[49]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_49_LDC (LATCH)
  Destination:       aWordO<49> (PAD)
  Source Clock:      ANIM2/enable_word[49]_AND_13_o falling

  Data Path: ANIM2/tempWord_49_LDC to aWordO<49>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_49_LDC (ANIM2/tempWord_49_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_491 (ANIM2/tempWord_49)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO441 (aWordO_49_OBUF)
     OBUF:I->O                 0.000          aWordO_49_OBUF (aWordO<49>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[49]_AND_125_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.840ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_49_LDC (LATCH)
  Destination:       aWordO<49> (PAD)
  Source Clock:      ANIM3/enable_word[49]_AND_125_o falling

  Data Path: ANIM3/tempWord_49_LDC to aWordO<49>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_49_LDC (ANIM3/tempWord_49_LDC)
     LUT3:I0->O            2   0.097   0.383  ANIM3/tempWord_491 (ANIM3/tempWord_49)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO441 (aWordO_49_OBUF)
     OBUF:I->O                 0.000          aWordO_49_OBUF (aWordO<49>)
    ----------------------------------------
    Total                      1.840ns (0.666ns logic, 1.174ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[48]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_48_LDC (LATCH)
  Destination:       aWordO<48> (PAD)
  Source Clock:      ANIM2/enable_word[48]_AND_15_o falling

  Data Path: ANIM2/tempWord_48_LDC to aWordO<48>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_48_LDC (ANIM2/tempWord_48_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_481 (ANIM2/tempWord_48)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO431 (aWordO_48_OBUF)
     OBUF:I->O                 0.000          aWordO_48_OBUF (aWordO<48>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM4/Mram__n01466'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            ANIM4/aWord_48 (LATCH)
  Destination:       aWordO<48> (PAD)
  Source Clock:      ANIM4/Mram__n01466 falling

  Data Path: ANIM4/aWord_48 to aWordO<48>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  ANIM4/aWord_48 (ANIM4/aWord_48)
     LUT6:I3->O            1   0.097   0.279  Mmux_aWordO431 (aWordO_48_OBUF)
     OBUF:I->O                 0.000          aWordO_48_OBUF (aWordO<48>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[48]_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_48_LDC (LATCH)
  Destination:       aWordO<48> (PAD)
  Source Clock:      ANIM3/enable_word[48]_AND_127_o falling

  Data Path: ANIM3/tempWord_48_LDC to aWordO<48>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_48_LDC (ANIM3/tempWord_48_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_481 (ANIM3/tempWord_48)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO431 (aWordO_48_OBUF)
     OBUF:I->O                 0.000          aWordO_48_OBUF (aWordO<48>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[47]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_47_LDC (LATCH)
  Destination:       aWordO<47> (PAD)
  Source Clock:      ANIM2/enable_word[47]_AND_17_o falling

  Data Path: ANIM2/tempWord_47_LDC to aWordO<47>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_47_LDC (ANIM2/tempWord_47_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_471 (ANIM2/tempWord_47)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO421 (aWordO_47_OBUF)
     OBUF:I->O                 0.000          aWordO_47_OBUF (aWordO<47>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[47]_AND_129_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_47_LDC (LATCH)
  Destination:       aWordO<47> (PAD)
  Source Clock:      ANIM3/enable_word[47]_AND_129_o falling

  Data Path: ANIM3/tempWord_47_LDC to aWordO<47>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_47_LDC (ANIM3/tempWord_47_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_471 (ANIM3/tempWord_47)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO421 (aWordO_47_OBUF)
     OBUF:I->O                 0.000          aWordO_47_OBUF (aWordO<47>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[46]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_46_LDC (LATCH)
  Destination:       aWordO<46> (PAD)
  Source Clock:      ANIM2/enable_word[46]_AND_19_o falling

  Data Path: ANIM2/tempWord_46_LDC to aWordO<46>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_46_LDC (ANIM2/tempWord_46_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_461 (ANIM2/tempWord_46)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO411 (aWordO_46_OBUF)
     OBUF:I->O                 0.000          aWordO_46_OBUF (aWordO<46>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[46]_AND_131_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_46_LDC (LATCH)
  Destination:       aWordO<46> (PAD)
  Source Clock:      ANIM3/enable_word[46]_AND_131_o falling

  Data Path: ANIM3/tempWord_46_LDC to aWordO<46>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_46_LDC (ANIM3/tempWord_46_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_461 (ANIM3/tempWord_46)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO411 (aWordO_46_OBUF)
     OBUF:I->O                 0.000          aWordO_46_OBUF (aWordO<46>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[45]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_45_LDC (LATCH)
  Destination:       aWordO<45> (PAD)
  Source Clock:      ANIM2/enable_word[45]_AND_21_o falling

  Data Path: ANIM2/tempWord_45_LDC to aWordO<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_45_LDC (ANIM2/tempWord_45_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_451 (ANIM2/tempWord_45)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO401 (aWordO_45_OBUF)
     OBUF:I->O                 0.000          aWordO_45_OBUF (aWordO<45>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[45]_AND_133_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_45_LDC (LATCH)
  Destination:       aWordO<45> (PAD)
  Source Clock:      ANIM3/enable_word[45]_AND_133_o falling

  Data Path: ANIM3/tempWord_45_LDC to aWordO<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_45_LDC (ANIM3/tempWord_45_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_451 (ANIM3/tempWord_45)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO401 (aWordO_45_OBUF)
     OBUF:I->O                 0.000          aWordO_45_OBUF (aWordO<45>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[44]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_44_LDC (LATCH)
  Destination:       aWordO<44> (PAD)
  Source Clock:      ANIM2/enable_word[44]_AND_23_o falling

  Data Path: ANIM2/tempWord_44_LDC to aWordO<44>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_44_LDC (ANIM2/tempWord_44_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_441 (ANIM2/tempWord_44)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO391 (aWordO_44_OBUF)
     OBUF:I->O                 0.000          aWordO_44_OBUF (aWordO<44>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[44]_AND_135_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_44_LDC (LATCH)
  Destination:       aWordO<44> (PAD)
  Source Clock:      ANIM3/enable_word[44]_AND_135_o falling

  Data Path: ANIM3/tempWord_44_LDC to aWordO<44>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_44_LDC (ANIM3/tempWord_44_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_441 (ANIM3/tempWord_44)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO391 (aWordO_44_OBUF)
     OBUF:I->O                 0.000          aWordO_44_OBUF (aWordO<44>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[43]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_43_LDC (LATCH)
  Destination:       aWordO<43> (PAD)
  Source Clock:      ANIM2/enable_word[43]_AND_25_o falling

  Data Path: ANIM2/tempWord_43_LDC to aWordO<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_43_LDC (ANIM2/tempWord_43_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_431 (ANIM2/tempWord_43)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO381 (aWordO_43_OBUF)
     OBUF:I->O                 0.000          aWordO_43_OBUF (aWordO<43>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[43]_AND_137_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_43_LDC (LATCH)
  Destination:       aWordO<43> (PAD)
  Source Clock:      ANIM3/enable_word[43]_AND_137_o falling

  Data Path: ANIM3/tempWord_43_LDC to aWordO<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_43_LDC (ANIM3/tempWord_43_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_431 (ANIM3/tempWord_43)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO381 (aWordO_43_OBUF)
     OBUF:I->O                 0.000          aWordO_43_OBUF (aWordO<43>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[42]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_42_LDC (LATCH)
  Destination:       aWordO<42> (PAD)
  Source Clock:      ANIM2/enable_word[42]_AND_27_o falling

  Data Path: ANIM2/tempWord_42_LDC to aWordO<42>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_42_LDC (ANIM2/tempWord_42_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_421 (ANIM2/tempWord_42)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO371 (aWordO_42_OBUF)
     OBUF:I->O                 0.000          aWordO_42_OBUF (aWordO<42>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[42]_AND_139_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_42_LDC (LATCH)
  Destination:       aWordO<42> (PAD)
  Source Clock:      ANIM3/enable_word[42]_AND_139_o falling

  Data Path: ANIM3/tempWord_42_LDC to aWordO<42>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_42_LDC (ANIM3/tempWord_42_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_421 (ANIM3/tempWord_42)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO371 (aWordO_42_OBUF)
     OBUF:I->O                 0.000          aWordO_42_OBUF (aWordO<42>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[41]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_41_LDC (LATCH)
  Destination:       aWordO<41> (PAD)
  Source Clock:      ANIM2/enable_word[41]_AND_29_o falling

  Data Path: ANIM2/tempWord_41_LDC to aWordO<41>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_41_LDC (ANIM2/tempWord_41_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_411 (ANIM2/tempWord_41)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO361 (aWordO_41_OBUF)
     OBUF:I->O                 0.000          aWordO_41_OBUF (aWordO<41>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM4/Mram__n01465'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            ANIM4/aWord_41 (LATCH)
  Destination:       aWordO<41> (PAD)
  Source Clock:      ANIM4/Mram__n01465 falling

  Data Path: ANIM4/aWord_41 to aWordO<41>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  ANIM4/aWord_41 (ANIM4/aWord_41)
     LUT6:I3->O            1   0.097   0.279  Mmux_aWordO361 (aWordO_41_OBUF)
     OBUF:I->O                 0.000          aWordO_41_OBUF (aWordO<41>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[41]_AND_141_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_41_LDC (LATCH)
  Destination:       aWordO<41> (PAD)
  Source Clock:      ANIM3/enable_word[41]_AND_141_o falling

  Data Path: ANIM3/tempWord_41_LDC to aWordO<41>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_41_LDC (ANIM3/tempWord_41_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_411 (ANIM3/tempWord_41)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO361 (aWordO_41_OBUF)
     OBUF:I->O                 0.000          aWordO_41_OBUF (aWordO<41>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[40]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_40_LDC (LATCH)
  Destination:       aWordO<40> (PAD)
  Source Clock:      ANIM2/enable_word[40]_AND_31_o falling

  Data Path: ANIM2/tempWord_40_LDC to aWordO<40>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_40_LDC (ANIM2/tempWord_40_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_401 (ANIM2/tempWord_40)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO351 (aWordO_40_OBUF)
     OBUF:I->O                 0.000          aWordO_40_OBUF (aWordO<40>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[40]_AND_143_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_40_LDC (LATCH)
  Destination:       aWordO<40> (PAD)
  Source Clock:      ANIM3/enable_word[40]_AND_143_o falling

  Data Path: ANIM3/tempWord_40_LDC to aWordO<40>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_40_LDC (ANIM3/tempWord_40_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_401 (ANIM3/tempWord_40)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO351 (aWordO_40_OBUF)
     OBUF:I->O                 0.000          aWordO_40_OBUF (aWordO<40>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[39]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_39_LDC (LATCH)
  Destination:       aWordO<39> (PAD)
  Source Clock:      ANIM2/enable_word[39]_AND_33_o falling

  Data Path: ANIM2/tempWord_39_LDC to aWordO<39>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_39_LDC (ANIM2/tempWord_39_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_391 (ANIM2/tempWord_39)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO331 (aWordO_39_OBUF)
     OBUF:I->O                 0.000          aWordO_39_OBUF (aWordO<39>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[39]_AND_145_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_39_LDC (LATCH)
  Destination:       aWordO<39> (PAD)
  Source Clock:      ANIM3/enable_word[39]_AND_145_o falling

  Data Path: ANIM3/tempWord_39_LDC to aWordO<39>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_39_LDC (ANIM3/tempWord_39_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_391 (ANIM3/tempWord_39)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO331 (aWordO_39_OBUF)
     OBUF:I->O                 0.000          aWordO_39_OBUF (aWordO<39>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[38]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_38_LDC (LATCH)
  Destination:       aWordO<38> (PAD)
  Source Clock:      ANIM2/enable_word[38]_AND_35_o falling

  Data Path: ANIM2/tempWord_38_LDC to aWordO<38>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_38_LDC (ANIM2/tempWord_38_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_381 (ANIM2/tempWord_38)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO321 (aWordO_38_OBUF)
     OBUF:I->O                 0.000          aWordO_38_OBUF (aWordO<38>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[38]_AND_147_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_38_LDC (LATCH)
  Destination:       aWordO<38> (PAD)
  Source Clock:      ANIM3/enable_word[38]_AND_147_o falling

  Data Path: ANIM3/tempWord_38_LDC to aWordO<38>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_38_LDC (ANIM3/tempWord_38_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_381 (ANIM3/tempWord_38)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO321 (aWordO_38_OBUF)
     OBUF:I->O                 0.000          aWordO_38_OBUF (aWordO<38>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[37]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_37_LDC (LATCH)
  Destination:       aWordO<37> (PAD)
  Source Clock:      ANIM2/enable_word[37]_AND_37_o falling

  Data Path: ANIM2/tempWord_37_LDC to aWordO<37>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_37_LDC (ANIM2/tempWord_37_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_371 (ANIM2/tempWord_37)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO311 (aWordO_37_OBUF)
     OBUF:I->O                 0.000          aWordO_37_OBUF (aWordO<37>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[37]_AND_149_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_37_LDC (LATCH)
  Destination:       aWordO<37> (PAD)
  Source Clock:      ANIM3/enable_word[37]_AND_149_o falling

  Data Path: ANIM3/tempWord_37_LDC to aWordO<37>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_37_LDC (ANIM3/tempWord_37_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_371 (ANIM3/tempWord_37)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO311 (aWordO_37_OBUF)
     OBUF:I->O                 0.000          aWordO_37_OBUF (aWordO<37>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[36]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_36_LDC (LATCH)
  Destination:       aWordO<36> (PAD)
  Source Clock:      ANIM2/enable_word[36]_AND_39_o falling

  Data Path: ANIM2/tempWord_36_LDC to aWordO<36>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_36_LDC (ANIM2/tempWord_36_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_361 (ANIM2/tempWord_36)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO301 (aWordO_36_OBUF)
     OBUF:I->O                 0.000          aWordO_36_OBUF (aWordO<36>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[36]_AND_151_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_36_LDC (LATCH)
  Destination:       aWordO<36> (PAD)
  Source Clock:      ANIM3/enable_word[36]_AND_151_o falling

  Data Path: ANIM3/tempWord_36_LDC to aWordO<36>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_36_LDC (ANIM3/tempWord_36_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_361 (ANIM3/tempWord_36)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO301 (aWordO_36_OBUF)
     OBUF:I->O                 0.000          aWordO_36_OBUF (aWordO<36>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[35]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_35_LDC (LATCH)
  Destination:       aWordO<35> (PAD)
  Source Clock:      ANIM2/enable_word[35]_AND_41_o falling

  Data Path: ANIM2/tempWord_35_LDC to aWordO<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_35_LDC (ANIM2/tempWord_35_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_351 (ANIM2/tempWord_35)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO291 (aWordO_35_OBUF)
     OBUF:I->O                 0.000          aWordO_35_OBUF (aWordO<35>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[35]_AND_153_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_35_LDC (LATCH)
  Destination:       aWordO<35> (PAD)
  Source Clock:      ANIM3/enable_word[35]_AND_153_o falling

  Data Path: ANIM3/tempWord_35_LDC to aWordO<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_35_LDC (ANIM3/tempWord_35_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_351 (ANIM3/tempWord_35)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO291 (aWordO_35_OBUF)
     OBUF:I->O                 0.000          aWordO_35_OBUF (aWordO<35>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[34]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_34_LDC (LATCH)
  Destination:       aWordO<34> (PAD)
  Source Clock:      ANIM2/enable_word[34]_AND_43_o falling

  Data Path: ANIM2/tempWord_34_LDC to aWordO<34>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_34_LDC (ANIM2/tempWord_34_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_341 (ANIM2/tempWord_34)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO281 (aWordO_34_OBUF)
     OBUF:I->O                 0.000          aWordO_34_OBUF (aWordO<34>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM4/Mram__n01464'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            ANIM4/aWord_34 (LATCH)
  Destination:       aWordO<34> (PAD)
  Source Clock:      ANIM4/Mram__n01464 falling

  Data Path: ANIM4/aWord_34 to aWordO<34>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  ANIM4/aWord_34 (ANIM4/aWord_34)
     LUT6:I3->O            1   0.097   0.279  Mmux_aWordO281 (aWordO_34_OBUF)
     OBUF:I->O                 0.000          aWordO_34_OBUF (aWordO<34>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[34]_AND_155_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_34_LDC (LATCH)
  Destination:       aWordO<34> (PAD)
  Source Clock:      ANIM3/enable_word[34]_AND_155_o falling

  Data Path: ANIM3/tempWord_34_LDC to aWordO<34>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_34_LDC (ANIM3/tempWord_34_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_341 (ANIM3/tempWord_34)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO281 (aWordO_34_OBUF)
     OBUF:I->O                 0.000          aWordO_34_OBUF (aWordO<34>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[33]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_33_LDC (LATCH)
  Destination:       aWordO<33> (PAD)
  Source Clock:      ANIM2/enable_word[33]_AND_45_o falling

  Data Path: ANIM2/tempWord_33_LDC to aWordO<33>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_33_LDC (ANIM2/tempWord_33_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_331 (ANIM2/tempWord_33)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO271 (aWordO_33_OBUF)
     OBUF:I->O                 0.000          aWordO_33_OBUF (aWordO<33>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[33]_AND_157_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_33_LDC (LATCH)
  Destination:       aWordO<33> (PAD)
  Source Clock:      ANIM3/enable_word[33]_AND_157_o falling

  Data Path: ANIM3/tempWord_33_LDC to aWordO<33>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_33_LDC (ANIM3/tempWord_33_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_331 (ANIM3/tempWord_33)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO271 (aWordO_33_OBUF)
     OBUF:I->O                 0.000          aWordO_33_OBUF (aWordO<33>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[32]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_32_LDC (LATCH)
  Destination:       aWordO<32> (PAD)
  Source Clock:      ANIM2/enable_word[32]_AND_47_o falling

  Data Path: ANIM2/tempWord_32_LDC to aWordO<32>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_32_LDC (ANIM2/tempWord_32_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_321 (ANIM2/tempWord_32)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO261 (aWordO_32_OBUF)
     OBUF:I->O                 0.000          aWordO_32_OBUF (aWordO<32>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[32]_AND_159_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_32_LDC (LATCH)
  Destination:       aWordO<32> (PAD)
  Source Clock:      ANIM3/enable_word[32]_AND_159_o falling

  Data Path: ANIM3/tempWord_32_LDC to aWordO<32>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_32_LDC (ANIM3/tempWord_32_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_321 (ANIM3/tempWord_32)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO261 (aWordO_32_OBUF)
     OBUF:I->O                 0.000          aWordO_32_OBUF (aWordO<32>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[31]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_31_LDC (LATCH)
  Destination:       aWordO<31> (PAD)
  Source Clock:      ANIM2/enable_word[31]_AND_49_o falling

  Data Path: ANIM2/tempWord_31_LDC to aWordO<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_31_LDC (ANIM2/tempWord_31_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_311 (ANIM2/tempWord_31)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO251 (aWordO_31_OBUF)
     OBUF:I->O                 0.000          aWordO_31_OBUF (aWordO<31>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[31]_AND_161_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_31_LDC (LATCH)
  Destination:       aWordO<31> (PAD)
  Source Clock:      ANIM3/enable_word[31]_AND_161_o falling

  Data Path: ANIM3/tempWord_31_LDC to aWordO<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_31_LDC (ANIM3/tempWord_31_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_311 (ANIM3/tempWord_31)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO251 (aWordO_31_OBUF)
     OBUF:I->O                 0.000          aWordO_31_OBUF (aWordO<31>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[30]_AND_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_30_LDC (LATCH)
  Destination:       aWordO<30> (PAD)
  Source Clock:      ANIM2/enable_word[30]_AND_51_o falling

  Data Path: ANIM2/tempWord_30_LDC to aWordO<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_30_LDC (ANIM2/tempWord_30_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_301 (ANIM2/tempWord_30)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO241 (aWordO_30_OBUF)
     OBUF:I->O                 0.000          aWordO_30_OBUF (aWordO<30>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[30]_AND_163_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_30_LDC (LATCH)
  Destination:       aWordO<30> (PAD)
  Source Clock:      ANIM3/enable_word[30]_AND_163_o falling

  Data Path: ANIM3/tempWord_30_LDC to aWordO<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_30_LDC (ANIM3/tempWord_30_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_301 (ANIM3/tempWord_30)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO241 (aWordO_30_OBUF)
     OBUF:I->O                 0.000          aWordO_30_OBUF (aWordO<30>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[29]_AND_53_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_29_LDC (LATCH)
  Destination:       aWordO<29> (PAD)
  Source Clock:      ANIM2/enable_word[29]_AND_53_o falling

  Data Path: ANIM2/tempWord_29_LDC to aWordO<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_29_LDC (ANIM2/tempWord_29_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_291 (ANIM2/tempWord_29)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO221 (aWordO_29_OBUF)
     OBUF:I->O                 0.000          aWordO_29_OBUF (aWordO<29>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[29]_AND_165_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_29_LDC (LATCH)
  Destination:       aWordO<29> (PAD)
  Source Clock:      ANIM3/enable_word[29]_AND_165_o falling

  Data Path: ANIM3/tempWord_29_LDC to aWordO<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_29_LDC (ANIM3/tempWord_29_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_291 (ANIM3/tempWord_29)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO221 (aWordO_29_OBUF)
     OBUF:I->O                 0.000          aWordO_29_OBUF (aWordO<29>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[28]_AND_55_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_28_LDC (LATCH)
  Destination:       aWordO<28> (PAD)
  Source Clock:      ANIM2/enable_word[28]_AND_55_o falling

  Data Path: ANIM2/tempWord_28_LDC to aWordO<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_28_LDC (ANIM2/tempWord_28_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_281 (ANIM2/tempWord_28)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO211 (aWordO_28_OBUF)
     OBUF:I->O                 0.000          aWordO_28_OBUF (aWordO<28>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[28]_AND_167_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_28_LDC (LATCH)
  Destination:       aWordO<28> (PAD)
  Source Clock:      ANIM3/enable_word[28]_AND_167_o falling

  Data Path: ANIM3/tempWord_28_LDC to aWordO<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_28_LDC (ANIM3/tempWord_28_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_281 (ANIM3/tempWord_28)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO211 (aWordO_28_OBUF)
     OBUF:I->O                 0.000          aWordO_28_OBUF (aWordO<28>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[27]_AND_57_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_27_LDC (LATCH)
  Destination:       aWordO<27> (PAD)
  Source Clock:      ANIM2/enable_word[27]_AND_57_o falling

  Data Path: ANIM2/tempWord_27_LDC to aWordO<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_27_LDC (ANIM2/tempWord_27_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_271 (ANIM2/tempWord_27)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO201 (aWordO_27_OBUF)
     OBUF:I->O                 0.000          aWordO_27_OBUF (aWordO<27>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM4/Mram__n01463'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            ANIM4/aWord_27 (LATCH)
  Destination:       aWordO<27> (PAD)
  Source Clock:      ANIM4/Mram__n01463 falling

  Data Path: ANIM4/aWord_27 to aWordO<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  ANIM4/aWord_27 (ANIM4/aWord_27)
     LUT6:I3->O            1   0.097   0.279  Mmux_aWordO201 (aWordO_27_OBUF)
     OBUF:I->O                 0.000          aWordO_27_OBUF (aWordO<27>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[27]_AND_169_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_27_LDC (LATCH)
  Destination:       aWordO<27> (PAD)
  Source Clock:      ANIM3/enable_word[27]_AND_169_o falling

  Data Path: ANIM3/tempWord_27_LDC to aWordO<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_27_LDC (ANIM3/tempWord_27_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_271 (ANIM3/tempWord_27)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO201 (aWordO_27_OBUF)
     OBUF:I->O                 0.000          aWordO_27_OBUF (aWordO<27>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[26]_AND_59_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_26_LDC (LATCH)
  Destination:       aWordO<26> (PAD)
  Source Clock:      ANIM2/enable_word[26]_AND_59_o falling

  Data Path: ANIM2/tempWord_26_LDC to aWordO<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_26_LDC (ANIM2/tempWord_26_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_261 (ANIM2/tempWord_26)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO191 (aWordO_26_OBUF)
     OBUF:I->O                 0.000          aWordO_26_OBUF (aWordO<26>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[26]_AND_171_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_26_LDC (LATCH)
  Destination:       aWordO<26> (PAD)
  Source Clock:      ANIM3/enable_word[26]_AND_171_o falling

  Data Path: ANIM3/tempWord_26_LDC to aWordO<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_26_LDC (ANIM3/tempWord_26_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_261 (ANIM3/tempWord_26)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO191 (aWordO_26_OBUF)
     OBUF:I->O                 0.000          aWordO_26_OBUF (aWordO<26>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[25]_AND_61_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_25_LDC (LATCH)
  Destination:       aWordO<25> (PAD)
  Source Clock:      ANIM2/enable_word[25]_AND_61_o falling

  Data Path: ANIM2/tempWord_25_LDC to aWordO<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_25_LDC (ANIM2/tempWord_25_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_251 (ANIM2/tempWord_25)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO181 (aWordO_25_OBUF)
     OBUF:I->O                 0.000          aWordO_25_OBUF (aWordO<25>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[25]_AND_173_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_25_LDC (LATCH)
  Destination:       aWordO<25> (PAD)
  Source Clock:      ANIM3/enable_word[25]_AND_173_o falling

  Data Path: ANIM3/tempWord_25_LDC to aWordO<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_25_LDC (ANIM3/tempWord_25_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_251 (ANIM3/tempWord_25)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO181 (aWordO_25_OBUF)
     OBUF:I->O                 0.000          aWordO_25_OBUF (aWordO<25>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[24]_AND_63_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_24_LDC (LATCH)
  Destination:       aWordO<24> (PAD)
  Source Clock:      ANIM2/enable_word[24]_AND_63_o falling

  Data Path: ANIM2/tempWord_24_LDC to aWordO<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_24_LDC (ANIM2/tempWord_24_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_241 (ANIM2/tempWord_24)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO171 (aWordO_24_OBUF)
     OBUF:I->O                 0.000          aWordO_24_OBUF (aWordO<24>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[24]_AND_175_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_24_LDC (LATCH)
  Destination:       aWordO<24> (PAD)
  Source Clock:      ANIM3/enable_word[24]_AND_175_o falling

  Data Path: ANIM3/tempWord_24_LDC to aWordO<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_24_LDC (ANIM3/tempWord_24_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_241 (ANIM3/tempWord_24)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO171 (aWordO_24_OBUF)
     OBUF:I->O                 0.000          aWordO_24_OBUF (aWordO<24>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[23]_AND_65_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_23_LDC (LATCH)
  Destination:       aWordO<23> (PAD)
  Source Clock:      ANIM2/enable_word[23]_AND_65_o falling

  Data Path: ANIM2/tempWord_23_LDC to aWordO<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_23_LDC (ANIM2/tempWord_23_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_231 (ANIM2/tempWord_23)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO161 (aWordO_23_OBUF)
     OBUF:I->O                 0.000          aWordO_23_OBUF (aWordO<23>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[23]_AND_177_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_23_LDC (LATCH)
  Destination:       aWordO<23> (PAD)
  Source Clock:      ANIM3/enable_word[23]_AND_177_o falling

  Data Path: ANIM3/tempWord_23_LDC to aWordO<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_23_LDC (ANIM3/tempWord_23_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_231 (ANIM3/tempWord_23)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO161 (aWordO_23_OBUF)
     OBUF:I->O                 0.000          aWordO_23_OBUF (aWordO<23>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[22]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_22_LDC (LATCH)
  Destination:       aWordO<22> (PAD)
  Source Clock:      ANIM2/enable_word[22]_AND_67_o falling

  Data Path: ANIM2/tempWord_22_LDC to aWordO<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_22_LDC (ANIM2/tempWord_22_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_221 (ANIM2/tempWord_22)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO151 (aWordO_22_OBUF)
     OBUF:I->O                 0.000          aWordO_22_OBUF (aWordO<22>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[22]_AND_179_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_22_LDC (LATCH)
  Destination:       aWordO<22> (PAD)
  Source Clock:      ANIM3/enable_word[22]_AND_179_o falling

  Data Path: ANIM3/tempWord_22_LDC to aWordO<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_22_LDC (ANIM3/tempWord_22_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_221 (ANIM3/tempWord_22)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO151 (aWordO_22_OBUF)
     OBUF:I->O                 0.000          aWordO_22_OBUF (aWordO<22>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[21]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_21_LDC (LATCH)
  Destination:       aWordO<21> (PAD)
  Source Clock:      ANIM2/enable_word[21]_AND_69_o falling

  Data Path: ANIM2/tempWord_21_LDC to aWordO<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_21_LDC (ANIM2/tempWord_21_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_211 (ANIM2/tempWord_21)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO141 (aWordO_21_OBUF)
     OBUF:I->O                 0.000          aWordO_21_OBUF (aWordO<21>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[21]_AND_181_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_21_LDC (LATCH)
  Destination:       aWordO<21> (PAD)
  Source Clock:      ANIM3/enable_word[21]_AND_181_o falling

  Data Path: ANIM3/tempWord_21_LDC to aWordO<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_21_LDC (ANIM3/tempWord_21_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_211 (ANIM3/tempWord_21)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO141 (aWordO_21_OBUF)
     OBUF:I->O                 0.000          aWordO_21_OBUF (aWordO<21>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[20]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_20_LDC (LATCH)
  Destination:       aWordO<20> (PAD)
  Source Clock:      ANIM2/enable_word[20]_AND_71_o falling

  Data Path: ANIM2/tempWord_20_LDC to aWordO<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_20_LDC (ANIM2/tempWord_20_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_201 (ANIM2/tempWord_20)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO131 (aWordO_20_OBUF)
     OBUF:I->O                 0.000          aWordO_20_OBUF (aWordO<20>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM4/Mram__n01462'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            ANIM4/aWord_20 (LATCH)
  Destination:       aWordO<20> (PAD)
  Source Clock:      ANIM4/Mram__n01462 falling

  Data Path: ANIM4/aWord_20 to aWordO<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  ANIM4/aWord_20 (ANIM4/aWord_20)
     LUT6:I3->O            1   0.097   0.279  Mmux_aWordO131 (aWordO_20_OBUF)
     OBUF:I->O                 0.000          aWordO_20_OBUF (aWordO<20>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[20]_AND_183_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_20_LDC (LATCH)
  Destination:       aWordO<20> (PAD)
  Source Clock:      ANIM3/enable_word[20]_AND_183_o falling

  Data Path: ANIM3/tempWord_20_LDC to aWordO<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_20_LDC (ANIM3/tempWord_20_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_201 (ANIM3/tempWord_20)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO131 (aWordO_20_OBUF)
     OBUF:I->O                 0.000          aWordO_20_OBUF (aWordO<20>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[19]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_19_LDC (LATCH)
  Destination:       aWordO<19> (PAD)
  Source Clock:      ANIM2/enable_word[19]_AND_73_o falling

  Data Path: ANIM2/tempWord_19_LDC to aWordO<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_19_LDC (ANIM2/tempWord_19_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_191 (ANIM2/tempWord_19)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO111 (aWordO_19_OBUF)
     OBUF:I->O                 0.000          aWordO_19_OBUF (aWordO<19>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[19]_AND_185_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_19_LDC (LATCH)
  Destination:       aWordO<19> (PAD)
  Source Clock:      ANIM3/enable_word[19]_AND_185_o falling

  Data Path: ANIM3/tempWord_19_LDC to aWordO<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_19_LDC (ANIM3/tempWord_19_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_191 (ANIM3/tempWord_19)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO111 (aWordO_19_OBUF)
     OBUF:I->O                 0.000          aWordO_19_OBUF (aWordO<19>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[18]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_18_LDC (LATCH)
  Destination:       aWordO<18> (PAD)
  Source Clock:      ANIM2/enable_word[18]_AND_75_o falling

  Data Path: ANIM2/tempWord_18_LDC to aWordO<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_18_LDC (ANIM2/tempWord_18_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_181 (ANIM2/tempWord_18)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO101 (aWordO_18_OBUF)
     OBUF:I->O                 0.000          aWordO_18_OBUF (aWordO<18>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[18]_AND_187_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_18_LDC (LATCH)
  Destination:       aWordO<18> (PAD)
  Source Clock:      ANIM3/enable_word[18]_AND_187_o falling

  Data Path: ANIM3/tempWord_18_LDC to aWordO<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_18_LDC (ANIM3/tempWord_18_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_181 (ANIM3/tempWord_18)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO101 (aWordO_18_OBUF)
     OBUF:I->O                 0.000          aWordO_18_OBUF (aWordO<18>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[17]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_17_LDC (LATCH)
  Destination:       aWordO<17> (PAD)
  Source Clock:      ANIM2/enable_word[17]_AND_77_o falling

  Data Path: ANIM2/tempWord_17_LDC to aWordO<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_17_LDC (ANIM2/tempWord_17_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_171 (ANIM2/tempWord_17)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO91 (aWordO_17_OBUF)
     OBUF:I->O                 0.000          aWordO_17_OBUF (aWordO<17>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[17]_AND_189_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_17_LDC (LATCH)
  Destination:       aWordO<17> (PAD)
  Source Clock:      ANIM3/enable_word[17]_AND_189_o falling

  Data Path: ANIM3/tempWord_17_LDC to aWordO<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_17_LDC (ANIM3/tempWord_17_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_171 (ANIM3/tempWord_17)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO91 (aWordO_17_OBUF)
     OBUF:I->O                 0.000          aWordO_17_OBUF (aWordO<17>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[16]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_16_LDC (LATCH)
  Destination:       aWordO<16> (PAD)
  Source Clock:      ANIM2/enable_word[16]_AND_79_o falling

  Data Path: ANIM2/tempWord_16_LDC to aWordO<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_16_LDC (ANIM2/tempWord_16_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_161 (ANIM2/tempWord_16)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO81 (aWordO_16_OBUF)
     OBUF:I->O                 0.000          aWordO_16_OBUF (aWordO<16>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[16]_AND_191_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_16_LDC (LATCH)
  Destination:       aWordO<16> (PAD)
  Source Clock:      ANIM3/enable_word[16]_AND_191_o falling

  Data Path: ANIM3/tempWord_16_LDC to aWordO<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_16_LDC (ANIM3/tempWord_16_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_161 (ANIM3/tempWord_16)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO81 (aWordO_16_OBUF)
     OBUF:I->O                 0.000          aWordO_16_OBUF (aWordO<16>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[15]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_15_LDC (LATCH)
  Destination:       aWordO<15> (PAD)
  Source Clock:      ANIM2/enable_word[15]_AND_81_o falling

  Data Path: ANIM2/tempWord_15_LDC to aWordO<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_15_LDC (ANIM2/tempWord_15_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_151 (ANIM2/tempWord_15)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO71 (aWordO_15_OBUF)
     OBUF:I->O                 0.000          aWordO_15_OBUF (aWordO<15>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[15]_AND_193_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_15_LDC (LATCH)
  Destination:       aWordO<15> (PAD)
  Source Clock:      ANIM3/enable_word[15]_AND_193_o falling

  Data Path: ANIM3/tempWord_15_LDC to aWordO<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_15_LDC (ANIM3/tempWord_15_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_151 (ANIM3/tempWord_15)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO71 (aWordO_15_OBUF)
     OBUF:I->O                 0.000          aWordO_15_OBUF (aWordO<15>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[14]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_14_LDC (LATCH)
  Destination:       aWordO<14> (PAD)
  Source Clock:      ANIM2/enable_word[14]_AND_83_o falling

  Data Path: ANIM2/tempWord_14_LDC to aWordO<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_14_LDC (ANIM2/tempWord_14_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_141 (ANIM2/tempWord_14)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO61 (aWordO_14_OBUF)
     OBUF:I->O                 0.000          aWordO_14_OBUF (aWordO<14>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[14]_AND_195_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_14_LDC (LATCH)
  Destination:       aWordO<14> (PAD)
  Source Clock:      ANIM3/enable_word[14]_AND_195_o falling

  Data Path: ANIM3/tempWord_14_LDC to aWordO<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_14_LDC (ANIM3/tempWord_14_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_141 (ANIM3/tempWord_14)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO61 (aWordO_14_OBUF)
     OBUF:I->O                 0.000          aWordO_14_OBUF (aWordO<14>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[13]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_13_LDC (LATCH)
  Destination:       aWordO<13> (PAD)
  Source Clock:      ANIM2/enable_word[13]_AND_85_o falling

  Data Path: ANIM2/tempWord_13_LDC to aWordO<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_13_LDC (ANIM2/tempWord_13_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_131 (ANIM2/tempWord_13)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO57 (aWordO_13_OBUF)
     OBUF:I->O                 0.000          aWordO_13_OBUF (aWordO<13>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM4/Mram__n01461'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            ANIM4/aWord_13 (LATCH)
  Destination:       aWordO<13> (PAD)
  Source Clock:      ANIM4/Mram__n01461 falling

  Data Path: ANIM4/aWord_13 to aWordO<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  ANIM4/aWord_13 (ANIM4/aWord_13)
     LUT6:I3->O            1   0.097   0.279  Mmux_aWordO57 (aWordO_13_OBUF)
     OBUF:I->O                 0.000          aWordO_13_OBUF (aWordO<13>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[13]_AND_197_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_13_LDC (LATCH)
  Destination:       aWordO<13> (PAD)
  Source Clock:      ANIM3/enable_word[13]_AND_197_o falling

  Data Path: ANIM3/tempWord_13_LDC to aWordO<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_13_LDC (ANIM3/tempWord_13_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_131 (ANIM3/tempWord_13)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO57 (aWordO_13_OBUF)
     OBUF:I->O                 0.000          aWordO_13_OBUF (aWordO<13>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[12]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_12_LDC (LATCH)
  Destination:       aWordO<12> (PAD)
  Source Clock:      ANIM2/enable_word[12]_AND_87_o falling

  Data Path: ANIM2/tempWord_12_LDC to aWordO<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_12_LDC (ANIM2/tempWord_12_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_121 (ANIM2/tempWord_12)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO410 (aWordO_12_OBUF)
     OBUF:I->O                 0.000          aWordO_12_OBUF (aWordO<12>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[12]_AND_199_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_12_LDC (LATCH)
  Destination:       aWordO<12> (PAD)
  Source Clock:      ANIM3/enable_word[12]_AND_199_o falling

  Data Path: ANIM3/tempWord_12_LDC to aWordO<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_12_LDC (ANIM3/tempWord_12_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_121 (ANIM3/tempWord_12)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO410 (aWordO_12_OBUF)
     OBUF:I->O                 0.000          aWordO_12_OBUF (aWordO<12>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[11]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_11_LDC (LATCH)
  Destination:       aWordO<11> (PAD)
  Source Clock:      ANIM2/enable_word[11]_AND_89_o falling

  Data Path: ANIM2/tempWord_11_LDC to aWordO<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_11_LDC (ANIM2/tempWord_11_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_111 (ANIM2/tempWord_11)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO310 (aWordO_11_OBUF)
     OBUF:I->O                 0.000          aWordO_11_OBUF (aWordO<11>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[11]_AND_201_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_11_LDC (LATCH)
  Destination:       aWordO<11> (PAD)
  Source Clock:      ANIM3/enable_word[11]_AND_201_o falling

  Data Path: ANIM3/tempWord_11_LDC to aWordO<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_11_LDC (ANIM3/tempWord_11_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_111 (ANIM3/tempWord_11)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO310 (aWordO_11_OBUF)
     OBUF:I->O                 0.000          aWordO_11_OBUF (aWordO<11>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[10]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_10_LDC (LATCH)
  Destination:       aWordO<10> (PAD)
  Source Clock:      ANIM2/enable_word[10]_AND_91_o falling

  Data Path: ANIM2/tempWord_10_LDC to aWordO<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_10_LDC (ANIM2/tempWord_10_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_101 (ANIM2/tempWord_10)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO210 (aWordO_10_OBUF)
     OBUF:I->O                 0.000          aWordO_10_OBUF (aWordO<10>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[10]_AND_203_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_10_LDC (LATCH)
  Destination:       aWordO<10> (PAD)
  Source Clock:      ANIM3/enable_word[10]_AND_203_o falling

  Data Path: ANIM3/tempWord_10_LDC to aWordO<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_10_LDC (ANIM3/tempWord_10_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_101 (ANIM3/tempWord_10)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO210 (aWordO_10_OBUF)
     OBUF:I->O                 0.000          aWordO_10_OBUF (aWordO<10>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[9]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_9_LDC (LATCH)
  Destination:       aWordO<9> (PAD)
  Source Clock:      ANIM2/enable_word[9]_AND_93_o falling

  Data Path: ANIM2/tempWord_9_LDC to aWordO<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_9_LDC (ANIM2/tempWord_9_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_91 (ANIM2/tempWord_9)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO561 (aWordO_9_OBUF)
     OBUF:I->O                 0.000          aWordO_9_OBUF (aWordO<9>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[9]_AND_205_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_9_LDC (LATCH)
  Destination:       aWordO<9> (PAD)
  Source Clock:      ANIM3/enable_word[9]_AND_205_o falling

  Data Path: ANIM3/tempWord_9_LDC to aWordO<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_9_LDC (ANIM3/tempWord_9_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_91 (ANIM3/tempWord_9)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO561 (aWordO_9_OBUF)
     OBUF:I->O                 0.000          aWordO_9_OBUF (aWordO<9>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[8]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_8_LDC (LATCH)
  Destination:       aWordO<8> (PAD)
  Source Clock:      ANIM2/enable_word[8]_AND_95_o falling

  Data Path: ANIM2/tempWord_8_LDC to aWordO<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_8_LDC (ANIM2/tempWord_8_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_81 (ANIM2/tempWord_8)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO551 (aWordO_8_OBUF)
     OBUF:I->O                 0.000          aWordO_8_OBUF (aWordO<8>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[8]_AND_207_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_8_LDC (LATCH)
  Destination:       aWordO<8> (PAD)
  Source Clock:      ANIM3/enable_word[8]_AND_207_o falling

  Data Path: ANIM3/tempWord_8_LDC to aWordO<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_8_LDC (ANIM3/tempWord_8_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_81 (ANIM3/tempWord_8)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO551 (aWordO_8_OBUF)
     OBUF:I->O                 0.000          aWordO_8_OBUF (aWordO<8>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[7]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_7_LDC (LATCH)
  Destination:       aWordO<7> (PAD)
  Source Clock:      ANIM2/enable_word[7]_AND_97_o falling

  Data Path: ANIM2/tempWord_7_LDC to aWordO<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_7_LDC (ANIM2/tempWord_7_LDC)
     LUT3:I0->O            3   0.097   0.566  ANIM2/tempWord_71 (ANIM2/tempWord_7)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO541 (aWordO_7_OBUF)
     OBUF:I->O                 0.000          aWordO_7_OBUF (aWordO<7>)
    ----------------------------------------
    Total                      2.023ns (0.666ns logic, 1.357ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[7]_AND_209_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_7_LDC (LATCH)
  Destination:       aWordO<7> (PAD)
  Source Clock:      ANIM3/enable_word[7]_AND_209_o falling

  Data Path: ANIM3/tempWord_7_LDC to aWordO<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_7_LDC (ANIM3/tempWord_7_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_71 (ANIM3/tempWord_7)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO541 (aWordO_7_OBUF)
     OBUF:I->O                 0.000          aWordO_7_OBUF (aWordO<7>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[6]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.017ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_6_LDC (LATCH)
  Destination:       aWordO<6> (PAD)
  Source Clock:      ANIM2/enable_word[6]_AND_99_o falling

  Data Path: ANIM2/tempWord_6_LDC to aWordO<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_6_LDC (ANIM2/tempWord_6_LDC)
     LUT3:I0->O            2   0.097   0.561  ANIM2/tempWord_61 (ANIM2/tempWord_6)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO531 (aWordO_6_OBUF)
     OBUF:I->O                 0.000          aWordO_6_OBUF (aWordO<6>)
    ----------------------------------------
    Total                      2.017ns (0.666ns logic, 1.351ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM4/Mram__n0146'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            ANIM4/aWord_6 (LATCH)
  Destination:       aWordO<6> (PAD)
  Source Clock:      ANIM4/Mram__n0146 falling

  Data Path: ANIM4/aWord_6 to aWordO<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  ANIM4/aWord_6 (ANIM4/aWord_6)
     LUT6:I3->O            1   0.097   0.279  Mmux_aWordO531 (aWordO_6_OBUF)
     OBUF:I->O                 0.000          aWordO_6_OBUF (aWordO<6>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[6]_AND_211_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_6_LDC (LATCH)
  Destination:       aWordO<6> (PAD)
  Source Clock:      ANIM3/enable_word[6]_AND_211_o falling

  Data Path: ANIM3/tempWord_6_LDC to aWordO<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_6_LDC (ANIM3/tempWord_6_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_61 (ANIM3/tempWord_6)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO531 (aWordO_6_OBUF)
     OBUF:I->O                 0.000          aWordO_6_OBUF (aWordO<6>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[5]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.017ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_5_LDC (LATCH)
  Destination:       aWordO<5> (PAD)
  Source Clock:      ANIM2/enable_word[5]_AND_101_o falling

  Data Path: ANIM2/tempWord_5_LDC to aWordO<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_5_LDC (ANIM2/tempWord_5_LDC)
     LUT3:I0->O            2   0.097   0.561  ANIM2/tempWord_55 (ANIM2/tempWord_5)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO521 (aWordO_5_OBUF)
     OBUF:I->O                 0.000          aWordO_5_OBUF (aWordO<5>)
    ----------------------------------------
    Total                      2.017ns (0.666ns logic, 1.351ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[5]_AND_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_5_LDC (LATCH)
  Destination:       aWordO<5> (PAD)
  Source Clock:      ANIM3/enable_word[5]_AND_213_o falling

  Data Path: ANIM3/tempWord_5_LDC to aWordO<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_5_LDC (ANIM3/tempWord_5_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_51 (ANIM3/tempWord_5)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO521 (aWordO_5_OBUF)
     OBUF:I->O                 0.000          aWordO_5_OBUF (aWordO<5>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[4]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.017ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_4_LDC (LATCH)
  Destination:       aWordO<4> (PAD)
  Source Clock:      ANIM2/enable_word[4]_AND_103_o falling

  Data Path: ANIM2/tempWord_4_LDC to aWordO<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_4_LDC (ANIM2/tempWord_4_LDC)
     LUT3:I0->O            2   0.097   0.561  ANIM2/tempWord_410 (ANIM2/tempWord_4)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO451 (aWordO_4_OBUF)
     OBUF:I->O                 0.000          aWordO_4_OBUF (aWordO<4>)
    ----------------------------------------
    Total                      2.017ns (0.666ns logic, 1.351ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[4]_AND_215_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_4_LDC (LATCH)
  Destination:       aWordO<4> (PAD)
  Source Clock:      ANIM3/enable_word[4]_AND_215_o falling

  Data Path: ANIM3/tempWord_4_LDC to aWordO<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_4_LDC (ANIM3/tempWord_4_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_41 (ANIM3/tempWord_4)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO451 (aWordO_4_OBUF)
     OBUF:I->O                 0.000          aWordO_4_OBUF (aWordO<4>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[3]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.017ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_3_LDC (LATCH)
  Destination:       aWordO<3> (PAD)
  Source Clock:      ANIM2/enable_word[3]_AND_105_o falling

  Data Path: ANIM2/tempWord_3_LDC to aWordO<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_3_LDC (ANIM2/tempWord_3_LDC)
     LUT3:I0->O            2   0.097   0.561  ANIM2/tempWord_310 (ANIM2/tempWord_3)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO341 (aWordO_3_OBUF)
     OBUF:I->O                 0.000          aWordO_3_OBUF (aWordO<3>)
    ----------------------------------------
    Total                      2.017ns (0.666ns logic, 1.351ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[3]_AND_217_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_3_LDC (LATCH)
  Destination:       aWordO<3> (PAD)
  Source Clock:      ANIM3/enable_word[3]_AND_217_o falling

  Data Path: ANIM3/tempWord_3_LDC to aWordO<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_3_LDC (ANIM3/tempWord_3_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_31 (ANIM3/tempWord_3)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO341 (aWordO_3_OBUF)
     OBUF:I->O                 0.000          aWordO_3_OBUF (aWordO<3>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[2]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.017ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_2_LDC (LATCH)
  Destination:       aWordO<2> (PAD)
  Source Clock:      ANIM2/enable_word[2]_AND_107_o falling

  Data Path: ANIM2/tempWord_2_LDC to aWordO<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_2_LDC (ANIM2/tempWord_2_LDC)
     LUT3:I0->O            2   0.097   0.561  ANIM2/tempWord_210 (ANIM2/tempWord_2)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO231 (aWordO_2_OBUF)
     OBUF:I->O                 0.000          aWordO_2_OBUF (aWordO<2>)
    ----------------------------------------
    Total                      2.017ns (0.666ns logic, 1.351ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[2]_AND_219_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_2_LDC (LATCH)
  Destination:       aWordO<2> (PAD)
  Source Clock:      ANIM3/enable_word[2]_AND_219_o falling

  Data Path: ANIM3/tempWord_2_LDC to aWordO<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_2_LDC (ANIM3/tempWord_2_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_21 (ANIM3/tempWord_2)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO231 (aWordO_2_OBUF)
     OBUF:I->O                 0.000          aWordO_2_OBUF (aWordO<2>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[1]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.017ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_1_LDC (LATCH)
  Destination:       aWordO<1> (PAD)
  Source Clock:      ANIM2/enable_word[1]_AND_109_o falling

  Data Path: ANIM2/tempWord_1_LDC to aWordO<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_1_LDC (ANIM2/tempWord_1_LDC)
     LUT3:I0->O            2   0.097   0.561  ANIM2/tempWord_110 (ANIM2/tempWord_1)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO121 (aWordO_1_OBUF)
     OBUF:I->O                 0.000          aWordO_1_OBUF (aWordO<1>)
    ----------------------------------------
    Total                      2.017ns (0.666ns logic, 1.351ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[1]_AND_221_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_1_LDC (LATCH)
  Destination:       aWordO<1> (PAD)
  Source Clock:      ANIM3/enable_word[1]_AND_221_o falling

  Data Path: ANIM3/tempWord_1_LDC to aWordO<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_1_LDC (ANIM3/tempWord_1_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_11 (ANIM3/tempWord_1)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO121 (aWordO_1_OBUF)
     OBUF:I->O                 0.000          aWordO_1_OBUF (aWordO<1>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM2/enable_word[0]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.017ns (Levels of Logic = 3)
  Source:            ANIM2/tempWord_0_LDC (LATCH)
  Destination:       aWordO<0> (PAD)
  Source Clock:      ANIM2/enable_word[0]_AND_111_o falling

  Data Path: ANIM2/tempWord_0_LDC to aWordO<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM2/tempWord_0_LDC (ANIM2/tempWord_0_LDC)
     LUT3:I0->O            2   0.097   0.561  ANIM2/tempWord_01 (ANIM2/tempWord_0)
     LUT6:I2->O            1   0.097   0.279  Mmux_aWordO110 (aWordO_0_OBUF)
     OBUF:I->O                 0.000          aWordO_0_OBUF (aWordO<0>)
    ----------------------------------------
    Total                      2.017ns (0.666ns logic, 1.351ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ANIM3/enable_word[0]_AND_223_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 3)
  Source:            ANIM3/tempWord_0_LDC (LATCH)
  Destination:       aWordO<0> (PAD)
  Source Clock:      ANIM3/enable_word[0]_AND_223_o falling

  Data Path: ANIM3/tempWord_0_LDC to aWordO<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  ANIM3/tempWord_0_LDC (ANIM3/tempWord_0_LDC)
     LUT3:I0->O            3   0.097   0.389  ANIM3/tempWord_01 (ANIM3/tempWord_0)
     LUT6:I4->O            1   0.097   0.279  Mmux_aWordO110 (aWordO_0_OBUF)
     OBUF:I->O                 0.000          aWordO_0_OBUF (aWordO<0>)
    ----------------------------------------
    Total                      1.846ns (0.666ns logic, 1.180ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 112 / 56
-------------------------------------------------------------------------
Delay:               1.181ns (Levels of Logic = 3)
  Source:            AnimationS<0> (PAD)
  Destination:       aWordO<55> (PAD)

  Data Path: AnimationS<0> to aWordO<55>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   0.001   0.804  AnimationS_0_IBUF (AnimationS_0_IBUF)
     LUT6:I0->O            1   0.097   0.279  Mmux_aWordO110 (aWordO_0_OBUF)
     OBUF:I->O                 0.000          aWordO_0_OBUF (aWordO<0>)
    ----------------------------------------
    Total                      1.181ns (0.098ns logic, 1.083ns route)
                                       (8.3% logic, 91.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ANIM2/C_FD2/newClock
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
ANIM2/C_FD2/newClock          |    0.845|         |         |         |
ANIM2/enable_word[0]_AND_111_o|         |    1.088|         |         |
ANIM2/enable_word[10]_AND_91_o|         |    1.088|         |         |
ANIM2/enable_word[11]_AND_89_o|         |    1.088|         |         |
ANIM2/enable_word[12]_AND_87_o|         |    1.088|         |         |
ANIM2/enable_word[13]_AND_85_o|         |    1.088|         |         |
ANIM2/enable_word[14]_AND_83_o|         |    1.088|         |         |
ANIM2/enable_word[15]_AND_81_o|         |    1.088|         |         |
ANIM2/enable_word[16]_AND_79_o|         |    1.088|         |         |
ANIM2/enable_word[17]_AND_77_o|         |    1.088|         |         |
ANIM2/enable_word[18]_AND_75_o|         |    1.088|         |         |
ANIM2/enable_word[19]_AND_73_o|         |    1.088|         |         |
ANIM2/enable_word[1]_AND_109_o|         |    1.088|         |         |
ANIM2/enable_word[20]_AND_71_o|         |    1.088|         |         |
ANIM2/enable_word[21]_AND_69_o|         |    1.088|         |         |
ANIM2/enable_word[22]_AND_67_o|         |    1.088|         |         |
ANIM2/enable_word[23]_AND_65_o|         |    1.088|         |         |
ANIM2/enable_word[24]_AND_63_o|         |    1.088|         |         |
ANIM2/enable_word[25]_AND_61_o|         |    1.088|         |         |
ANIM2/enable_word[26]_AND_59_o|         |    1.088|         |         |
ANIM2/enable_word[27]_AND_57_o|         |    1.088|         |         |
ANIM2/enable_word[28]_AND_55_o|         |    1.088|         |         |
ANIM2/enable_word[29]_AND_53_o|         |    1.088|         |         |
ANIM2/enable_word[2]_AND_107_o|         |    1.088|         |         |
ANIM2/enable_word[30]_AND_51_o|         |    1.088|         |         |
ANIM2/enable_word[31]_AND_49_o|         |    1.088|         |         |
ANIM2/enable_word[32]_AND_47_o|         |    1.088|         |         |
ANIM2/enable_word[33]_AND_45_o|         |    1.088|         |         |
ANIM2/enable_word[34]_AND_43_o|         |    1.088|         |         |
ANIM2/enable_word[35]_AND_41_o|         |    1.088|         |         |
ANIM2/enable_word[36]_AND_39_o|         |    1.088|         |         |
ANIM2/enable_word[37]_AND_37_o|         |    1.088|         |         |
ANIM2/enable_word[38]_AND_35_o|         |    1.088|         |         |
ANIM2/enable_word[39]_AND_33_o|         |    1.088|         |         |
ANIM2/enable_word[3]_AND_105_o|         |    1.088|         |         |
ANIM2/enable_word[40]_AND_31_o|         |    1.088|         |         |
ANIM2/enable_word[41]_AND_29_o|         |    1.088|         |         |
ANIM2/enable_word[42]_AND_27_o|         |    1.088|         |         |
ANIM2/enable_word[43]_AND_25_o|         |    1.088|         |         |
ANIM2/enable_word[44]_AND_23_o|         |    1.088|         |         |
ANIM2/enable_word[45]_AND_21_o|         |    1.088|         |         |
ANIM2/enable_word[46]_AND_19_o|         |    1.088|         |         |
ANIM2/enable_word[47]_AND_17_o|         |    1.088|         |         |
ANIM2/enable_word[48]_AND_15_o|         |    1.088|         |         |
ANIM2/enable_word[49]_AND_13_o|         |    1.088|         |         |
ANIM2/enable_word[4]_AND_103_o|         |    1.088|         |         |
ANIM2/enable_word[50]_AND_11_o|         |    1.088|         |         |
ANIM2/enable_word[51]_AND_9_o |         |    1.088|         |         |
ANIM2/enable_word[52]_AND_7_o |         |    1.088|         |         |
ANIM2/enable_word[53]_AND_5_o |         |    1.088|         |         |
ANIM2/enable_word[54]_AND_3_o |         |    1.088|         |         |
ANIM2/enable_word[55]_AND_1_o |         |    1.088|         |         |
ANIM2/enable_word[5]_AND_101_o|         |    1.088|         |         |
ANIM2/enable_word[6]_AND_99_o |         |    1.088|         |         |
ANIM2/enable_word[7]_AND_97_o |         |    1.088|         |         |
ANIM2/enable_word[8]_AND_95_o |         |    1.088|         |         |
ANIM2/enable_word[9]_AND_93_o |         |    1.088|         |         |
N0                            |         |    1.701|         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[0]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[10]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[11]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[12]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[13]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[14]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[15]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[16]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[17]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[18]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[19]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[1]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[20]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[21]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[22]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[23]_AND_65_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[24]_AND_63_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[25]_AND_61_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[26]_AND_59_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[27]_AND_57_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[28]_AND_55_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[29]_AND_53_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[2]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[30]_AND_51_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[31]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[32]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[33]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[34]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[35]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[36]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[37]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[38]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[39]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[3]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[40]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[41]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[42]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[43]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[44]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[45]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[46]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[47]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[48]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[49]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[4]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[50]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[51]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[52]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[53]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[54]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[55]_AND_1_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[5]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[6]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[7]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[8]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM2/enable_word[9]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/C_FD2/newClock
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
ANIM3/C_FD2/newClock           |    0.845|         |         |         |
ANIM3/enable_word[0]_AND_223_o |         |    1.088|         |         |
ANIM3/enable_word[10]_AND_203_o|         |    1.088|         |         |
ANIM3/enable_word[11]_AND_201_o|         |    1.088|         |         |
ANIM3/enable_word[12]_AND_199_o|         |    1.088|         |         |
ANIM3/enable_word[13]_AND_197_o|         |    1.088|         |         |
ANIM3/enable_word[14]_AND_195_o|         |    1.088|         |         |
ANIM3/enable_word[15]_AND_193_o|         |    1.088|         |         |
ANIM3/enable_word[16]_AND_191_o|         |    1.088|         |         |
ANIM3/enable_word[17]_AND_189_o|         |    1.088|         |         |
ANIM3/enable_word[18]_AND_187_o|         |    1.088|         |         |
ANIM3/enable_word[19]_AND_185_o|         |    1.088|         |         |
ANIM3/enable_word[1]_AND_221_o |         |    1.088|         |         |
ANIM3/enable_word[20]_AND_183_o|         |    1.088|         |         |
ANIM3/enable_word[21]_AND_181_o|         |    1.088|         |         |
ANIM3/enable_word[22]_AND_179_o|         |    1.088|         |         |
ANIM3/enable_word[23]_AND_177_o|         |    1.088|         |         |
ANIM3/enable_word[24]_AND_175_o|         |    1.088|         |         |
ANIM3/enable_word[25]_AND_173_o|         |    1.088|         |         |
ANIM3/enable_word[26]_AND_171_o|         |    1.088|         |         |
ANIM3/enable_word[27]_AND_169_o|         |    1.088|         |         |
ANIM3/enable_word[28]_AND_167_o|         |    1.088|         |         |
ANIM3/enable_word[29]_AND_165_o|         |    1.088|         |         |
ANIM3/enable_word[2]_AND_219_o |         |    1.088|         |         |
ANIM3/enable_word[30]_AND_163_o|         |    1.088|         |         |
ANIM3/enable_word[31]_AND_161_o|         |    1.088|         |         |
ANIM3/enable_word[32]_AND_159_o|         |    1.088|         |         |
ANIM3/enable_word[33]_AND_157_o|         |    1.088|         |         |
ANIM3/enable_word[34]_AND_155_o|         |    1.088|         |         |
ANIM3/enable_word[35]_AND_153_o|         |    1.088|         |         |
ANIM3/enable_word[36]_AND_151_o|         |    1.088|         |         |
ANIM3/enable_word[37]_AND_149_o|         |    1.088|         |         |
ANIM3/enable_word[38]_AND_147_o|         |    1.088|         |         |
ANIM3/enable_word[39]_AND_145_o|         |    1.088|         |         |
ANIM3/enable_word[3]_AND_217_o |         |    1.088|         |         |
ANIM3/enable_word[40]_AND_143_o|         |    1.088|         |         |
ANIM3/enable_word[41]_AND_141_o|         |    1.088|         |         |
ANIM3/enable_word[42]_AND_139_o|         |    1.088|         |         |
ANIM3/enable_word[43]_AND_137_o|         |    1.088|         |         |
ANIM3/enable_word[44]_AND_135_o|         |    1.088|         |         |
ANIM3/enable_word[45]_AND_133_o|         |    1.088|         |         |
ANIM3/enable_word[46]_AND_131_o|         |    1.088|         |         |
ANIM3/enable_word[47]_AND_129_o|         |    1.088|         |         |
ANIM3/enable_word[48]_AND_127_o|         |    1.088|         |         |
ANIM3/enable_word[49]_AND_125_o|         |    1.088|         |         |
ANIM3/enable_word[4]_AND_215_o |         |    1.088|         |         |
ANIM3/enable_word[50]_AND_123_o|         |    1.088|         |         |
ANIM3/enable_word[51]_AND_121_o|         |    1.088|         |         |
ANIM3/enable_word[52]_AND_119_o|         |    1.088|         |         |
ANIM3/enable_word[53]_AND_117_o|         |    1.088|         |         |
ANIM3/enable_word[54]_AND_115_o|         |    1.088|         |         |
ANIM3/enable_word[55]_AND_113_o|         |    1.088|         |         |
ANIM3/enable_word[5]_AND_213_o |         |    1.088|         |         |
ANIM3/enable_word[6]_AND_211_o |         |    1.088|         |         |
ANIM3/enable_word[7]_AND_209_o |         |    1.088|         |         |
ANIM3/enable_word[8]_AND_207_o |         |    1.088|         |         |
ANIM3/enable_word[9]_AND_205_o |         |    1.088|         |         |
N0                             |         |    1.701|         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[0]_AND_223_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[10]_AND_203_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[11]_AND_201_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[12]_AND_199_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[13]_AND_197_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[14]_AND_195_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[15]_AND_193_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[16]_AND_191_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[17]_AND_189_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[18]_AND_187_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[19]_AND_185_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[1]_AND_221_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[20]_AND_183_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[21]_AND_181_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[22]_AND_179_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[23]_AND_177_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[24]_AND_175_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[25]_AND_173_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[26]_AND_171_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[27]_AND_169_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[28]_AND_167_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[29]_AND_165_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[2]_AND_219_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[30]_AND_163_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[31]_AND_161_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[32]_AND_159_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[33]_AND_157_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[34]_AND_155_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[35]_AND_153_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[36]_AND_151_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[37]_AND_149_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[38]_AND_147_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[39]_AND_145_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[3]_AND_217_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[40]_AND_143_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[41]_AND_141_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[42]_AND_139_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[43]_AND_137_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[44]_AND_135_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[45]_AND_133_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[46]_AND_131_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[47]_AND_129_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[48]_AND_127_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[49]_AND_125_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[4]_AND_215_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[50]_AND_123_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[51]_AND_121_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[52]_AND_119_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[53]_AND_117_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[54]_AND_115_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[55]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[5]_AND_213_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[6]_AND_211_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[7]_AND_209_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[8]_AND_207_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM3/enable_word[9]_AND_205_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM4/C_FD2/newClock
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
ANIM4/C_FD2/newClock|    1.592|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM4/Mram__n0146
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
ANIM4/C_FD2/newClock|         |         |    0.949|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM4/Mram__n01461
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
ANIM4/C_FD2/newClock|         |         |    0.949|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM4/Mram__n01462
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
ANIM4/C_FD2/newClock|         |         |    0.949|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM4/Mram__n01463
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
ANIM4/C_FD2/newClock|         |         |    0.949|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM4/Mram__n01464
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
ANIM4/C_FD2/newClock|         |         |    0.949|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM4/Mram__n01465
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
ANIM4/C_FD2/newClock|         |         |    0.949|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM4/Mram__n01466
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
ANIM4/C_FD2/newClock|         |         |    0.949|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ANIM4/Mram__n01467
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
ANIM4/C_FD2/newClock|         |         |    0.949|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock N0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.613|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clockB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clockB         |    2.533|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 64.07 secs
 
--> 

Total memory usage is 404448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   77 (   0 filtered)
Number of infos    :    2 (   0 filtered)

