pr_debug	,	F_7
ENOMEM	,	V_30
of_clk_add_provider	,	F_24
clk_register	,	F_17
divider_save	,	V_59
csr	,	V_1
xgene_clk_pll	,	V_5
"Add %s clock PLL\n"	,	L_9
"csr-offset"	,	L_22
writel_relaxed	,	F_4
fvco	,	V_13
reg_clk_offset	,	V_49
hw	,	V_4
prate	,	V_60
"Unable to map resource %d for %s\n"	,	L_20
clk_lock	,	V_42
xgene_register_clk	,	F_38
nout	,	V_16
dev	,	V_21
"%s CSR RESET PADDR base 0x%016LX csr offset 0x%08X mask 0x%08X value 0x%08X\n"	,	L_12
of_clk_src_simple_get	,	V_43
lock	,	V_24
xgene_clk_disable	,	F_33
xgene_dev_parameters	,	V_61
xgene_register_clk_pll	,	F_13
init	,	V_27
clk	,	V_19
reg_csr_offset	,	V_51
"disabled"	,	L_2
rc	,	V_63
of_clk_get_parent_name	,	F_23
full_name	,	V_40
__func__	,	V_29
xgene_clk_pll_recalc_rate	,	F_8
pr_err	,	F_15
"%s: could register provider clk %s\n"	,	L_30
GFP_KERNEL	,	V_28
xgene_socpllclk_init	,	F_26
"clock-output-names"	,	L_8
device	,	V_20
reg_divider_offset	,	V_54
kfree	,	F_19
xgene_clk_round_rate	,	F_37
of_address_to_resource	,	F_41
flags	,	V_23
pll_type	,	V_38
"%s clock is %s\n"	,	L_15
device_node	,	V_35
"%s: could not register clk %s\n"	,	L_6
of_property_read_u32	,	F_42
xgene_pll_type	,	V_37
"enable-offset"	,	L_24
nref	,	V_15
"divider-width"	,	L_27
fref	,	V_12
clk_hw	,	V_3
"Unable to map CSR register for %s\n"	,	L_7
pll_offset	,	V_8
err	,	V_69
reg_divider_shift	,	V_55
i	,	V_67
"div-reg"	,	L_21
"%s: could not allocate APM clk\n"	,	L_5
num_parents	,	V_34
csr_reg	,	V_48
to_xgene_clk	,	F_29
pllclk	,	V_6
CLK_IS_ROOT	,	V_41
PLL_TYPE_SOC	,	V_44
"%s clock disabled\n"	,	L_13
xgene_clk_write	,	F_3
CLKR_RD	,	F_10
of_iomap	,	F_21
__init	,	T_4
divider_reg	,	V_53
xgene_clk_recalc_rate	,	F_35
"divider-shift"	,	L_28
ERR_PTR	,	F_16
parent_name	,	V_22
"%s clock checking\n"	,	L_14
xgene_clk	,	V_45
data	,	V_2
pclk	,	V_46
__iomem	,	T_2
xgene_pcppllclk_init	,	F_27
"%s pll %s\n"	,	L_1
"Add %s clock\n"	,	L_29
clk_init_data	,	V_26
xgene_clk_pll_ops	,	V_32
N_DIV_RD	,	F_9
"csr-mask"	,	L_23
u32	,	T_1
reg	,	V_7
clk_register_clkdev	,	F_25
"enable-mask"	,	L_25
of_device_is_available	,	F_40
res	,	V_66
resource	,	V_65
xgene_clk_read	,	F_1
CLKOD_RD	,	F_11
apmclk	,	V_25
xgene_pllclk_init	,	F_20
nfb	,	V_17
xgene_devclk_init	,	F_39
"no DTS register for %s\n"	,	L_19
"%s: could not register lookup clk %s\n"	,	L_18
spin_unlock_irqrestore	,	F_32
clk_name	,	V_39
readl_relaxed	,	F_2
ops	,	V_31
spin_lock_irqsave	,	F_30
reg_clk_mask	,	V_50
name	,	V_9
"divider-offset"	,	L_26
"%s clock enabled\n"	,	L_10
of_property_read_string	,	F_22
parameters	,	V_62
xgene_clk_ops	,	V_64
iounmap	,	F_43
PLL_TYPE_PCP	,	V_18
np	,	V_36
xgene_clk_is_enabled	,	F_34
parent_rate	,	V_11
kzalloc	,	F_14
param	,	V_47
rate	,	V_57
divider	,	V_58
xgene_clk_pll_is_enabled	,	F_5
map_res	,	V_68
"enabled"	,	L_3
xgene_clk_set_rate	,	F_36
xgene_clk_enable	,	F_28
"%s pll recalc rate %ld parent %ld\n"	,	L_4
"%s clock PADDR base 0x%016LX clk offset 0x%08X mask 0x%08X value 0x%08X\n"	,	L_11
"%s clock recalc rate %ld parent %ld\n"	,	L_16
REGSPEC_RESET_F1_MASK	,	V_10
reg_csr_mask	,	V_52
spinlock_t	,	T_3
pll	,	V_14
parent_names	,	V_33
to_xgene_clk_pll	,	F_6
"%s clock set rate %ld\n"	,	L_17
reg_divider_width	,	V_56
__pa	,	F_31
CLKF_RD	,	F_12
IS_ERR	,	F_18
