
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a LatticeXP2 -p LFXP2-8E -t TQFP144 -s 5 -oc Commercial
     fpga_implementation.ngd -o fpga_implementation_map.ncd -pr
     fpga_implementation.prf -mp fpga_implementation.mrp -lpf
     C:/#work/galvano/design/app/fpga/implementation/fpga_implementation.lpf
     -lpf C:/#work/galvano/design/app/fpga/fpga.lpf -gui -msgset
     C:/#work/galvano/design/app/fpga/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFXP2-8ETQFP144
Target Performance:   5
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.7.0.96.1
Mapped on:  10/23/18  00:35:46

Design Summary
--------------

   Number of registers:    946 out of  6564 (14%)
      PFU registers:          946 out of  6264 (15%)
      PIO registers:            0 out of   300 (0%)
   Number of SLICEs:       897 out of  4176 (21%)
      SLICEs as Logic/ROM:    897 out of  4176 (21%)
      SLICEs as RAM:            0 out of   756 (0%)
      SLICEs as Carry:        203 out of  4176 (5%)
   Number of LUT4s:        1204 out of  8352 (14%)
      Number used as logic LUTs:        798
      Number used as distributed RAM:     0
      Number used as ripple logic:      406
      Number used as shift registers:     0
   Number of PIO sites used: 35 out of 100 (35%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of block RAMs:  2 out of 12 (17%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          3
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------

                                    Page 1




Design:  top                                           Date:  10/23/18  00:35:46

Design Summary (cont)
---------------------
   Number of Used DSP Sites:  6 out of 32 (18 %)
   Number of clocks:  4
     Net clk2: 281 loads, 281 rising, 0 falling (Driver: pll_u1/PLLInst_0 )
     Net clk_in_c: 24 loads, 24 rising, 0 falling (Driver: PIO clk_in )
     Net clk1: 170 loads, 143 rising, 27 falling (Driver: pll_u1/PLLInst_0 )
     Net xi_data_15__I_0/word_clk: 60 loads, 60 rising, 0 falling (Driver:
     xi_data_15__I_0/word_clk_78 )
   Number of Clock Enables:  63
     Net clk2_enable_284: 8 loads, 8 LSLICEs
     Net clk_in_c_enable_33: 3 loads, 3 LSLICEs
     Net clk2_enable_377: 8 loads, 8 LSLICEs
     Net clk_in_c_enable_37: 4 loads, 4 LSLICEs
     Net clk_in_c_enable_28: 15 loads, 15 LSLICEs
     Net ydac_rst_c: 29 loads, 29 LSLICEs
     Net clk1_enable_64: 27 loads, 27 LSLICEs
     Net clk1_enable_71: 4 loads, 4 LSLICEs
     Net clk1_enable_115: 23 loads, 23 LSLICEs
     Net xp_adc_u1/clk1_enable_131: 10 loads, 10 LSLICEs
     Net xdac_u1/clk1_enable_86: 9 loads, 9 LSLICEs
     Net xdac_u1/clk1_enable_145: 1 loads, 1 LSLICEs
     Net ydac_u1/clk1_enable_143: 9 loads, 9 LSLICEs
     Net ydac_u1/clk1_enable_144: 1 loads, 1 LSLICEs
     Net uart_u1/clk2_enable_238: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_263: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_21: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_34: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_28: 1 loads, 1 LSLICEs
     Net uart_u1/clk2_enable_366: 32 loads, 32 LSLICEs
     Net uart_u1/clk2_enable_45: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_291: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_53: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_61: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_69: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_77: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_85: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_93: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_101: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_109: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_117: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_125: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_249: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_206: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_173: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_141: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_157: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_189: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_230: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_133: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_149: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_369: 1 loads, 1 LSLICEs
     Net uart_u1/clk2_enable_165: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_266: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_274: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_181: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_198: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_215: 4 loads, 4 LSLICEs

                                    Page 2




Design:  top                                           Date:  10/23/18  00:35:46

Design Summary (cont)
---------------------
     Net uart_u1/clk2_enable_257: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_426: 5 loads, 5 LSLICEs
     Net uart_u1/clk2_enable_422: 5 loads, 5 LSLICEs
     Net uart_u1/clk2_enable_425: 2 loads, 2 LSLICEs
     Net uart_u1/clk2_enable_427: 6 loads, 6 LSLICEs
     Net uart_u1/clk2_enable_421: 1 loads, 1 LSLICEs
     Net uart_u1/clk2_enable_240: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_428: 6 loads, 6 LSLICEs
     Net uart_u1/clk2_enable_423: 5 loads, 5 LSLICEs
     Net uart_u1/clk2_enable_424: 3 loads, 3 LSLICEs
     Net uart_u1/u1/fcnt_en: 5 loads, 5 LSLICEs
     Net uart_u1/u1/wren_i: 7 loads, 5 LSLICEs
     Net uart_u1/u1/rden_i: 7 loads, 5 LSLICEs
     Net xi_data_15__I_0/clk1_enable_5: 1 loads, 1 LSLICEs
     Net yp_adc_u1/clk1_enable_18: 2 loads, 2 LSLICEs
   Number of LSRs:  23
     Net u_state_3__N_1889: 1 loads, 1 LSLICEs
     Net n17031: 2 loads, 0 LSLICEs
     Net cfg_done_N_40: 22 loads, 22 LSLICEs
     Net xp_adc_u1/state_3__N_975: 9 loads, 9 LSLICEs
     Net xp_adc_u1/cfgdata_31_N_856_28: 1 loads, 1 LSLICEs
     Net xp_adc_u1/cfgdata_31_N_856_19: 1 loads, 1 LSLICEs
     Net xp_adc_u1/n16637: 1 loads, 1 LSLICEs
     Net xdac_u1/bit_cnt_3__N_1117: 12 loads, 12 LSLICEs
     Net ydac_u1/bit_cnt_3__N_1117: 12 loads, 12 LSLICEs
     Net uart_u1/tx_state_2__N_2008: 1 loads, 1 LSLICEs
     Net uart_u1/u_state_1: 1 loads, 1 LSLICEs
     Net uart_u1/n11642: 5 loads, 5 LSLICEs
     Net uart_u1/n10786: 5 loads, 5 LSLICEs
     Net uart_u1/n11168: 5 loads, 5 LSLICEs
     Net uart_u1/n10814: 6 loads, 6 LSLICEs
     Net uart_u1/n13214: 6 loads, 6 LSLICEs
     Net uart_u1/n13112: 5 loads, 5 LSLICEs
     Net xi_data_15__I_0/DATA_15_N_651_0: 8 loads, 8 LSLICEs
     Net xi_data_15__I_0/n16642: 3 loads, 3 LSLICEs
     Net yp_adc_u1/state_3__N_975: 9 loads, 9 LSLICEs
     Net yp_adc_u1/cfgdata_31_N_856_28: 1 loads, 1 LSLICEs
     Net yp_adc_u1/cfgdata_31_N_856_19: 1 loads, 1 LSLICEs
     Net yp_adc_u1/n16639: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC_net: 242 loads
     Net uart_u1/rx_msg_31_N_1574_3: 133 loads
     Net xp_adc_u1/state_1: 70 loads
     Net uart_u1/rx_msg_31_N_1574_4: 69 loads
     Net xp_adc_u1/n4: 57 loads
     Net uart_u1/rx_msg_31_N_1574_5: 45 loads
     Net uart_u1/tx_bit_cnt_0: 42 loads
     Net uart_u1/n16623: 40 loads
     Net yp_adc_u1/state_1: 37 loads
     Net u_state_3__N_1889: 34 loads




   Number of warnings:  35

                                    Page 3




Design:  top                                           Date:  10/23/18  00:35:46

 (cont)
-------
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(8): Semantic error in
     "IOBUF PORT "xy_clk" IO_TYPE=LVCMOS33 ;": Port "xy_clk" does not exist in
     the design. This preference has been disabled.
WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(9): Semantic error in
     "IOBUF PORT "XY_sync" IO_TYPE=LVCMOS33 ;": Port "XY_sync" does not exist in
     the design. This preference has been disabled.
WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(10): Semantic error in
     "IOBUF PORT "xy_x" IO_TYPE=LVCMOS33 ;": Port "xy_x" does not exist in the
     design. This preference has been disabled.
WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(11): Semantic error in
     "IOBUF PORT "xy_y" IO_TYPE=LVCMOS33 ;": Port "xy_y" does not exist in the
     design. This preference has been disabled.
WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(46): Semantic error in
     "IOBUF PORT "xpadc_rvs" IO_TYPE=LVCMOS33 ;": Port "xpadc_rvs" does not
     exist in the design. This preference has been disabled.
WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(60): Semantic error in
     "IOBUF PORT "uart_rx2" IO_TYPE=LVCMOS33 ;": Port "uart_rx2" does not exist
     in the design. This preference has been disabled.
WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(61): Semantic error in
     "IOBUF PORT "ydac_sdo" IO_TYPE=LVCMOS33 ;": Port "ydac_sdo" does not exist
     in the design. This preference has been disabled.
WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(63): Semantic error in
     "IOBUF PORT "xpadc_sdo1" IO_TYPE=LVCMOS33 ;": Port "xpadc_sdo1" does not
     exist in the design. This preference has been disabled.
WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(64): Semantic error in
     "IOBUF PORT "temp_data" IO_TYPE=LVCMOS33 ;": Port "temp_data" does not
     exist in the design. This preference has been disabled.
WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(65): Semantic error in
     "IOBUF PORT "xdac_sdo" IO_TYPE=LVCMOS33 ;": Port "xdac_sdo" does not exist
     in the design. This preference has been disabled.
WARNING - map: C:/#work/galvano/design/app/fpga/fpga.lpf(87): Semantic error in
     "IOBUF PORT "yidac_mdat" IO_TYPE=LVCMOS33 ;": Port "yidac_mdat" does not
     exist in the design. This preference has been disabled.
WARNING - map: Preference parsing results:  11 semantic errors detected.
WARNING - map: input pad net 'xy_sync' has no legal load.
WARNING - map: input pad net 'xy_clk' has no legal load.
WARNING - map: input pad net 'xy_x' has no legal load.
WARNING - map: input pad net 'xy_y' has no legal load.
WARNING - map: input pad net 'yiadc_mdat' has no legal load.
WARNING - map: input pad net 'xpadc_sdo1' has no legal load.
WARNING - map: input pad net 'xpadc_rvs' has no legal load.
WARNING - map: input pad net 'xdac_sdo' has no legal load.
WARNING - map: input pad net 'ydac_sdo' has no legal load.
WARNING - map: input pad net 'temp_data' has no legal load.
WARNING - map: input pad net 'uart_rx2' has no legal load.
WARNING - map: IO buffer missing for top level port xy_sync...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port xy_clk...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port xy_x...logic will be

                                    Page 4




Design:  top                                           Date:  10/23/18  00:35:46

Design Errors/Warnings (cont)
-----------------------------
     discarded.
WARNING - map: IO buffer missing for top level port xy_y...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port yiadc_mdat...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port xpadc_sdo1...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port xpadc_rvs...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port xdac_sdo...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port ydac_sdo...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port temp_data...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port uart_rx2...logic will be
     discarded.
WARNING - map: There are semantic errors in the preference file
     C:/#work/galvano/design/app/fpga/fpga.lpf.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| ydac_cs             | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ydac_rst            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ydac_ldac           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xdac_sdi            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xdac_sck            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xdac_rstsel         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xdac_ldac           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xdac_cs             | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xdac_rst            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ypadc_rvs           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ypadc_sdo1          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ypadc_sdo0          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ypadc_sdi           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ypadc_sck           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ypadc_rst           | OUTPUT    | LVCMOS33  |            |            |

                                    Page 5




Design:  top                                           Date:  10/23/18  00:35:46

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+------------+
| ypadc_cs            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xpadc_sdi           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xpadc_sck           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xpadc_rst           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xpadc_cs            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| yiadc_clkin         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xiadc_clkin         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xy_status           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| cfg_done            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| uart_rx1            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xpadc_sdo0          | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| xiadc_mdat          | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| clk_in              | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| uart_tx2            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| uart_tx1            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| temp_clk            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| temp_cs             | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ydac_sdi            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ydac_sck            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ydac_rstsel         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

Removed logic
-------------

Signal yp_adc_u1/n22 was merged into signal yp_adc_u1/reg_cfg_cnt_3
Signal uart_u1/u1/wren_i_inv was merged into signal uart_u1/u1/wren_i
Signal uart_u1/u1/rden_i_inv was merged into signal uart_u1/u1/rden_i
Signal uart_u1/u1/invout_0 was merged into signal uart_u1/empty
Signal uart_u1/u1/invout_1 was merged into signal uart_u1/full
Signal uart_u1/n10776 was merged into signal uart_u1/tx_state_2__N_2008
Signal uart_u1/sys_rstn_N_889 was merged into signal n17031
Signal uart_u1/n5 was merged into signal u_state_3__N_1889
Signal xp_adc_u1/n22 was merged into signal xp_adc_u1/reg_cfg_cnt_3
Signal mclk1_N_406 was merged into signal clk1
Signal n17022 undriven or does not drive anything - clipped.

                                    Page 6




Design:  top                                           Date:  10/23/18  00:35:46

Removed logic (cont)
--------------------
Signal yp_adc_u1/clk_cnt_5256_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal yp_adc_u1/clk_cnt_5256_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal yp_adc_u1/clk_cnt_5256_add_4_17/S1 undriven or does not drive anything -
     clipped.
Signal yp_adc_u1/clk_cnt_5256_add_4_17/CO undriven or does not drive anything -
     clipped.
Signal xi_data_15__I_0/acc1_5248_5393_add_4_16/CO undriven or does not drive
     anything - clipped.
Signal xi_data_15__I_0/add_5791_18/S1 undriven or does not drive anything -
     clipped.
Signal xi_data_15__I_0/add_5791_18/CO undriven or does not drive anything -
     clipped.
Signal xi_data_15__I_0/diff3_res1_add_4_2/S0 undriven or does not drive anything
     - clipped.
Signal xi_data_15__I_0/diff3_res1_add_4_2/CI undriven or does not drive anything
     - clipped.
Signal xi_data_15__I_0/acc2_5249_5392_add_4_16/CO undriven or does not drive
     anything - clipped.
Signal xi_data_15__I_0/acc3_5250_5391_add_4_2/S0 undriven or does not drive
     anything - clipped.
Signal xi_data_15__I_0/acc3_5250_5391_add_4_2/CI undriven or does not drive
     anything - clipped.
Signal xi_data_15__I_0/diff3_res1_add_4_18/S1 undriven or does not drive
     anything - clipped.
Signal xi_data_15__I_0/diff3_res1_add_4_18/CO undriven or does not drive
     anything - clipped.
Signal xi_data_15__I_0/add_5796_2/S0 undriven or does not drive anything -
     clipped.
Signal xi_data_15__I_0/add_5796_2/CI undriven or does not drive anything -
     clipped.
Signal xi_data_15__I_0/acc1_5248_5393_add_4_2/S0 undriven or does not drive
     anything - clipped.
Signal xi_data_15__I_0/acc1_5248_5393_add_4_2/CI undriven or does not drive
     anything - clipped.
Signal xi_data_15__I_0/acc3_5250_5391_add_4_16/CO undriven or does not drive
     anything - clipped.
Signal xi_data_15__I_0/add_5796_18/S1 undriven or does not drive anything -
     clipped.
Signal xi_data_15__I_0/add_5796_18/CO undriven or does not drive anything -
     clipped.
Signal xi_data_15__I_0/word_count_5251_5252_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal xi_data_15__I_0/word_count_5251_5252_add_4_1/CI undriven or does not
     drive anything - clipped.
Signal xi_data_15__I_0/add_5791_2/S0 undriven or does not drive anything -
     clipped.
Signal xi_data_15__I_0/add_5791_2/CI undriven or does not drive anything -
     clipped.
Signal xi_data_15__I_0/word_count_5251_5252_add_4_5/CO undriven or does not
     drive anything - clipped.
Signal xi_data_15__I_0/acc2_5249_5392_add_4_2/S0 undriven or does not drive
     anything - clipped.
Signal xi_data_15__I_0/acc2_5249_5392_add_4_2/CI undriven or does not drive
     anything - clipped.

                                    Page 7




Design:  top                                           Date:  10/23/18  00:35:46

Removed logic (cont)
--------------------
Signal uart_u1/u1/r_ctr_4/CO undriven or does not drive anything - clipped.
Signal uart_u1/u1/r_ctr_cia/S1 undriven or does not drive anything - clipped.
Signal uart_u1/u1/r_ctr_cia/S0 undriven or does not drive anything - clipped.
Signal uart_u1/u1/w_ctr_4/CO undriven or does not drive anything - clipped.
Signal uart_u1/u1/w_ctr_cia/S1 undriven or does not drive anything - clipped.
Signal uart_u1/u1/w_ctr_cia/S0 undriven or does not drive anything - clipped.
Signal uart_u1/u1/a1/S1 undriven or does not drive anything - clipped.
Signal uart_u1/u1/a1/C1 undriven or does not drive anything - clipped.
Signal uart_u1/u1/g_cmp_ci_a/S1 undriven or does not drive anything - clipped.
Signal uart_u1/u1/g_cmp_ci_a/S0 undriven or does not drive anything - clipped.
Signal uart_u1/u1/a0/S1 undriven or does not drive anything - clipped.
Signal uart_u1/u1/a0/C1 undriven or does not drive anything - clipped.
Signal uart_u1/u1/e_cmp_ci_a/S1 undriven or does not drive anything - clipped.
Signal uart_u1/u1/e_cmp_ci_a/S0 undriven or does not drive anything - clipped.
Signal uart_u1/u1/bdcnt_bctr_4/CO undriven or does not drive anything - clipped.
     
Signal uart_u1/u1/bdcnt_bctr_cia/S1 undriven or does not drive anything -
     clipped.
Signal uart_u1/u1/bdcnt_bctr_cia/S0 undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_reg_addr_5266_5390_add_4_5/CO undriven or does not drive
     anything - clipped.
Signal uart_u1/rx_cmd_5267_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_cmd_5267_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_reg_data_5268_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_reg_data_5268_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_reg_data_5268_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_reg_data_5268_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_cmd_5267_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_cmd_5267_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal uart_u1/tx_freq_cnt_5261_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal uart_u1/tx_freq_cnt_5261_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal uart_u1/tx_freq_cnt_5261_add_4_11/S1 undriven or does not drive anything
     - clipped.
Signal uart_u1/tx_freq_cnt_5261_add_4_11/CO undriven or does not drive anything
     - clipped.
Signal uart_u1/add_2499_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal uart_u1/add_2499_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal uart_u1/add_4700_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal uart_u1/add_4700_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal uart_u1/add_2499_add_4_9/S1 undriven or does not drive anything -
     clipped.

                                    Page 8




Design:  top                                           Date:  10/23/18  00:35:46

Removed logic (cont)
--------------------
Signal uart_u1/add_2499_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal uart_u1/add_4700_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal uart_u1/add_4700_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_freq_cnt_5262_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_freq_cnt_5262_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_freq_cnt_5262_add_4_11/S1 undriven or does not drive anything
     - clipped.
Signal uart_u1/rx_freq_cnt_5262_add_4_11/CO undriven or does not drive anything
     - clipped.
Signal uart_u1/rx_bit_cnt_5263_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_bit_cnt_5263_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_bit_cnt_5263_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_bit_cnt_5263_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal uart_u1/rx_byte_cnt_5264_5265_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal uart_u1/rx_byte_cnt_5264_5265_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal uart_u1/rx_byte_cnt_5264_5265_add_4_3/S1 undriven or does not drive
     anything - clipped.
Signal uart_u1/rx_byte_cnt_5264_5265_add_4_3/CO undriven or does not drive
     anything - clipped.
Signal uart_u1/rx_reg_addr_5266_5390_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal uart_u1/rx_reg_addr_5266_5390_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal xpos_pid_u1/add_5244_add_4_15/CO undriven or does not drive anything -
     clipped.
Signal xpos_pid_u1/add_4652_add_4_2/S0 undriven or does not drive anything -
     clipped.
Signal xpos_pid_u1/add_4652_add_4_2/CI undriven or does not drive anything -
     clipped.
Signal xpos_pid_u1/add_4652_add_4_12/CO undriven or does not drive anything -
     clipped.
Signal xpos_pid_u1/add_5244_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal xpos_pid_u1/add_5244_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal add_6_add_4_1/S0 undriven or does not drive anything - clipped.
Signal add_6_add_4_1/CI undriven or does not drive anything - clipped.
Signal xp_adc_u1/clk_cnt_5254_add_4_17/S1 undriven or does not drive anything -
     clipped.
Signal xp_adc_u1/clk_cnt_5254_add_4_17/CO undriven or does not drive anything -
     clipped.
Signal xp_adc_u1/clk_cnt_5254_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal xp_adc_u1/clk_cnt_5254_add_4_1/CI undriven or does not drive anything -
     clipped.

                                    Page 9




Design:  top                                           Date:  10/23/18  00:35:46

Removed logic (cont)
--------------------
Signal pll_u1/PLLInst_0/CLKINTFB undriven or does not drive anything - clipped.
Signal pll_u1/PLLInst_0/CLKOK undriven or does not drive anything - clipped.
Signal add_10162_2/S1 undriven or does not drive anything - clipped.
Signal add_10162_2/S0 undriven or does not drive anything - clipped.
Signal add_10162_2/CI undriven or does not drive anything - clipped.
Signal add_10162_4/S1 undriven or does not drive anything - clipped.
Signal add_10162_4/S0 undriven or does not drive anything - clipped.
Signal add_6_add_4_33/S1 undriven or does not drive anything - clipped.
Signal add_6_add_4_33/CO undriven or does not drive anything - clipped.
Signal add_10162_6/S1 undriven or does not drive anything - clipped.
Signal add_10162_6/S0 undriven or does not drive anything - clipped.
Signal add_10162_8/S1 undriven or does not drive anything - clipped.
Signal add_10162_8/S0 undriven or does not drive anything - clipped.
Signal add_10162_10/S1 undriven or does not drive anything - clipped.
Signal add_10162_10/S0 undriven or does not drive anything - clipped.
Signal add_10162_12/S1 undriven or does not drive anything - clipped.
Signal add_10162_12/S0 undriven or does not drive anything - clipped.
Signal add_10162_14/S1 undriven or does not drive anything - clipped.
Signal add_10162_14/S0 undriven or does not drive anything - clipped.
Signal add_10162_16/S1 undriven or does not drive anything - clipped.
Signal add_10162_16/S0 undriven or does not drive anything - clipped.
Signal add_10162_18/S1 undriven or does not drive anything - clipped.
Signal add_10162_18/S0 undriven or does not drive anything - clipped.
Signal add_10162_20/S1 undriven or does not drive anything - clipped.
Signal add_10162_20/S0 undriven or does not drive anything - clipped.
Signal add_10162_22/S1 undriven or does not drive anything - clipped.
Signal add_10162_22/S0 undriven or does not drive anything - clipped.
Signal add_10162_24/S1 undriven or does not drive anything - clipped.
Signal add_10162_24/S0 undriven or does not drive anything - clipped.
Signal add_10162_26/S1 undriven or does not drive anything - clipped.
Signal add_10162_26/S0 undriven or does not drive anything - clipped.
Signal add_10162_28/S0 undriven or does not drive anything - clipped.
Signal add_10162_28/CO undriven or does not drive anything - clipped.
Signal add_10163_2/S1 undriven or does not drive anything - clipped.
Signal add_10163_2/S0 undriven or does not drive anything - clipped.
Signal add_10163_2/CI undriven or does not drive anything - clipped.
Signal add_10163_4/S1 undriven or does not drive anything - clipped.
Signal add_10163_4/S0 undriven or does not drive anything - clipped.
Signal add_10163_6/S1 undriven or does not drive anything - clipped.
Signal add_10163_6/S0 undriven or does not drive anything - clipped.
Signal add_10163_8/S1 undriven or does not drive anything - clipped.
Signal add_10163_8/S0 undriven or does not drive anything - clipped.
Signal add_10163_10/S1 undriven or does not drive anything - clipped.
Signal add_10163_10/S0 undriven or does not drive anything - clipped.
Signal add_10163_12/S1 undriven or does not drive anything - clipped.
Signal add_10163_12/S0 undriven or does not drive anything - clipped.
Signal add_10163_14/S1 undriven or does not drive anything - clipped.
Signal add_10163_14/S0 undriven or does not drive anything - clipped.
Signal add_10163_16/S1 undriven or does not drive anything - clipped.
Signal add_10163_16/S0 undriven or does not drive anything - clipped.
Signal add_10163_18/S1 undriven or does not drive anything - clipped.
Signal add_10163_18/S0 undriven or does not drive anything - clipped.
Signal add_10163_20/S1 undriven or does not drive anything - clipped.
Signal add_10163_20/S0 undriven or does not drive anything - clipped.
Signal add_10163_22/S1 undriven or does not drive anything - clipped.
Signal add_10163_22/S0 undriven or does not drive anything - clipped.

                                   Page 10




Design:  top                                           Date:  10/23/18  00:35:46

Removed logic (cont)
--------------------
Signal add_10163_24/S0 undriven or does not drive anything - clipped.
Signal add_10163_24/CO undriven or does not drive anything - clipped.
Block yp_adc_u1/i10217_3_lut_4_lut_1_lut was optimized away.
Block uart_u1/u1/INV_0 was optimized away.
Block uart_u1/u1/INV_1 was optimized away.
Block uart_u1/u1/INV_2 was optimized away.
Block uart_u1/u1/INV_3 was optimized away.
Block uart_u1/i7588_1_lut was optimized away.
Block uart_u1/sys_rstn_I_0_1_lut was optimized away.
Block uart_u1/i5_1_lut was optimized away.
Block xp_adc_u1/i10189_3_lut_4_lut_1_lut was optimized away.
Block pll_u1/i13267 was optimized away.
Block m0_lut was optimized away.

Memory Usage
------------

    
         
    INFO: Design contains EBR with ASYNC Reset Mode that has a limitation:
    The use of the EBR block asynchronous reset requires that certain timing
    be met between the clock and the reset within the memory block. 
    See the device specific data sheet for additional details.




    
         
    INFO: Design contains pre-loadable EBR during configuration that has a
         requirement:
    Since the GSR is disabled for the EBR, make sure write enable and chip
    enable are inactive during wake-up, so that the pre-loaded initialization
    values will not be corrupted during wake-up state.




/uart_u1/u1:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 37
    PFU Registers: 32
    -Contains EBR pdp_ram_0_0_1:  TYPE= PDPW16KB,  Width= 36,  Depth_R= 512,
         Depth_W= 512,  REGMODE= NOREG,  RESETMODE= ASYNC,  GSR= DISABLED,
         MEM_INIT_FILE= ,  MEM_LPC_FILE= uart_fifo.lpc
    -Contains EBR pdp_ram_0_1_0:  TYPE= PDPW16KB,  Width= 28,  Depth_R= 512,
         Depth_W= 512,  REGMODE= NOREG,  RESETMODE= ASYNC,  GSR= DISABLED,
         MEM_INIT_FILE= ,  MEM_LPC_FILE= uart_fifo.lpc

DSP Component Details
---------------------


     . MULT18X18B  xpos_pid_u1/mult_137:


                                   Page 11




Design:  top                                           Date:  10/23/18  00:35:46

DSP Component Details (cont)
----------------------------
     Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

             Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

             Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

     . MULT18X18B  xpos_pid_u1/mult_136:

     Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

             Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

             Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

     . MULT18X18B  xpos_pid_u1/mult_138:

     Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------

                                   Page 12




Design:  top                                           Date:  10/23/18  00:35:46

DSP Component Details (cont)
----------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

             Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

             Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                pll_u1/PLLInst_0
  PLL Type:                                         EPLLD
  Input Clock:                             PIN      clk_in_c
  Output Clock(P):                         NODE     clk2
  Output Clock(S):                         NODE     clk1
  Output Clock(K):                                  NONE
  PLL Feedback Signal:                     NODE     clk2
  PLL Reset Signal:                                 NONE
  PLL K Divider Reset Signal:                       NONE
  PLL LOCK Signal:                         NODE     pll_locked
  Dynamic Phase Adjust Input 0:                     NONE
  Dynamic Phase Adjust Input 1:                     NONE
  Dynamic Phase Adjust Input 2:                     NONE
  Dynamic Phase Adjust Input 3:                     NONE
  Dynamic Duty Adjust Input 0:                      NONE
  Dynamic Duty Adjust Input 1:                      NONE
  Dynamic Duty Adjust Input 2:                      NONE
  Dynamic Duty Adjust Input 3:                      NONE
  Input Clock Frequency (MHz):                      20.0000
  Output Clock(P) Frequency (MHz):                  50.0000
  Output Clock(K) Frequency (MHz):                  NA
  Output Clock(P) Actual Frequency:                 50.0000
  CLKOP BYPASS:                                     DISABLED
  CLKOS BYPASS:                                     ENABLED
  CLKOK BYPASS:                                     DISABLED
  CLKI Divider:                                     2
  CLKFB Divider:                                    5
  CLKOP Divider:                                    16
  CLKOK Divider:                                    10
  CLKOS Phase Shift (degree):                       0.0
  CLKOS Duty Cycle (*1/16):                         8
  Phase_Duty Control:                               STATIC

                                   Page 13




Design:  top                                           Date:  10/23/18  00:35:46

PLL/DLL Summary (cont)
----------------------
  FB_MODE:                                          NONE

ASIC Components
---------------

Instance Name: pll_u1/PLLInst_0
         Type: EPLLD
Instance Name: xpos_pid_u1/mult_137
         Type: MULT18X18B
Instance Name: xpos_pid_u1/mult_136
         Type: MULT18X18B
Instance Name: xpos_pid_u1/mult_138
         Type: MULT18X18B
Instance Name: uart_u1/u1/pdp_ram_0_0_1
         Type: PDPW16KB
Instance Name: uart_u1/u1/pdp_ram_0_1_0
         Type: PDPW16KB

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'n17031'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'n17031' via the GSR component.

     Type and number of components of the type: 
   Register = 623 
   PDPW16KB = 2, MULT18X18B = 3 

     Type and instance name of component: 
   Register : pll_locked_dly_i0
   Register : u0_msg__i6
   Register : u0_msg__i5
   Register : u0_msg__i4
   Register : u0_msg__i3
   Register : u0_msg__i2
   Register : u0_msg__i1
   Register : pll_locked_dly_i1
   Register : sys_rstn_58
   Register : u1_msg__i16
   Register : u1_msg__i15
   Register : u1_msg__i14
   Register : u1_msg__i13

                                   Page 14




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : u1_msg__i12
   Register : u1_msg__i11
   Register : u1_msg__i10
   Register : sys_rstn_cnt__i0
   Register : u0_msg__i16
   Register : u0_msg__i15
   Register : u0_msg__i14
   Register : u0_msg__i13
   Register : u0_msg__i12
   Register : u0_msg__i11
   Register : u0_msg__i10
   Register : u0_msg__i9
   Register : u0_msg__i8
   Register : u0_msg__i7
   Register : u1_msg__i1
   Register : u1_msg__i9
   Register : u1_msg__i8
   Register : u1_msg__i7
   Register : u1_msg__i6
   Register : u1_msg__i5
   Register : u1_msg__i4
   Register : u1_msg__i3
   Register : u1_msg__i2
   Register : sys_rstn_cnt__i31
   Register : sys_rstn_cnt__i30
   Register : sys_rstn_cnt__i29
   Register : sys_rstn_cnt__i28
   Register : sys_rstn_cnt__i27
   Register : sys_rstn_cnt__i26
   Register : sys_rstn_cnt__i25
   Register : sys_rstn_cnt__i24
   Register : sys_rstn_cnt__i23
   Register : sys_rstn_cnt__i22
   Register : sys_rstn_cnt__i21
   Register : sys_rstn_cnt__i20
   Register : sys_rstn_cnt__i19
   Register : sys_rstn_cnt__i18
   Register : sys_rstn_cnt__i17
   Register : sys_rstn_cnt__i16
   Register : sys_rstn_cnt__i15
   Register : sys_rstn_cnt__i14
   Register : sys_rstn_cnt__i13
   Register : sys_rstn_cnt__i12
   Register : sys_rstn_cnt__i11
   Register : sys_rstn_cnt__i10
   Register : sys_rstn_cnt__i9
   Register : sys_rstn_cnt__i8
   Register : sys_rstn_cnt__i7
   Register : sys_rstn_cnt__i6
   Register : sys_rstn_cnt__i5
   Register : sys_rstn_cnt__i4
   Register : sys_rstn_cnt__i3
   Register : sys_rstn_cnt__i2
   Register : sys_rstn_cnt__i1
   Register : sys_rstn_58_rep_243
   Register : sys_rstn_58_rep_242

                                   Page 15




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : sys_rstn_58_rep_240
   Register : sys_rstn_58_rep_239
   Register : xp_adc_u1/readout_i0_i0
   Register : xp_adc_u1/dout_i0_i0
   Register : xp_adc_u1/reg_cfg_cnt_5253__i0
   Register : xp_adc_u1/reg_cfg_data_i0_i31
   Register : xp_adc_u1/reg_cfg_data_i0_i30
   Register : xp_adc_u1/reg_cfg_data_i0_i29
   Register : xp_adc_u1/reg_cfg_data_i0_i28
   Register : xp_adc_u1/reg_cfg_data_i0_i27
   Register : xp_adc_u1/reg_cfg_data_i0_i26
   Register : xp_adc_u1/reg_cfg_data_i0_i25
   Register : xp_adc_u1/reg_cfg_data_i0_i24
   Register : xp_adc_u1/reg_cfg_cnt_5253__i3
   Register : xp_adc_u1/reg_cfg_cnt_5253__i2
   Register : xp_adc_u1/reg_cfg_cnt_5253__i1
   Register : xp_adc_u1/reg_cfg_data_i0_i23
   Register : xp_adc_u1/reg_cfg_data_i0_i22
   Register : xp_adc_u1/reg_cfg_data_i0_i21
   Register : xp_adc_u1/reg_cfg_data_i0_i20
   Register : xp_adc_u1/reg_cfg_data_i0_i19
   Register : xp_adc_u1/reg_cfg_data_i0_i18
   Register : xp_adc_u1/reg_cfg_data_i0_i17
   Register : xp_adc_u1/reg_cfg_data_i0_i16
   Register : xp_adc_u1/reg_cfg_data_i0_i15
   Register : xp_adc_u1/reg_cfg_data_i0_i14
   Register : xp_adc_u1/reg_cfg_data_i0_i13
   Register : xp_adc_u1/reg_cfg_data_i0_i12
   Register : xp_adc_u1/reg_cfg_data_i0_i11
   Register : xp_adc_u1/reg_cfg_data_i0_i10
   Register : xp_adc_u1/reg_cfg_data_i0_i9
   Register : xp_adc_u1/reg_cfg_data_i0_i8
   Register : xp_adc_u1/reg_cfg_data_i0_i7
   Register : xp_adc_u1/reg_cfg_data_i0_i6
   Register : xp_adc_u1/reg_cfg_data_i0_i5
   Register : xp_adc_u1/reg_cfg_data_i0_i4
   Register : xp_adc_u1/reg_cfg_data_i0_i3
   Register : xp_adc_u1/reg_cfg_data_i0_i2
   Register : xp_adc_u1/reg_cfg_data_i0_i1
   Register : xp_adc_u1/readout_i0_i31
   Register : xp_adc_u1/readout_i0_i30
   Register : xp_adc_u1/readout_i0_i29
   Register : xp_adc_u1/readout_i0_i28
   Register : xp_adc_u1/readout_i0_i27
   Register : xp_adc_u1/readout_i0_i26
   Register : xp_adc_u1/readout_i0_i25
   Register : xp_adc_u1/readout_i0_i24
   Register : xp_adc_u1/readout_i0_i23
   Register : xp_adc_u1/readout_i0_i22
   Register : xp_adc_u1/readout_i0_i21
   Register : xp_adc_u1/readout_i0_i20
   Register : xp_adc_u1/readout_i0_i19
   Register : xp_adc_u1/readout_i0_i18
   Register : xp_adc_u1/readout_i0_i17
   Register : xp_adc_u1/readout_i0_i16
   Register : xp_adc_u1/readout_i0_i15

                                   Page 16




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : xp_adc_u1/readout_i0_i14
   Register : xp_adc_u1/readout_i0_i13
   Register : xp_adc_u1/readout_i0_i12
   Register : xp_adc_u1/readout_i0_i11
   Register : xp_adc_u1/readout_i0_i10
   Register : xp_adc_u1/readout_i0_i9
   Register : xp_adc_u1/readout_i0_i8
   Register : xp_adc_u1/readout_i0_i7
   Register : xp_adc_u1/readout_i0_i6
   Register : xp_adc_u1/readout_i0_i5
   Register : xp_adc_u1/readout_i0_i4
   Register : xp_adc_u1/readout_i0_i3
   Register : xp_adc_u1/readout_i0_i2
   Register : xp_adc_u1/readout_i0_i1
   Register : xp_adc_u1/dout_i0_i15
   Register : xp_adc_u1/dout_i0_i14
   Register : xp_adc_u1/dout_i0_i13
   Register : xp_adc_u1/dout_i0_i12
   Register : xp_adc_u1/dout_i0_i11
   Register : xp_adc_u1/dout_i0_i10
   Register : xp_adc_u1/dout_i0_i9
   Register : xp_adc_u1/dout_i0_i8
   Register : xp_adc_u1/dout_i0_i7
   Register : xp_adc_u1/dout_i0_i6
   Register : xp_adc_u1/dout_i0_i5
   Register : xp_adc_u1/dout_i0_i4
   Register : xp_adc_u1/dout_i0_i3
   Register : xp_adc_u1/dout_i0_i2
   Register : xp_adc_u1/dout_i0_i1
   Register : xdac_u1/reg_data_i0_i0
   Register : xdac_u1/reg_lr_42
   Register : xdac_u1/bit_cnt_5257__i0
   Register : xdac_u1/bit_cnt_5257__i3
   Register : xdac_u1/bit_cnt_5257__i2
   Register : xdac_u1/bit_cnt_5257__i1
   Register : xdac_u1/reg_data_i0_i15
   Register : xdac_u1/reg_data_i0_i14
   Register : xdac_u1/reg_data_i0_i13
   Register : xdac_u1/reg_data_i0_i12
   Register : xdac_u1/reg_data_i0_i11
   Register : xdac_u1/reg_data_i0_i10
   Register : xdac_u1/reg_data_i0_i9
   Register : xdac_u1/reg_data_i0_i8
   Register : xdac_u1/reg_data_i0_i7
   Register : xdac_u1/reg_data_i0_i6
   Register : xdac_u1/reg_data_i0_i5
   Register : xdac_u1/reg_data_i0_i4
   Register : xdac_u1/reg_data_i0_i3
   Register : xdac_u1/reg_data_i0_i2
   Register : xdac_u1/reg_data_i0_i1
   Register : ydac_u1/reg_lr_42
   Register : ydac_u1/reg_data__i0
   Register : ydac_u1/bit_cnt_5259__i0
   Register : ydac_u1/reg_data__i1
   Register : ydac_u1/bit_cnt_5259__i3
   Register : ydac_u1/bit_cnt_5259__i2

                                   Page 17




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : ydac_u1/bit_cnt_5259__i1
   Register : ydac_u1/reg_data__i2
   Register : ydac_u1/reg_data__i3
   Register : ydac_u1/reg_data__i15
   Register : ydac_u1/reg_data__i4
   Register : ydac_u1/reg_data__i14
   Register : ydac_u1/reg_data__i13
   Register : ydac_u1/reg_data__i12
   Register : ydac_u1/reg_data__i11
   Register : ydac_u1/reg_data__i10
   Register : ydac_u1/reg_data__i5
   Register : ydac_u1/reg_data__i6
   Register : ydac_u1/reg_data__i7
   Register : ydac_u1/reg_data__i8
   Register : ydac_u1/reg_data__i9
   Register : uart_u1/regs_i0_i253
   Register : uart_u1/rx_msg_25__2409
   Register : uart_u1/regs_i0_i252
   Register : uart_u1/rx_msg_27__2407
   Register : uart_u1/regs_i0_i251
   Register : uart_u1/rx_msg_30__2404
   Register : uart_u1/regs_i0_i250
   Register : uart_u1/regs_i0_i249
   Register : uart_u1/regs_i0_i248
   Register : uart_u1/regs_i0_i247
   Register : uart_u1/regs_i0_i246
   Register : uart_u1/regs_i0_i245
   Register : uart_u1/regs_i0_i244
   Register : uart_u1/regs_i0_i243
   Register : uart_u1/regs_i0_i242
   Register : uart_u1/regs_i0_i241
   Register : uart_u1/regs_i0_i240
   Register : uart_u1/regs_i0_i239
   Register : uart_u1/regs_i0_i238
   Register : uart_u1/regs_i0_i237
   Register : uart_u1/regs_i0_i255
   Register : uart_u1/regs_i0_i236
   Register : uart_u1/msg_i0_i0
   Register : uart_u1/regs_i0_i235
   Register : uart_u1/regs_i0_i234
   Register : uart_u1/regs_i0_i233
   Register : uart_u1/tx_data_i0_i0
   Register : uart_u1/tx_byte_cnt_i0_i0
   Register : uart_u1/regs_i0_i232
   Register : uart_u1/regs_i0_i231
   Register : uart_u1/regs_i0_i230
   Register : uart_u1/tx_bit_cnt_i0_i0
   Register : uart_u1/regs_i0_i229
   Register : uart_u1/regs_i0_i0
   Register : uart_u1/regs_i0_i228
   Register : uart_u1/regs_i0_i227
   Register : uart_u1/regs_i0_i226
   Register : uart_u1/regs_i0_i225
   Register : uart_u1/regs_i0_i224
   Register : uart_u1/regs_i0_i223
   Register : uart_u1/regs_i0_i222

                                   Page 18




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : uart_u1/regs_i0_i221
   Register : uart_u1/regs_i0_i220
   Register : uart_u1/regs_i0_i219
   Register : uart_u1/regs_i0_i218
   Register : uart_u1/regs_i0_i217
   Register : uart_u1/regs_i0_i216
   Register : uart_u1/regs_i0_i215
   Register : uart_u1/regs_i0_i214
   Register : uart_u1/regs_i0_i213
   Register : uart_u1/regs_i0_i212
   Register : uart_u1/regs_i0_i211
   Register : uart_u1/regs_i0_i210
   Register : uart_u1/regs_i0_i209
   Register : uart_u1/regs_i0_i208
   Register : uart_u1/regs_i0_i207
   Register : uart_u1/regs_i0_i206
   Register : uart_u1/regs_i0_i205
   Register : uart_u1/regs_i0_i204
   Register : uart_u1/regs_i0_i203
   Register : uart_u1/regs_i0_i202
   Register : uart_u1/regs_i0_i201
   Register : uart_u1/regs_i0_i200
   Register : uart_u1/regs_i0_i199
   Register : uart_u1/regs_i0_i198
   Register : uart_u1/regs_i0_i197
   Register : uart_u1/regs_i0_i196
   Register : uart_u1/regs_i0_i195
   Register : uart_u1/regs_i0_i194
   Register : uart_u1/regs_i0_i193
   Register : uart_u1/regs_i0_i192
   Register : uart_u1/regs_i0_i191
   Register : uart_u1/regs_i0_i190
   Register : uart_u1/regs_i0_i189
   Register : uart_u1/regs_i0_i188
   Register : uart_u1/regs_i0_i187
   Register : uart_u1/regs_i0_i186
   Register : uart_u1/regs_i0_i185
   Register : uart_u1/regs_i0_i184
   Register : uart_u1/regs_i0_i183
   Register : uart_u1/regs_i0_i182
   Register : uart_u1/regs_i0_i181
   Register : uart_u1/regs_i0_i180
   Register : uart_u1/regs_i0_i179
   Register : uart_u1/regs_i0_i178
   Register : uart_u1/regs_i0_i177
   Register : uart_u1/regs_i0_i176
   Register : uart_u1/regs_i0_i175
   Register : uart_u1/regs_i0_i174
   Register : uart_u1/regs_i0_i173
   Register : uart_u1/regs_i0_i172
   Register : uart_u1/regs_i0_i171
   Register : uart_u1/regs_i0_i170
   Register : uart_u1/regs_i0_i169
   Register : uart_u1/regs_i0_i168
   Register : uart_u1/regs_i0_i167
   Register : uart_u1/regs_i0_i166

                                   Page 19




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : uart_u1/regs_i0_i165
   Register : uart_u1/regs_i0_i164
   Register : uart_u1/regs_i0_i163
   Register : uart_u1/regs_i0_i162
   Register : uart_u1/regs_i0_i161
   Register : uart_u1/regs_i0_i160
   Register : uart_u1/regs_i0_i159
   Register : uart_u1/regs_i0_i158
   Register : uart_u1/regs_i0_i157
   Register : uart_u1/regs_i0_i156
   Register : uart_u1/regs_i0_i155
   Register : uart_u1/regs_i0_i154
   Register : uart_u1/regs_i0_i153
   Register : uart_u1/regs_i0_i152
   Register : uart_u1/regs_i0_i151
   Register : uart_u1/regs_i0_i150
   Register : uart_u1/regs_i0_i149
   Register : uart_u1/regs_i0_i148
   Register : uart_u1/regs_i0_i147
   Register : uart_u1/regs_i0_i146
   Register : uart_u1/regs_i0_i145
   Register : uart_u1/regs_i0_i144
   Register : uart_u1/regs_i0_i143
   Register : uart_u1/regs_i0_i142
   Register : uart_u1/regs_i0_i141
   Register : uart_u1/regs_i0_i140
   Register : uart_u1/regs_i0_i139
   Register : uart_u1/regs_i0_i138
   Register : uart_u1/regs_i0_i137
   Register : uart_u1/regs_i0_i136
   Register : uart_u1/regs_i0_i135
   Register : uart_u1/regs_i0_i134
   Register : uart_u1/regs_i0_i133
   Register : uart_u1/regs_i0_i132
   Register : uart_u1/regs_i0_i131
   Register : uart_u1/regs_i0_i130
   Register : uart_u1/regs_i0_i129
   Register : uart_u1/regs_i0_i128
   Register : uart_u1/regs_i0_i127
   Register : uart_u1/regs_i0_i126
   Register : uart_u1/regs_i0_i125
   Register : uart_u1/regs_i0_i124
   Register : uart_u1/regs_i0_i123
   Register : uart_u1/regs_i0_i122
   Register : uart_u1/regs_i0_i121
   Register : uart_u1/regs_i0_i120
   Register : uart_u1/regs_i0_i119
   Register : uart_u1/regs_i0_i118
   Register : uart_u1/regs_i0_i117
   Register : uart_u1/regs_i0_i116
   Register : uart_u1/regs_i0_i115
   Register : uart_u1/regs_i0_i114
   Register : uart_u1/regs_i0_i113
   Register : uart_u1/regs_i0_i112
   Register : uart_u1/regs_i0_i111
   Register : uart_u1/regs_i0_i110

                                   Page 20




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : uart_u1/regs_i0_i109
   Register : uart_u1/regs_i0_i108
   Register : uart_u1/regs_i0_i107
   Register : uart_u1/regs_i0_i106
   Register : uart_u1/regs_i0_i105
   Register : uart_u1/regs_i0_i104
   Register : uart_u1/regs_i0_i103
   Register : uart_u1/regs_i0_i102
   Register : uart_u1/regs_i0_i101
   Register : uart_u1/regs_i0_i100
   Register : uart_u1/regs_i0_i99
   Register : uart_u1/regs_i0_i98
   Register : uart_u1/regs_i0_i97
   Register : uart_u1/regs_i0_i96
   Register : uart_u1/regs_i0_i95
   Register : uart_u1/regs_i0_i94
   Register : uart_u1/regs_i0_i93
   Register : uart_u1/regs_i0_i92
   Register : uart_u1/regs_i0_i91
   Register : uart_u1/regs_i0_i90
   Register : uart_u1/regs_i0_i89
   Register : uart_u1/regs_i0_i88
   Register : uart_u1/regs_i0_i87
   Register : uart_u1/regs_i0_i86
   Register : uart_u1/regs_i0_i85
   Register : uart_u1/regs_i0_i84
   Register : uart_u1/regs_i0_i83
   Register : uart_u1/regs_i0_i82
   Register : uart_u1/regs_i0_i81
   Register : uart_u1/regs_i0_i80
   Register : uart_u1/regs_i0_i79
   Register : uart_u1/regs_i0_i78
   Register : uart_u1/rx_msg_31__2403
   Register : uart_u1/regs_i0_i77
   Register : uart_u1/regs_i0_i76
   Register : uart_u1/regs_i0_i75
   Register : uart_u1/regs_i0_i74
   Register : uart_u1/regs_i0_i73
   Register : uart_u1/regs_i0_i72
   Register : uart_u1/regs_i0_i71
   Register : uart_u1/regs_i0_i70
   Register : uart_u1/regs_i0_i69
   Register : uart_u1/regs_i0_i68
   Register : uart_u1/regs_i0_i67
   Register : uart_u1/regs_i0_i66
   Register : uart_u1/regs_i0_i65
   Register : uart_u1/regs_i0_i64
   Register : uart_u1/regs_i0_i63
   Register : uart_u1/regs_i0_i62
   Register : uart_u1/regs_i0_i61
   Register : uart_u1/regs_i0_i60
   Register : uart_u1/regs_i0_i59
   Register : uart_u1/regs_i0_i58
   Register : uart_u1/regs_i0_i57
   Register : uart_u1/rx_msg_29__2405
   Register : uart_u1/regs_i0_i56

                                   Page 21




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : uart_u1/regs_i0_i55
   Register : uart_u1/regs_i0_i54
   Register : uart_u1/regs_i0_i53
   Register : uart_u1/regs_i0_i52
   Register : uart_u1/regs_i0_i51
   Register : uart_u1/regs_i0_i50
   Register : uart_u1/regs_i0_i49
   Register : uart_u1/regs_i0_i48
   Register : uart_u1/regs_i0_i47
   Register : uart_u1/regs_i0_i46
   Register : uart_u1/regs_i0_i45
   Register : uart_u1/regs_i0_i44
   Register : uart_u1/regs_i0_i43
   Register : uart_u1/rx_msg_28__2406
   Register : uart_u1/regs_i0_i42
   Register : uart_u1/regs_i0_i254
   Register : uart_u1/regs_i0_i41
   Register : uart_u1/regs_i0_i40
   Register : uart_u1/regs_i0_i39
   Register : uart_u1/regs_i0_i38
   Register : uart_u1/regs_i0_i37
   Register : uart_u1/regs_i0_i36
   Register : uart_u1/regs_i0_i35
   Register : uart_u1/regs_i0_i34
   Register : uart_u1/regs_i0_i33
   Register : uart_u1/rx_msg_26__2408
   Register : uart_u1/regs_i0_i32
   Register : uart_u1/regs_i0_i31
   Register : uart_u1/regs_i0_i30
   Register : uart_u1/regs_i0_i29
   Register : uart_u1/regs_i0_i28
   Register : uart_u1/regs_i0_i27
   Register : uart_u1/regs_i0_i26
   Register : uart_u1/regs_i0_i25
   Register : uart_u1/regs_i0_i24
   Register : uart_u1/regs_i0_i23
   Register : uart_u1/regs_i0_i22
   Register : uart_u1/regs_i0_i21
   Register : uart_u1/regs_i0_i20
   Register : uart_u1/regs_i0_i19
   Register : uart_u1/rx_msg_24__2410
   Register : uart_u1/regs_i0_i18
   Register : uart_u1/regs_i0_i17
   Register : uart_u1/regs_i0_i16
   Register : uart_u1/regs_i0_i15
   Register : uart_u1/regs_i0_i14
   Register : uart_u1/regs_i0_i13
   Register : uart_u1/regs_i0_i12
   Register : uart_u1/regs_i0_i11
   Register : uart_u1/regs_i0_i10
   Register : uart_u1/regs_i0_i9
   Register : uart_u1/regs_i0_i8
   Register : uart_u1/regs_i0_i7
   Register : uart_u1/regs_i0_i6
   Register : uart_u1/regs_i0_i5
   Register : uart_u1/regs_i0_i4

                                   Page 22




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : uart_u1/regs_i0_i3
   Register : uart_u1/regs_i0_i2
   Register : uart_u1/regs_i0_i1
   Register : uart_u1/tx_bit_cnt_i0_i7
   Register : uart_u1/tx_bit_cnt_i0_i6
   Register : uart_u1/tx_bit_cnt_i0_i5
   Register : uart_u1/tx_bit_cnt_i0_i4
   Register : uart_u1/tx_bit_cnt_i0_i3
   Register : uart_u1/tx_bit_cnt_i0_i2
   Register : uart_u1/tx_bit_cnt_i0_i1
   Register : uart_u1/tx_byte_cnt_i0_i7
   Register : uart_u1/tx_byte_cnt_i0_i6
   Register : uart_u1/tx_byte_cnt_i0_i5
   Register : uart_u1/tx_byte_cnt_i0_i4
   Register : uart_u1/tx_byte_cnt_i0_i3
   Register : uart_u1/tx_byte_cnt_i0_i2
   Register : uart_u1/tx_byte_cnt_i0_i1
   Register : uart_u1/tx_data_i0_i63
   Register : uart_u1/tx_data_i0_i62
   Register : uart_u1/tx_data_i0_i61
   Register : uart_u1/tx_data_i0_i60
   Register : uart_u1/tx_data_i0_i59
   Register : uart_u1/tx_data_i0_i58
   Register : uart_u1/tx_data_i0_i57
   Register : uart_u1/tx_data_i0_i56
   Register : uart_u1/tx_data_i0_i55
   Register : uart_u1/tx_data_i0_i54
   Register : uart_u1/tx_data_i0_i53
   Register : uart_u1/tx_data_i0_i52
   Register : uart_u1/tx_data_i0_i51
   Register : uart_u1/tx_data_i0_i50
   Register : uart_u1/tx_data_i0_i49
   Register : uart_u1/tx_data_i0_i48
   Register : uart_u1/tx_data_i0_i47
   Register : uart_u1/tx_data_i0_i46
   Register : uart_u1/tx_data_i0_i45
   Register : uart_u1/tx_data_i0_i44
   Register : uart_u1/tx_data_i0_i43
   Register : uart_u1/tx_data_i0_i42
   Register : uart_u1/tx_data_i0_i41
   Register : uart_u1/tx_data_i0_i40
   Register : uart_u1/tx_data_i0_i39
   Register : uart_u1/tx_data_i0_i38
   Register : uart_u1/tx_data_i0_i37
   Register : uart_u1/tx_data_i0_i36
   Register : uart_u1/tx_data_i0_i35
   Register : uart_u1/tx_data_i0_i34
   Register : uart_u1/tx_data_i0_i33
   Register : uart_u1/tx_data_i0_i32
   Register : uart_u1/tx_data_i0_i31
   Register : uart_u1/tx_data_i0_i30
   Register : uart_u1/tx_data_i0_i29
   Register : uart_u1/tx_data_i0_i28
   Register : uart_u1/tx_data_i0_i27
   Register : uart_u1/tx_data_i0_i26
   Register : uart_u1/tx_data_i0_i25

                                   Page 23




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : uart_u1/tx_data_i0_i24
   Register : uart_u1/tx_data_i0_i23
   Register : uart_u1/tx_data_i0_i22
   Register : uart_u1/tx_data_i0_i21
   Register : uart_u1/tx_data_i0_i20
   Register : uart_u1/tx_data_i0_i19
   Register : uart_u1/tx_data_i0_i18
   Register : uart_u1/tx_data_i0_i17
   Register : uart_u1/tx_data_i0_i16
   Register : uart_u1/tx_data_i0_i15
   Register : uart_u1/tx_data_i0_i14
   Register : uart_u1/tx_data_i0_i13
   Register : uart_u1/tx_data_i0_i12
   Register : uart_u1/tx_data_i0_i11
   Register : uart_u1/tx_data_i0_i10
   Register : uart_u1/tx_data_i0_i9
   Register : uart_u1/tx_data_i0_i8
   Register : uart_u1/tx_data_i0_i7
   Register : uart_u1/tx_data_i0_i6
   Register : uart_u1/tx_data_i0_i5
   Register : uart_u1/tx_data_i0_i4
   Register : uart_u1/tx_data_i0_i3
   Register : uart_u1/tx_data_i0_i2
   Register : uart_u1/tx_data_i0_i1
   Register : uart_u1/msg_i0_i39
   Register : uart_u1/msg_i0_i38
   Register : uart_u1/msg_i0_i37
   Register : uart_u1/msg_i0_i36
   Register : uart_u1/msg_i0_i35
   Register : uart_u1/msg_i0_i34
   Register : uart_u1/msg_i0_i33
   Register : uart_u1/msg_i0_i32
   Register : uart_u1/msg_i0_i31
   Register : uart_u1/msg_i0_i30
   Register : uart_u1/msg_i0_i29
   Register : uart_u1/msg_i0_i28
   Register : uart_u1/msg_i0_i27
   Register : uart_u1/msg_i0_i26
   Register : uart_u1/msg_i0_i25
   Register : uart_u1/msg_i0_i24
   Register : uart_u1/msg_i0_i23
   Register : uart_u1/msg_i0_i22
   Register : uart_u1/msg_i0_i21
   Register : uart_u1/msg_i0_i20
   Register : uart_u1/msg_i0_i19
   Register : uart_u1/msg_i0_i18
   Register : uart_u1/msg_i0_i17
   Register : uart_u1/msg_i0_i16
   Register : uart_u1/msg_i0_i14
   Register : uart_u1/msg_i0_i12
   Register : uart_u1/msg_i0_i11
   Register : uart_u1/msg_i0_i9
   Register : uart_u1/msg_i0_i7
   Register : uart_u1/msg_i0_i5
   Register : uart_u1/msg_i0_i2
   Register : xi_data_15__I_0/DATA_i0

                                   Page 24




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : xi_data_15__I_0/DATA_i15
   Register : xi_data_15__I_0/DATA_i14
   Register : xi_data_15__I_0/DATA_i13
   Register : xi_data_15__I_0/DATA_i12
   Register : xi_data_15__I_0/DATA_i11
   Register : xi_data_15__I_0/DATA_i10
   Register : xi_data_15__I_0/DATA_i9
   Register : xi_data_15__I_0/DATA_i8
   Register : xi_data_15__I_0/DATA_i7
   Register : xi_data_15__I_0/DATA_i6
   Register : xi_data_15__I_0/DATA_i5
   Register : xi_data_15__I_0/DATA_i4
   Register : xi_data_15__I_0/DATA_i3
   Register : xi_data_15__I_0/DATA_i2
   Register : xi_data_15__I_0/DATA_i1
   Register : yp_adc_u1/reg_cfg_cnt_5255__i0
   Register : yp_adc_u1/reg_cfg_cnt_5255__i3
   Register : yp_adc_u1/reg_cfg_cnt_5255__i2
   Register : yp_adc_u1/reg_cfg_cnt_5255__i1
   Register : yp_adc_u1/reg_cfg_data_i0_i31
   Register : yp_adc_u1/reg_cfg_data_i0_i30
   Register : yp_adc_u1/reg_cfg_data_i0_i29
   Register : yp_adc_u1/reg_cfg_data_i0_i28
   Register : yp_adc_u1/reg_cfg_data_i0_i27
   Register : yp_adc_u1/reg_cfg_data_i0_i26
   Register : yp_adc_u1/reg_cfg_data_i0_i25
   Register : yp_adc_u1/reg_cfg_data_i0_i24
   Register : yp_adc_u1/reg_cfg_data_i0_i23
   Register : yp_adc_u1/reg_cfg_data_i0_i22
   Register : yp_adc_u1/reg_cfg_data_i0_i21
   Register : yp_adc_u1/reg_cfg_data_i0_i20
   Register : yp_adc_u1/reg_cfg_data_i0_i19
   Register : yp_adc_u1/reg_cfg_data_i0_i18
   Register : yp_adc_u1/reg_cfg_data_i0_i17
   Register : yp_adc_u1/reg_cfg_data_i0_i16
   Register : yp_adc_u1/reg_cfg_data_i0_i15
   Register : yp_adc_u1/reg_cfg_data_i0_i14
   Register : yp_adc_u1/reg_cfg_data_i0_i13
   Register : yp_adc_u1/reg_cfg_data_i0_i12
   Register : yp_adc_u1/reg_cfg_data_i0_i11
   Register : yp_adc_u1/reg_cfg_data_i0_i10
   Register : yp_adc_u1/reg_cfg_data_i0_i9
   Register : yp_adc_u1/reg_cfg_data_i0_i8
   Register : yp_adc_u1/reg_cfg_data_i0_i7
   Register : yp_adc_u1/reg_cfg_data_i0_i6
   Register : yp_adc_u1/reg_cfg_data_i0_i5
   Register : yp_adc_u1/reg_cfg_data_i0_i4
   Register : yp_adc_u1/reg_cfg_data_i0_i3
   Register : yp_adc_u1/reg_cfg_data_i0_i2
   Register : yp_adc_u1/reg_cfg_data_i0_i1
   MULT18X18B : xpos_pid_u1/mult_137
   MULT18X18B : xpos_pid_u1/mult_136
   MULT18X18B : xpos_pid_u1/mult_138
   PDPW16KB : uart_u1/u1/pdp_ram_0_0_1
   PDPW16KB : uart_u1/u1/pdp_ram_0_1_0


                                   Page 25




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'n17031' via the GSR
     component.

     Type and number of components of the type: 
   Register = 97 

     Type and instance name of component: 
   Register : xp_adc_u1/clk_cnt_5254__i0
   Register : xp_adc_u1/clk_cnt_5254__i15
   Register : xp_adc_u1/clk_cnt_5254__i14
   Register : xp_adc_u1/clk_cnt_5254__i13
   Register : xp_adc_u1/clk_cnt_5254__i12
   Register : xp_adc_u1/clk_cnt_5254__i11
   Register : xp_adc_u1/clk_cnt_5254__i10
   Register : xp_adc_u1/clk_cnt_5254__i9
   Register : xp_adc_u1/clk_cnt_5254__i8
   Register : xp_adc_u1/clk_cnt_5254__i7
   Register : xp_adc_u1/clk_cnt_5254__i6
   Register : xp_adc_u1/clk_cnt_5254__i5
   Register : xp_adc_u1/clk_cnt_5254__i4
   Register : xp_adc_u1/clk_cnt_5254__i3
   Register : xp_adc_u1/clk_cnt_5254__i2
   Register : xp_adc_u1/clk_cnt_5254__i1
   Register : xp_adc_u1/cfgdata_i5
   Register : xp_adc_u1/cfgdata_i4
   Register : xp_adc_u1/cfgdata_i1
   Register : uart_u1/u_state_FSM_i3
   Register : uart_u1/u_state_FSM_i2
   Register : uart_u1/tx_freq_cnt_5261__i7
   Register : uart_u1/tx_freq_cnt_5261__i8
   Register : uart_u1/tx_freq_cnt_5261__i9
   Register : uart_u1/rx_freq_cnt_5262__i1
   Register : uart_u1/rx_freq_cnt_5262__i2
   Register : uart_u1/rx_freq_cnt_5262__i3
   Register : uart_u1/rx_freq_cnt_5262__i4
   Register : uart_u1/rx_freq_cnt_5262__i5
   Register : uart_u1/rx_freq_cnt_5262__i6
   Register : uart_u1/rx_freq_cnt_5262__i7
   Register : uart_u1/rx_reg_data_5268__i1
   Register : uart_u1/rx_reg_data_5268__i2
   Register : uart_u1/rx_reg_data_5268__i3
   Register : uart_u1/rx_reg_data_5268__i4
   Register : uart_u1/rx_reg_data_5268__i5
   Register : uart_u1/rx_reg_data_5268__i6
   Register : uart_u1/rx_reg_data_5268__i7
   Register : uart_u1/tx_freq_cnt_5261__i1
   Register : uart_u1/rx_freq_cnt_5262__i8
   Register : uart_u1/tx_freq_cnt_5261__i2
   Register : uart_u1/rx_freq_cnt_5262__i9
   Register : uart_u1/tx_freq_cnt_5261__i3
   Register : uart_u1/tx_freq_cnt_5261__i4

                                   Page 26




Design:  top                                           Date:  10/23/18  00:35:46

GSR Usage (cont)
----------------
   Register : uart_u1/rx_bit_cnt_5263__i1
   Register : uart_u1/tx_freq_cnt_5261__i5
   Register : uart_u1/rx_bit_cnt_5263__i2
   Register : uart_u1/tx_freq_cnt_5261__i6
   Register : uart_u1/rx_bit_cnt_5263__i3
   Register : uart_u1/rx_bit_cnt_5263__i4
   Register : uart_u1/rx_bit_cnt_5263__i5
   Register : uart_u1/rx_bit_cnt_5263__i6
   Register : uart_u1/rx_bit_cnt_5263__i7
   Register : uart_u1/rx_byte_cnt_5264_5265__i2
   Register : uart_u1/rx_reg_addr_5266_5390__i2
   Register : uart_u1/rx_reg_addr_5266_5390__i3
   Register : uart_u1/rx_reg_addr_5266_5390__i4
   Register : uart_u1/rx_reg_addr_5266_5390__i5
   Register : uart_u1/rx_cmd_5267__i1
   Register : uart_u1/rx_cmd_5267__i2
   Register : uart_u1/rx_cmd_5267__i3
   Register : uart_u1/rx_cmd_5267__i4
   Register : uart_u1/rx_cmd_5267__i5
   Register : uart_u1/rx_cmd_5267__i6
   Register : uart_u1/rx_cmd_5267__i7
   Register : uart_u1/rx_reg_data_5268__i0
   Register : uart_u1/rx_cmd_5267__i0
   Register : uart_u1/rx_reg_addr_5266_5390__i1
   Register : uart_u1/rx_byte_cnt_5264_5265__i1
   Register : uart_u1/rx_bit_cnt_5263__i0
   Register : uart_u1/rx_freq_cnt_5262__i0
   Register : uart_u1/tx_freq_cnt_5261__i0
   Register : uart_u1/tx_state_FSM_i1
   Register : xi_data_15__I_0/word_count_5251_5252__i1
   Register : xi_data_15__I_0/word_count_5251_5252__i5
   Register : xi_data_15__I_0/word_count_5251_5252__i4
   Register : xi_data_15__I_0/word_count_5251_5252__i3
   Register : xi_data_15__I_0/word_count_5251_5252__i2
   Register : yp_adc_u1/clk_cnt_5256__i0
   Register : yp_adc_u1/cfgdata_i5
   Register : yp_adc_u1/cfgdata_i4
   Register : yp_adc_u1/clk_cnt_5256__i15
   Register : yp_adc_u1/clk_cnt_5256__i14
   Register : yp_adc_u1/clk_cnt_5256__i13
   Register : yp_adc_u1/clk_cnt_5256__i12
   Register : yp_adc_u1/clk_cnt_5256__i11
   Register : yp_adc_u1/clk_cnt_5256__i10
   Register : yp_adc_u1/clk_cnt_5256__i9
   Register : yp_adc_u1/clk_cnt_5256__i8
   Register : yp_adc_u1/clk_cnt_5256__i7
   Register : yp_adc_u1/clk_cnt_5256__i6
   Register : yp_adc_u1/clk_cnt_5256__i5
   Register : yp_adc_u1/clk_cnt_5256__i4
   Register : yp_adc_u1/clk_cnt_5256__i3
   Register : yp_adc_u1/clk_cnt_5256__i2
   Register : yp_adc_u1/clk_cnt_5256__i1
   Register : yp_adc_u1/cfgdata_i1




                                   Page 27




Design:  top                                           Date:  10/23/18  00:35:46

Run Time and Memory Usage
-------------------------

   Total CPU Time: 8 secs  
   Total REAL Time: 9 secs  
   Peak Memory Usage: 139 MB
        




















































                                   Page 28


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
