
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)

-- Executing script file `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/synth_yosys.ys' --

1. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv
Generating RTLIL representation for module `\pe'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv
Generating RTLIL representation for module `\mmu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/weight_fifo.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/weight_fifo.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/weight_fifo.sv
Generating RTLIL representation for module `\weight_fifo'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv
Generating RTLIL representation for module `\dual_weight_fifo'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv
Generating RTLIL representation for module `\accumulator_align'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv
Generating RTLIL representation for module `\accumulator_mem'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv
Generating RTLIL representation for module `\accumulator'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv
Generating RTLIL representation for module `\activation_func'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv
Generating RTLIL representation for module `\normalizer'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv
Generating RTLIL representation for module `\loss_block'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv
Generating RTLIL representation for module `\activation_pipeline'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv
Generating RTLIL representation for module `\unified_buffer'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv
Generating RTLIL representation for module `\mlp_top'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv
Generating RTLIL representation for module `\uart_controller'.
Warning: Replacing memory \resp_buffer with list of registers. See /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:186
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv
Generating RTLIL representation for module `\tpu_bridge'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv
Generating RTLIL representation for module `\tpu_top'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv
Parsing SystemVerilog input from `/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv' to AST representation.
verilog frontend filename /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv
Generating RTLIL representation for module `\basys3_top'.
Successfully finished Verilog frontend.

20. Executing HIERARCHY pass (managing design hierarchy).

20.1. Analyzing design hierarchy..
Top module:  \basys3_top
Used module:     \tpu_top
Used module:         \mlp_top
Used module:             \activation_pipeline
Used module:                 \loss_block
Used module:                 \normalizer
Used module:                 \activation_func
Used module:             \accumulator
Used module:                 \accumulator_mem
Used module:                 \accumulator_align
Used module:             \mmu
Used module:                 \pe
Used module:             \unified_buffer
Used module:             \dual_weight_fifo
Used module:         \tpu_bridge
Used module:         \uart_controller
Used module:             \uart_tx
Used module:             \uart_rx
Parameter \WIDTH = 16
Parameter \DEPTH = 16

20.2. Executing AST frontend in derive mode using pre-parsed AST for module `\unified_buffer'.
Parameter \WIDTH = 16
Parameter \DEPTH = 16
Generating RTLIL representation for module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Parameter \WIDTH = 16
Parameter \DEPTH = 16
Found cached RTLIL representation for module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200

20.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200
Generating RTLIL representation for module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200

20.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200
Generating RTLIL representation for module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200

20.5. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_controller'.
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200
Generating RTLIL representation for module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Warning: Replacing memory \resp_buffer with list of registers. See /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:186
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200

20.6. Executing AST frontend in derive mode using pre-parsed AST for module `\tpu_top'.
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200
Generating RTLIL representation for module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.

20.7. Analyzing design hierarchy..
Top module:  \basys3_top
Used module:     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top
Used module:         \mlp_top
Used module:             \activation_pipeline
Used module:                 \loss_block
Used module:                 \normalizer
Used module:                 \activation_func
Used module:             \accumulator
Used module:                 \accumulator_mem
Used module:                 \accumulator_align
Used module:             \mmu
Used module:                 \pe
Used module:             $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
Used module:             \dual_weight_fifo
Used module:         \tpu_bridge
Used module:         \uart_controller
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200
Found cached RTLIL representation for module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.

20.8. Analyzing design hierarchy..
Top module:  \basys3_top
Used module:     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top
Used module:         \mlp_top
Used module:             \activation_pipeline
Used module:                 \loss_block
Used module:                 \normalizer
Used module:                 \activation_func
Used module:             \accumulator
Used module:                 \accumulator_mem
Used module:                 \accumulator_align
Used module:             \mmu
Used module:                 \pe
Used module:             $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
Used module:             \dual_weight_fifo
Used module:         \tpu_bridge
Used module:         $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
Used module:             \uart_tx
Used module:             \uart_rx
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200
Found cached RTLIL representation for module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Parameter \CLOCK_FREQ = 100000000
Parameter \BAUD_RATE = 115200
Found cached RTLIL representation for module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.

20.9. Analyzing design hierarchy..
Top module:  \basys3_top
Used module:     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top
Used module:         \mlp_top
Used module:             \activation_pipeline
Used module:                 \loss_block
Used module:                 \normalizer
Used module:                 \activation_func
Used module:             \accumulator
Used module:                 \accumulator_mem
Used module:                 \accumulator_align
Used module:             \mmu
Used module:                 \pe
Used module:             $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
Used module:             \dual_weight_fifo
Used module:         \tpu_bridge
Used module:         $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx

20.10. Analyzing design hierarchy..
Top module:  \basys3_top
Used module:     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top
Used module:         \mlp_top
Used module:             \activation_pipeline
Used module:                 \loss_block
Used module:                 \normalizer
Used module:                 \activation_func
Used module:             \accumulator
Used module:                 \accumulator_mem
Used module:                 \accumulator_align
Used module:             \mmu
Used module:                 \pe
Used module:             $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
Used module:             \dual_weight_fifo
Used module:         \tpu_bridge
Used module:         $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx
Removing unused module `\tpu_top'.
Removing unused module `\uart_controller'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\unified_buffer'.
Removing unused module `\weight_fifo'.
Removed 6 unused modules.
Module basys3_top directly or indirectly displays text -> setting "keep" attribute.

21. Executing SYNTH_XILINX pass.

21.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/xilinx/cells_sim.v
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

21.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/xilinx/cells_xtra.v
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

21.3. Executing HIERARCHY pass (managing design hierarchy).

21.3.1. Analyzing design hierarchy..
Top module:  \basys3_top
Used module:     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top
Used module:         \mlp_top
Used module:             \activation_pipeline
Used module:                 \loss_block
Used module:                 \normalizer
Used module:                 \activation_func
Used module:             \accumulator
Used module:                 \accumulator_mem
Used module:                 \accumulator_align
Used module:             \mmu
Used module:                 \pe
Used module:             $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
Used module:             \dual_weight_fifo
Used module:         \tpu_bridge
Used module:         $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx

21.3.2. Analyzing design hierarchy..
Top module:  \basys3_top
Used module:     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top
Used module:         \mlp_top
Used module:             \activation_pipeline
Used module:                 \loss_block
Used module:                 \normalizer
Used module:                 \activation_func
Used module:             \accumulator
Used module:                 \accumulator_mem
Used module:                 \accumulator_align
Used module:             \mmu
Used module:                 \pe
Used module:             $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
Used module:             \dual_weight_fifo
Used module:         \tpu_bridge
Used module:         $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx
Removed 0 unused modules.
Module basys3_top directly or indirectly displays text -> setting "keep" attribute.

21.4. Executing PROC pass (convert processes to netlists).

21.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
Found and cleaned up 1 empty switch in `\activation_func.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16$101'.
Cleaned up 2 empty switches.

21.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451 in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Marked 24 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451 in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:163$447 in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153$446 in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Removed 1 dead cases from process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413 in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Marked 7 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413 in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Removed 1 dead cases from process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34$399 in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Marked 6 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34$399 in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Marked 3 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185 in module mlp_top.
Marked 3 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:285$183 in module mlp_top.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271$182 in module mlp_top.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164$161 in module mlp_top.
Marked 2 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:145$160 in module mlp_top.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75$393 in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:68$386 in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:47$382 in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164$129 in module activation_pipeline.
Marked 2 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:155$126 in module activation_pipeline.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143$124 in module activation_pipeline.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124$119 in module activation_pipeline.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105$117 in module activation_pipeline.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85$116 in module activation_pipeline.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40$115 in module activation_pipeline.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20$113 in module loss_block.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80$108 in module normalizer.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68$106 in module normalizer.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47$104 in module normalizer.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24$103 in module normalizer.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16$101 in module activation_func.
Removed 1 dead cases from process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88 in module accumulator_mem.
Marked 6 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88 in module accumulator_mem.
Marked 4 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22$86 in module accumulator_align.
Marked 3 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46 in module dual_weight_fifo.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223$372 in module basys3_top.
Removed 1 dead cases from process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:165$368 in module basys3_top.
Marked 3 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:165$368 in module basys3_top.
Removed 1 dead cases from process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:154$367 in module basys3_top.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:154$367 in module basys3_top.
Marked 1 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55$353 in module basys3_top.
Marked 2 switch rules as full_case in process $proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16$1 in module pe.
Removed a total of 6 dead cases.

21.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 52 redundant assignments.
Promoted 51 assignments to connections.

21.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:139$541'.
  Set init value: \start_mlp_sticky = 1'0
Found init rule in `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:48$375'.
  Set init value: \btnC_sync2 = 1'0
Found init rule in `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:48$374'.
  Set init value: \btnC_sync1 = 1'0
Found init rule in `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:44$373'.
  Set init value: \rst_counter = 8'11111111

21.4.5. Executing PROC_ARST pass (detect async resets in processes).

21.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~117 debug messages>

21.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:139$541'.
Creating decoders for process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
     1/46: $5$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_DATA[7:0]$518
     2/46: $4$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_DATA[7:0]$517
     3/46: $4$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_ADDR[1:0]$516
     4/46: $3$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_DATA[7:0]$510
     5/46: $3$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_ADDR[1:0]$509
     6/46: $3$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$495
     7/46: $3$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_DATA[7:0]$494
     8/46: $3$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_ADDR[2:0]$493
     9/46: $2$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$482
    10/46: $2$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_DATA[7:0]$481
    11/46: $2$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_ADDR[2:0]$480
    12/46: $2$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_DATA[7:0]$479
    13/46: $2$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_ADDR[1:0]$478
    14/46: $0\mlp_state_prev[3:0]
    15/46: $0\wf_reset_reg[0:0]
    16/46: $0\init_act_valid_reg[0:0]
    17/46: $0\wf_push_col1_reg[0:0]
    18/46: $0\wf_push_col0_reg[0:0]
    19/46: $1$fordecl_block$248.i[31:0]$462
    20/46: $1$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$468
    21/46: $1$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$467
    22/46: $1$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$466
    23/46: $1$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$465
    24/46: $1$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$471
    25/46: $1$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_DATA[7:0]$470
    26/46: $1$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_ADDR[2:0]$469
    27/46: $1$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_DATA[7:0]$464
    28/46: $1$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_ADDR[1:0]$463
    29/46: $0\resp_buffer[3][7:0]
    30/46: $0\resp_buffer[2][7:0]
    31/46: $0\resp_buffer[1][7:0]
    32/46: $0\resp_buffer[0][7:0]
    33/46: $0\tx_data_reg[7:0]
    34/46: $0\tx_valid_reg[0:0]
    35/46: $0\start_mlp_reg[0:0]
    36/46: $0\init_act_data_reg[15:0]
    37/46: $0\wf_data_in_reg[7:0]
    38/46: $0\weights_ready_reg[0:0]
    39/46: $0\resp_delay_count[7:0]
    40/46: $0\byte_sent[0:0]
    41/46: $0\act_seq_idx[1:0]
    42/46: $0\weight_seq_idx[2:0]
    43/46: $0\resp_byte_idx[1:0]
    44/46: $0\byte_count[2:0]
    45/46: $0\cmd_reg[7:0]
    46/46: $0\state[3:0]
Creating decoders for process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:163$447'.
     1/1: $0\start_mlp_sticky[0:0]
Creating decoders for process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153$446'.
     1/1: $0\rx_data_captured[7:0]
Creating decoders for process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
     1/11: $3$lookahead\rx_byte$412[7:0]$426
     2/11: $3$bitselwrite$pos$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84$409[2:0]$425
     3/11: $2$lookahead\rx_byte$412[7:0]$419
     4/11: $2$bitselwrite$pos$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84$409[2:0]$418
     5/11: $1$lookahead\rx_byte$412[7:0]$417
     6/11: $0\rx_valid[0:0]
     7/11: $1$bitselwrite$pos$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84$409[2:0]$416
     8/11: $0\bit_index[2:0]
     9/11: $0\clk_count[15:0]
    10/11: $0\rx_data[7:0]
    11/11: $0\state[1:0]
Creating decoders for process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:36$410'.
Creating decoders for process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34$399'.
     1/5: $0\tx[0:0]
     2/5: $0\clk_count[15:0]
     3/5: $0\tx_byte[7:0]
     4/5: $0\bit_index[2:0]
     5/5: $0\state[1:0]
Creating decoders for process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
     1/9: $0\acc_clear[0:0]
     2/9: $0\accum_en[0:0]
     3/9: $0\weights_loaded[0:0]
     4/9: $0\current_layer_reg[2:0]
     5/9: $0\cycle_cnt_reg[4:0]
     6/9: $0\state_reg[3:0]
     7/9: $0\layer_complete[0:0]
     8/9: $0\addr_sel[0:0]
     9/9: $0\buffer_select[0:0]
Creating decoders for process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:285$183'.
     1/12: $3\ub_a_wr_data[15:0]
     2/12: $3\ub_a_wr_valid[0:0]
     3/12: $3\ub_b_wr_data[15:0]
     4/12: $3\ub_b_wr_valid[0:0]
     5/12: $2\ub_b_wr_data[15:0]
     6/12: $2\ub_b_wr_valid[0:0]
     7/12: $2\ub_a_wr_data[15:0]
     8/12: $2\ub_a_wr_valid[0:0]
     9/12: $1\ub_a_wr_data[15:0]
    10/12: $1\ub_a_wr_valid[0:0]
    11/12: $1\ub_b_wr_data[15:0]
    12/12: $1\ub_b_wr_valid[0:0]
Creating decoders for process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271$182'.
     1/2: $0\refill_valid[0:0]
     2/2: $0\refill_data[15:0]
Creating decoders for process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164$161'.
     1/1: $0\row1_skew_reg[7:0]
Creating decoders for process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:145$160'.
     1/4: $2\ub_b_rd_ready[0:0]
     2/4: $2\ub_a_rd_ready[0:0]
     3/4: $1\ub_b_rd_ready[0:0]
     4/4: $1\ub_a_rd_ready[0:0]
Creating decoders for process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75$393'.
     1/3: $0\count[4:0]
     2/3: $0\rd_ptr[3:0]
     3/3: $0\wr_ptr[3:0]
Creating decoders for process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:68$386'.
     1/3: $1$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$392
     2/3: $1$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_DATA[15:0]$391
     3/3: $1$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_ADDR[3:0]$390
Creating decoders for process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:47$382'.
     1/2: $0\rd_valid_reg[0:0]
     2/2: $0\rd_data_reg[15:0]
Creating decoders for process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164$129'.
     1/2: $0\ub_q_reg[7:0]
     2/2: $0\valid_reg[0:0]
Creating decoders for process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:155$126'.
     1/2: $2\sat_result[7:0]
     2/2: $1\sat_result[7:0]
Creating decoders for process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143$124'.
     1/2: $0\biased_reg[31:0]
     2/2: $0\q_s4_valid[0:0]
Creating decoders for process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124$119'.
     1/4: $0\q_zero_point_d2[7:0]
     2/4: $0\scaled_reg[31:0]
     3/4: $0\q_s3_valid[0:0]
     4/4: $1$unnamed_block$114.mult_rounded[47:0]$121
Creating decoders for process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105$117'.
     1/4: $0\q_zero_point_d1[7:0]
     2/4: $0\mult_reg[47:0]
     3/4: $0\mult_raw[47:0]
     4/4: $0\q_s2_valid[0:0]
Creating decoders for process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85$116'.
     1/4: $0\q_zero_point_d0[7:0]
     2/4: $0\q_inv_scale_d0[15:0]
     3/4: $0\q_s1_data[31:0]
     4/4: $0\q_s1_valid[0:0]
Creating decoders for process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40$115'.
     1/1: $0\target_d1[31:0]
Creating decoders for process `\loss_block.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20$113'.
     1/2: $0\loss_out[31:0]
     2/2: $0\valid_out[0:0]
Creating decoders for process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80$108'.
     1/2: $0\data_out[31:0]
     2/2: $0\valid_out[0:0]
Creating decoders for process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68$106'.
     1/3: $0\bias_d2[31:0]
     2/3: $0\shifted_res[47:0]
     3/3: $0\s3_valid[0:0]
Creating decoders for process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47$104'.
     1/5: $0\shift_d1[4:0]
     2/5: $0\bias_d1[31:0]
     3/5: $0\mult_res[47:0]
     4/5: $0\mult_raw[47:0]
     5/5: $0\s2_valid[0:0]
Creating decoders for process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24$103'.
     1/5: $0\shift_d[4:0]
     2/5: $0\bias_d[31:0]
     3/5: $0\gain_d[15:0]
     4/5: $0\data_in_d[31:0]
     5/5: $0\s1_valid[0:0]
Creating decoders for process `\activation_func.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16$101'.
     1/2: $0\data_out[31:0]
     2/2: $0\valid_out[0:0]
Creating decoders for process `\accumulator_mem.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88'.
     1/7: $0\valid_out[0:0]
     2/7: $0\mem_buff1_col1[31:0]
     3/7: $0\mem_buff1_col0[31:0]
     4/7: $0\mem_buff0_col1[31:0]
     5/7: $0\mem_buff0_col0[31:0]
     6/7: $0\out_col1[31:0]
     7/7: $0\out_col0[31:0]
Creating decoders for process `\accumulator_align.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22$86'.
     1/5: $0\aligned_valid[0:0]
     2/5: $0\pending[0:0]
     3/5: $0\col0_delay_reg[15:0]
     4/5: $0\align_col1[15:0]
     5/5: $0\align_col0[15:0]
Creating decoders for process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
     1/25: $2$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$82
     2/25: $2$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_DATA[7:0]$81
     3/25: $2$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_ADDR[1:0]$80
     4/25: $2$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$77
     5/25: $2$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_DATA[7:0]$76
     6/25: $2$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_ADDR[1:0]$75
     7/25: $1$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$68
     8/25: $1$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$67
     9/25: $1$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$66
    10/25: $1$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$65
    11/25: $1$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$64
    12/25: $1$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$63
    13/25: $1$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$62
    14/25: $1$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$61
    15/25: $1$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$74
    16/25: $1$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_DATA[7:0]$73
    17/25: $1$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_ADDR[1:0]$72
    18/25: $1$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$71
    19/25: $1$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_DATA[7:0]$70
    20/25: $1$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_ADDR[1:0]$69
    21/25: $0\rd_ptr1[1:0]
    22/25: $0\wr_ptr1[1:0]
    23/25: $0\rd_ptr0[1:0]
    24/25: $0\wr_ptr0[1:0]
    25/25: $0\col1_out[7:0]
Creating decoders for process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:48$375'.
Creating decoders for process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:48$374'.
Creating decoders for process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:44$373'.
Creating decoders for process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223$372'.
     1/1: $0\led_reg[15:0]
Creating decoders for process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:165$368'.
     1/24: $1\led_next[15:0] [15]
     2/24: $1\led_next[15:0] [14]
     3/24: $1\led_next[15:0] [13]
     4/24: $1\led_next[15:0] [12]
     5/24: $1\led_next[15:0] [11]
     6/24: $1\led_next[15:0] [10:8]
     7/24: $1\led_next[15:0] [7:4]
     8/24: $1\led_next[15:0] [3:0]
     9/24: $3\led_next[15:0] [14]
    10/24: $3\led_next[15:0] [13]
    11/24: $3\led_next[15:0] [12:11]
    12/24: $3\led_next[15:0] [10:9]
    13/24: $3\led_next[15:0] [3:0]
    14/24: $3\led_next[15:0] [7:4]
    15/24: $3\led_next[15:0] [8]
    16/24: $2\led_next[15:0] [15:12]
    17/24: $2\led_next[15:0] [11]
    18/24: $2\led_next[15:0] [10]
    19/24: $2\led_next[15:0] [9]
    20/24: $2\led_next[15:0] [8]
    21/24: $2\led_next[15:0] [7]
    22/24: $2\led_next[15:0] [6:4]
    23/24: $2\led_next[15:0] [3:0]
    24/24: $3\led_next[15:0] [15]
Creating decoders for process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:154$367'.
     1/1: $1\debug_led_test[15:0]
Creating decoders for process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141$366'.
Creating decoders for process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:90$357'.
     1/1: $display$0x121a04158:92$365_EN
Creating decoders for process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55$353'.
     1/1: $0\rst_counter[7:0]
Creating decoders for process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:49$352'.
Creating decoders for process `\pe.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16$1'.
     1/3: $0\out_psum[15:0]
     2/3: $0\out_act[7:0]
     3/3: $0\weight[7:0]

21.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mlp_top.\ub_a_wr_valid' from process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:285$183'.
No latch inferred for signal `\mlp_top.\ub_a_wr_data' from process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:285$183'.
No latch inferred for signal `\mlp_top.\ub_b_wr_valid' from process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:285$183'.
No latch inferred for signal `\mlp_top.\ub_b_wr_data' from process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:285$183'.
No latch inferred for signal `\mlp_top.\ub_a_rd_ready' from process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:145$160'.
No latch inferred for signal `\mlp_top.\ub_b_rd_ready' from process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:145$160'.
No latch inferred for signal `\activation_pipeline.\sat_result' from process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:155$126'.
No latch inferred for signal `\basys3_top.\led_next' from process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:165$368'.
No latch inferred for signal `\basys3_top.\debug_led_test' from process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:154$367'.

21.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\state' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3364' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\cmd_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3365' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\byte_count' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3366' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\resp_byte_idx' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3367' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\weight_seq_idx' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3368' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\act_seq_idx' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3369' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\byte_sent' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3370' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\resp_delay_count' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3371' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\wf_reset_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3372' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\weights_ready_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3373' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\mlp_state_prev' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3374' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\wf_push_col0_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3375' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\wf_push_col1_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3376' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\wf_data_in_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3377' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\init_act_valid_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3378' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\init_act_data_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3379' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\start_mlp_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\tx_valid_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\tx_data_reg' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$fordecl_block$248.i' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\resp_buffer[0]' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3384' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\resp_buffer[1]' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3385' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\resp_buffer[2]' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3386' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\resp_buffer[3]' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_ADDR' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_DATA' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3392' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_ADDR' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3394' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_DATA' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\start_mlp_sticky' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:163$447'.
  created $dff cell `$procdff$3397' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.\rx_data_captured' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153$446'.
  created $dff cell `$procdff$3398' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.\state' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
  created $dff cell `$procdff$3399' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.\rx_data' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
  created $dff cell `$procdff$3400' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.\rx_valid' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
  created $dff cell `$procdff$3401' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.\clk_count' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
  created $dff cell `$procdff$3402' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.\bit_index' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
  created $dff cell `$procdff$3403' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.\rx_byte' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
  created $dff cell `$procdff$3404' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$bitselwrite$pos$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84$409' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
  created $dff cell `$procdff$3405' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$lookahead\rx_byte$412' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
  created $dff cell `$procdff$3406' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.\rx_sync_1' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:36$410'.
  created $dff cell `$procdff$3407' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.\rx_sync_2' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:36$410'.
  created $dff cell `$procdff$3408' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.\state' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34$399'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.\clk_count' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34$399'.
  created $dff cell `$procdff$3410' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.\bit_index' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34$399'.
  created $dff cell `$procdff$3411' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.\tx' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34$399'.
  created $dff cell `$procdff$3412' with positive edge clock.
Creating register for signal `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.\tx_byte' using process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34$399'.
  created $dff cell `$procdff$3413' with positive edge clock.
Creating register for signal `\mlp_top.\buffer_select' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `\mlp_top.\addr_sel' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `\mlp_top.\layer_complete' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `\mlp_top.\state_reg' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `\mlp_top.\cycle_cnt_reg' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `\mlp_top.\current_layer_reg' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `\mlp_top.\weights_loaded' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `\mlp_top.\accum_en' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `\mlp_top.\acc_clear' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `\mlp_top.\state_reg_prev' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `\mlp_top.\refill_valid' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271$182'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `\mlp_top.\refill_data' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271$182'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `\mlp_top.\row1_skew_reg' using process `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164$161'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.\wr_ptr' using process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75$393'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.\rd_ptr' using process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75$393'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.\count' using process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75$393'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_ADDR' using process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:68$386'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_DATA' using process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:68$386'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN' using process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:68$386'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.\rd_data_reg' using process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:47$382'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.\rd_valid_reg' using process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:47$382'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\activation_pipeline.\ub_q_reg' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164$129'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `\activation_pipeline.\valid_reg' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164$129'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `\activation_pipeline.\q_s4_valid' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143$124'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `\activation_pipeline.\biased_reg' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143$124'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `\activation_pipeline.\q_s3_valid' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124$119'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `\activation_pipeline.\scaled_reg' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124$119'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `\activation_pipeline.\q_zero_point_d2' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124$119'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `\activation_pipeline.$unnamed_block$114.mult_rounded' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124$119'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `\activation_pipeline.\mult_raw' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105$117'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `\activation_pipeline.\q_s2_valid' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105$117'.
  created $dff cell `$procdff$3444' with positive edge clock.
Creating register for signal `\activation_pipeline.\mult_reg' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105$117'.
  created $dff cell `$procdff$3445' with positive edge clock.
Creating register for signal `\activation_pipeline.\q_zero_point_d1' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105$117'.
  created $dff cell `$procdff$3446' with positive edge clock.
Creating register for signal `\activation_pipeline.\q_s1_valid' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85$116'.
  created $dff cell `$procdff$3447' with positive edge clock.
Creating register for signal `\activation_pipeline.\q_s1_data' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85$116'.
  created $dff cell `$procdff$3448' with positive edge clock.
Creating register for signal `\activation_pipeline.\q_inv_scale_d0' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85$116'.
  created $dff cell `$procdff$3449' with positive edge clock.
Creating register for signal `\activation_pipeline.\q_zero_point_d0' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85$116'.
  created $dff cell `$procdff$3450' with positive edge clock.
Creating register for signal `\activation_pipeline.\target_d1' using process `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40$115'.
  created $dff cell `$procdff$3451' with positive edge clock.
Creating register for signal `\loss_block.\valid_out' using process `\loss_block.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20$113'.
  created $dff cell `$procdff$3452' with positive edge clock.
Creating register for signal `\loss_block.\loss_out' using process `\loss_block.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20$113'.
  created $dff cell `$procdff$3453' with positive edge clock.
Creating register for signal `\normalizer.\data_out' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80$108'.
  created $dff cell `$procdff$3454' with positive edge clock.
Creating register for signal `\normalizer.\valid_out' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80$108'.
  created $dff cell `$procdff$3455' with positive edge clock.
Creating register for signal `\normalizer.\s3_valid' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68$106'.
  created $dff cell `$procdff$3456' with positive edge clock.
Creating register for signal `\normalizer.\shifted_res' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68$106'.
  created $dff cell `$procdff$3457' with positive edge clock.
Creating register for signal `\normalizer.\bias_d2' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68$106'.
  created $dff cell `$procdff$3458' with positive edge clock.
Creating register for signal `\normalizer.\s2_valid' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47$104'.
  created $dff cell `$procdff$3459' with positive edge clock.
Creating register for signal `\normalizer.\mult_raw' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47$104'.
  created $dff cell `$procdff$3460' with positive edge clock.
Creating register for signal `\normalizer.\mult_res' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47$104'.
  created $dff cell `$procdff$3461' with positive edge clock.
Creating register for signal `\normalizer.\bias_d1' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47$104'.
  created $dff cell `$procdff$3462' with positive edge clock.
Creating register for signal `\normalizer.\shift_d1' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47$104'.
  created $dff cell `$procdff$3463' with positive edge clock.
Creating register for signal `\normalizer.\s1_valid' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24$103'.
  created $dff cell `$procdff$3464' with positive edge clock.
Creating register for signal `\normalizer.\data_in_d' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24$103'.
  created $dff cell `$procdff$3465' with positive edge clock.
Creating register for signal `\normalizer.\gain_d' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24$103'.
  created $dff cell `$procdff$3466' with positive edge clock.
Creating register for signal `\normalizer.\bias_d' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24$103'.
  created $dff cell `$procdff$3467' with positive edge clock.
Creating register for signal `\normalizer.\shift_d' using process `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24$103'.
  created $dff cell `$procdff$3468' with positive edge clock.
Creating register for signal `\activation_func.\data_out' using process `\activation_func.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16$101'.
  created $dff cell `$procdff$3469' with positive edge clock.
Creating register for signal `\activation_func.\valid_out' using process `\activation_func.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16$101'.
  created $dff cell `$procdff$3470' with positive edge clock.
Creating register for signal `\accumulator_mem.\valid_out' using process `\accumulator_mem.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88'.
  created $dff cell `$procdff$3471' with positive edge clock.
Creating register for signal `\accumulator_mem.\out_col0' using process `\accumulator_mem.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88'.
  created $dff cell `$procdff$3472' with positive edge clock.
Creating register for signal `\accumulator_mem.\out_col1' using process `\accumulator_mem.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88'.
  created $dff cell `$procdff$3473' with positive edge clock.
Creating register for signal `\accumulator_mem.\mem_buff0_col0' using process `\accumulator_mem.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88'.
  created $dff cell `$procdff$3474' with positive edge clock.
Creating register for signal `\accumulator_mem.\mem_buff0_col1' using process `\accumulator_mem.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88'.
  created $dff cell `$procdff$3475' with positive edge clock.
Creating register for signal `\accumulator_mem.\mem_buff1_col0' using process `\accumulator_mem.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88'.
  created $dff cell `$procdff$3476' with positive edge clock.
Creating register for signal `\accumulator_mem.\mem_buff1_col1' using process `\accumulator_mem.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88'.
  created $dff cell `$procdff$3477' with positive edge clock.
Creating register for signal `\accumulator_align.\aligned_valid' using process `\accumulator_align.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22$86'.
  created $dff cell `$procdff$3478' with positive edge clock.
Creating register for signal `\accumulator_align.\align_col0' using process `\accumulator_align.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22$86'.
  created $dff cell `$procdff$3479' with positive edge clock.
Creating register for signal `\accumulator_align.\align_col1' using process `\accumulator_align.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22$86'.
  created $dff cell `$procdff$3480' with positive edge clock.
Creating register for signal `\accumulator_align.\col0_delay_reg' using process `\accumulator_align.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22$86'.
  created $dff cell `$procdff$3481' with positive edge clock.
Creating register for signal `\accumulator_align.\pending' using process `\accumulator_align.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22$86'.
  created $dff cell `$procdff$3482' with positive edge clock.
Creating register for signal `\dual_weight_fifo.\col1_out' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3483' with positive edge clock.
Creating register for signal `\dual_weight_fifo.\wr_ptr0' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3484' with positive edge clock.
Creating register for signal `\dual_weight_fifo.\rd_ptr0' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3485' with positive edge clock.
Creating register for signal `\dual_weight_fifo.\wr_ptr1' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3486' with positive edge clock.
Creating register for signal `\dual_weight_fifo.\rd_ptr1' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3487' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3488' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3489' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3490' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3491' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3492' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3493' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3494' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3495' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_ADDR' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3496' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_DATA' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3497' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3498' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_ADDR' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3499' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_DATA' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3500' with positive edge clock.
Creating register for signal `\dual_weight_fifo.$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN' using process `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
  created $dff cell `$procdff$3501' with positive edge clock.
Creating register for signal `\basys3_top.\led_reg' using process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223$372'.
  created $dff cell `$procdff$3502' with positive edge clock.
Creating register for signal `\basys3_top.\sw_sync1' using process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141$366'.
  created $dff cell `$procdff$3503' with positive edge clock.
Creating register for signal `\basys3_top.\sw_sync2' using process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141$366'.
  created $dff cell `$procdff$3504' with positive edge clock.
Creating register for signal `\basys3_top.\rst_counter' using process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55$353'.
  created $dff cell `$procdff$3505' with positive edge clock.
Creating register for signal `\basys3_top.\btnC_sync1' using process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:49$352'.
  created $dff cell `$procdff$3506' with positive edge clock.
Creating register for signal `\basys3_top.\btnC_sync2' using process `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:49$352'.
  created $dff cell `$procdff$3507' with positive edge clock.
Creating register for signal `\pe.\out_act' using process `\pe.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16$1'.
  created $dff cell `$procdff$3508' with positive edge clock.
Creating register for signal `\pe.\out_psum' using process `\pe.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16$1'.
  created $dff cell `$procdff$3509' with positive edge clock.
Creating register for signal `\pe.\weight' using process `\pe.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16$1'.
  created $dff cell `$procdff$3510' with positive edge clock.

21.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

21.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:139$541'.
Found and cleaned up 28 empty switches in `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
Removing empty process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177$451'.
Found and cleaned up 3 empty switches in `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:163$447'.
Removing empty process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:163$447'.
Found and cleaned up 2 empty switches in `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153$446'.
Removing empty process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153$446'.
Found and cleaned up 9 empty switches in `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
Removing empty process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43$413'.
Removing empty process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:36$410'.
Found and cleaned up 7 empty switches in `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34$399'.
Removing empty process `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34$399'.
Found and cleaned up 11 empty switches in `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
Removing empty process `mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307$185'.
Found and cleaned up 3 empty switches in `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:285$183'.
Removing empty process `mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:285$183'.
Found and cleaned up 2 empty switches in `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271$182'.
Removing empty process `mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271$182'.
Found and cleaned up 2 empty switches in `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164$161'.
Removing empty process `mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164$161'.
Found and cleaned up 2 empty switches in `\mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:145$160'.
Removing empty process `mlp_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:145$160'.
Found and cleaned up 4 empty switches in `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75$393'.
Removing empty process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75$393'.
Found and cleaned up 1 empty switch in `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:68$386'.
Removing empty process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:68$386'.
Found and cleaned up 1 empty switch in `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:47$382'.
Removing empty process `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:47$382'.
Found and cleaned up 1 empty switch in `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164$129'.
Removing empty process `activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164$129'.
Found and cleaned up 2 empty switches in `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:155$126'.
Removing empty process `activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:155$126'.
Found and cleaned up 1 empty switch in `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143$124'.
Removing empty process `activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143$124'.
Found and cleaned up 1 empty switch in `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124$119'.
Removing empty process `activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124$119'.
Found and cleaned up 1 empty switch in `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105$117'.
Removing empty process `activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105$117'.
Found and cleaned up 1 empty switch in `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85$116'.
Removing empty process `activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85$116'.
Found and cleaned up 2 empty switches in `\activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40$115'.
Removing empty process `activation_pipeline.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40$115'.
Found and cleaned up 1 empty switch in `\loss_block.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20$113'.
Removing empty process `loss_block.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20$113'.
Found and cleaned up 1 empty switch in `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80$108'.
Removing empty process `normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80$108'.
Found and cleaned up 1 empty switch in `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68$106'.
Removing empty process `normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68$106'.
Found and cleaned up 1 empty switch in `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47$104'.
Removing empty process `normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47$104'.
Found and cleaned up 1 empty switch in `\normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24$103'.
Removing empty process `normalizer.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24$103'.
Found and cleaned up 1 empty switch in `\activation_func.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16$101'.
Removing empty process `activation_func.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16$101'.
Found and cleaned up 7 empty switches in `\accumulator_mem.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88'.
Removing empty process `accumulator_mem.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34$88'.
Found and cleaned up 4 empty switches in `\accumulator_align.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22$86'.
Removing empty process `accumulator_align.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22$86'.
Found and cleaned up 5 empty switches in `\dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
Removing empty process `dual_weight_fifo.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34$46'.
Removing empty process `basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:48$375'.
Removing empty process `basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:48$374'.
Removing empty process `basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:44$373'.
Found and cleaned up 1 empty switch in `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223$372'.
Removing empty process `basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223$372'.
Found and cleaned up 3 empty switches in `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:165$368'.
Removing empty process `basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:165$368'.
Found and cleaned up 1 empty switch in `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:154$367'.
Removing empty process `basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:154$367'.
Removing empty process `basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141$366'.
Found and cleaned up 1 empty switch in `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:90$357'.
Removing empty process `basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:90$357'.
Found and cleaned up 2 empty switches in `\basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55$353'.
Removing empty process `basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55$353'.
Removing empty process `basys3_top.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:49$352'.
Found and cleaned up 3 empty switches in `\pe.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16$1'.
Removing empty process `pe.$proc$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16$1'.
Cleaned up 117 empty switches.

21.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module tpu_bridge.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
<suppressed ~20 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
<suppressed ~12 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
<suppressed ~6 debug messages>
Optimizing module mlp_top.
<suppressed ~11 debug messages>
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
<suppressed ~1 debug messages>
Optimizing module activation_pipeline.
<suppressed ~1 debug messages>
Optimizing module loss_block.
Optimizing module normalizer.
Optimizing module activation_func.
Optimizing module accumulator.
Optimizing module accumulator_mem.
<suppressed ~6 debug messages>
Optimizing module accumulator_align.
<suppressed ~4 debug messages>
Optimizing module dual_weight_fifo.
Optimizing module basys3_top.
<suppressed ~22 debug messages>
Optimizing module mmu.
Optimizing module pe.

21.5. Executing TRIBUF pass.

21.6. Executing DEMINOUT pass (demote inout ports to input or output).

21.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module tpu_bridge.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module mlp_top.
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module activation_pipeline.
Optimizing module loss_block.
Optimizing module normalizer.
Optimizing module activation_func.
Optimizing module accumulator.
Optimizing module accumulator_mem.
Optimizing module accumulator_align.
Optimizing module dual_weight_fifo.
Optimizing module basys3_top.
Optimizing module mmu.
Optimizing module pe.

21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module \tpu_bridge..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \pe..
Removed 78 unused cells and 789 unused wires.
<suppressed ~95 debug messages>

21.9. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer...
Checking module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top...
Checking module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller...
Checking module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx...
Checking module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx...
Checking module accumulator...
Checking module accumulator_align...
Checking module accumulator_mem...
Checking module activation_func...
Checking module activation_pipeline...
Checking module basys3_top...
Checking module dual_weight_fifo...
Checking module loss_block...
Checking module mlp_top...
Checking module mmu...
Checking module normalizer...
Checking module pe...
Checking module tpu_bridge...
Found and reported 0 problems.

21.10. Executing OPT pass (performing simple optimizations).

21.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
<suppressed ~279 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
<suppressed ~54 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
<suppressed ~48 debug messages>
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
<suppressed ~138 debug messages>
Finding identical cells in module `\dual_weight_fifo'.
<suppressed ~3 debug messages>
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
<suppressed ~120 debug messages>
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 216 cells.

21.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1648.
    dead port 2/2 on $mux $procmux$1650.
    dead port 1/2 on $mux $procmux$1653.
    dead port 2/2 on $mux $procmux$1705.
    dead port 1/2 on $mux $procmux$1708.
    dead port 2/2 on $mux $procmux$1718.
    dead port 1/2 on $mux $procmux$1721.
    dead port 2/2 on $mux $procmux$1731.
    dead port 1/2 on $mux $procmux$1734.
    dead port 1/2 on $mux $procmux$1744.
    dead port 1/2 on $mux $procmux$1754.
    dead port 1/2 on $mux $procmux$1764.
    dead port 2/2 on $mux $procmux$1645.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2349.
    dead port 1/2 on $mux $procmux$2352.
    dead port 1/2 on $mux $procmux$2369.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$3027: \pending -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:24$102: \data_in -> { 1'0 \data_in [30:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2830.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$3180: { $2\led_next[15:0] [15] \tpu_acc0 [15] $3\led_next[15:0] [15] \rst } -> { $2\led_next[15:0] [15] \tpu_acc0 [15] $3\led_next[15:0] [15] 1'0 }
      Replacing known input bits on port A of cell $procmux$3274: \rst -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3224.
    dead port 2/2 on $mux $procmux$3230.
    dead port 2/2 on $mux $procmux$3236.
    dead port 2/2 on $mux $procmux$3242.
    dead port 2/2 on $mux $procmux$3248.
    dead port 2/2 on $mux $procmux$3254.
    dead port 2/2 on $mux $procmux$3260.
    dead port 2/2 on $mux $procmux$3268.
    dead port 2/2 on $mux $procmux$3276.
    dead port 2/2 on $mux $procmux$3284.
    dead port 2/2 on $mux $procmux$3292.
    dead port 2/2 on $mux $procmux$3300.
    dead port 2/2 on $mux $procmux$3308.
    dead port 2/2 on $mux $procmux$3316.
    dead port 2/2 on $mux $procmux$3324.
    dead port 2/2 on $mux $procmux$3330.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3076.
    dead port 1/2 on $mux $procmux$3082.
    dead port 1/2 on $mux $procmux$3088.
    dead port 1/2 on $mux $procmux$3094.
    dead port 1/2 on $mux $procmux$3100.
    dead port 1/2 on $mux $procmux$3106.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18$112: \diff -> { 1'0 \diff [30:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2687.
    dead port 1/2 on $mux $procmux$2690.
    dead port 2/2 on $mux $procmux$2696.
    dead port 1/2 on $mux $procmux$2699.
    dead port 2/2 on $mux $procmux$2705.
    dead port 1/2 on $mux $procmux$2708.
    dead port 2/2 on $mux $procmux$2714.
    dead port 1/2 on $mux $procmux$2717.
    dead port 1/2 on $mux $procmux$2723.
    dead port 1/2 on $mux $procmux$2729.
    dead port 1/2 on $mux $procmux$2735.
    dead port 1/2 on $mux $procmux$2741.
    dead port 2/2 on $mux $procmux$2774.
    dead port 2/2 on $mux $procmux$2780.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 53 multiplexer ports.
<suppressed ~685 debug messages>

21.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
    Consolidated identical input bits for $mux cell $procmux$2806:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0]
      New connections: $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [15:1] = { $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] $0$memwr$\mem$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:70$376_EN[15:0]$389 [0] }
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
    Consolidated identical input bits for $mux cell $procmux$1703:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$1703_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1703_Y [0]
      New connections: $procmux$1703_Y [7:1] = { $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] }
    New ctrl vector for $pmux cell $procmux$1801: $auto$opt_reduce.cc:137:opt_pmux$3528
    New ctrl vector for $pmux cell $procmux$1814: $auto$opt_reduce.cc:137:opt_pmux$3530
    New ctrl vector for $pmux cell $procmux$1828: $auto$opt_reduce.cc:137:opt_pmux$3532
    Consolidated identical input bits for $mux cell $procmux$1840:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$458
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$458 [0]
      New connections: $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$458 [7:1] = { $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$458 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$458 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$458 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$458 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$458 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$458 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$444_EN[7:0]$458 [0] }
    Consolidated identical input bits for $mux cell $procmux$1843:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$457
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$457 [0]
      New connections: $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$457 [7:1] = { $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$457 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$457 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$457 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$457 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$457 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$457 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$443_EN[7:0]$457 [0] }
    Consolidated identical input bits for $mux cell $procmux$1846:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$456
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$456 [0]
      New connections: $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$456 [7:1] = { $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$456 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$456 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$456 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$456 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$456 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$456 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$442_EN[7:0]$456 [0] }
    Consolidated identical input bits for $mux cell $procmux$1849:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$455
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$455 [0]
      New connections: $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$455 [7:1] = { $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$455 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$455 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$455 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$455 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$455 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$455 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:185$441_EN[7:0]$455 [0] }
    New ctrl vector for $pmux cell $procmux$2048: $auto$opt_reduce.cc:137:opt_pmux$3534
    New ctrl vector for $pmux cell $procmux$2099: $auto$opt_reduce.cc:137:opt_pmux$3536
    New ctrl vector for $pmux cell $procmux$2203: $auto$opt_reduce.cc:137:opt_pmux$3538
    New ctrl vector for $pmux cell $procmux$2287: $auto$opt_reduce.cc:137:opt_pmux$3540
    New ctrl vector for $pmux cell $procmux$2299: $auto$opt_reduce.cc:137:opt_pmux$3542
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
    Consolidated identical input bits for $mux cell $procmux$1741:
      Old ports: A=8'00000000, B=$3$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$495, Y=$procmux$1741_Y
      New ports: A=1'0, B=$procmux$1703_Y [0], Y=$procmux$1741_Y [0]
      New connections: $procmux$1741_Y [7:1] = { $procmux$1741_Y [0] $procmux$1741_Y [0] $procmux$1741_Y [0] $procmux$1741_Y [0] $procmux$1741_Y [0] $procmux$1741_Y [0] $procmux$1741_Y [0] }
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
    Consolidated identical input bits for $mux cell $procmux$1852:
      Old ports: A=$2$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$482, B=8'00000000, Y=$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461
      New ports: A=$procmux$1741_Y [0], B=1'0, Y=$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461 [0]
      New connections: $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461 [7:1] = { $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461 [0] $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461 [0] }
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
    New ctrl vector for $pmux cell $procmux$2363: { $procmux$2350_CMP $auto$opt_reduce.cc:137:opt_pmux$3544 }
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
    New ctrl vector for $pmux cell $procmux$2463: { $procmux$2466_CMP $procmux$2465_CMP $auto$opt_reduce.cc:137:opt_pmux$3546 }
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
    Consolidated identical input bits for $mux cell $procmux$3073:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$3073_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3073_Y [0]
      New connections: $procmux$3073_Y [7:1] = { $procmux$3073_Y [0] $procmux$3073_Y [0] $procmux$3073_Y [0] $procmux$3073_Y [0] $procmux$3073_Y [0] $procmux$3073_Y [0] $procmux$3073_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3091:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$3091_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3091_Y [0]
      New connections: $procmux$3091_Y [7:1] = { $procmux$3091_Y [0] $procmux$3091_Y [0] $procmux$3091_Y [0] $procmux$3091_Y [0] $procmux$3091_Y [0] $procmux$3091_Y [0] $procmux$3091_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3109:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$54
      New ports: A=1'0, B=1'1, Y=$0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$54 [0]
      New connections: $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$54 [7:1] = { $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$54 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$54 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$54 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$54 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$54 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$54 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:49$41_EN[7:0]$54 [0] }
    Consolidated identical input bits for $mux cell $procmux$3112:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$53
      New ports: A=1'0, B=1'1, Y=$0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$53 [0]
      New connections: $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$53 [7:1] = { $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$53 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$53 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$53 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$53 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$53 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$53 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:48$40_EN[7:0]$53 [0] }
    Consolidated identical input bits for $mux cell $procmux$3115:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$52
      New ports: A=1'0, B=1'1, Y=$0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$52 [0]
      New connections: $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$52 [7:1] = { $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$52 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$52 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$52 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$52 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$52 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$52 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:47$39_EN[7:0]$52 [0] }
    Consolidated identical input bits for $mux cell $procmux$3118:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$51
      New ports: A=1'0, B=1'1, Y=$0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$51 [0]
      New connections: $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$51 [7:1] = { $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$51 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$51 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$51 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$51 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$51 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$51 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:46$38_EN[7:0]$51 [0] }
    Consolidated identical input bits for $mux cell $procmux$3121:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$50
      New ports: A=1'0, B=1'1, Y=$0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$50 [0]
      New connections: $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$50 [7:1] = { $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$50 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$50 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$50 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$50 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$50 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$50 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:45$37_EN[7:0]$50 [0] }
    Consolidated identical input bits for $mux cell $procmux$3124:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$49
      New ports: A=1'0, B=1'1, Y=$0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$49 [0]
      New connections: $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$49 [7:1] = { $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$49 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$49 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$49 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$49 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$49 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$49 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:44$36_EN[7:0]$49 [0] }
    Consolidated identical input bits for $mux cell $procmux$3127:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$48
      New ports: A=1'0, B=1'1, Y=$0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$48 [0]
      New connections: $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$48 [7:1] = { $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$48 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$48 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$48 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$48 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$48 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$48 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:43$35_EN[7:0]$48 [0] }
    Consolidated identical input bits for $mux cell $procmux$3130:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$47
      New ports: A=1'0, B=1'1, Y=$0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$47 [0]
      New connections: $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$47 [7:1] = { $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$47 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$47 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$47 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$47 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$47 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$47 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:42$34_EN[7:0]$47 [0] }
  Optimizing cells in module \dual_weight_fifo.
    Consolidated identical input bits for $mux cell $procmux$3133:
      Old ports: A=$2$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$82, B=8'00000000, Y=$0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60
      New ports: A=$procmux$3073_Y [0], B=1'0, Y=$0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60 [0]
      New connections: $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60 [7:1] = { $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60 [0] $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60 [0] }
    Consolidated identical input bits for $mux cell $procmux$3142:
      Old ports: A=$2$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$77, B=8'00000000, Y=$0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57
      New ports: A=$procmux$3091_Y [0], B=1'0, Y=$0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57 [0]
      New connections: $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57 [7:1] = { $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57 [0] $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57 [0] }
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
    New ctrl vector for $pmux cell $procmux$2552: { $procmux$2545_CMP $auto$opt_reduce.cc:137:opt_pmux$3548 $procmux$2553_CMP }
    New ctrl vector for $pmux cell $procmux$2589: { \en_load_weight $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:213$179_Y \compute_phase \drain_phase \transfer_phase $auto$opt_reduce.cc:137:opt_pmux$3550 $procmux$2593_CMP $procmux$2553_CMP }
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 33 changes.

21.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
<suppressed ~6 debug messages>
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
<suppressed ~21 debug messages>
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
<suppressed ~6 debug messages>
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 18 cells.

21.10.6. Executing OPT_DFF pass (perform DFF optimizations).

21.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 0 unused cells and 288 unused wires.
<suppressed ~10 debug messages>

21.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.10.9. Rerunning OPT passes. (Maybe there is more to do..)

21.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~605 debug messages>

21.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
    New ctrl vector for $pmux cell $procmux$2411: { \rx_ready $procmux$2366_CMP $auto$opt_reduce.cc:137:opt_pmux$3552 }
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
    New ctrl vector for $pmux cell $procmux$2474: { \tx_ready $auto$opt_reduce.cc:137:opt_pmux$3554 }
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
    New ctrl vector for $pmux cell $procmux$2589: { $auto$opt_reduce.cc:137:opt_pmux$3558 \drain_phase $auto$opt_reduce.cc:137:opt_pmux$3556 $auto$opt_reduce.cc:137:opt_pmux$3550 $procmux$2593_CMP $procmux$2553_CMP }
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 3 changes.

21.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.10.13. Executing OPT_DFF pass (perform DFF optimizations).

21.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..

21.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.10.16. Rerunning OPT passes. (Maybe there is more to do..)

21.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~600 debug messages>

21.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 0 changes.

21.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.10.20. Executing OPT_DFF pass (perform DFF optimizations).

21.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..

21.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.10.23. Finished fast OPT passes. (There is nothing left to do.)

21.11. Executing FSM pass (extract and optimize FSM).

21.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.act_seq_idx.
Warning: Regarding the user-specified fsm_encoding attribute on $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.state:
    Forcing FSM recoding on module port might result in larger circuit.
    Users of state reg look like FSM recoding might result in larger circuit.
Found FSM state register $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.weight_seq_idx.
Found FSM state register $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.state.
Found FSM state register $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.state.
Not marking mlp_top.state_reg as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.

21.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\act_seq_idx' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
  found $dff cell for state register: $procdff$3369
  root of input selection tree: $0\act_seq_idx[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $procmux$1805_CMP
  found ctrl input: $procmux$1706_CMP
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:171$448_Y
  found ctrl input: $procmux$1803_CMP
  found state code: 2'01
  found ctrl input: \rx_valid
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:260$496_Y
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:262$497_Y
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:265$498_Y
  found state code: 2'00
  found ctrl output: $procmux$1802_CMP
  found ctrl output: $procmux$1803_CMP
  ctrl inputs: { $procmux$1805_CMP $procmux$1706_CMP $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:265$498_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:262$497_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:260$496_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:171$448_Y \rx_valid \rst }
  ctrl outputs: { $procmux$1803_CMP $procmux$1802_CMP $0\act_seq_idx[1:0] }
  transition:       2'00 8'00---0-0 ->       2'00 4'1000
  transition:       2'00 8'-----1-0 ->       2'00 4'1000
  transition:       2'00 8'-1----00 ->       2'00 4'1000
  transition:       2'00 8'-1--0-10 ->       2'00 4'1000
  transition:       2'00 8'-1001-10 ->       2'00 4'1000
  transition:       2'00 8'-1101-10 ->       2'00 4'1000
  transition:       2'00 8'-1-11-10 ->       2'00 4'1000
  transition:       2'00 8'1------0 ->       2'01 4'1001
  transition:       2'00 8'-------1 ->       2'00 4'1000
  transition:       2'01 8'00---0-0 ->       2'01 4'0101
  transition:       2'01 8'-----1-0 ->       2'00 4'0100
  transition:       2'01 8'-1----00 ->       2'01 4'0101
  transition:       2'01 8'-1--0-10 ->       2'01 4'0101
  transition:       2'01 8'-1001-10 ->       2'01 4'0101
  transition:       2'01 8'-1101-10 ->       2'00 4'0100
  transition:       2'01 8'-1-11-10 ->       2'01 4'0101
  transition:       2'01 8'1------0 ->       2'01 4'0101
  transition:       2'01 8'-------1 ->       2'00 4'0100
Extracting FSM `\state' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
  found $dff cell for state register: $procdff$3364
  root of input selection tree: $0\state[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $procmux$1651_CMP
  found ctrl input: $procmux$1874_CMP
  found ctrl input: $procmux$1805_CMP
  found ctrl input: $procmux$1793_CMP
  found ctrl input: $procmux$1706_CMP
  found ctrl input: $procmux$2227_CMP
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:171$448_Y
  found state code: 4'0000
  found ctrl input: $lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:388$508_Y
  found ctrl input: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:390$515_Y
  found ctrl input: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:395$519_Y
  found ctrl input: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:398$521_Y
  found ctrl input: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:401$524_Y
  found ctrl input: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:404$527_Y
  found ctrl input: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:431$534_Y
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:408$528_Y
  found ctrl input: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:435$538_Y
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:411$529_Y
  found ctrl input: $logic_or$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:411$531_Y
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:413$532_Y
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$3534
  found state code: 4'0100
  found ctrl input: $procmux$1803_CMP
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$3542
  found ctrl input: \rx_valid
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:260$496_Y
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:262$497_Y
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:265$498_Y
  found state code: 4'0011
  found state code: 4'0110
  found state code: 4'0101
  found ctrl input: $logic_or$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:243$485_Y
  found ctrl input: $logic_or$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:245$492_Y
  found state code: 4'0010
  found ctrl input: \rx_ready
  found state code: 4'0001
  found ctrl output: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:171$448_Y
  found ctrl output: $procmux$1651_CMP
  found ctrl output: $procmux$1706_CMP
  found ctrl output: $procmux$1793_CMP
  found ctrl output: $procmux$1805_CMP
  found ctrl output: $procmux$1874_CMP
  found ctrl output: $procmux$2227_CMP
  ctrl inputs: { $procmux$1803_CMP $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:435$538_Y $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:431$534_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:413$532_Y $logic_or$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:411$531_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:411$529_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:408$528_Y $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:404$527_Y $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:401$524_Y $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:398$521_Y $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:395$519_Y $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:390$515_Y $lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:388$508_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:265$498_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:262$497_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:260$496_Y $logic_or$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:245$492_Y $logic_or$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:243$485_Y \rx_ready \rx_valid \rst $auto$opt_reduce.cc:137:opt_pmux$3534 $auto$opt_reduce.cc:137:opt_pmux$3542 }
  ctrl outputs: { $procmux$2227_CMP $procmux$1874_CMP $procmux$1805_CMP $procmux$1793_CMP $procmux$1706_CMP $procmux$1651_CMP $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:171$448_Y $0\state[3:0] }
  transition:     4'0000 23'------------------0-0-- ->     4'0000 11'00000010000
  transition:     4'0000 23'------------------1-0-- ->     4'0001 11'00000010001
  transition:     4'0000 23'--------------------1-- ->     4'0000 11'00000010000
  transition:     4'0100 23'--0----000000-------0-- ->     4'0100 11'00000100100
  transition:     4'0100 23'-01--00000000-------0-- ->     4'0000 11'00000100000
  transition:     4'0100 23'-01--1-000000-------0-- ->     4'0100 11'00000100100
  transition:     4'0100 23'-11---0000000-------0-- ->     4'0000 11'00000100000
  transition:     4'0100 23'--1---1000000-------0-- ->     4'0000 11'00000100000
  transition:     4'0100 23'----0-0100000-------0-- ->     4'0000 11'00000100000
  transition:     4'0100 23'---01-0100000-------0-- ->     4'0100 11'00000100100
  transition:     4'0100 23'---11-0100000-------0-- ->     4'0000 11'00000100000
  transition:     4'0100 23'------1100000-------0-- ->     4'0000 11'00000100000
  transition:     4'0100 23'--------10000-------0-- ->     4'0100 11'00000100100
  transition:     4'0100 23'---------1000-------0-- ->     4'0100 11'00000100100
  transition:     4'0100 23'----------100-------0-- ->     4'0100 11'00000100100
  transition:     4'0100 23'-----------10-------0-- ->     4'0100 11'00000100100
  transition:     4'0100 23'------------1-------0-- ->     4'0100 11'00000100100
  transition:     4'0100 23'--------------------1-- ->     4'0000 11'00000100000
  transition:     4'0010 23'-------------------00-- ->     4'0010 11'00001000010
  transition:     4'0010 23'---------------0---10-- ->     4'0010 11'00001000010
  transition:     4'0010 23'-------------001---10-- ->     4'0011 11'00001000011
  transition:     4'0010 23'-------------101---10-- ->     4'0110 11'00001000110
  transition:     4'0010 23'--------------11---10-- ->     4'0101 11'00001000101
  transition:     4'0010 23'--------------------1-- ->     4'0000 11'00001000000
  transition:     4'0110 23'0-------------------0-- ->     4'0000 11'00100000000
  transition:     4'0110 23'1-------------------0-- ->     4'0110 11'00100000110
  transition:     4'0110 23'--------------------1-- ->     4'0000 11'00100000000
  transition:     4'0001 23'-------------------00-- ->     4'0001 11'10000000001
  transition:     4'0001 23'----------------00-10-- ->     4'0000 11'10000000000
  transition:     4'0001 23'----------------10-10-- ->     4'0011 11'10000000011
  transition:     4'0001 23'-----------------1-10-- ->     4'0010 11'10000000010
  transition:     4'0001 23'--------------------1-- ->     4'0000 11'10000000000
  transition:     4'0101 23'--------------------0-0 ->     4'0000 11'00010000000
  transition:     4'0101 23'--------------------0-1 ->     4'0101 11'00010000101
  transition:     4'0101 23'--------------------1-- ->     4'0000 11'00010000000
  transition:     4'0011 23'--------------------00- ->     4'0000 11'01000000000
  transition:     4'0011 23'--------------------01- ->     4'0100 11'01000000100
  transition:     4'0011 23'--------------------1-- ->     4'0000 11'01000000000
Extracting FSM `\weight_seq_idx' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
  found $dff cell for state register: $procdff$3368
  root of input selection tree: $0\weight_seq_idx[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $procmux$1793_CMP
  found ctrl input: $procmux$1706_CMP
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:171$448_Y
  found ctrl input: $procmux$1829_CMP
  found ctrl input: $procmux$1816_CMP
  found ctrl input: $procmux$1830_CMP
  found ctrl input: $procmux$1791_CMP
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found state code: 3'001
  found ctrl input: \rx_valid
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:260$496_Y
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:262$497_Y
  found state code: 3'000
  found ctrl output: $procmux$1791_CMP
  found ctrl output: $procmux$1815_CMP
  found ctrl output: $procmux$1816_CMP
  found ctrl output: $procmux$1829_CMP
  found ctrl output: $procmux$1830_CMP
  ctrl inputs: { $procmux$1793_CMP $procmux$1706_CMP $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:262$497_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:260$496_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:171$448_Y \rx_valid \rst }
  ctrl outputs: { $procmux$1830_CMP $procmux$1829_CMP $procmux$1816_CMP $procmux$1815_CMP $procmux$1791_CMP $0\weight_seq_idx[2:0] }
  transition:      3'000 7'00--0-0 ->      3'000 8'00001000
  transition:      3'000 7'----1-0 ->      3'000 8'00001000
  transition:      3'000 7'-1---00 ->      3'000 8'00001000
  transition:      3'000 7'-1-0-10 ->      3'000 8'00001000
  transition:      3'000 7'-101-10 ->      3'000 8'00001000
  transition:      3'000 7'-111-10 ->      3'000 8'00001000
  transition:      3'000 7'1-----0 ->      3'001 8'00001001
  transition:      3'000 7'------1 ->      3'000 8'00001000
  transition:      3'100 7'00--0-0 ->      3'100 8'00010100
  transition:      3'100 7'----1-0 ->      3'000 8'00010000
  transition:      3'100 7'-1---00 ->      3'100 8'00010100
  transition:      3'100 7'-1-0-10 ->      3'100 8'00010100
  transition:      3'100 7'-101-10 ->      3'100 8'00010100
  transition:      3'100 7'-111-10 ->      3'000 8'00010000
  transition:      3'100 7'1-----0 ->      3'100 8'00010100
  transition:      3'100 7'------1 ->      3'000 8'00010000
  transition:      3'010 7'00--0-0 ->      3'010 8'00100010
  transition:      3'010 7'----1-0 ->      3'000 8'00100000
  transition:      3'010 7'-1---00 ->      3'010 8'00100010
  transition:      3'010 7'-1-0-10 ->      3'010 8'00100010
  transition:      3'010 7'-101-10 ->      3'010 8'00100010
  transition:      3'010 7'-111-10 ->      3'000 8'00100000
  transition:      3'010 7'1-----0 ->      3'011 8'00100011
  transition:      3'010 7'------1 ->      3'000 8'00100000
  transition:      3'001 7'00--0-0 ->      3'001 8'10000001
  transition:      3'001 7'----1-0 ->      3'000 8'10000000
  transition:      3'001 7'-1---00 ->      3'001 8'10000001
  transition:      3'001 7'-1-0-10 ->      3'001 8'10000001
  transition:      3'001 7'-101-10 ->      3'001 8'10000001
  transition:      3'001 7'-111-10 ->      3'000 8'10000000
  transition:      3'001 7'1-----0 ->      3'010 8'10000010
  transition:      3'001 7'------1 ->      3'000 8'10000000
  transition:      3'011 7'00--0-0 ->      3'011 8'01000011
  transition:      3'011 7'----1-0 ->      3'000 8'01000000
  transition:      3'011 7'-1---00 ->      3'011 8'01000011
  transition:      3'011 7'-1-0-10 ->      3'011 8'01000011
  transition:      3'011 7'-101-10 ->      3'011 8'01000011
  transition:      3'011 7'-111-10 ->      3'000 8'01000000
  transition:      3'011 7'1-----0 ->      3'100 8'01000100
  transition:      3'011 7'------1 ->      3'000 8'01000000
Extracting FSM `\state' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
  found $dff cell for state register: $procdff$3399
  root of input selection tree: $0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $procmux$2364_CMP
  found ctrl input: $procmux$2350_CMP
  found ctrl input: $procmux$2366_CMP
  found ctrl input: \rx_ready
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:82$424_Y
  found state code: 2'00
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:86$434_Y
  found state code: 2'11
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:67$421_Y
  found ctrl input: \rx_sync_2
  found state code: 2'10
  found state code: 2'01
  found ctrl output: \rx_ready
  found ctrl output: $procmux$2350_CMP
  found ctrl output: $procmux$2364_CMP
  found ctrl output: $procmux$2366_CMP
  ctrl inputs: { $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:86$434_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:82$424_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:67$421_Y \rx_sync_2 \rst }
  ctrl outputs: { $procmux$2366_CMP $procmux$2364_CMP $procmux$2350_CMP $0\state[1:0] \rx_ready }
  transition:       2'00 5'---00 ->       2'01 6'000011
  transition:       2'00 5'---10 ->       2'00 6'000001
  transition:       2'00 5'----1 ->       2'00 6'000001
  transition:       2'10 5'-0--0 ->       2'10 6'001100
  transition:       2'10 5'01--0 ->       2'10 6'001100
  transition:       2'10 5'11--0 ->       2'11 6'001110
  transition:       2'10 5'----1 ->       2'00 6'001000
  transition:       2'01 5'--0-0 ->       2'01 6'100010
  transition:       2'01 5'--100 ->       2'10 6'100100
  transition:       2'01 5'--110 ->       2'00 6'100000
  transition:       2'01 5'----1 ->       2'00 6'100000
  transition:       2'11 5'-0--0 ->       2'11 6'010110
  transition:       2'11 5'-1--0 ->       2'00 6'010000
  transition:       2'11 5'----1 ->       2'00 6'010000
Extracting FSM `\state' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
  found $dff cell for state register: $procdff$3409
  root of input selection tree: $0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $procmux$2464_CMP
  found ctrl input: $procmux$2465_CMP
  found ctrl input: $procmux$2466_CMP
  found ctrl input: \tx_ready
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:57$400_Y
  found state code: 2'00
  found ctrl input: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:71$404_Y
  found state code: 2'11
  found state code: 2'10
  found ctrl input: \tx_valid
  found state code: 2'01
  found ctrl output: \tx_ready
  found ctrl output: $procmux$2464_CMP
  found ctrl output: $procmux$2465_CMP
  found ctrl output: $procmux$2466_CMP
  ctrl inputs: { $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:71$404_Y $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:57$400_Y \tx_valid \rst }
  ctrl outputs: { $procmux$2466_CMP $procmux$2465_CMP $procmux$2464_CMP \tx_ready $0\state[1:0] }
  transition:       2'00 4'--00 ->       2'00 6'000100
  transition:       2'00 4'--10 ->       2'01 6'000101
  transition:       2'00 4'---1 ->       2'00 6'000100
  transition:       2'10 4'-0-0 ->       2'10 6'010010
  transition:       2'10 4'01-0 ->       2'10 6'010010
  transition:       2'10 4'11-0 ->       2'11 6'010011
  transition:       2'10 4'---1 ->       2'00 6'010000
  transition:       2'01 4'-0-0 ->       2'01 6'100001
  transition:       2'01 4'-1-0 ->       2'10 6'100010
  transition:       2'01 4'---1 ->       2'00 6'100000
  transition:       2'11 4'-0-0 ->       2'11 6'001011
  transition:       2'11 4'-1-0 ->       2'00 6'001000
  transition:       2'11 4'---1 ->       2'00 6'001000

21.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\weight_seq_idx$3572' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
  Merging pattern 7'-101-10 and 7'-111-10 from group (0 0 8'00001000).
  Merging pattern 7'-111-10 and 7'-101-10 from group (0 0 8'00001000).
  Merging pattern 7'-1-0-10 and 7'-1-1-10 from group (0 0 8'00001000).
  Merging pattern 7'-1-1-10 and 7'-1-0-10 from group (0 0 8'00001000).
  Merging pattern 7'-1---00 and 7'-1---10 from group (0 0 8'00001000).
  Merging pattern 7'-1---10 and 7'-1---00 from group (0 0 8'00001000).
Optimizing FSM `$fsm$\state$3563' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Optimizing FSM `$fsm$\act_seq_idx$3559' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
  Merging pattern 8'-1001-10 and 8'-1101-10 from group (0 0 4'1000).
  Merging pattern 8'-1101-10 and 8'-1001-10 from group (0 0 4'1000).
  Merging pattern 8'-1-01-10 and 8'-1-11-10 from group (0 0 4'1000).
  Merging pattern 8'-1-11-10 and 8'-1-01-10 from group (0 0 4'1000).
  Merging pattern 8'-1--0-10 and 8'-1--1-10 from group (0 0 4'1000).
  Merging pattern 8'-1--1-10 and 8'-1--0-10 from group (0 0 4'1000).
  Merging pattern 8'-1----00 and 8'-1----10 from group (0 0 4'1000).
  Merging pattern 8'-1----10 and 8'-1----00 from group (0 0 4'1000).
Optimizing FSM `$fsm$\state$3579' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Optimizing FSM `$fsm$\state$3585' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.

21.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 80 unused cells and 81 unused wires.
<suppressed ~83 debug messages>

21.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\act_seq_idx$3559' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
  Removing unused output signal $0\act_seq_idx[1:0] [0].
  Removing unused output signal $0\act_seq_idx[1:0] [1].
Optimizing FSM `$fsm$\state$3563' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Optimizing FSM `$fsm$\weight_seq_idx$3572' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
  Removing unused output signal $0\weight_seq_idx[2:0] [0].
  Removing unused output signal $0\weight_seq_idx[2:0] [1].
  Removing unused output signal $0\weight_seq_idx[2:0] [2].
Optimizing FSM `$fsm$\state$3579' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
  Removing unused output signal $0\state[1:0] [0].
  Removing unused output signal $0\state[1:0] [1].
Optimizing FSM `$fsm$\state$3585' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
  Removing unused output signal $0\state[1:0] [0].
  Removing unused output signal $0\state[1:0] [1].

21.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\act_seq_idx$3559' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\state$3563' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller' using `one_hot' encoding:
  unknown encoding `one_hot': using auto instead.
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------1
  0100 -> -----1-
  0010 -> ----1--
  0110 -> ---1---
  0001 -> --1----
  0101 -> -1-----
  0011 -> 1------
Recoding FSM `$fsm$\weight_seq_idx$3572' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\state$3579' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\state$3585' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

21.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\act_seq_idx$3559' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller':
-------------------------------------

  Information on FSM $fsm$\act_seq_idx$3559 (\act_seq_idx):

  Number of input signals:    8
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: \rx_valid
    2: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:171$448_Y
    3: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:260$496_Y
    4: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:262$497_Y
    5: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:265$498_Y
    6: $procmux$1706_CMP
    7: $procmux$1805_CMP

  Output signals:
    0: $procmux$1802_CMP
    1: $procmux$1803_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'00---0-0   ->     0 2'10
      1:     0 8'-----1-0   ->     0 2'10
      2:     0 8'-1-----0   ->     0 2'10
      3:     0 8'-------1   ->     0 2'10
      4:     0 8'1------0   ->     1 2'10
      5:     1 8'-1101-10   ->     0 2'01
      6:     1 8'-----1-0   ->     0 2'01
      7:     1 8'-------1   ->     0 2'01
      8:     1 8'-1----00   ->     1 2'01
      9:     1 8'-1--0-10   ->     1 2'01
     10:     1 8'-1001-10   ->     1 2'01
     11:     1 8'-1-11-10   ->     1 2'01
     12:     1 8'00---0-0   ->     1 2'01
     13:     1 8'1------0   ->     1 2'01

-------------------------------------

FSM `$fsm$\state$3563' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller':
-------------------------------------

  Information on FSM $fsm$\state$3563 (\state):

  Number of input signals:   23
  Number of output signals:  11
  Number of state bits:       7

  Input signals:
    0: $auto$opt_reduce.cc:137:opt_pmux$3542
    1: $auto$opt_reduce.cc:137:opt_pmux$3534
    2: \rst
    3: \rx_valid
    4: \rx_ready
    5: $logic_or$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:243$485_Y
    6: $logic_or$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:245$492_Y
    7: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:260$496_Y
    8: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:262$497_Y
    9: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:265$498_Y
   10: $lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:388$508_Y
   11: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:390$515_Y
   12: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:395$519_Y
   13: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:398$521_Y
   14: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:401$524_Y
   15: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:404$527_Y
   16: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:408$528_Y
   17: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:411$529_Y
   18: $logic_or$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:411$531_Y
   19: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:413$532_Y
   20: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:431$534_Y
   21: $logic_and$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:435$538_Y
   22: $procmux$1803_CMP

  Output signals:
    0: $0\state[3:0] [0]
    1: $0\state[3:0] [1]
    2: $0\state[3:0] [2]
    3: $0\state[3:0] [3]
    4: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:171$448_Y
    5: $procmux$1651_CMP
    6: $procmux$1706_CMP
    7: $procmux$1793_CMP
    8: $procmux$1805_CMP
    9: $procmux$1874_CMP
   10: $procmux$2227_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 23'------------------0-0--   ->     0 11'00000010000
      1:     0 23'--------------------1--   ->     0 11'00000010000
      2:     0 23'------------------1-0--   ->     4 11'00000010001
      3:     1 23'-01--00000000-------0--   ->     0 11'00000100000
      4:     1 23'-11---0000000-------0--   ->     0 11'00000100000
      5:     1 23'--1---1000000-------0--   ->     0 11'00000100000
      6:     1 23'----0-0100000-------0--   ->     0 11'00000100000
      7:     1 23'---11-0100000-------0--   ->     0 11'00000100000
      8:     1 23'------1100000-------0--   ->     0 11'00000100000
      9:     1 23'--------------------1--   ->     0 11'00000100000
     10:     1 23'-01--1-000000-------0--   ->     1 11'00000100100
     11:     1 23'--0----000000-------0--   ->     1 11'00000100100
     12:     1 23'---01-0100000-------0--   ->     1 11'00000100100
     13:     1 23'--------10000-------0--   ->     1 11'00000100100
     14:     1 23'---------1000-------0--   ->     1 11'00000100100
     15:     1 23'----------100-------0--   ->     1 11'00000100100
     16:     1 23'-----------10-------0--   ->     1 11'00000100100
     17:     1 23'------------1-------0--   ->     1 11'00000100100
     18:     2 23'--------------------1--   ->     0 11'00001000000
     19:     2 23'-------------------00--   ->     2 11'00001000010
     20:     2 23'---------------0---10--   ->     2 11'00001000010
     21:     2 23'-------------101---10--   ->     3 11'00001000110
     22:     2 23'--------------11---10--   ->     5 11'00001000101
     23:     2 23'-------------001---10--   ->     6 11'00001000011
     24:     3 23'0-------------------0--   ->     0 11'00100000000
     25:     3 23'--------------------1--   ->     0 11'00100000000
     26:     3 23'1-------------------0--   ->     3 11'00100000110
     27:     4 23'----------------00-10--   ->     0 11'10000000000
     28:     4 23'--------------------1--   ->     0 11'10000000000
     29:     4 23'-----------------1-10--   ->     2 11'10000000010
     30:     4 23'-------------------00--   ->     4 11'10000000001
     31:     4 23'----------------10-10--   ->     6 11'10000000011
     32:     5 23'--------------------0-0   ->     0 11'00010000000
     33:     5 23'--------------------1--   ->     0 11'00010000000
     34:     5 23'--------------------0-1   ->     5 11'00010000101
     35:     6 23'--------------------00-   ->     0 11'01000000000
     36:     6 23'--------------------1--   ->     0 11'01000000000
     37:     6 23'--------------------01-   ->     1 11'01000000100

-------------------------------------

FSM `$fsm$\weight_seq_idx$3572' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller':
-------------------------------------

  Information on FSM $fsm$\weight_seq_idx$3572 (\weight_seq_idx):

  Number of input signals:    7
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \rst
    1: \rx_valid
    2: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:171$448_Y
    3: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:260$496_Y
    4: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:262$497_Y
    5: $procmux$1706_CMP
    6: $procmux$1793_CMP

  Output signals:
    0: $procmux$1791_CMP
    1: $procmux$1815_CMP
    2: $procmux$1816_CMP
    3: $procmux$1829_CMP
    4: $procmux$1830_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'00--0-0   ->     0 5'00001
      1:     0 7'----1-0   ->     0 5'00001
      2:     0 7'-1----0   ->     0 5'00001
      3:     0 7'------1   ->     0 5'00001
      4:     0 7'1-----0   ->     3 5'00001
      5:     1 7'-111-10   ->     0 5'00010
      6:     1 7'----1-0   ->     0 5'00010
      7:     1 7'------1   ->     0 5'00010
      8:     1 7'-1---00   ->     1 5'00010
      9:     1 7'-1-0-10   ->     1 5'00010
     10:     1 7'-101-10   ->     1 5'00010
     11:     1 7'00--0-0   ->     1 5'00010
     12:     1 7'1-----0   ->     1 5'00010
     13:     2 7'-111-10   ->     0 5'00100
     14:     2 7'----1-0   ->     0 5'00100
     15:     2 7'------1   ->     0 5'00100
     16:     2 7'-1---00   ->     2 5'00100
     17:     2 7'-1-0-10   ->     2 5'00100
     18:     2 7'-101-10   ->     2 5'00100
     19:     2 7'00--0-0   ->     2 5'00100
     20:     2 7'1-----0   ->     4 5'00100
     21:     3 7'-111-10   ->     0 5'10000
     22:     3 7'----1-0   ->     0 5'10000
     23:     3 7'------1   ->     0 5'10000
     24:     3 7'1-----0   ->     2 5'10000
     25:     3 7'-1---00   ->     3 5'10000
     26:     3 7'-1-0-10   ->     3 5'10000
     27:     3 7'-101-10   ->     3 5'10000
     28:     3 7'00--0-0   ->     3 5'10000
     29:     4 7'-111-10   ->     0 5'01000
     30:     4 7'----1-0   ->     0 5'01000
     31:     4 7'------1   ->     0 5'01000
     32:     4 7'1-----0   ->     1 5'01000
     33:     4 7'-1---00   ->     4 5'01000
     34:     4 7'-1-0-10   ->     4 5'01000
     35:     4 7'-101-10   ->     4 5'01000
     36:     4 7'00--0-0   ->     4 5'01000

-------------------------------------

FSM `$fsm$\state$3579' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx':
-------------------------------------

  Information on FSM $fsm$\state$3579 (\state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \rst
    1: \rx_sync_2
    2: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:67$421_Y
    3: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:82$424_Y
    4: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:86$434_Y

  Output signals:
    0: \rx_ready
    1: $procmux$2350_CMP
    2: $procmux$2364_CMP
    3: $procmux$2366_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---10   ->     0 4'0001
      1:     0 5'----1   ->     0 4'0001
      2:     0 5'---00   ->     2 4'0001
      3:     1 5'----1   ->     0 4'0010
      4:     1 5'-0--0   ->     1 4'0010
      5:     1 5'01--0   ->     1 4'0010
      6:     1 5'11--0   ->     3 4'0010
      7:     2 5'--110   ->     0 4'1000
      8:     2 5'----1   ->     0 4'1000
      9:     2 5'--100   ->     1 4'1000
     10:     2 5'--0-0   ->     2 4'1000
     11:     3 5'-1--0   ->     0 4'0100
     12:     3 5'----1   ->     0 4'0100
     13:     3 5'-0--0   ->     3 4'0100

-------------------------------------

FSM `$fsm$\state$3585' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx':
-------------------------------------

  Information on FSM $fsm$\state$3585 (\state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \rst
    1: \tx_valid
    2: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:57$400_Y
    3: $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:71$404_Y

  Output signals:
    0: \tx_ready
    1: $procmux$2464_CMP
    2: $procmux$2465_CMP
    3: $procmux$2466_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--00   ->     0 4'0001
      1:     0 4'---1   ->     0 4'0001
      2:     0 4'--10   ->     2 4'0001
      3:     1 4'---1   ->     0 4'0100
      4:     1 4'-0-0   ->     1 4'0100
      5:     1 4'01-0   ->     1 4'0100
      6:     1 4'11-0   ->     3 4'0100
      7:     2 4'---1   ->     0 4'1000
      8:     2 4'-1-0   ->     1 4'1000
      9:     2 4'-0-0   ->     2 4'1000
     10:     3 4'-1-0   ->     0 4'0010
     11:     3 4'---1   ->     0 4'0010
     12:     3 4'-0-0   ->     3 4'0010

-------------------------------------

21.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\act_seq_idx$3559' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Mapping FSM `$fsm$\state$3563' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Mapping FSM `$fsm$\weight_seq_idx$3572' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Mapping FSM `$fsm$\state$3579' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Mapping FSM `$fsm$\state$3585' from module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.

21.12. Executing OPT pass (performing simple optimizations).

21.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
<suppressed ~20 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
<suppressed ~5 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
<suppressed ~5 debug messages>
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
<suppressed ~225 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
<suppressed ~9 debug messages>
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 79 cells.

21.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~541 debug messages>

21.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 0 changes.

21.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$3434 ($dff) from module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer (D = \rd_valid_comb, Q = \rd_valid_reg, rval = 1'0).
Adding SRST signal on $procdff$3433 ($dff) from module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer (D = \rd_data_comb, Q = \rd_data_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3429 ($dff) from module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer (D = $procmux$2789_Y, Q = \count, rval = 5'00000).
Adding EN signal on $auto$ff.cc:337:slice$4080 ($sdff) from module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer (D = $procmux$2789_Y, Q = \count).
Adding SRST signal on $procdff$3428 ($dff) from module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer (D = $procmux$2795_Y, Q = \rd_ptr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$4084 ($sdff) from module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer (D = $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:88$395_Y, Q = \rd_ptr).
Adding SRST signal on $procdff$3427 ($dff) from module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer (D = $procmux$2800_Y, Q = \wr_ptr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$4086 ($sdff) from module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer (D = $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:83$394_Y, Q = \wr_ptr).
Adding SRST signal on $procdff$3398 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2340_Y, Q = \rx_data_captured, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4088 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = \rx_data, Q = \rx_data_captured).
Adding SRST signal on $procdff$3397 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2333_Y, Q = \start_mlp_sticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$4090 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = 1'1, Q = \start_mlp_sticky).
Adding SRST signal on $procdff$3387 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1873_Y, Q = \resp_buffer[3], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4094 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1870_Y, Q = \resp_buffer[3]).
Adding SRST signal on $procdff$3386 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1885_Y, Q = \resp_buffer[2], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4100 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1882_Y, Q = \resp_buffer[2]).
Adding SRST signal on $procdff$3385 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1897_Y, Q = \resp_buffer[1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4106 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1894_Y, Q = \resp_buffer[1]).
Adding SRST signal on $procdff$3384 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1909_Y, Q = \resp_buffer[0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4112 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1905_Y, Q = \resp_buffer[0]).
Adding SRST signal on $procdff$3382 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1921_Y, Q = \tx_data_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4118 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $5$mem2reg_rd$\resp_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392$440_DATA[7:0]$518, Q = \tx_data_reg).
Adding SRST signal on $procdff$3381 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1945_Y, Q = \tx_valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$4124 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1940_Y, Q = \tx_valid_reg).
Adding SRST signal on $procdff$3380 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1960_Y, Q = \start_mlp_reg, rval = 1'0).
Adding SRST signal on $procdff$3379 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1972_Y, Q = \init_act_data_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$4137 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1969_Y, Q = \init_act_data_reg).
Adding SRST signal on $procdff$3378 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1801_Y, Q = \init_act_valid_reg, rval = 1'0).
Adding SRST signal on $procdff$3377 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1987_Y, Q = \wf_data_in_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4148 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1982_Y, Q = \wf_data_in_reg).
Adding SRST signal on $procdff$3376 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1814_Y, Q = \wf_push_col1_reg, rval = 1'0).
Adding SRST signal on $procdff$3375 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1828_Y, Q = \wf_push_col0_reg, rval = 1'0).
Adding SRST signal on $procdff$3374 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = \mlp_state, Q = \mlp_state_prev, rval = 4'0000).
Adding SRST signal on $procdff$3373 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2001_Y, Q = \weights_ready_reg, rval = 1'0).
Adding SRST signal on $procdff$3372 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$1790_Y, Q = \wf_reset_reg, rval = 1'0).
Adding SRST signal on $procdff$3371 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2045_Y, Q = \resp_delay_count, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4171 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2045_Y, Q = \resp_delay_count).
Adding SRST signal on $procdff$3370 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2096_Y, Q = \byte_sent, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$4199 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2096_Y, Q = \byte_sent).
Adding SRST signal on $procdff$3367 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2200_Y, Q = \resp_byte_idx, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$4227 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2200_Y, Q = \resp_byte_idx).
Adding SRST signal on $procdff$3366 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2223_Y, Q = \byte_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$4257 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2223_Y, Q = \byte_count).
Adding SRST signal on $procdff$3365 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $procmux$2240_Y, Q = \cmd_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4269 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = \rx_data, Q = \cmd_reg).
Adding SRST signal on $procdff$3404 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx (D = $2$lookahead\rx_byte$412[7:0]$419, Q = \rx_byte, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4273 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx (D = $2$lookahead\rx_byte$412[7:0]$419, Q = \rx_byte).
Adding SRST signal on $procdff$3403 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx (D = $procmux$2402_Y, Q = \bit_index, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$4281 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx (D = $procmux$2402_Y, Q = \bit_index).
Adding SRST signal on $procdff$3402 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx (D = $procmux$2411_Y, Q = \clk_count, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$4289 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx (D = $procmux$2411_Y, Q = \clk_count).
Adding SRST signal on $procdff$3401 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx (D = $procmux$2383_Y, Q = \rx_valid, rval = 1'0).
Adding SRST signal on $procdff$3400 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx (D = $procmux$2433_Y, Q = \rx_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4304 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx (D = \rx_byte, Q = \rx_data).
Adding SRST signal on $procdff$3413 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx (D = $procmux$2493_Y, Q = \tx_byte, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4308 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx (D = \tx_data, Q = \tx_byte).
Adding SRST signal on $procdff$3412 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx (D = $procmux$2463_Y, Q = \tx, rval = 1'1).
Adding SRST signal on $procdff$3411 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx (D = $procmux$2505_Y, Q = \bit_index, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$4313 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx (D = $procmux$2505_Y, Q = \bit_index).
Adding SRST signal on $procdff$3410 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx (D = $procmux$2474_Y, Q = \clk_count, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3482 ($dff) from module accumulator_align (D = $procmux$3029_Y, Q = \pending, rval = 1'0).
Adding SRST signal on $procdff$3481 ($dff) from module accumulator_align (D = $procmux$3040_Y, Q = \col0_delay_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$4325 ($sdff) from module accumulator_align (D = \raw_col0, Q = \col0_delay_reg).
Adding SRST signal on $procdff$3480 ($dff) from module accumulator_align (D = $procmux$3055_Y, Q = \align_col1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$4329 ($sdff) from module accumulator_align (D = \raw_col1, Q = \align_col1).
Adding SRST signal on $procdff$3479 ($dff) from module accumulator_align (D = $procmux$3067_Y, Q = \align_col0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$4335 ($sdff) from module accumulator_align (D = \col0_delay_reg, Q = \align_col0).
Adding SRST signal on $procdff$3478 ($dff) from module accumulator_align (D = $procmux$3015_Y, Q = \aligned_valid, rval = 1'0).
Adding SRST signal on $procdff$3477 ($dff) from module accumulator_mem (D = $procmux$2951_Y, Q = \mem_buff1_col1, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$4346 ($sdff) from module accumulator_mem (D = $procmux$2947_Y, Q = \mem_buff1_col1).
Adding SRST signal on $procdff$3476 ($dff) from module accumulator_mem (D = $procmux$2962_Y, Q = \mem_buff1_col0, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$4350 ($sdff) from module accumulator_mem (D = $procmux$2958_Y, Q = \mem_buff1_col0).
Adding SRST signal on $procdff$3475 ($dff) from module accumulator_mem (D = $procmux$2974_Y, Q = \mem_buff0_col1, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$4354 ($sdff) from module accumulator_mem (D = $procmux$2970_Y, Q = \mem_buff0_col1).
Adding SRST signal on $procdff$3474 ($dff) from module accumulator_mem (D = $procmux$2986_Y, Q = \mem_buff0_col0, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$4360 ($sdff) from module accumulator_mem (D = $procmux$2982_Y, Q = \mem_buff0_col0).
Adding SRST signal on $procdff$3473 ($dff) from module accumulator_mem (D = $procmux$2997_Y, Q = \out_col1, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$4366 ($sdff) from module accumulator_mem (D = $procmux$2993_Y, Q = \out_col1).
Adding SRST signal on $procdff$3472 ($dff) from module accumulator_mem (D = $procmux$3008_Y, Q = \out_col0, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$4368 ($sdff) from module accumulator_mem (D = $procmux$3004_Y, Q = \out_col0).
Adding SRST signal on $procdff$3471 ($dff) from module accumulator_mem (D = $procmux$2940_Y, Q = \valid_out, rval = 1'0).
Adding SRST signal on $procdff$3470 ($dff) from module activation_func (D = \valid_in, Q = \valid_out, rval = 1'0).
Adding SRST signal on $procdff$3469 ($dff) from module activation_func (D = $ternary$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:24$102_Y [31], Q = \data_out [31], rval = 1'0).
Adding SRST signal on $procdff$3469 ($dff) from module activation_func (D = \data_in [30:0], Q = \data_out [30:0], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$3451 ($dff) from module activation_pipeline (D = $procmux$2877_Y, Q = \target_d1, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$4376 ($sdff) from module activation_pipeline (D = \target_in, Q = \target_d1).
Adding SRST signal on $procdff$3450 ($dff) from module activation_pipeline (D = \q_zero_point, Q = \q_zero_point_d0, rval = 8'00000000).
Adding SRST signal on $procdff$3449 ($dff) from module activation_pipeline (D = \q_inv_scale, Q = \q_inv_scale_d0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3448 ($dff) from module activation_pipeline (D = \s2_data, Q = \q_s1_data, rval = 0).
Adding SRST signal on $procdff$3447 ($dff) from module activation_pipeline (D = \s2_valid, Q = \q_s1_valid, rval = 1'0).
Adding SRST signal on $procdff$3446 ($dff) from module activation_pipeline (D = \q_zero_point_d0, Q = \q_zero_point_d1, rval = 8'00000000).
Adding SRST signal on $procdff$3445 ($dff) from module activation_pipeline (D = \mult_raw, Q = \mult_reg, rval = 48'000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3444 ($dff) from module activation_pipeline (D = \q_s1_valid, Q = \q_s2_valid, rval = 1'0).
Adding SRST signal on $procdff$3443 ($dff) from module activation_pipeline (D = $mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118_Y, Q = \mult_raw, rval = 48'000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3441 ($dff) from module activation_pipeline (D = \q_zero_point_d1, Q = \q_zero_point_d2, rval = 8'00000000).
Adding SRST signal on $procdff$3440 ($dff) from module activation_pipeline (D = $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131$122_Y [39:8], Q = \scaled_reg, rval = 0).
Adding SRST signal on $procdff$3439 ($dff) from module activation_pipeline (D = \q_s2_valid, Q = \q_s3_valid, rval = 1'0).
Adding SRST signal on $procdff$3438 ($dff) from module activation_pipeline (D = $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149$125_Y, Q = \biased_reg, rval = 0).
Adding SRST signal on $procdff$3437 ($dff) from module activation_pipeline (D = \q_s3_valid, Q = \q_s4_valid, rval = 1'0).
Adding SRST signal on $procdff$3436 ($dff) from module activation_pipeline (D = \q_s4_valid, Q = \valid_reg, rval = 1'0).
Adding SRST signal on $procdff$3435 ($dff) from module activation_pipeline (D = \sat_result [6:0], Q = \ub_q_reg [6:0], rval = 7'0000000).
Adding SRST signal on $procdff$3435 ($dff) from module activation_pipeline (D = $2\sat_result[7:0] [7], Q = \ub_q_reg [7], rval = 1'0).
Adding SRST signal on $procdff$3505 ($dff) from module basys3_top (D = $procmux$3339_Y, Q = \rst_counter, rval = 8'11111111).
Adding EN signal on $auto$ff.cc:337:slice$4396 ($sdff) from module basys3_top (D = $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:59$355_Y, Q = \rst_counter).
Adding SRST signal on $procdff$3502 ($dff) from module basys3_top (D = \led_next, Q = \led_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3487 ($dff) from module dual_weight_fifo (D = $procmux$3150_Y, Q = \rd_ptr1, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$4399 ($sdff) from module dual_weight_fifo (D = $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:69$85_Y, Q = \rd_ptr1).
Adding SRST signal on $procdff$3486 ($dff) from module dual_weight_fifo (D = $procmux$3156_Y, Q = \wr_ptr1, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$4401 ($sdff) from module dual_weight_fifo (D = $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:64$83_Y, Q = \wr_ptr1).
Adding SRST signal on $procdff$3485 ($dff) from module dual_weight_fifo (D = $procmux$3161_Y, Q = \rd_ptr0, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$4403 ($sdff) from module dual_weight_fifo (D = $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:57$79_Y, Q = \rd_ptr0).
Adding SRST signal on $procdff$3484 ($dff) from module dual_weight_fifo (D = $procmux$3167_Y, Q = \wr_ptr0, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$4405 ($sdff) from module dual_weight_fifo (D = $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:54$78_Y, Q = \wr_ptr0).
Adding SRST signal on $procdff$3483 ($dff) from module dual_weight_fifo (D = $procmux$3172_Y, Q = \col1_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4407 ($sdff) from module dual_weight_fifo (D = \col1_raw, Q = \col1_out).
Adding SRST signal on $procdff$3453 ($dff) from module loss_block (D = \abs_diff [30:0], Q = \loss_out [30:0], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$3453 ($dff) from module loss_block (D = $neg$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18$111_Y [31], Q = \loss_out [31], rval = 1'0).
Adding SRST signal on $procdff$3452 ($dff) from module loss_block (D = \valid_in, Q = \valid_out, rval = 1'0).
Adding SRST signal on $procdff$3426 ($dff) from module mlp_top (D = $procmux$2765_Y, Q = \row1_skew_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4416 ($sdff) from module mlp_top (D = \act_ub_rd_data [15:8], Q = \row1_skew_reg).
Adding SRST signal on $procdff$3425 ($dff) from module mlp_top (D = $procmux$2760_Y, Q = \refill_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$4418 ($sdff) from module mlp_top (D = { \ap_data_col1 \ap_data_col0 }, Q = \refill_data).
Adding SRST signal on $procdff$3424 ($dff) from module mlp_top (D = $procmux$2755_Y, Q = \refill_valid, rval = 1'0).
Adding SRST signal on $procdff$3422 ($dff) from module mlp_top (D = $procmux$2542_Y, Q = \acc_clear, rval = 1'0).
Adding SRST signal on $procdff$3421 ($dff) from module mlp_top (D = $procmux$2552_Y, Q = \accum_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$4426 ($sdff) from module mlp_top (D = $procmux$2552_Y, Q = \accum_en).
Adding SRST signal on $procdff$3420 ($dff) from module mlp_top (D = $procmux$2563_Y, Q = \weights_loaded, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$4434 ($sdff) from module mlp_top (D = $procmux$2563_Y, Q = \weights_loaded).
Adding SRST signal on $procdff$3419 ($dff) from module mlp_top (D = $procmux$2578_Y, Q = \current_layer_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$4446 ($sdff) from module mlp_top (D = $procmux$2578_Y, Q = \current_layer_reg).
Adding SRST signal on $procdff$3418 ($dff) from module mlp_top (D = $procmux$2589_Y, Q = \cycle_cnt_reg, rval = 5'00000).
Adding EN signal on $auto$ff.cc:337:slice$4454 ($sdff) from module mlp_top (D = $procmux$2589_Y, Q = \cycle_cnt_reg).
Adding SRST signal on $procdff$3417 ($dff) from module mlp_top (D = $procmux$2619_Y, Q = \state_reg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$4458 ($sdff) from module mlp_top (D = $procmux$2619_Y, Q = \state_reg).
Adding SRST signal on $procdff$3416 ($dff) from module mlp_top (D = $procmux$2652_Y, Q = \layer_complete, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$4478 ($sdff) from module mlp_top (D = $procmux$2652_Y, Q = \layer_complete).
Adding SRST signal on $procdff$3415 ($dff) from module mlp_top (D = $procmux$2667_Y, Q = \addr_sel, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$4482 ($sdff) from module mlp_top (D = 1'0, Q = \addr_sel).
Adding SRST signal on $procdff$3414 ($dff) from module mlp_top (D = $procmux$2675_Y, Q = \buffer_select, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$4484 ($sdff) from module mlp_top (D = $procmux$2675_Y, Q = \buffer_select).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$4483 ($sdffe) from module mlp_top.
Adding SRST signal on $procdff$3468 ($dff) from module normalizer (D = \shift, Q = \shift_d, rval = 5'00000).
Adding SRST signal on $procdff$3467 ($dff) from module normalizer (D = \bias, Q = \bias_d, rval = 0).
Adding SRST signal on $procdff$3466 ($dff) from module normalizer (D = \gain, Q = \gain_d, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3465 ($dff) from module normalizer (D = \data_in, Q = \data_in_d, rval = 0).
Adding SRST signal on $procdff$3464 ($dff) from module normalizer (D = \valid_in, Q = \s1_valid, rval = 1'0).
Adding SRST signal on $procdff$3463 ($dff) from module normalizer (D = \shift_d, Q = \shift_d1, rval = 5'00000).
Adding SRST signal on $procdff$3462 ($dff) from module normalizer (D = \bias_d, Q = \bias_d1, rval = 0).
Adding SRST signal on $procdff$3461 ($dff) from module normalizer (D = \mult_raw, Q = \mult_res, rval = 48'000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3460 ($dff) from module normalizer (D = $mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105_Y, Q = \mult_raw, rval = 48'000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3459 ($dff) from module normalizer (D = \s1_valid, Q = \s2_valid, rval = 1'0).
Adding SRST signal on $procdff$3458 ($dff) from module normalizer (D = \bias_d1, Q = \bias_d2, rval = 0).
Adding SRST signal on $procdff$3457 ($dff) from module normalizer (D = $sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107_Y, Q = \shifted_res, rval = 48'000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3456 ($dff) from module normalizer (D = \s2_valid, Q = \s3_valid, rval = 1'0).
Adding SRST signal on $procdff$3455 ($dff) from module normalizer (D = \s3_valid, Q = \valid_out, rval = 1'0).
Adding SRST signal on $procdff$3454 ($dff) from module normalizer (D = $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86$109_Y, Q = \data_out, rval = 0).
Adding SRST signal on $procdff$3510 ($dff) from module pe (D = $procmux$3359_Y, Q = \weight, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$4507 ($sdff) from module pe (D = \in_psum [7:0], Q = \weight).
Adding SRST signal on $procdff$3509 ($dff) from module pe (D = $procmux$3345_Y, Q = \out_psum, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3508 ($dff) from module pe (D = \in_act, Q = \out_act, rval = 8'00000000).

21.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 169 unused cells and 287 unused wires.
<suppressed ~183 debug messages>

21.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
<suppressed ~1 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
<suppressed ~10 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
<suppressed ~3 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
<suppressed ~1 debug messages>
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
<suppressed ~6 debug messages>
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.12.9. Rerunning OPT passes. (Maybe there is more to do..)

21.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~322 debug messages>

21.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
    New ctrl vector for $pmux cell $procmux$2363: \state [1]
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 1 changes.

21.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
<suppressed ~42 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
<suppressed ~9 debug messages>
Finding identical cells in module `\accumulator_mem'.
<suppressed ~12 debug messages>
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
<suppressed ~30 debug messages>
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 32 cells.

21.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $procdff$3364 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.

21.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 0 unused cells and 32 unused wires.
<suppressed ~5 debug messages>

21.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.12.16. Rerunning OPT passes. (Maybe there is more to do..)

21.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~326 debug messages>

21.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 0 changes.

21.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.12.20. Executing OPT_DFF pass (perform DFF optimizations).

21.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..

21.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.12.23. Finished fast OPT passes. (There is nothing left to do.)

21.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.$procmux$2790_CMP0 ($eq).
Removed top 30 address bits (of 32) from memory init port $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$proc_memwr.cc:45:proc_memwr$3511 (data_buffer).
Removed top 30 address bits (of 32) from memory init port $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$proc_memwr.cc:45:proc_memwr$3512 (data_buffer).
Removed top 30 address bits (of 32) from memory init port $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$proc_memwr.cc:45:proc_memwr$3513 (data_buffer).
Removed top 30 address bits (of 32) from memory init port $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$proc_memwr.cc:45:proc_memwr$3514 (data_buffer).
Removed top 1 address bits (of 3) from memory init port $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$proc_memwr.cc:45:proc_memwr$3515 (data_buffer).
Removed top 30 address bits (of 32) from memory read port $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memrd$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:286$500 (data_buffer).
Removed top 30 address bits (of 32) from memory read port $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memrd$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:291$501 (data_buffer).
Removed top 30 address bits (of 32) from memory read port $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memrd$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:296$502 (data_buffer).
Removed top 30 address bits (of 32) from memory read port $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$memrd$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:301$503 (data_buffer).
Removed top 1 bits (of 2) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4266 ($ne).
Removed top 1 bits (of 2) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4262 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4250 ($ne).
Removed top 2 bits (of 3) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4246 ($ne).
Removed top 2 bits (of 3) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4244 ($ne).
Removed top 1 bits (of 4) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4220 ($ne).
Removed top 3 bits (of 4) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4216 ($ne).
Removed top 3 bits (of 4) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4214 ($ne).
Removed top 1 bits (of 4) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4192 ($ne).
Removed top 3 bits (of 4) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4188 ($ne).
Removed top 3 bits (of 4) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$opt_dff.cc:248:make_patterns_logic$4186 ($ne).
Removed top 1 bits (of 10) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$fsm_map.cc:77:implement_pattern_cache$3849 ($eq).
Removed top 1 bits (of 10) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$fsm_map.cc:77:implement_pattern_cache$3841 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$fsm_map.cc:77:implement_pattern_cache$3829 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$fsm_map.cc:77:implement_pattern_cache$3825 ($eq).
Removed top 2 bits (of 5) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$fsm_map.cc:77:implement_pattern_cache$3812 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$fsm_map.cc:77:implement_pattern_cache$3808 ($eq).
Removed top 2 bits (of 9) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$fsm_map.cc:77:implement_pattern_cache$3666 ($eq).
Removed top 1 bits (of 11) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$fsm_map.cc:77:implement_pattern_cache$3654 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$auto$fsm_map.cc:77:implement_pattern_cache$3646 ($eq).
Removed top 7 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:243$483 ($eq).
Removed top 6 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:243$484 ($eq).
Removed top 6 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:245$486 ($eq).
Removed top 5 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:246$487 ($eq).
Removed top 5 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:247$489 ($eq).
Removed top 5 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:248$491 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:260$496 ($eq).
Removed top 7 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:262$497 ($eq).
Removed top 6 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:265$498 ($eq).
Removed top 31 bits (of 32) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272$499 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272$499 ($add).
Removed top 4 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:388$508 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389$511 ($add).
Removed top 24 bits (of 32) from port Y of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389$511 ($add).
Removed top 5 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:408$528 ($eq).
Removed top 5 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:411$529 ($eq).
Removed top 5 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:411$530 ($eq).
Removed top 31 bits (of 32) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:418$533 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:418$533 ($add).
Removed top 1 bits (of 2) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$procmux$1643_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$procmux$1858 ($mux).
Removed top 6 bits (of 8) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$procmux$1959_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$procmux$1761 ($mux).
Removed top 1 bits (of 3) from mux cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$procmux$1729 ($mux).
Removed top 1 bits (of 3) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_ADDR[2:0]$459.
Removed top 1 bits (of 4) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$0\state[3:0].
Removed top 1 bits (of 3) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$2$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_ADDR[2:0]$480.
Removed top 1 bits (of 3) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$3$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_ADDR[2:0]$493.
Removed top 29 bits (of 32) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272$499_Y.
Removed top 24 bits (of 32) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389$511_Y.
Removed top 30 bits (of 32) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:418$533_Y.
Removed top 1 bits (of 2) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$auto$opt_dff.cc:248:make_patterns_logic$4278 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$4010 ($eq).
Removed top 7 bits (of 16) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:67$421 ($eq).
Removed top 6 bits (of 16) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:82$424 ($eq).
Converting cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$neg$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84$427 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$neg$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84$427 ($neg).
Removed top 31 bits (of 32) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90$435 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90$435 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108$439 ($add).
Removed top 16 bits (of 32) from port Y of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108$439 ($add).
Removed top 16 bits (of 32) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108$439_Y.
Removed top 31 bits (of 32) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90$435_Y.
Removed top 1 bits (of 2) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$auto$opt_dff.cc:248:make_patterns_logic$4318 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$auto$fsm_map.cc:77:implement_pattern_cache$4052 ($eq).
Removed top 6 bits (of 16) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:57$400 ($eq).
Removed top 31 bits (of 32) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61$401 ($add).
Removed top 16 bits (of 32) from port Y of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61$401 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75$405 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75$405 ($add).
Removed top 16 bits (of 32) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61$401_Y.
Removed top 29 bits (of 32) from wire $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75$405_Y.
Removed top 16 bits (of 32) from port B of cell accumulator_mem.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59$91 ($add).
Removed top 16 bits (of 32) from port B of cell accumulator_mem.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60$93 ($add).
Removed top 16 bits (of 32) from port B of cell accumulator_mem.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79$97 ($add).
Removed top 16 bits (of 32) from port B of cell accumulator_mem.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80$99 ($add).
Removed cell activation_func.$ternary$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:24$102 ($mux).
Removed top 40 bits (of 48) from port B of cell activation_pipeline.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131$122 ($add).
Removed top 8 bits (of 48) from port Y of cell activation_pipeline.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131$122 ($add).
Removed top 8 bits (of 48) from port A of cell activation_pipeline.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131$122 ($add).
Removed top 24 bits (of 32) from port B of cell activation_pipeline.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127 ($gt).
Removed top 24 bits (of 32) from port B of cell activation_pipeline.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128 ($lt).
Removed top 1 bits (of 8) from mux cell activation_pipeline.$procmux$2833 ($mux).
Removed top 8 bits (of 48) from wire activation_pipeline.$add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131$122_Y.
Removed top 7 bits (of 8) from wire activation_pipeline.q_zero_point_d2.
Removed top 7 bits (of 8) from port B of cell basys3_top.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:91$359 ($eq).
Removed top 1 bits (of 2) from port B of cell basys3_top.$procmux$3183_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell basys3_top.$procmux$3335_CMP0 ($eq).
Removed top 30 address bits (of 32) from memory init port dual_weight_fifo.$auto$proc_memwr.cc:45:proc_memwr$3517 (queue0).
Removed top 30 address bits (of 32) from memory init port dual_weight_fifo.$auto$proc_memwr.cc:45:proc_memwr$3518 (queue0).
Removed top 30 address bits (of 32) from memory init port dual_weight_fifo.$auto$proc_memwr.cc:45:proc_memwr$3519 (queue0).
Removed top 30 address bits (of 32) from memory init port dual_weight_fifo.$auto$proc_memwr.cc:45:proc_memwr$3520 (queue0).
Removed top 30 address bits (of 32) from memory init port dual_weight_fifo.$auto$proc_memwr.cc:45:proc_memwr$3521 (queue1).
Removed top 30 address bits (of 32) from memory init port dual_weight_fifo.$auto$proc_memwr.cc:45:proc_memwr$3522 (queue1).
Removed top 30 address bits (of 32) from memory init port dual_weight_fifo.$auto$proc_memwr.cc:45:proc_memwr$3523 (queue1).
Removed top 30 address bits (of 32) from memory init port dual_weight_fifo.$auto$proc_memwr.cc:45:proc_memwr$3524 (queue1).
Removed top 1 bits (of 32) from mux cell loss_block.$ternary$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18$112 ($mux).
Removed top 1 bits (of 32) from wire loss_block.abs_diff.
Removed top 9 bits (of 32) from wire loss_block.diff.
Removed top 1 bits (of 2) from port B of cell mlp_top.$auto$opt_dff.cc:248:make_patterns_logic$4471 ($ne).
Removed top 1 bits (of 2) from port B of cell mlp_top.$auto$opt_dff.cc:248:make_patterns_logic$4469 ($ne).
Removed top 1 bits (of 2) from port B of cell mlp_top.$auto$opt_dff.cc:248:make_patterns_logic$4467 ($ne).
Removed top 1 bits (of 2) from port B of cell mlp_top.$auto$opt_dff.cc:248:make_patterns_logic$4465 ($ne).
Removed top 1 bits (of 2) from port B of cell mlp_top.$auto$opt_dff.cc:248:make_patterns_logic$4441 ($ne).
Removed top 3 bits (of 4) from port B of cell mlp_top.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:79$152 ($eq).
Removed top 2 bits (of 4) from port B of cell mlp_top.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:80$153 ($eq).
Removed top 1 bits (of 4) from port B of cell mlp_top.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:81$154 ($eq).
Removed top 1 bits (of 4) from port B of cell mlp_top.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:82$155 ($eq).
Removed top 4 bits (of 5) from port B of cell mlp_top.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:181$168 ($eq).
Removed top 3 bits (of 5) from port B of cell mlp_top.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:182$170 ($eq).
Removed top 3 bits (of 5) from port B of cell mlp_top.$ge$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:209$172 ($ge).
Removed top 3 bits (of 5) from port B of cell mlp_top.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:210$175 ($lt).
Removed top 2 bits (of 4) from port B of cell mlp_top.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:213$179 ($eq).
Removed top 3 bits (of 4) from mux cell mlp_top.$ternary$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:339$189 ($mux).
Removed top 3 bits (of 5) from port B of cell mlp_top.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:347$191 ($eq).
Removed top 2 bits (of 5) from port B of cell mlp_top.$eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:365$195 ($eq).
Removed top 2 bits (of 3) from port B of cell mlp_top.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:366$196 ($lt).
Removed top 1 bits (of 5) from port B of cell mlp_top.$ge$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:403$205 ($ge).
Removed top 1 bits (of 4) from port B of cell mlp_top.$procmux$2565_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mlp_top.$procmux$2593_CMP0 ($eq).
Removed top 3 bits (of 4) from wire mlp_top.$ternary$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:339$189_Y.
Removed top 16 bits (of 48) from FF cell normalizer.$auto$ff.cc:337:slice$4503 ($sdff).
Removed top 16 bits (of 48) from port Y of cell normalizer.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107 ($sshr).
Removed top 16 bits (of 48) from wire normalizer.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107_Y.
Removed top 16 bits (of 48) from wire normalizer.shifted_res.
Converting cell pe.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:35$2 ($mul) from unsigned to signed.
Removed top 8 bits (of 16) from port A of cell pe.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:35$2 ($mul).
Removed top 8 bits (of 16) from port B of cell pe.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:35$2 ($mul).

21.14. Executing PEEPOPT pass (run peephole optimizers).

21.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 0 unused cells and 16 unused wires.
<suppressed ~8 debug messages>

21.16. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller/$procmux$1640.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \resp_byte_idx
    best permutation: \resp_byte_idx
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \resp_buffer[3]
      1: 2'10 -> 2'10 -> 2'10: \resp_buffer[2]
      2: 2'01 -> 2'01 -> 2'01: \resp_buffer[1]
      3: 2'00 -> 2'00 -> 2'00: \resp_buffer[0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4535.
Inspecting $pmux cell $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller/$procmux$1905.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \cmd_reg
    best permutation: \cmd_reg
    best xor mask: 8'00000100
      0: 8'00000101 -> 8'00000101 -> 8'00000001: { \mlp_state \mlp_cycle_cnt [3:0] }
      1: 8'00000110 -> 8'00000110 -> 8'00000010: \mlp_acc1 [7:0]
      2: 8'00000100 -> 8'00000100 -> 8'00000000: \mlp_acc0 [7:0]
    choices: 3
    min choice: 0
    max choice: 2
    range density: 100%
    absolute density: 100%
    full density: 1%
    full case: false
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4541.
Inspecting $pmux cell basys3_top/$procmux$3180.
  data width: 1 (next power-of-2 = 1, log2 = 0)
  checking ctrl signal \sw_sync2 [15:14]
    best permutation: \sw_sync2 [15:14]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: 1'0
      1: 2'10 -> 2'10 -> 2'10: $3\led_next[15:0] [15]
      2: 2'01 -> 2'01 -> 2'01: \tpu_acc0 [15]
      3: 2'00 -> 2'00 -> 2'00: $2\led_next[15:0] [15]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4543.
Inspecting $pmux cell basys3_top/$procmux$3185.
  data width: 1 (next power-of-2 = 1, log2 = 0)
  checking ctrl signal \sw_sync2 [15:14]
    best permutation: \sw_sync2 [15:14]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \uart_start_mlp_dbg
      1: 2'10 -> 2'10 -> 2'10: $3\led_next[15:0] [14]
      2: 2'01 -> 2'01 -> 2'01: \tpu_acc0 [14]
      3: 2'00 -> 2'00 -> 2'00: $2\led_next[15:0] [14]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4545.
Inspecting $pmux cell basys3_top/$procmux$3190.
  data width: 1 (next power-of-2 = 1, log2 = 0)
  checking ctrl signal \sw_sync2 [15:14]
    best permutation: \sw_sync2 [15:14]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \uart_weights_ready_dbg
      1: 2'10 -> 2'10 -> 2'10: $3\led_next[15:0] [13]
      2: 2'01 -> 2'01 -> 2'01: \tpu_acc0 [13]
      3: 2'00 -> 2'00 -> 2'00: $2\led_next[15:0] [13]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4547.
Inspecting $pmux cell basys3_top/$procmux$3195.
  data width: 1 (next power-of-2 = 1, log2 = 0)
  checking ctrl signal \sw_sync2 [15:14]
    best permutation: \sw_sync2 [15:14]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \uart_tx_ready_dbg
      1: 2'10 -> 2'10 -> 2'10: $3\led_next[15:0] [12]
      2: 2'01 -> 2'01 -> 2'01: \tpu_acc0 [12]
      3: 2'00 -> 2'00 -> 2'00: $2\led_next[15:0] [12]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4549.
Inspecting $pmux cell basys3_top/$procmux$3200.
  data width: 1 (next power-of-2 = 1, log2 = 0)
  checking ctrl signal \sw_sync2 [15:14]
    best permutation: \sw_sync2 [15:14]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \uart_rx_valid_dbg
      1: 2'10 -> 2'10 -> 2'10: $3\led_next[15:0] [11]
      2: 2'01 -> 2'01 -> 2'01: \tpu_acc0 [11]
      3: 2'00 -> 2'00 -> 2'00: $2\led_next[15:0] [11]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4551.
Inspecting $pmux cell basys3_top/$procmux$3205.
  data width: 3 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \sw_sync2 [15:14]
    best permutation: \sw_sync2 [15:14]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \uart_byte_count_dbg
      1: 2'10 -> 2'10 -> 2'10: $3\led_next[15:0] [10:8]
      2: 2'01 -> 2'01 -> 2'01: \tpu_acc0 [10:8]
      3: 2'00 -> 2'00 -> 2'00: $2\led_next[15:0] [10:8]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4553.
Inspecting $pmux cell basys3_top/$procmux$3210.
  data width: 4 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \sw_sync2 [15:14]
    best permutation: \sw_sync2 [15:14]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \uart_cmd_dbg [7:4]
      1: 2'10 -> 2'10 -> 2'10: $3\led_next[15:0] [7:4]
      2: 2'01 -> 2'01 -> 2'01: \tpu_acc0 [7:4]
      3: 2'00 -> 2'00 -> 2'00: $2\led_next[15:0] [7:4]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4555.
Inspecting $pmux cell basys3_top/$procmux$3215.
  data width: 4 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \sw_sync2 [15:14]
    best permutation: \sw_sync2 [15:14]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \uart_state_dbg
      1: 2'10 -> 2'10 -> 2'10: $3\led_next[15:0] [3:0]
      2: 2'01 -> 2'01 -> 2'01: \tpu_acc0 [3:0]
      3: 2'00 -> 2'00 -> 2'00: $2\led_next[15:0] [3:0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4557.
Inspecting $pmux cell basys3_top/$procmux$3332.
  data width: 16 (next power-of-2 = 16, log2 = 4)
  checking ctrl signal \sw_sync2 [13:12]
    best permutation: \sw_sync2 [13:12]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: 16'1111111111111111
      1: 2'10 -> 2'10 -> 2'10: 16'1010101010101010
      2: 2'01 -> 2'01 -> 2'01: 16'0101010101010101
      3: 2'00 -> 2'00 -> 2'00: 16'0000000000000000
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4559.
Inspecting $pmux cell mlp_top/$procmux$2563.
  data width: 1 (next power-of-2 = 1, log2 = 0)
  checking ctrl signal \state_reg
    best permutation: \state_reg
    best xor mask: 4'0000
      0: 4'1000 -> 4'1000 -> 4'1000: $procmux$2550_Y
      1: 4'0110 -> 4'0110 -> 4'0110: 1'0
      2: 4'0001 -> 4'0001 -> 4'0001: $procmux$2566_Y
      3: 4'0000 -> 4'0000 -> 4'0000: $procmux$2569_Y
    choices: 4
    min choice: 0
    max choice: 8
    range density: 44%
    absolute density: 44%
    full density: 25%
    full case: false
    insufficient density.
Inspecting $pmux cell mlp_top/$procmux$2589.
  data width: 5 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \state_reg
    best permutation: \state_reg
    best xor mask: 4'0000
      0: 4'1000 -> 4'1000 -> 4'1000: $procmux$2587_Y
      1: 4'0111 -> 4'0111 -> 4'0111: $procmux$2591_Y
      4: 4'0100 -> 4'0100 -> 4'0100: $procmux$2600_Y
    choices: 3
    min choice: 4
    max choice: 8
    range density: 60%
    absolute density: 33%
    full case: false
    offset: 4'0100
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4565.
Inspecting $pmux cell mlp_top/$procmux$2619.
  data width: 4 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \state_reg
    best permutation: \state_reg
    best xor mask: 4'0000
      0: 4'1000 -> 4'1000 -> 4'1000: $procmux$2617_Y
      1: 4'0111 -> 4'0111 -> 4'0111: $procmux$2621_Y
      2: 4'0110 -> 4'0110 -> 4'0110: 4'0111
      3: 4'0101 -> 4'0101 -> 4'0101: $procmux$2625_Y
      4: 4'0100 -> 4'0100 -> 4'0100: $procmux$2631_Y
      5: 4'0011 -> 4'0011 -> 4'0011: $procmux$2634_Y
      6: 4'0010 -> 4'0010 -> 4'0010: $procmux$2637_Y
      7: 4'0001 -> 4'0001 -> 4'0001: $procmux$2640_Y
      8: 4'0000 -> 4'0000 -> 4'0000: $procmux$2643_Y
    choices: 9
    min choice: 0
    max choice: 8
    range density: 100%
    absolute density: 100%
    full density: 56%
    update to full case.
    new min choice: 0
    new max choice: 15
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:714:execute$4567.
Removed 11 unused cells and 11 unused wires.

21.17. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\mem'[0] in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\data_buffer'[0] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no output FF found.
Checking read port `\data_buffer'[1] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no output FF found.
Checking read port `\data_buffer'[2] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no output FF found.
Checking read port `\data_buffer'[3] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no output FF found.
Checking read port address `\data_buffer'[0] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no address FF found.
Checking read port address `\data_buffer'[1] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no address FF found.
Checking read port address `\data_buffer'[2] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no address FF found.
Checking read port address `\data_buffer'[3] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no address FF found.
Checking read port `\queue0'[0] in module `\dual_weight_fifo': no output FF found.
Checking read port `\queue1'[0] in module `\dual_weight_fifo': no output FF found.
Checking read port address `\queue0'[0] in module `\dual_weight_fifo': merged address FF to cell.
Checking read port address `\queue1'[0] in module `\dual_weight_fifo': merged address FF to cell.

21.18. Executing TECHMAP pass (map to technology primitives).

21.18.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

21.18.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/xilinx/xc7_dsp_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/xilinx/xc7_dsp_map.v
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

21.18.3. Continuing TECHMAP pass.
Using template $paramod$cc733e0dbb038034434917c1e0de96998ec4103f\_80_mul for cells of type $mul.
Using template $paramod$ddeb8d93e252ea93f59573db930b85d56915e9c4\$__MUL25X18 for cells of type $__MUL25X18.
Using template $paramod$e7f366cc45a601bd9736347e5cc02375d37bd3c4\_80_mul for cells of type $mul.
Using template $paramod$afffa04d5071e1b7b2af9d9bab2a75b4c26b5f1f\_80_mul for cells of type $__mul.
Using template $paramod$f3a38c43499440b5696282416bfacefadbe20adc\_80_mul for cells of type $__mul.
Using template $paramod$80a1e237af3d272d2340a295aa7f36f1cd09e35d\$__MUL25X18 for cells of type $__MUL25X18.
Using template $paramod$86b0685c9c92e588206835ecb8f568cda475bbdf\$__MUL25X18 for cells of type $__MUL25X18.
No more expansions possible.
<suppressed ~402 debug messages>

21.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module activation_pipeline.
<suppressed ~1 debug messages>
Optimizing module normalizer.
<suppressed ~1 debug messages>

21.20. Executing WREDUCE pass (reducing word size of cells).
Removed top 14 bits (of 31) from port B of cell activation_pipeline.$techmap$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.$add$/opt/homebrew/bin/../share/yosys/mul2dsp.v:173$4610 ($add).
Removed top 14 bits (of 31) from port B of cell normalizer.$techmap$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.$add$/opt/homebrew/bin/../share/yosys/mul2dsp.v:173$4610 ($add).

21.21. Executing XILINX_DSP pass (pack resources into DSPs).
Analysing activation_pipeline.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last for Xilinx DSP packing.
  postadder $techmap$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.$add$/opt/homebrew/bin/../share/yosys/mul2dsp.v:173$4610 ($add)
  clock: \clk (posedge) ffA2:$auto$ff.cc:337:slice$4380 ffB2:$auto$ff.cc:337:slice$4379 ffP:$auto$ff.cc:337:slice$4385
Analysing activation_pipeline.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul for Xilinx DSP packing.
  clock: \clk (posedge) ffA2:$auto$ff.cc:337:slice$4380 ffB2:$auto$ff.cc:337:slice$4379
Analysing normalizer.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last for Xilinx DSP packing.
  postadder $techmap$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.$add$/opt/homebrew/bin/../share/yosys/mul2dsp.v:173$4610 ($add)
  clock: \clk (posedge) ffA2:$auto$ff.cc:337:slice$4495 ffB2:$auto$ff.cc:337:slice$4494 ffP:$auto$ff.cc:337:slice$4500
Analysing normalizer.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul for Xilinx DSP packing.
  clock: \clk (posedge) ffA2:$auto$ff.cc:337:slice$4495 ffB2:$auto$ff.cc:337:slice$4494
Analysing pe.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:35$2 for Xilinx DSP packing.
  postadder $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:35$3 ($add)
  clock: \clk (posedge) ffB2:$auto$ff.cc:337:slice$4508
<suppressed ~67 debug messages>

21.22. Executing TECHMAP pass (map to technology primitives).

21.22.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

21.22.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/cmp2lcu.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/cmp2lcu.v
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

21.22.3. Continuing TECHMAP pass.
Using template $paramod$2bc26dfc18f2dc060a95a78178bf3b5bfe6d93a1\_80_lcu_cmp_ for cells of type $ge.
Using template $paramod$9667414071ff8e78b5057fb36818ce5ce92f816c\_80_lcu_cmp_ for cells of type $lt.
Using template $paramod$bd782a2c48c67d2c4bb194354d9a24338e3179d5\_80_lcu_cmp_ for cells of type $lt.
Using template $paramod$572f7231b163b4f29dc89f571f5b28f80b774f84\_80_lcu_cmp_ for cells of type $ge.
Using template $paramod$604f285635f463ab2991fa1f65b1de18fd48eddf\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$f7db81bdda0e0daf9f35755cd56b6d102204b49b\_80_lcu_cmp_ for cells of type $gt.
Using template $paramod$01482a28f363fa5a16279263dc11c1a3cf74c65a\_80_lcu_cmp_ for cells of type $gt.
Using template $paramod$fcf7af90dfaa61a0a3308a9ccc7db50578b02817\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$95f820c6ed67f73ff964da86805d856a674b330e\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$1045122da7afb67133068d3cf85977f993ce19a2\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$7ddd22f2eaf9be06efcb49291732371370baa7d2\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$97c72784383392b81bbda90aa217c840ea5d1531\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$48d9dbbd69611f9dcb67e2d55e00151592ac6605\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$a91eda4e5ec7a1e5262cf093b0c37815af1dae2c\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$c9380ced8f1b27d04a87fd01a55e000edacd5ab0\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$b125fe2f742851bde0b91d67ade654cadebaf04f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$9466ec1cf10ea422deb04b5e66407d986368e7b5\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$bde44a3238be696c69d3ff627ba1bed70cd141a3\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e227b8d4038e1fcd135fe9869ce53934ebf1cc89\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$6464d0eb38c8bab71166d3292d7e36e5d0f8ecd8\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$80c38e214abc85a494a2724f541166d95fc93cdb\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$ec991cf227cbd275fcae82fcef557cac53ebe998\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$8420baaf7d87119ffec51791484fd4a9bf558d4c\_80_lcu_cmp_ for cells of type $gt.
Using template $paramod$4da1afa420c52ffd82061367b3a2ce9f9ad127ae\_80_lcu_cmp_ for cells of type $lt.
Using template $paramod$40dbe51eed0eaf499e806c98ebfb7b0f20910e87\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$0b44bb932bb0068c378dbc67085da6bd85c92503\_80_lcu_cmp_ for cells of type $gt.
Using template $paramod$bd15e0866483f6ec901c60e17d6b6b25d0941ff1\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$cab5da8ce1eb00a5b0c00a0297680a2cef7c3810\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$fbd8746bf85c672a14034405cecc9fabdde41c8a\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$73df83b395198523f81fe31e28a5671a3b014662\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$0d32cedddbaf00677987b9ab35cfa7a1c2c7edd4\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$37e41d5e15206ab5ef2a3da7d4b4e75b4c574c7e\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$470af4ad2a30c15bdb2fc7a5c7b2135d2c1c767f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$cc1c4287ccf923afc3807bed94b7d505cb151d05\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$2b64f99649912061d13a23b71a19e0709347e753\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d747b53f795d861fc1843e49a594c628176b0b57\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$93e51fb14c198ce13dba566b88633bd50bea3b0f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$5ccfc7524a34be4434a16113cd6b37048307629c\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$a1524b4eff39241b762a0f0b7443a15d38737f4e\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$7ef0040872ddaad481487911923d77628fa57a17\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$54d85df986a0ee86239e69422a8221edb908db50\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$61208ab632185af59ead149c4035f6c934abc367\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d231f740a6f15f81ea40c323a3ff01e69ad5b13a\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$5069b23bfd76bb14ed39e240939d946a99e3e904\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$7d26f0b42570464111739b6d2d371f25ce5b4725\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$cdcc57c2611c6799c5156b576ab9ed8b53920cc7\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$de96ceb0b2f27160f9539c3b1bc5e04e9851e56d\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$ee4e9e949abde30f30eebe3c6e6153dced5583fe\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e7506bd3170e78b8cfed66b71b8e5cc54589f962\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$ab14a6ed38b24b0aee8c7d4f5f869c7d7ec40c88\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$83b0ef01399b6b144df69a1fa774f1f02921533a\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d0016fd9bb783edbef13f49385f45dd8039edea7\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$ada2f34747bd959fccd3e682d59dc5ef6a70f69d\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$41861426664d1b356b4bbc9850091eccdff5d741\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$f9e828a57ebfe7db1ce3ec77c09221cd548b5eef\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$b26d9d03ddc1d74d40ebddeddc862a3dcad5550d\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$87755060d7bab14a0ae09770710d17a45e8a7161\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$f495116c442e7716e5280adcd69458fc3fca81e8\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$f67a48139201151ff02b37968154afaa3bc7592e\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$9226394d6a135a3b5fc306d89be991e985be8942\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$6df878298833ac57cf60bf191be594c9d1e05c7d\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$841739d3cfae7b656a6b40bcb88a68fa843486d4\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$4c82ed82376c4635eb4b7bd4516020c734aed9ff\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$7fb6e881985721f3731c17fdbbd69297eab8800f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$f43a415cc0cab91cbf22a02fbbc99e03d57d11c9\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$49b29c2b6b4a471eb552f937d64bb719c2fd09b9\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$c42e0be5c1b2ba96f11603b388ed66174ab821d6\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$cc6a8f26483f3937bf9cfdf04073f7aa70c4e3a5\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$195e06a7e59a45741021d44e984641f76ce12428\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$1b207848c3e1035354f218a7053ab2252dde5fa8\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$35046fdbcda3857031cd4fe2b8cb50088fd6c1b6\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$cd170a0edab3b42a181ed113f64eaef630932702\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$dc4ebb32faefca427205d689390da8f7223b0d26\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$bcc13d36516676fab070eeae2ffa94ffd4d0df06\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d8f9bd6ee2bf87f87c4091a71ec5d3f52320a80f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$8c5482fcdab80bee509f08f092a1c9cc8756faf2\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$0c53109ba26b5a3ca4d3d55f6391ff20c7599dd9\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$b3a8e5fbe1fac3090108071f028463d655bce66b\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$0a261c70c105a5281ee8dc1bbed1193fc5905763\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e84a4520001975b1f6300c239a579874b4710794\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e60baae998317ac8b1698cf3594db12ecb822a0e\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$00936dee3c8c434496164f387843d8c800f7aaeb\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$8b0e00d8a058af0cc87c27979f4c102ca50da44c\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$2fb84a6f22351665dfd46683e619c0674a5e70e8\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$6f47dbab84dc96d9fb55315ff6d3845c8526bd79\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$5e710bcc57012316d91ea49cd1dff6b4c25086e6\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$f2a076ea773b3fd81ee05e7acfaf82cd75fa3184\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e00b5be5b6a42000d84c2a5e485602e5f76a7331\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e91c0b9ea2fa737eb64aa386d04ea51344d42d84\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$369c95e5c3d1152e5e13cb72ad4003c1f9984d85\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$813a9a92592a20bd8c8f1e1f89e340315c7f616c\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$a6c37dc577941cee0a0a27c27da979b3e616e883\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$5362deea77ffa38923445b6ed20aa0e1bf4e8edc\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$420ae6a9c4a8632127dddb72afd97ce955c7dbb9\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$c3c004f9c07a46525f824e95852cb57d1df9e6a8\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e3a1af1ca042f4213040691909a9f0ffea63121f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$0369597e75c5e64c80f31dbcd66eba13687e13f7\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$b049e40f84ae470a0e1d5addaaa6516cd59ef880\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$958978196da32f112a582668a1d7787b67706636\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$32eaa22dbbf3ba9d05ce6f3b3330285f3e0f514f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$558f183c1026fa4916e93668e9ab51a97bc6446c\_80_lcu_cmp_ for cells of type $lt.
Using template $paramod$da3bc4f3c5d8ac29300e5af5b7954d5537596375\_80_lcu_cmp_ for cells of type $gt.
Using template $paramod$d77dc0297f06d6a7135b58ab87b8d64621a87bf3\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$888548294605cadc0bce5ae3c8fe0b045c51f9c6\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$0a7edf7512be250942a2f57d92387a4754b3ab52\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$21291d7b8f48b221e34bcdb073026f9cd77eeb89\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$67536f5ff68be3819b3d62e5e5d77c6f6035105d\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$3e0abc24c66e2ab4ff4b71800b10ecdaf3807fe7\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d1c63ed44eb65dc22ff89c88e0d27633f13a765d\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$01be8f0e3dae8541dee7dc734afdb4eca045a621\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$07273b2bd8564267537da858ad05179b73d08371\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$450c268c12fc6efbfb4aeeb63d5fb4806d4fba29\$__CMP2LCU for cells of type $__CMP2LCU.
No more expansions possible.
<suppressed ~2882 debug messages>

21.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer:
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:83$394 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:88$395 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:93$396 ($add).
  creating $macc model for $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:94$397 ($sub).
  creating $alu model for $macc $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:94$397.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:93$396.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:88$395.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:83$394.
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:83$394: $auto$alumacc.cc:512:replace_alu$5253
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:88$395: $auto$alumacc.cc:512:replace_alu$5256
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:93$396: $auto$alumacc.cc:512:replace_alu$5259
  creating $alu cell for $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:94$397: $auto$alumacc.cc:512:replace_alu$5262
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller:
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389$511 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:418$533 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272$499 ($add).
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272$499.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:418$533.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389$511.
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389$511: $auto$alumacc.cc:512:replace_alu$5265
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:418$533: $auto$alumacc.cc:512:replace_alu$5268
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272$499: $auto$alumacc.cc:512:replace_alu$5271
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx:
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108$439 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90$435 ($add).
  creating $macc model for $neg$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84$427 ($neg).
  creating $alu model for $macc $neg$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84$427.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90$435.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108$439.
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108$439: $auto$alumacc.cc:512:replace_alu$5274
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90$435: $auto$alumacc.cc:512:replace_alu$5277
  creating $alu cell for $neg$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84$427: $auto$alumacc.cc:512:replace_alu$5280
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx:
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61$401 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75$405 ($add).
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75$405.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61$401.
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61$401: $auto$alumacc.cc:512:replace_alu$5283
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75$405: $auto$alumacc.cc:512:replace_alu$5286
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module accumulator:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module accumulator_align:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module accumulator_mem:
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50$89 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51$90 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59$91 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60$93 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70$95 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71$96 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79$97 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80$99 ($add).
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80$99.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79$97.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71$96.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70$95.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60$93.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59$91.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51$90.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50$89.
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50$89: $auto$alumacc.cc:512:replace_alu$5289
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51$90: $auto$alumacc.cc:512:replace_alu$5292
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59$91: $auto$alumacc.cc:512:replace_alu$5295
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60$93: $auto$alumacc.cc:512:replace_alu$5298
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70$95: $auto$alumacc.cc:512:replace_alu$5301
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71$96: $auto$alumacc.cc:512:replace_alu$5304
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79$97: $auto$alumacc.cc:512:replace_alu$5307
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80$99: $auto$alumacc.cc:512:replace_alu$5310
  created 8 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module activation_func:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module activation_pipeline:
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131$122 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149$125 ($add).
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149$125.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131$122.
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131$122: $auto$alumacc.cc:512:replace_alu$5313
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149$125: $auto$alumacc.cc:512:replace_alu$5316
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module basys3_top:
  creating $macc model for $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:59$355 ($sub).
  creating $alu model for $macc $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:59$355.
  creating $alu model for $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:91$359 ($eq): merged with $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:59$355.
  creating $alu cell for $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:59$355, $eq$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:91$359: $auto$alumacc.cc:512:replace_alu$5319
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module dual_weight_fifo:
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:54$78 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:57$79 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:64$83 ($add).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:69$85 ($add).
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:69$85.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:64$83.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:57$79.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:54$78.
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:54$78: $auto$alumacc.cc:512:replace_alu$5324
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:57$79: $auto$alumacc.cc:512:replace_alu$5327
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:64$83: $auto$alumacc.cc:512:replace_alu$5330
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:69$85: $auto$alumacc.cc:512:replace_alu$5333
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module loss_block:
  creating $macc model for $neg$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18$111 ($neg).
  creating $macc model for $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17$110 ($sub).
  creating $alu model for $macc $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17$110.
  creating $alu model for $macc $neg$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18$111.
  creating $alu cell for $neg$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18$111: $auto$alumacc.cc:512:replace_alu$5336
  creating $alu cell for $sub$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17$110: $auto$alumacc.cc:512:replace_alu$5339
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mlp_top:
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:386$200 ($add).
  creating $macc model for $auto$pmux2shiftx.cc:685:execute$4560 ($sub).
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:337$186 ($add).
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:337$186.
  creating $alu model for $macc $auto$pmux2shiftx.cc:685:execute$4560.
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:386$200.
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:386$200: $auto$alumacc.cc:512:replace_alu$5342
  creating $alu cell for $auto$pmux2shiftx.cc:685:execute$4560: $auto$alumacc.cc:512:replace_alu$5345
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:337$186: $auto$alumacc.cc:512:replace_alu$5348
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mmu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module normalizer:
  creating $macc model for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86$109 ($add).
  creating $alu model for $macc $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86$109.
  creating $alu cell for $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86$109: $auto$alumacc.cc:512:replace_alu$5351
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pe:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module tpu_bridge:
  created 0 $alu and 0 $macc cells.

21.24. Executing SHARE pass (SAT-based resource sharing).

21.25. Executing OPT pass (performing simple optimizations).

21.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
<suppressed ~33 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
<suppressed ~220 debug messages>
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
<suppressed ~69 debug messages>
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
<suppressed ~96 debug messages>
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
<suppressed ~60 debug messages>
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 58 cells.

21.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/6 on $pmux $procmux$1640.
    dead port 2/6 on $pmux $procmux$1640.
    dead port 3/6 on $pmux $procmux$1640.
    dead port 4/6 on $pmux $procmux$1640.
    dead port 6/6 on $pmux $procmux$1640.
    dead port 1/5 on $pmux $procmux$1905.
    dead port 2/5 on $pmux $procmux$1905.
    dead port 3/5 on $pmux $procmux$1905.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/6 on $pmux $procmux$3180.
    dead port 2/6 on $pmux $procmux$3180.
    dead port 3/6 on $pmux $procmux$3180.
    dead port 4/6 on $pmux $procmux$3180.
    dead port 6/6 on $pmux $procmux$3180.
    dead port 1/6 on $pmux $procmux$3185.
    dead port 2/6 on $pmux $procmux$3185.
    dead port 3/6 on $pmux $procmux$3185.
    dead port 4/6 on $pmux $procmux$3185.
    dead port 6/6 on $pmux $procmux$3185.
    dead port 1/6 on $pmux $procmux$3190.
    dead port 2/6 on $pmux $procmux$3190.
    dead port 3/6 on $pmux $procmux$3190.
    dead port 4/6 on $pmux $procmux$3190.
    dead port 6/6 on $pmux $procmux$3190.
    dead port 1/6 on $pmux $procmux$3195.
    dead port 2/6 on $pmux $procmux$3195.
    dead port 3/6 on $pmux $procmux$3195.
    dead port 4/6 on $pmux $procmux$3195.
    dead port 6/6 on $pmux $procmux$3195.
    dead port 1/6 on $pmux $procmux$3200.
    dead port 2/6 on $pmux $procmux$3200.
    dead port 3/6 on $pmux $procmux$3200.
    dead port 4/6 on $pmux $procmux$3200.
    dead port 6/6 on $pmux $procmux$3200.
    dead port 1/6 on $pmux $procmux$3205.
    dead port 2/6 on $pmux $procmux$3205.
    dead port 3/6 on $pmux $procmux$3205.
    dead port 4/6 on $pmux $procmux$3205.
    dead port 6/6 on $pmux $procmux$3205.
    dead port 1/6 on $pmux $procmux$3210.
    dead port 2/6 on $pmux $procmux$3210.
    dead port 3/6 on $pmux $procmux$3210.
    dead port 4/6 on $pmux $procmux$3210.
    dead port 6/6 on $pmux $procmux$3210.
    dead port 1/6 on $pmux $procmux$3215.
    dead port 2/6 on $pmux $procmux$3215.
    dead port 3/6 on $pmux $procmux$3215.
    dead port 4/6 on $pmux $procmux$3215.
    dead port 6/6 on $pmux $procmux$3215.
    dead port 1/6 on $pmux $procmux$3332.
    dead port 2/6 on $pmux $procmux$3332.
    dead port 3/6 on $pmux $procmux$3332.
    dead port 4/6 on $pmux $procmux$3332.
    dead port 6/6 on $pmux $procmux$3332.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/8 on $pmux $procmux$2589.
    dead port 2/8 on $pmux $procmux$2589.
    dead port 5/8 on $pmux $procmux$2589.
    dead port 1/11 on $pmux $procmux$2619.
    dead port 2/11 on $pmux $procmux$2619.
    dead port 3/11 on $pmux $procmux$2619.
    dead port 4/11 on $pmux $procmux$2619.
    dead port 5/11 on $pmux $procmux$2619.
    dead port 6/11 on $pmux $procmux$2619.
    dead port 7/11 on $pmux $procmux$2619.
    dead port 8/11 on $pmux $procmux$2619.
    dead port 9/11 on $pmux $procmux$2619.
    dead port 11/11 on $pmux $procmux$2619.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 66 multiplexer ports.
<suppressed ~345 debug messages>

21.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 0 changes.

21.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.25.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$4372 ($sdff) from module activation_func.

21.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 6 unused cells and 1430 unused wires.
<suppressed ~19 debug messages>

21.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.25.9. Rerunning OPT passes. (Maybe there is more to do..)

21.25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~315 debug messages>

21.25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 0 changes.

21.25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.25.13. Executing OPT_DFF pass (perform DFF optimizations).

21.25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..

21.25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.25.16. Finished fast OPT passes. (There is nothing left to do.)

21.26. Executing MEMORY pass.

21.26.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

21.26.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 18 transformations.

21.26.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer write port 0.
  Analyzing $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer write port 1.
  Analyzing $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer write port 2.
  Analyzing $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer write port 3.
  Analyzing $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer write port 4.

21.26.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

21.26.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\data_buffer'[0] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no output FF found.
Checking read port `\data_buffer'[1] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no output FF found.
Checking read port `\data_buffer'[2] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no output FF found.
Checking read port `\data_buffer'[3] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no output FF found.
Checking read port address `\data_buffer'[0] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no address FF found.
Checking read port address `\data_buffer'[1] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no address FF found.
Checking read port address `\data_buffer'[2] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no address FF found.
Checking read port address `\data_buffer'[3] in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller': no address FF found.

21.26.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..

21.26.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer by address:
  Merging ports 0, 1 (address 2'11).
  Merging ports 0, 2 (address 2'10).
Consolidating read ports of memory $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer by address:
Consolidating write ports of memory $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer by address:
Consolidating write ports of memory $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 8: ports 1, 2.
  Common input cone for all EN signals: 4 cells.
  Size of unconstrained SAT problem: 37 variables, 114 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory dual_weight_fifo.queue0 by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory dual_weight_fifo.queue0 by address:
Consolidating write ports of memory dual_weight_fifo.queue1 by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory dual_weight_fifo.queue1 by address:
Consolidating write ports of memory dual_weight_fifo.queue0 using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 8: ports 1, 2.
  Common input cone for all EN signals: 3 cells.
  Size of unconstrained SAT problem: 23 variables, 53 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory dual_weight_fifo.queue1 using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 8: ports 1, 2.
  Common input cone for all EN signals: 3 cells.
  Size of unconstrained SAT problem: 23 variables, 53 clauses
  Merging port 2 into port 1.

21.26.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

21.26.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

21.26.10. Executing MEMORY_COLLECT pass (generating $mem cells).

21.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..

21.28. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.mem via $__XILINX_LUTRAM_SDP_
Extracted data FF from read port 0 of $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.mem: $\mem$rdreg[0]
using FF mapping for memory $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.data_buffer
using FF mapping for memory dual_weight_fifo.queue0
using FF mapping for memory dual_weight_fifo.queue1
<suppressed ~4923 debug messages>

21.29. Executing TECHMAP pass (map to technology primitives).

21.29.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/xilinx/lutrams_xc5v_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

21.29.2. Continuing TECHMAP pass.
Using template $paramod$31933bc0586e304f9d4048cafdcf94ebf308e40b\$__XILINX_LUTRAM_SDP_ for cells of type $__XILINX_LUTRAM_SDP_.
Using template $paramod$a0d0e686dd66cec4362a556b81b53062e4e0b81e\$__XILINX_LUTRAM_SDP_ for cells of type $__XILINX_LUTRAM_SDP_.
No more expansions possible.
<suppressed ~46 debug messages>

21.30. Executing TECHMAP pass (map to technology primitives).

21.30.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/xilinx/brams_xc6v_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/xilinx/brams_xc6v_map.v
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

21.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

21.31. Executing OPT pass (performing simple optimizations).

21.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
<suppressed ~4 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
<suppressed ~77 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
<suppressed ~7 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
<suppressed ~4 debug messages>
Optimizing module accumulator.
Optimizing module accumulator_align.
<suppressed ~2 debug messages>
Optimizing module accumulator_mem.
<suppressed ~3 debug messages>
Optimizing module activation_func.
Optimizing module activation_pipeline.
<suppressed ~31 debug messages>
Optimizing module basys3_top.
<suppressed ~2 debug messages>
Optimizing module dual_weight_fifo.
<suppressed ~13 debug messages>
Optimizing module loss_block.
Optimizing module mlp_top.
<suppressed ~32 debug messages>
Optimizing module mmu.
Optimizing module normalizer.
<suppressed ~15 debug messages>
Optimizing module pe.
Optimizing module tpu_bridge.

21.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 1 cells.

21.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$4321 ($sdff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx (D = $add$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61$401_Y, Q = \clk_count, rval = 16'0000000000000000).

21.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 6 unused cells and 131 unused wires.
<suppressed ~15 debug messages>

21.31.5. Rerunning OPT passes. (Removed registers in this run.)

21.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
<suppressed ~1 debug messages>
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 17 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 18 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 20 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 23 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 24 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 25 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 26 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 27 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 28 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 29 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 30 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 31 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 32 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 33 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 34 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 35 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 36 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 37 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 38 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 39 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 40 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 41 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 42 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 43 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 44 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 45 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 46 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 47 on $auto$ff.cc:337:slice$4385 ($sdff) from module activation_pipeline.
Setting constant 0-bit at position 17 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 18 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 20 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 23 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 24 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 25 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 26 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 27 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 28 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 29 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 30 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 31 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 32 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 33 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 34 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 35 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 36 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 37 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 38 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 39 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 40 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 41 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 42 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 43 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 44 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 45 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 46 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.
Setting constant 0-bit at position 47 on $auto$ff.cc:337:slice$4500 ($sdff) from module normalizer.

21.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

21.31.10. Rerunning OPT passes. (Removed registers in this run.)

21.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.31.13. Executing OPT_DFF pass (perform DFF optimizations).

21.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..

21.31.15. Finished fast OPT passes.

21.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \data_buffer in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller:
  created 4 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \queue0 in module \dual_weight_fifo:
  created 4 $dff cells and 0 static cells of width 8.
Extracted addr FF from read port 0 of dual_weight_fifo.queue0: $\queue0$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \queue1 in module \dual_weight_fifo:
  created 4 $dff cells and 0 static cells of width 8.
Extracted addr FF from read port 0 of dual_weight_fifo.queue1: $\queue1$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 8 write mux blocks.

21.33. Executing OPT pass (performing simple optimizations).

21.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
<suppressed ~13 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
<suppressed ~19 debug messages>
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:454:consolidate_wr_using_sat$5479: $0$memwr$\data_buffer$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:259$445_EN[7:0]$461 [7] -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:454:consolidate_wr_using_sat$5487: $0$memwr$\queue0$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:53$42_EN[7:0]$57 [7] -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:454:consolidate_wr_using_sat$5495: $0$memwr$\queue1$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:63$43_EN[7:0]$60 [7] -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~220 debug messages>

21.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
    New ctrl vector for $pmux cell $procmux$2045: \state [1]
    New ctrl vector for $pmux cell $procmux$2096: \state [1]
    New ctrl vector for $pmux cell $procmux$2200: \state [1]
    New ctrl vector for $pmux cell $procmux$2223: \state [2]
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
    New ctrl vector for $pmux cell $procmux$2552: $auto$opt_reduce.cc:137:opt_pmux$3548
    New ctrl vector for $pmux cell $procmux$2563: \en_load_weight
    Consolidated identical input bits for $mux cell $procmux$2629:
      Old ports: A=4'1000, B=4'0101, Y=$procmux$2629_Y
      New ports: A=2'10, B=2'01, Y={ $procmux$2629_Y [3] $procmux$2629_Y [0] }
      New connections: $procmux$2629_Y [2:1] = { $procmux$2629_Y [0] 1'0 }
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 7 changes.

21.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.33.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $procmux$2789 in front of them:
        $auto$alumacc.cc:512:replace_alu$5262
        $auto$alumacc.cc:512:replace_alu$5259

21.33.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\queue0$rdreg[0] ($dff) from module dual_weight_fifo (D = $auto$rtlil.cc:3469:Mux$4597, Q = $\queue0$rdreg[0]$q, rval = 2'00).
Adding SRST signal on $\queue1$rdreg[0] ($dff) from module dual_weight_fifo (D = $auto$rtlil.cc:3469:Mux$4602, Q = $\queue1$rdreg[0]$q, rval = 2'00).

21.33.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 2 unused cells and 57 unused wires.
<suppressed ~5 debug messages>

21.33.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
<suppressed ~2 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
<suppressed ~2 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
<suppressed ~2 debug messages>
Optimizing module loss_block.
Optimizing module mlp_top.
<suppressed ~2 debug messages>
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.33.10. Rerunning OPT passes. (Maybe there is more to do..)

21.33.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~206 debug messages>

21.33.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:244:merge_operators$6056:
      Old ports: A=5'11111, B=5'00001, Y=$auto$rtlil.cc:3469:Mux$6057
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:3469:Mux$6057 [1]
      New connections: { $auto$rtlil.cc:3469:Mux$6057 [4:2] $auto$rtlil.cc:3469:Mux$6057 [0] } = { $auto$rtlil.cc:3469:Mux$6057 [1] $auto$rtlil.cc:3469:Mux$6057 [1] $auto$rtlil.cc:3469:Mux$6057 [1] 1'1 }
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 1 changes.

21.33.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.33.14. Executing OPT_SHARE pass.

21.33.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\data_buffer[3]$5860 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $auto$rtlil.cc:3469:Mux$5477, Q = \data_buffer[3]).
Adding EN signal on $memory\data_buffer[2]$5858 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $memory\data_buffer$wrmux[2][1][0]$y$5910, Q = \data_buffer[2]).
Adding EN signal on $memory\data_buffer[1]$5856 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $memory\data_buffer$wrmux[1][1][0]$y$5898, Q = \data_buffer[1]).
Adding EN signal on $memory\data_buffer[0]$5854 ($dff) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $memory\data_buffer$wrmux[0][1][0]$y$5886, Q = \data_buffer[0]).
Adding EN signal on $memory\queue1[3]$5994 ($dff) from module dual_weight_fifo (D = $auto$rtlil.cc:3469:Mux$5493, Q = \queue1[3]).
Adding EN signal on $memory\queue1[2]$5992 ($dff) from module dual_weight_fifo (D = $memory\queue1$wrmux[2][1][0]$y$6042, Q = \queue1[2]).
Adding EN signal on $memory\queue1[1]$5990 ($dff) from module dual_weight_fifo (D = $memory\queue1$wrmux[1][1][0]$y$6030, Q = \queue1[1]).
Adding EN signal on $memory\queue1[0]$5988 ($dff) from module dual_weight_fifo (D = $memory\queue1$wrmux[0][1][0]$y$6018, Q = \queue1[0]).
Adding EN signal on $memory\queue0[3]$5927 ($dff) from module dual_weight_fifo (D = $auto$rtlil.cc:3469:Mux$5485, Q = \queue0[3]).
Adding EN signal on $memory\queue0[2]$5925 ($dff) from module dual_weight_fifo (D = $memory\queue0$wrmux[2][1][0]$y$5977, Q = \queue0[2]).
Adding EN signal on $memory\queue0[1]$5923 ($dff) from module dual_weight_fifo (D = $memory\queue0$wrmux[1][1][0]$y$5965, Q = \queue0[1]).
Adding EN signal on $memory\queue0[0]$5921 ($dff) from module dual_weight_fifo (D = $memory\queue0$wrmux[0][1][0]$y$5953, Q = \queue0[0]).

21.33.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 3 unused cells and 7 unused wires.
<suppressed ~7 debug messages>

21.33.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
<suppressed ~1 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
<suppressed ~6 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
<suppressed ~12 debug messages>
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.33.18. Rerunning OPT passes. (Maybe there is more to do..)

21.33.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~177 debug messages>

21.33.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 0 changes.

21.33.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.33.22. Executing OPT_SHARE pass.

21.33.23. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$6069 ($dffe) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $auto$rtlil.cc:3469:Mux$5477, Q = \data_buffer[0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:337:slice$6066 ($dffe) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $auto$rtlil.cc:3469:Mux$5477, Q = \data_buffer[1], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:337:slice$6063 ($dffe) from module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (D = $auto$rtlil.cc:3469:Mux$5477, Q = \data_buffer[2], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:337:slice$6089 ($dffe) from module dual_weight_fifo (D = $auto$rtlil.cc:3469:Mux$5485, Q = \queue0[0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:337:slice$6086 ($dffe) from module dual_weight_fifo (D = $auto$rtlil.cc:3469:Mux$5485, Q = \queue0[1], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:337:slice$6083 ($dffe) from module dual_weight_fifo (D = $auto$rtlil.cc:3469:Mux$5485, Q = \queue0[2], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:337:slice$6079 ($dffe) from module dual_weight_fifo (D = $auto$rtlil.cc:3469:Mux$5493, Q = \queue1[0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:337:slice$6076 ($dffe) from module dual_weight_fifo (D = $auto$rtlil.cc:3469:Mux$5493, Q = \queue1[1], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:337:slice$6073 ($dffe) from module dual_weight_fifo (D = $auto$rtlil.cc:3469:Mux$5493, Q = \queue1[2], rval = 8'00000000).

21.33.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 9 unused cells and 18 unused wires.
<suppressed ~11 debug messages>

21.33.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.33.26. Rerunning OPT passes. (Maybe there is more to do..)

21.33.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_align..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \activation_func..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \activation_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \basys3_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_weight_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \loss_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mlp_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mmu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tpu_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~159 debug messages>

21.33.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing cells in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing cells in module \accumulator.
  Optimizing cells in module \accumulator_align.
  Optimizing cells in module \accumulator_mem.
  Optimizing cells in module \activation_func.
  Optimizing cells in module \activation_pipeline.
  Optimizing cells in module \basys3_top.
  Optimizing cells in module \dual_weight_fifo.
  Optimizing cells in module \loss_block.
  Optimizing cells in module \mlp_top.
  Optimizing cells in module \mmu.
  Optimizing cells in module \normalizer.
  Optimizing cells in module \pe.
  Optimizing cells in module \tpu_bridge.
Performed a total of 0 changes.

21.33.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
Finding identical cells in module `\basys3_top'.
Finding identical cells in module `\dual_weight_fifo'.
Finding identical cells in module `\loss_block'.
Finding identical cells in module `\mlp_top'.
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 0 cells.

21.33.30. Executing OPT_SHARE pass.

21.33.31. Executing OPT_DFF pass (perform DFF optimizations).

21.33.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..

21.33.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.33.34. Finished fast OPT passes. (There is nothing left to do.)

21.34. Executing XILINX_SRL pass (Xilinx shift register extraction).

21.35. Executing TECHMAP pass (map to technology primitives).

21.35.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

21.35.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/xilinx/arith_map.v
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

21.35.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$4fc821520cb3a924f2bc6fa8576a539779b37dc8\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:ae09f5e09311e06f42b14dce9aeaf57a4fee4df6$paramod$d817656a43ef0e2b6799c56f1907092527283125\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$dc0221a2a96b9a3332b558976e5bfbf541a5f8d8\_80_xilinx_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$db8e6ecc9d55e30ac39e4a71c23a85841d46f485\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:17e3534eec2d3529e8bd0a3006ae34ee84f61f93$paramod$d3014b88c39b17f98b5c67d614eef90ee4d4f68b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:a2de1003d4b372536e4a287f0533332a8f8d0392$paramod$7b1098f0cb53949090159994e5859fea85ff95fa\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_lcu_brent_kung\WIDTH=s32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod$d0db8e680a6a131f6213efa3cf7bee9006c8d546\_80_xilinx_alu for cells of type $alu.
Using template $paramod$ec6bc98d89d1c83eea3bfe9591eeec18f10da320\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$4a44808c934bde8afb0b5076010d49e796af99d9\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:d10a5b3f37f3a7f81343bf6e69e998603e804ff9$paramod$6add8bd051c63c302168675fb331900d3c4edda1\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:edcb8d3a6ec70ea19c9fd880720014c3ba25f3df$paramod$7d97ef464d78ce7a73ede6dfd6c5480be3d61f3e\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:6c6c9f7a3f05007f7726d65b8201b553ea581052$paramod$5a187078d47e23cb2a8b277dce4597b389b2d298\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 3 of port A: 1'0
Creating constmapped module `$paramod$constmap:c5caf39f8019d1de41889e25a2d88fe4a1678124$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx'.

21.35.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c5caf39f8019d1de41889e25a2d88fe4a1678124$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$9191.
    dead port 2/2 on $mux $procmux$9185.
Removed 2 multiplexer ports.
<suppressed ~2856 debug messages>

21.35.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c5caf39f8019d1de41889e25a2d88fe4a1678124$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 9 unused wires.
Using template $paramod$constmap:c5caf39f8019d1de41889e25a2d88fe4a1678124$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$0534afd7451cc7583e7ed6da255d8dec59aad9b0\_80_xilinx_alu for cells of type $alu.
Using template $paramod\_80_xilinx_lcu\WIDTH=s32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod$ecd7442d49cb80dfb4bc1f8e01c6916bcd28758f\_80_xilinx_alu for cells of type $alu.
Using template $paramod$817919053e360e32f1a00d067c5411f16a07f712\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$018d4fbe2aad5eedec655c847f53ac2b782aedb0\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:9d7c541a436e2c9bb59914d3a53cc61c099f37b0$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx'.

21.35.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d7c541a436e2c9bb59914d3a53cc61c099f37b0$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$12212.
    dead port 2/2 on $mux $procmux$12206.
    dead port 2/2 on $mux $procmux$12200.
Removed 3 multiplexer ports.
<suppressed ~936 debug messages>

21.35.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d7c541a436e2c9bb59914d3a53cc61c099f37b0$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx.
<suppressed ~2 debug messages>
Removed 0 unused cells and 9 unused wires.
Using template $paramod$constmap:9d7c541a436e2c9bb59914d3a53cc61c099f37b0$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$2e6fa573ec247c71d1c073ac74c0c20475cdfbce\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:4e40a9fa43800e2a1bd5a4db827675c7f598210a$paramod$591f775f358bd98fa0b23912d8b81b2e4bdb588e\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:ad62432dc588384ac9e4502cee6ddae521345b24$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$a7edf286f31cfb6a8d8cfd1cdc68226faed25e4d\_80_xilinx_alu for cells of type $alu.
Using template $paramod$674141544fade965cf052b5e9d5b65813fc4e151\_80_xilinx_alu for cells of type $alu.
No more expansions possible.
<suppressed ~924 debug messages>

21.36. Executing OPT pass (performing simple optimizations).

21.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
<suppressed ~35 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
<suppressed ~468 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
<suppressed ~237 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
<suppressed ~77 debug messages>
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
<suppressed ~256 debug messages>
Optimizing module activation_func.
Optimizing module activation_pipeline.
<suppressed ~103 debug messages>
Optimizing module basys3_top.
<suppressed ~94 debug messages>
Optimizing module dual_weight_fifo.
<suppressed ~68 debug messages>
Optimizing module loss_block.
<suppressed ~96 debug messages>
Optimizing module mlp_top.
<suppressed ~327 debug messages>
Optimizing module mmu.
Optimizing module normalizer.
<suppressed ~32 debug messages>
Optimizing module pe.
Optimizing module tpu_bridge.

21.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
<suppressed ~27 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
<suppressed ~834 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
<suppressed ~90 debug messages>
Finding identical cells in module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
<suppressed ~39 debug messages>
Finding identical cells in module `\accumulator'.
Finding identical cells in module `\accumulator_align'.
Finding identical cells in module `\accumulator_mem'.
<suppressed ~768 debug messages>
Finding identical cells in module `\activation_func'.
Finding identical cells in module `\activation_pipeline'.
<suppressed ~78 debug messages>
Finding identical cells in module `\basys3_top'.
<suppressed ~225 debug messages>
Finding identical cells in module `\dual_weight_fifo'.
<suppressed ~12 debug messages>
Finding identical cells in module `\loss_block'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mlp_top'.
<suppressed ~405 debug messages>
Finding identical cells in module `\mmu'.
Finding identical cells in module `\normalizer'.
Finding identical cells in module `\pe'.
Finding identical cells in module `\tpu_bridge'.
Removed a total of 827 cells.

21.36.3. Executing OPT_DFF pass (perform DFF optimizations).

21.36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx..
Finding unused cells or wires in module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx..
Finding unused cells or wires in module \accumulator..
Finding unused cells or wires in module \accumulator_align..
Finding unused cells or wires in module \accumulator_mem..
Finding unused cells or wires in module \activation_func..
Finding unused cells or wires in module \activation_pipeline..
Finding unused cells or wires in module \basys3_top..
Finding unused cells or wires in module \dual_weight_fifo..
Finding unused cells or wires in module \loss_block..
Finding unused cells or wires in module \mlp_top..
Finding unused cells or wires in module \mmu..
Finding unused cells or wires in module \normalizer..
Finding unused cells or wires in module \pe..
Finding unused cells or wires in module \tpu_bridge..
Removed 540 unused cells and 1685 unused wires.
<suppressed ~554 debug messages>

21.36.5. Finished fast OPT passes.

21.37. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port basys3_top.btnC using IBUF.
Mapping port basys3_top.clk using IBUF.
Mapping port basys3_top.led using OBUF.
Mapping port basys3_top.sw using IBUF.
Mapping port basys3_top.uart_rx using IBUF.
Mapping port basys3_top.uart_tx using OBUF.

21.38. Executing TECHMAP pass (map to technology primitives).

21.38.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

21.38.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/xilinx/cells_map.v
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

21.38.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~80 debug messages>
Removed 0 unused cells and 1 unused wires.

21.39. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

21.40. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
<suppressed ~8 debug messages>
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing module accumulator.
Optimizing module accumulator_align.
Optimizing module accumulator_mem.
Optimizing module activation_func.
Optimizing module activation_pipeline.
Optimizing module basys3_top.
Optimizing module dual_weight_fifo.
Optimizing module loss_block.
Optimizing module mlp_top.
<suppressed ~21 debug messages>
Optimizing module mmu.
Optimizing module normalizer.
Optimizing module pe.
Optimizing module tpu_bridge.

21.41. Executing ABC pass (technology mapping using ABC).

21.41.1. Extracting gate netlist of module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer' to `<abc-temp-dir>/input.blif'..

21.41.1.1. Executed ABC.
Extracted 23 gates and 32 wires to a netlist network with 9 inputs and 13 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       13
Removing temp directory.

21.41.2. Extracting gate netlist of module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

21.41.2.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

21.41.3. Extracting gate netlist of module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller' to `<abc-temp-dir>/input.blif'..

21.41.3.1. Executed ABC.
Extracted 721 gates and 925 wires to a netlist network with 202 inputs and 153 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.3.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      205
ABC RESULTS:        internal signals:      570
ABC RESULTS:           input signals:      202
ABC RESULTS:          output signals:      153
Removing temp directory.

21.41.4. Extracting gate netlist of module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx' to `<abc-temp-dir>/input.blif'..

21.41.4.1. Executed ABC.
Extracted 259 gates and 316 wires to a netlist network with 56 inputs and 40 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       54
ABC RESULTS:        internal signals:      220
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       40
Removing temp directory.

21.41.5. Extracting gate netlist of module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx' to `<abc-temp-dir>/input.blif'..

21.41.5.1. Executed ABC.
Extracted 84 gates and 121 wires to a netlist network with 36 inputs and 13 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       22
ABC RESULTS:        internal signals:       72
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       13
Removing temp directory.

21.41.6. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

21.41.6.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

21.41.7. Extracting gate netlist of module `\accumulator_align' to `<abc-temp-dir>/input.blif'..

21.41.7.1. Executed ABC.
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 3 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.7.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

21.41.8. Extracting gate netlist of module `\accumulator_mem' to `<abc-temp-dir>/input.blif'..

21.41.8.1. Executed ABC.
Extracted 451 gates and 870 wires to a netlist network with 419 inputs and 322 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.8.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      322
ABC RESULTS:        internal signals:      129
ABC RESULTS:           input signals:      419
ABC RESULTS:          output signals:      322
Removing temp directory.

21.41.9. Extracting gate netlist of module `\activation_func' to `<abc-temp-dir>/input.blif'..

21.41.9.1. Executed ABC.
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.9.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

21.41.10. Extracting gate netlist of module `\activation_pipeline' to `<abc-temp-dir>/input.blif'..

21.41.10.1. Executed ABC.
Extracted 229 gates and 307 wires to a netlist network with 76 inputs and 63 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.10.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       63
ABC RESULTS:        internal signals:      168
ABC RESULTS:           input signals:       76
ABC RESULTS:          output signals:       63
Removing temp directory.

21.41.11. Extracting gate netlist of module `\basys3_top' to `<abc-temp-dir>/input.blif'..

21.41.11.1. Executed ABC.
Extracted 116 gates and 186 wires to a netlist network with 69 inputs and 25 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.11.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       44
ABC RESULTS:        internal signals:       92
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       25
Removing temp directory.

21.41.12. Extracting gate netlist of module `\dual_weight_fifo' to `<abc-temp-dir>/input.blif'..

21.41.12.1. Executed ABC.
Extracted 206 gates and 296 wires to a netlist network with 88 inputs and 100 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.12.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      100
ABC RESULTS:        internal signals:      108
ABC RESULTS:           input signals:       88
ABC RESULTS:          output signals:      100
Removing temp directory.

21.41.13. Extracting gate netlist of module `\loss_block' to `<abc-temp-dir>/input.blif'..

21.41.13.1. Executed ABC.
Extracted 128 gates and 256 wires to a netlist network with 128 inputs and 96 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.13.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       96
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:      128
ABC RESULTS:          output signals:       96
Removing temp directory.

21.41.14. Extracting gate netlist of module `\mlp_top' to `<abc-temp-dir>/input.blif'..

21.41.14.1. Executed ABC.
Extracted 357 gates and 478 wires to a netlist network with 119 inputs and 108 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.14.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      123
ABC RESULTS:        internal signals:      251
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:      108
Removing temp directory.

21.41.15. Extracting gate netlist of module `\mmu' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

21.41.15.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

21.41.16. Extracting gate netlist of module `\normalizer' to `<abc-temp-dir>/input.blif'..

21.41.16.1. Executed ABC.
Extracted 252 gates and 369 wires to a netlist network with 117 inputs and 64 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.16.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      159
ABC RESULTS:        internal signals:      188
ABC RESULTS:           input signals:      117
ABC RESULTS:          output signals:       64
Removing temp directory.

21.41.17. Extracting gate netlist of module `\pe' to `<abc-temp-dir>/input.blif'..

21.41.17.1. Executed ABC.
Extracted 18 gates and 53 wires to a netlist network with 35 inputs and 18 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut /var/folders/sb/srkfc7tj3319314qk68v5cch0000gn/T/yosys-abc-PjXY3b/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.17.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       18
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       18
Removing temp directory.

21.41.18. Extracting gate netlist of module `\tpu_bridge' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

21.41.18.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.
Removing global temp directory.
Removed 0 unused cells and 3127 unused wires.

21.42. Executing TECHMAP pass (map to technology primitives).

21.42.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/xilinx/ff_map.v
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

21.42.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_SDFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_SDFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP1P_.
No more expansions possible.
<suppressed ~1250 debug messages>

21.43. Executing XILINX_SRL pass (Xilinx shift register extraction).

21.44. Executing TECHMAP pass (map to technology primitives).

21.44.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/xilinx/lut_map.v
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

21.44.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/xilinx/cells_map.v
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

21.44.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$f5c5f595015aee4de78d8a59fd7b7003b8956fde\$lut for cells of type $lut.
Using template $paramod$3ef319efded008eed5f930491a82ee1762b3c0df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$6051bdb1976d279702edf946b6a84c27e46d7c66\$lut for cells of type $lut.
Using template $paramod$9ae5b81fe0585872a586572e627e003e63619d25\$lut for cells of type $lut.
Using template $paramod$7a988de7554d6c5e09a742c0a2d36472e50c73b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$8786430e3cd385ded0341927bca14ded7a347955\$lut for cells of type $lut.
Using template $paramod$2d6f89325c28a43fd44c61d05b73b612289b73cb\$lut for cells of type $lut.
Using template $paramod$9a9abe28dbefc3beeda8d6f0277af1f83121b96f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$56d36648044d0bf0f892c2050a60c21ad090a3b1\$lut for cells of type $lut.
Using template $paramod$8f2543563ca7af6c89a66c65aa54f0a681b228b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$6c45dc7e5fe7b3bded861f773c2ddb2e5da31dba\$lut for cells of type $lut.
Using template $paramod$ec8f389d3b0c4ac15bc66a5f07b2ffe4e8f89d74\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$3976843eb5dcfe02e4d20ffd6c7d9ee6875772c1\$lut for cells of type $lut.
Using template $paramod$1f8dd3815e30dfa1d340c86d19e460ecbfad641b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$4c27102cbe967c7f5a613bf69cb5e3a4d456db38\$lut for cells of type $lut.
Using template $paramod$f60f63e9f1ae86b0b2520f3500abf5924bc269da\$lut for cells of type $lut.
Using template $paramod$37da91fdab7ab6185316215a1f92f3ad949196df\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$d91fbe0af8c50d8482f5060942ea916e531e8bcc\$lut for cells of type $lut.
Using template $paramod$ff679d007ff3b9ee22f36feeed2b626b3155cae3\$lut for cells of type $lut.
Using template $paramod$cd012ce27138b87cec5e14465183374fe2a47f9c\$lut for cells of type $lut.
Using template $paramod$88297a3c02c6f01fd996eff12979826f7c67bb50\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$7e0277340d3f34d16bb7c3938d5c21ff955fcc9d\$lut for cells of type $lut.
Using template $paramod$e5d550dba88e70039de766d8cd244296fa8436fc\$lut for cells of type $lut.
Using template $paramod$e0675cfd4d9cee0254de5d5c2ad98c583bfb4c6a\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$c45b31c39ef0398de06172f315b1eb3ac962841d\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$e0cbe2f6a14a33d29ca003cceb4e3ea871bfda0a\$lut for cells of type $lut.
Using template $paramod$8e68a91f647de239c72b2281f1ee8e0480e671e6\$lut for cells of type $lut.
Using template $paramod$096f8f0a00831e8fcf9de4968c0c1d657d68ca97\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$5b17484c2590736ad70267419f134a32681b2631\$lut for cells of type $lut.
Using template $paramod$a858e420350b94e94483aefe36a0986388690a71\$lut for cells of type $lut.
Using template $paramod$287fc40df277be5303029e92cf8599a6aab4ddf0\$lut for cells of type $lut.
Using template $paramod$a13bd1d5495a5ffd09e08241a919c2bda6c3bde1\$lut for cells of type $lut.
Using template $paramod$bf15ef8b570c99bbf809cd1f39c8b18814b9345f\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$f9b9312af07ec2bee4016be7bc14666d96e136b4\$lut for cells of type $lut.
Using template $paramod$d1ea8901aab555dd04014184f7968309e7416559\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$41c2721d579047ee7311e9c165765dae04045588\$lut for cells of type $lut.
Using template $paramod$cf89807766ace5257769a950829438fb275f98d3\$lut for cells of type $lut.
Using template $paramod$81ceee0b1e41d842f94b3d099c5889b86cbc3ae5\$lut for cells of type $lut.
Using template $paramod$6487be6c1a48050d5b93143a4b3a3cf34f8a0528\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$33c91c3ab637e2d5d0d6f8ee3952f05a5149e1b6\$lut for cells of type $lut.
Using template $paramod$0fb4ca113e9dde79a0b1a376c6087ad33775d188\$lut for cells of type $lut.
Using template $paramod$eeed37ce45abdda29d3e180f2d1dfc0c4c376530\$lut for cells of type $lut.
Using template $paramod$90687826ecc50762f08b06e0c2f0be8f8b42044c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$fd3ed3a223484aac184d1b7412ec4cfe4ca64c32\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$5fa77e8d7c02676617769e962ebb6418fed62867\$lut for cells of type $lut.
Using template $paramod$6098ffa91e1febcb0937ac067ecb9944bc7050e1\$lut for cells of type $lut.
Using template $paramod$41ff62965eda29858cd25755ed58c71560bbffd9\$lut for cells of type $lut.
Using template $paramod$7cb8445a75033d1287b4cbb070dd3c400293478c\$lut for cells of type $lut.
Using template $paramod$3e5528da7da06599c597aefc0cbd3e2dfadfd9a1\$lut for cells of type $lut.
Using template $paramod$ff8247f205e66aa7b788fe4dfd39cf977dd452e8\$lut for cells of type $lut.
Using template $paramod$42bbbe5334ddb11216f1a55d13e77dc3a8e03520\$lut for cells of type $lut.
Using template $paramod$1bf63890fffcb1afc6a082aebd62e99fafbe9efb\$lut for cells of type $lut.
Using template $paramod$5f5bf0b31736cda63b150fed3390a9dc28f66340\$lut for cells of type $lut.
Using template $paramod$1490deac135ec7690504b6737cdb14ef12a850e2\$lut for cells of type $lut.
Using template $paramod$7ebdb288d60fa299706568106d96ffda46653bc4\$lut for cells of type $lut.
Using template $paramod$fd312eefefcb054150f29a5cb497b01ea42a2e0a\$lut for cells of type $lut.
Using template $paramod$ea4af401b3e88df16c9bc91ab446d333325f99ae\$lut for cells of type $lut.
Using template $paramod$40ed987a28f841f0abb59081aa7d6c347723ea87\$lut for cells of type $lut.
Using template $paramod$1c2134153c4948efd34bfc5d007b307711b30d8e\$lut for cells of type $lut.
Using template $paramod$c59732e0777887c330ebe0863f73e820579c73da\$lut for cells of type $lut.
Using template $paramod$059c522a9f3f09945ae0c496ec2ec9df3a2a8ebc\$lut for cells of type $lut.
Using template $paramod$0c91d48a6306ba0ed6038894a2f7eb9c3f62ce3e\$lut for cells of type $lut.
Using template $paramod$1d1fbed2b8020477492570349621a0d3613671da\$lut for cells of type $lut.
Using template $paramod$911e7132c0d4d140bb152ca66c3d74ddb41ff97a\$lut for cells of type $lut.
Using template $paramod$e6c7de781d2f639566b8051d834502d2c2b7e633\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod$f05e70a45c3210e3df4289cf24ee5f5b810dc81d\$lut for cells of type $lut.
Using template $paramod$6f94ed872e6e996ae21b7b60ade8b217c03dc294\$lut for cells of type $lut.
Using template $paramod$de4bc97149bcf262e2c17952b5272c303f6faa3d\$lut for cells of type $lut.
Using template $paramod$f9afe1977849ff53ec0293cf68e6dd67302c1c4e\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$76d5f0d2d567fe0f95d60b2a305825b3ef4b4f35\$lut for cells of type $lut.
Using template $paramod$5250b444ec064586d4cb3cbf57b2fc8920707f61\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$ba189c6a484e7f6402ae6d45582c69927a8c57be\$lut for cells of type $lut.
Using template $paramod$188ccb25fb089bc750108fcfd2118ce78e8deef6\$lut for cells of type $lut.
Using template $paramod$99e8e978b22ef71f0dc5bc15b07fc355d272684f\$lut for cells of type $lut.
Using template $paramod$df03df7c1deeb122e3c4c32f955d6d75e67aff05\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$7d2ffb1127b6d3bcd5c17f2724b343ab1bc3ea11\$lut for cells of type $lut.
Using template $paramod$c39b4ae3eed03ff4e0ef2a41844cc5ea3df00d09\$lut for cells of type $lut.
Using template $paramod$e84cbadb272cf6e7c0969270fa68324ae967d086\$lut for cells of type $lut.
Using template $paramod$0f462d30e97e3a95497ed3ed4c5670bec4507088\$lut for cells of type $lut.
Using template $paramod$f85118f727cbfc385385a0fcb2d977c74c137bb0\$lut for cells of type $lut.
Using template $paramod$c64b7517fc2f663fc967e3272ed8f33ff1184910\$lut for cells of type $lut.
Using template $paramod$8f81f0c38ae541f955ad17f9f86b131d06265ffa\$lut for cells of type $lut.
Using template $paramod$be1b8643867f9cf17f6b0da3ad212ef84733aa58\$lut for cells of type $lut.
Using template $paramod$b08866866f3c9c75642303dc45f5239f2f7256e9\$lut for cells of type $lut.
Using template $paramod$1e85638df3738ceee271197a7526b228b39e55cd\$lut for cells of type $lut.
Using template $paramod$ed806735d2197b40122c7ff0eca4aefeb6334c63\$lut for cells of type $lut.
Using template $paramod$f3203abc0645d1b54ad4f45ecc85457227bd0ed1\$lut for cells of type $lut.
Using template $paramod$1f575543d734f2d93dfcc8f91b30fb001334bb95\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$2bc4db8bd4fb8d056f72dd182e27de9a154d9eee\$lut for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$2adf76f3b9df39b1f4a032ff277ee2e406c5a47a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$fcfbcad3e564f768dad0390f5ec73d709de34943\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$5dc3d322c59795fb605a4e82dd87fd09dcba4d38\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$f0ffdd25bb4d15170b9706aa8cbe59be9acbf819\$lut for cells of type $lut.
Using template $paramod$5897a3ebd719c34218f1df4bae87cf3edfd749a3\$lut for cells of type $lut.
Using template $paramod$c12dc2fe863155794063da558bd8d0976198deac\$lut for cells of type $lut.
Using template $paramod$8d53a4de7d183ca2af3719346c4436e2a5d86169\$lut for cells of type $lut.
Using template $paramod$33b8c09e62faceb5a5bfa3a5a0eb8d71391e0ebe\$lut for cells of type $lut.
Using template $paramod$fdf6154fbb893a28d0371a895eed7dfebcf501a2\$lut for cells of type $lut.
Using template $paramod$1a70b38025035e0693873e4a542495c35b542092\$lut for cells of type $lut.
Using template $paramod$e71acd1fd0d505c5322a040014ca4f2fbd36a053\$lut for cells of type $lut.
Using template $paramod$4835eda0bfbf8c7f6565bbdffd7976c21cc586ab\$lut for cells of type $lut.
Using template $paramod$2d91b0c904422dc47b93126fb43df2463050e6fb\$lut for cells of type $lut.
Using template $paramod$43f4aaedf0991a3bd3d3b5ae6e232c57212e3ef6\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$101a739bdd6b7afd435744bb4c35cd024a1d20f2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$e5d18218aa540f29ec67042ece1e1214006372e4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$82465a09fa1fb625cf05c680e7f5642ba36c85a0\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$ea03a9fb2b0a386b9df557424ef7728449d37afc\$lut for cells of type $lut.
Using template $paramod$fca82610c4582bae0c561edc640eb928b48fbdcf\$lut for cells of type $lut.
Using template $paramod$dbe5040104d375ea04873865b87a27edb0468417\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$d1c98f6135e3eae52e9d3c77ea844974d854ff2c\$lut for cells of type $lut.
Using template $paramod$44a79070a759be8eadc7f136e55abeb6ad40d017\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$ba316363624b5e03be2297e135bc33bd8f986bd6\$lut for cells of type $lut.
Using template $paramod$b57a06a6010d112f6745df2cca79e3c4c8918f86\$lut for cells of type $lut.
Using template $paramod$f1fa79be6816572361f5c70f0ef5162beaa2b748\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$acb4e1886d766f59d57cf09cd171962a6f0718a2\$lut for cells of type $lut.
Using template $paramod$20de19180ba4483275483a99bc19e014e7c0fca9\$lut for cells of type $lut.
Using template $paramod$4ff8ab635468aeb9d9a5c7d6dca9a55b80e448ba\$lut for cells of type $lut.
Using template $paramod$6cbf26eb087dbd64aaace968d9cc3956e8df6b0d\$lut for cells of type $lut.
Using template $paramod$fa3edf31b090fb46ed768978cf9b36799c138d20\$lut for cells of type $lut.
Using template $paramod$c4c8fe706941a6e71d9489d02f1583e73d5a6320\$lut for cells of type $lut.
Using template $paramod$e1a0fcfa4a8ec9f8166972771568bea92b717b1e\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$80fd3f90b6a7b38da9d25588666decbe3adaf5ec\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$554bd70b4ee685bba7753a03428670da9a996ad0\$lut for cells of type $lut.
Using template $paramod$ae9b072d8e8bff798000bed11911bce0b82567dd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$669b936cdfc299f7676768d588f27de3fe847cfe\$lut for cells of type $lut.
Using template $paramod$b698dd2b885039c9e1d53e243fc4e0191632dfd9\$lut for cells of type $lut.
Using template $paramod$8ac165cc7399d1bfcfe454313043096544fc6d80\$lut for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$30d5dce11fbcff078274ad9d11a801ce082901e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$e6bc097b1222f8aa45b671666a4cf5e4960bafff\$lut for cells of type $lut.
Using template $paramod$8a4423539d62e1b5b627f36b17e18653fb53b861\$lut for cells of type $lut.
Using template $paramod$05174a9e1c78bb89db2c9503d5aad1dd453bda7e\$lut for cells of type $lut.
Using template $paramod$9e78eae2436771981d329e923b62a52480bf9391\$lut for cells of type $lut.
Using template $paramod$f90dbded9c13066cede81c4dd201f2059fb88391\$lut for cells of type $lut.
Using template $paramod$eb26ce88b352215245243d9ffab2160d1d5d9709\$lut for cells of type $lut.
Using template $paramod$fde43d652e4fc973aaf37533616a05914509022d\$lut for cells of type $lut.
Using template $paramod$209d4d5e8a5e533fe909afe821a39df8a448f91b\$lut for cells of type $lut.
Using template $paramod$14f974524b5f147582c86c7d4800b3673d5b8bc5\$lut for cells of type $lut.
Using template $paramod$590a3b6a3cf173f10fc8cdf769aba12e4acabe02\$lut for cells of type $lut.
Using template $paramod$6bec56645d65cb989081c3848258812ccdc56d42\$lut for cells of type $lut.
Using template $paramod$ac732170cf01059353fa04237757aa1cccbb7899\$lut for cells of type $lut.
Using template $paramod$e4c75593be9d8170be58b506ebadcfaced443b73\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$3aa2780931866a846ffbe97c3fa5942acc7e97f3\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$f1b69c5a201e7467f8ca57c7404e86327f7c6b60\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3990 debug messages>

21.45. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
Optimizing FFs in $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing FFs in $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Merging D + CE LUTs for $auto$ff.cc:337:slice$12891/resp_byte_idx (2 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13179/wf_data_in_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13180/wf_data_in_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13181/wf_data_in_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13184/wf_data_in_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13185/wf_data_in_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13194/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13195/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13196/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13197/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13198/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13199/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13200/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13201/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13202/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13203/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13204/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13205/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13206/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13207/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13208/init_act_data_reg (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$13209/init_act_data_reg (3 -> 6)
Optimizing FFs in $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
Optimizing FFs in $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
Optimizing FFs in accumulator.
Optimizing FFs in accumulator_align.
Optimizing FFs in accumulator_mem.
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10329/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10330/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10331/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10332/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10333/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10334/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10335/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10336/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10337/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10338/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10339/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10340/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10341/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10342/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10343/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10344/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10345/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10346/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10347/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10348/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10349/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10350/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10351/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10352/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10353/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10354/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10355/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10356/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10357/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10358/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10359/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10360/mem_buff0_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10364/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10365/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10366/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10367/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10368/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10369/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10370/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10371/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10372/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10373/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10374/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10375/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10376/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10377/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10378/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10379/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10380/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10381/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10382/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10383/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10384/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10385/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10386/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10387/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10388/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10389/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10390/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10391/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10392/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10393/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10394/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10395/mem_buff0_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10396/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10397/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10398/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10399/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10400/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10401/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10402/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10403/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10404/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10405/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10406/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10407/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10408/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10409/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10410/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10411/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10412/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10413/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10414/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10415/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10416/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10417/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10418/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10419/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10420/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10421/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10422/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10423/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10424/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10425/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10426/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10427/mem_buff1_col0 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10430/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10431/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10432/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10433/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10434/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10435/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10436/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10437/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10438/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10439/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10440/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10441/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10442/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10443/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10444/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10445/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10446/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10447/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10448/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10449/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10450/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10451/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10452/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10453/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10454/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10455/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10456/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10457/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10458/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10459/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10460/mem_buff1_col1 (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$10461/mem_buff1_col1 (3 -> 6)
Optimizing FFs in activation_func.
Optimizing FFs in activation_pipeline.
  Merging D + R LUTs for $auto$ff.cc:337:slice$9658/ub_q_reg (2 -> 4)
Optimizing FFs in basys3_top.
Optimizing FFs in dual_weight_fifo.
Optimizing FFs in loss_block.
Optimizing FFs in mlp_top.
  Merging D + CE LUTs for $auto$ff.cc:337:slice$7441/buffer_select (2 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$7511/current_layer_reg (2 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$7512/current_layer_reg (2 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:337:slice$7513/current_layer_reg (2 -> 6)
Optimizing FFs in mmu.
Optimizing FFs in normalizer.
Optimizing FFs in pe.
Optimizing FFs in tpu_bridge.

21.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.
  Optimizing lut $abc$15831$auto$blifparse.cc:536:parse_blif$15836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15831$auto$blifparse.cc:536:parse_blif$15835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15831$auto$blifparse.cc:536:parse_blif$15834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15831$auto$blifparse.cc:536:parse_blif$15837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
Optimizing LUTs in $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top.
Optimizing LUTs in $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller.
  Optimizing lut $abc$15846$auto$blifparse.cc:536:parse_blif$15868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15846$auto$blifparse.cc:536:parse_blif$15923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15846$auto$blifparse.cc:536:parse_blif$15866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15846$auto$blifparse.cc:536:parse_blif$15868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15846$auto$blifparse.cc:536:parse_blif$15868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15846$auto$blifparse.cc:536:parse_blif$15909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
Optimizing LUTs in $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx.
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16097.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$16052$auto$blifparse.cc:536:parse_blif$16101.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
Optimizing LUTs in $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx.
  Optimizing lut $abc$16107$auto$blifparse.cc:536:parse_blif$16127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16107$auto$blifparse.cc:536:parse_blif$16109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16107$auto$blifparse.cc:536:parse_blif$16126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$16107$auto$blifparse.cc:536:parse_blif$16126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
Optimizing LUTs in accumulator.
Optimizing LUTs in accumulator_align.
Optimizing LUTs in accumulator_mem.
Optimizing LUTs in activation_func.
Optimizing LUTs in activation_pipeline.
Optimizing LUTs in basys3_top.
  Optimizing lut $abc$16524$auto$blifparse.cc:536:parse_blif$16552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$16524$auto$blifparse.cc:536:parse_blif$16550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$16524$auto$blifparse.cc:536:parse_blif$16552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$16524$auto$blifparse.cc:536:parse_blif$16550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
Optimizing LUTs in dual_weight_fifo.
Optimizing LUTs in loss_block.
Optimizing LUTs in mlp_top.
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16767$auto$blifparse.cc:536:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
Optimizing LUTs in mmu.
Optimizing LUTs in normalizer.
  Optimizing lut $abc$16892$auto$blifparse.cc:536:parse_blif$17032.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$16892$auto$blifparse.cc:536:parse_blif$17035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$16892$auto$blifparse.cc:536:parse_blif$17035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
Optimizing LUTs in pe.
Optimizing LUTs in tpu_bridge.

21.47. Executing CLKBUFMAP pass (inserting clock buffers).
Removed 160 unused cells and 9860 unused wires.

21.48. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `basys3_top'. Setting top module to basys3_top.

21.48.1. Analyzing design hierarchy..
Top module:  \basys3_top
Used module:     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top
Used module:         \tpu_bridge
Used module:         \mlp_top
Used module:             \accumulator
Used module:                 \accumulator_align
Used module:                 \accumulator_mem
Used module:             \activation_pipeline
Used module:                 \activation_func
Used module:                 \loss_block
Used module:                 \normalizer
Used module:             \mmu
Used module:                 \pe
Used module:             $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
Used module:             \dual_weight_fifo
Used module:         $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx

21.48.2. Analyzing design hierarchy..
Top module:  \basys3_top
Used module:     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top
Used module:         \tpu_bridge
Used module:         \mlp_top
Used module:             \accumulator
Used module:                 \accumulator_align
Used module:                 \accumulator_mem
Used module:             \activation_pipeline
Used module:                 \activation_func
Used module:                 \loss_block
Used module:                 \normalizer
Used module:             \mmu
Used module:                 \pe
Used module:             $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
Used module:             \dual_weight_fifo
Used module:         $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx
Used module:             $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx
Removed 0 unused modules.
Module basys3_top directly or indirectly displays text -> setting "keep" attribute.

21.49. Printing statistics.

=== $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer ===

        +----------Local Count, excluding submodules.
        | 
       42 wires
      161 wire bits
       18 public wires
       73 public wire bits
       11 ports
       45 port bits
       18 cells
        2   INV
        4   LUT1
        4   LUT5
        8   LUT6
       42 submodules
        4   CARRY4
       30   FDRE
        5   MUXF7
        3   RAM32M

   Estimated number of LCs:         12

=== $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top ===

        +----------Local Count, excluding submodules.
        | 
       63 wires
      430 wire bits
       63 public wires
      430 public wire bits
       21 ports
      112 port bits
        3 submodules
        1   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
        1   mlp_top
        1   tpu_bridge

   Estimated number of LCs:       1035

=== $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller ===

        +----------Local Count, excluding submodules.
        | 
      213 wires
      624 wire bits
       61 public wires
      309 public wire bits
       26 ports
      137 port bits
      180 cells
        3   INV
       41   LUT2
       46   LUT3
       11   LUT4
       20   LUT5
       59   LUT6
      166 submodules
        1   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx
        1   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx
        3   CARRY4
      155   FDRE
        5   MUXF7
        1   MUXF8

   Estimated number of LCs:        217

=== $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx ===

        +----------Local Count, excluding submodules.
        | 
       95 wires
      324 wire bits
       12 public wires
       46 public wire bits
        6 ports
       13 port bits
       72 cells
        4   INV
        1   LUT1
        6   LUT2
       22   LUT3
        4   LUT4
        4   LUT5
       31   LUT6
       68 submodules
        6   CARRY4
       42   FDRE
       20   MUXF7

   Estimated number of LCs:         61

=== $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx ===

        +----------Local Count, excluding submodules.
        | 
       38 wires
      156 wire bits
       10 public wires
       44 public wire bits
        6 ports
       13 port bits
       23 cells
        2   INV
        1   LUT2
        2   LUT3
        4   LUT4
        9   LUT5
        5   LUT6
       40 submodules
        5   CARRY4
       31   FDRE
        1   FDSE
        3   MUXF7

   Estimated number of LCs:         20

=== accumulator ===

        +----------Local Count, excluding submodules.
        | 
       14 wires
      136 wire bits
       14 public wires
      136 public wire bits
       11 ports
      103 port bits
        2 submodules
        1   accumulator_align
        1   accumulator_mem

   Estimated number of LCs:        258

=== accumulator_align ===

        +----------Local Count, excluding submodules.
        | 
       14 wires
       89 wire bits
       11 public wires
       86 public wire bits
        9 ports
       69 port bits
        3 cells
        1   LUT2
        2   LUT3
       50 submodules
       50   FDRE

   Estimated number of LCs:          2

=== accumulator_mem ===

        +----------Local Count, excluding submodules.
        | 
      228 wires
     1126 wire bits
       16 public wires
      294 public wire bits
       10 ports
      102 port bits
      320 cells
      128   LUT2
       64   LUT5
      128   LUT6
      257 submodules
       64   CARRY4
      193   FDRE

   Estimated number of LCs:        256

=== activation_func ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       69 wire bits
        6 public wires
       68 public wire bits
        6 ports
       68 port bits
        1 cells
        1   LUT2
       32 submodules
       32   FDRE

   Estimated number of LCs:          1

=== activation_pipeline ===

        +----------Local Count, excluding submodules.
        | 
       62 wires
     1015 wire bits
       33 public wires
      482 public wire bits
       14 ports
      186 port bits
       64 cells
        2   DSP48E1
        2   INV
       34   LUT2
        7   LUT3
        1   LUT4
       18   LUT6
      222 submodules
       21   CARRY4
      198   FDRE
        1   activation_func
        1   loss_block
        1   normalizer

   Estimated number of LCs:        199

=== basys3_top ===

        +----------Local Count, excluding submodules.
        | 
       62 wires
      384 wire bits
       33 public wires
      236 public wire bits
        6 ports
       36 port bits
       84 cells
        1   $print
        1   BUFG
       19   IBUF
        7   INV
        1   LUT1
        4   LUT2
        2   LUT3
        1   LUT4
        8   LUT5
       23   LUT6
       17   OBUF
       39 submodules
        1   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top
        2   CARRY4
       26   FDRE
        8   FDSE
        2   MUXF7

   Estimated number of LCs:       1069

=== dual_weight_fifo ===

        +----------Local Count, excluding submodules.
        | 
       59 wires
      165 wire bits
       21 public wires
      109 public wire bits
        9 ports
       37 port bits
       52 cells
        4   INV
        6   LUT2
       18   LUT3
        8   LUT4
       16   LUT6
       84 submodules
       84   FDRE

   Estimated number of LCs:         42

=== loss_block ===

        +----------Local Count, excluding submodules.
        | 
       24 wires
      324 wire bits
        9 public wires
      154 public wire bits
        7 ports
      100 port bits
       96 cells
       32   INV
       33   LUT2
       31   LUT3
       49 submodules
       16   CARRY4
       33   FDRE

   Estimated number of LCs:         32

=== mlp_top ===

        +----------Local Count, excluding submodules.
        | 
      120 wires
      587 wire bits
       67 public wires
      438 public wire bits
       24 ports
      219 port bits
      125 cells
        2   INV
        1   LUT1
       35   LUT2
       12   LUT3
       16   LUT4
       26   LUT5
       33   LUT6
       66 submodules
        2   $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
        3   CARRY4
       42   FDRE
       12   MUXF7
        2   MUXF8
        1   accumulator
        2   activation_pipeline
        1   dual_weight_fifo
        1   mmu

   Estimated number of LCs:        838

=== mmu ===

        +----------Local Count, excluding submodules.
        | 
       15 wires
      117 wire bits
       15 public wires
      117 public wire bits
       11 ports
       69 port bits
        4 submodules
        4   pe

   Estimated number of LCs:         64

=== normalizer ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      973 wire bits
       20 public wires
      358 public wire bits
        9 ports
      121 port bits
      162 cells
        2   DSP48E1
       32   LUT2
       31   LUT3
        2   LUT4
       18   LUT5
       77   LUT6
      249 submodules
        8   CARRY4
      239   FDRE
        2   MUXF7

   Estimated number of LCs:        128

=== pe ===

        +----------Local Count, excluding submodules.
        | 
       43 wires
      150 wire bits
        8 public wires
       52 public wire bits
        8 ports
       52 port bits
       19 cells
        1   DSP48E1
        2   LUT2
       16   LUT3
       24 submodules
       24   FDRE

   Estimated number of LCs:         16

=== tpu_bridge ===

        +----------Local Count, excluding submodules.
        | 
       30 wires
      284 wire bits
       30 public wires
      284 public wire bits
       30 ports
      284 port bits

   Estimated number of LCs:          0

=== design hierarchy ===

        +----------Count including submodules.
        | 
     1617 basys3_top
      180   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
       72     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx
       23     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx
      125   mlp_top
       18     $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
        3       accumulator_align
      320       accumulator_mem
       64     activation_pipeline
        1       activation_func
       96       loss_block
      162       normalizer
       52     dual_weight_fifo
       19       pe

        +----------Count including submodules.
        | 
     1591 wires
    10106 wire bits
      557 public wires
     5007 public wire bits
      295 ports
     2442 port bits
        - memories
        - memory bits
        - processes
     1617 cells
        1   $print
        1   BUFG
       12   DSP48E1
       19   IBUF
       94   INV
       11   LUT1
      430   LUT2
      306   LUT3
       50   LUT4
      175   LUT5
      501   LUT6
       17   OBUF
       39 submodules
        1   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top
        2   CARRY4
       26   FDRE
        8   FDSE
        2   MUXF7

   Estimated number of LCs:       1069

21.50. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer...
Checking module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top...
Checking module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller...
Checking module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx...
Checking module $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx...
Checking module accumulator...
Checking module accumulator_align...
Checking module accumulator_mem...
Checking module activation_func...
Checking module activation_pipeline...
Checking module basys3_top...
Checking module dual_weight_fifo...
Checking module loss_block...
Checking module mlp_top...
Checking module mmu...
Checking module normalizer...
Checking module pe...
Checking module tpu_bridge...
Found and reported 0 problems.

22. Executing Verilog backend.

22.1. Executing BMUXMAP pass.

22.2. Executing DEMUXMAP pass.
Dumping module `$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer'.
Dumping module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top'.
Dumping module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller'.
Dumping module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx'.
Dumping module `$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx'.
Dumping module `\accumulator'.
Dumping module `\accumulator_align'.
Dumping module `\accumulator_mem'.
Dumping module `\activation_func'.
Dumping module `\activation_pipeline'.
Dumping module `\basys3_top'.
Dumping module `\dual_weight_fifo'.
Dumping module `\loss_block'.
Dumping module `\mlp_top'.
Dumping module `\mmu'.
Dumping module `\normalizer'.
Dumping module `\pe'.
Dumping module `\tpu_bridge'.

23. Executing JSON backend.

24. Executing EDIF backend.
Warning: Bit 0 of cell port $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.mem.0.2.DIA driven by 1'x will be left unconnected in EDIF output.
Warning: Bit 1 of cell port $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer.mem.0.2.DIA driven by 1'x will be left unconnected in EDIF output.

25. Printing statistics.

=== $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer ===

        +----------Local Count, excluding submodules.
        | 
       42 wires
      161 wire bits
       18 public wires
       73 public wire bits
       11 ports
       45 port bits
       60 cells
        4   CARRY4
       30   FDRE
        2   INV
        4   LUT1
        4   LUT5
        8   LUT6
        5   MUXF7
        3   RAM32M

=== $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top ===

        +----------Local Count, excluding submodules.
        | 
       63 wires
      430 wire bits
       63 public wires
      430 public wire bits
       21 ports
      112 port bits
        3 submodules
        1   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
        1   mlp_top
        1   tpu_bridge

=== $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller ===

        +----------Local Count, excluding submodules.
        | 
      213 wires
      624 wire bits
       61 public wires
      309 public wire bits
       26 ports
      137 port bits
      344 cells
        3   CARRY4
      155   FDRE
        3   INV
       41   LUT2
       46   LUT3
       11   LUT4
       20   LUT5
       59   LUT6
        5   MUXF7
        1   MUXF8
        2 submodules
        1   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx
        1   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx

=== $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx ===

        +----------Local Count, excluding submodules.
        | 
       95 wires
      324 wire bits
       12 public wires
       46 public wire bits
        6 ports
       13 port bits
      140 cells
        6   CARRY4
       42   FDRE
        4   INV
        1   LUT1
        6   LUT2
       22   LUT3
        4   LUT4
        4   LUT5
       31   LUT6
       20   MUXF7

=== $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx ===

        +----------Local Count, excluding submodules.
        | 
       38 wires
      156 wire bits
       10 public wires
       44 public wire bits
        6 ports
       13 port bits
       63 cells
        5   CARRY4
       31   FDRE
        1   FDSE
        2   INV
        1   LUT2
        2   LUT3
        4   LUT4
        9   LUT5
        5   LUT6
        3   MUXF7

=== accumulator ===

        +----------Local Count, excluding submodules.
        | 
       14 wires
      136 wire bits
       14 public wires
      136 public wire bits
       11 ports
      103 port bits
        2 submodules
        1   accumulator_align
        1   accumulator_mem

=== accumulator_align ===

        +----------Local Count, excluding submodules.
        | 
       14 wires
       89 wire bits
       11 public wires
       86 public wire bits
        9 ports
       69 port bits
       53 cells
       50   FDRE
        1   LUT2
        2   LUT3

=== accumulator_mem ===

        +----------Local Count, excluding submodules.
        | 
      228 wires
     1126 wire bits
       16 public wires
      294 public wire bits
       10 ports
      102 port bits
      577 cells
       64   CARRY4
      193   FDRE
      128   LUT2
       64   LUT5
      128   LUT6

=== activation_func ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       69 wire bits
        6 public wires
       68 public wire bits
        6 ports
       68 port bits
       33 cells
       32   FDRE
        1   LUT2

=== activation_pipeline ===

        +----------Local Count, excluding submodules.
        | 
       62 wires
     1015 wire bits
       33 public wires
      482 public wire bits
       14 ports
      186 port bits
      283 cells
       21   CARRY4
        2   DSP48E1
      198   FDRE
        2   INV
       34   LUT2
        7   LUT3
        1   LUT4
       18   LUT6
        3 submodules
        1   activation_func
        1   loss_block
        1   normalizer

=== basys3_top ===

        +----------Local Count, excluding submodules.
        | 
       62 wires
      384 wire bits
       33 public wires
      236 public wire bits
        6 ports
       36 port bits
      122 cells
        1   $print
        1   BUFG
        2   CARRY4
       26   FDRE
        8   FDSE
       19   IBUF
        7   INV
        1   LUT1
        4   LUT2
        2   LUT3
        1   LUT4
        8   LUT5
       23   LUT6
        2   MUXF7
       17   OBUF
        1 submodules
        1   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top

=== dual_weight_fifo ===

        +----------Local Count, excluding submodules.
        | 
       59 wires
      165 wire bits
       21 public wires
      109 public wire bits
        9 ports
       37 port bits
      136 cells
       84   FDRE
        4   INV
        6   LUT2
       18   LUT3
        8   LUT4
       16   LUT6

=== loss_block ===

        +----------Local Count, excluding submodules.
        | 
       24 wires
      324 wire bits
        9 public wires
      154 public wire bits
        7 ports
      100 port bits
      145 cells
       16   CARRY4
       33   FDRE
       32   INV
       33   LUT2
       31   LUT3

=== mlp_top ===

        +----------Local Count, excluding submodules.
        | 
      120 wires
      587 wire bits
       67 public wires
      438 public wire bits
       24 ports
      219 port bits
      184 cells
        3   CARRY4
       42   FDRE
        2   INV
        1   LUT1
       35   LUT2
       12   LUT3
       16   LUT4
       26   LUT5
       33   LUT6
       12   MUXF7
        2   MUXF8
        7 submodules
        2   $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
        1   accumulator
        2   activation_pipeline
        1   dual_weight_fifo
        1   mmu

=== mmu ===

        +----------Local Count, excluding submodules.
        | 
       15 wires
      117 wire bits
       15 public wires
      117 public wire bits
       11 ports
       69 port bits
        4 submodules
        4   pe

=== normalizer ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      973 wire bits
       20 public wires
      358 public wire bits
        9 ports
      121 port bits
      411 cells
        8   CARRY4
        2   DSP48E1
      239   FDRE
       32   LUT2
       31   LUT3
        2   LUT4
       18   LUT5
       77   LUT6
        2   MUXF7

=== pe ===

        +----------Local Count, excluding submodules.
        | 
       43 wires
      150 wire bits
        8 public wires
       52 public wire bits
        8 ports
       52 port bits
       43 cells
        1   DSP48E1
       24   FDRE
        2   LUT2
       16   LUT3

=== tpu_bridge ===

        +----------Local Count, excluding submodules.
        | 
       30 wires
      284 wire bits
       30 public wires
      284 public wire bits
       30 ports
      284 port bits

=== design hierarchy ===

        +----------Count including submodules.
        | 
     3655 basys3_top
      344   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller
      140     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx
       63     $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx
      184   mlp_top
       60     $paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer
       53       accumulator_align
      577       accumulator_mem
      283     activation_pipeline
       33       activation_func
      145       loss_block
      411       normalizer
      136     dual_weight_fifo
       43       pe

        +----------Count including submodules.
        | 
     1591 wires
    10106 wire bits
      557 public wires
     5007 public wire bits
      295 ports
     2442 port bits
        - memories
        - memory bits
        - processes
     3655 cells
        1   $print
        1   BUFG
      181   CARRY4
       12   DSP48E1
     1783   FDRE
        9   FDSE
       19   IBUF
       94   INV
       11   LUT1
      430   LUT2
      306   LUT3
       50   LUT4
      175   LUT5
      501   LUT6
       56   MUXF7
        3   MUXF8
       17   OBUF
        6   RAM32M
        1 submodules
        1   $paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top

Warnings: 4 unique messages, 5 total
End of script. Logfile hash: b155f92273, CPU: user 6.14s system 0.16s, MEM: 137.05 MB peak
Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)
Time spent: 27% 55x read_verilog (2 sec), 18% 1x abc (1 sec), ...
