// Seed: 2718602112
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wor id_1;
  wire id_5;
  wire id_6;
  assign id_1 = 1;
  wire [~  -1 'b0 : 1] id_7;
  wire id_8;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd48,
    parameter id_3 = 32'd72,
    parameter id_6 = 32'd59
) (
    input supply1 _id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri1 _id_3,
    output uwire id_4,
    output wor id_5,
    input tri1 _id_6
);
  wire [{  -1  &&  id_3  {  id_0  &  id_6  }  } : id_6] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
